

================================================================
== Vitis HLS Report for 'conv2_f'
================================================================
* Date:           Sun Nov 10 15:46:24 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.023 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1_VITIS_LOOP_98_2  |      512|      512|         3|          2|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 6 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln97 = store i9 0, i9 %indvar_flatten" [./layer.h:97]   --->   Operation 9 'store' 'store_ln97' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln97 = store i6 0, i6 %n" [./layer.h:97]   --->   Operation 10 'store' 'store_ln97' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln97 = store i4 0, i4 %y" [./layer.h:97]   --->   Operation 11 'store' 'store_ln97' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc.7.2.2" [./layer.h:97]   --->   Operation 12 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [./layer.h:97]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln97 = icmp_eq  i9 %indvar_flatten_load, i9 256" [./layer.h:97]   --->   Operation 14 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.71ns)   --->   "%add_ln97_1 = add i9 %indvar_flatten_load, i9 1" [./layer.h:97]   --->   Operation 15 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc59, void %for.end61" [./layer.h:97]   --->   Operation 16 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_load = load i4 %y" [./layer.h:98]   --->   Operation 17 'load' 'y_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [./layer.h:97]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln97 = add i6 %n_load, i6 1" [./layer.h:97]   --->   Operation 19 'add' 'add_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln98 = icmp_eq  i4 %y_load, i4 8" [./layer.h:98]   --->   Operation 20 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.35ns)   --->   "%select_ln97 = select i1 %icmp_ln98, i4 0, i4 %y_load" [./layer.h:97]   --->   Operation 21 'select' 'select_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i6 %add_ln97" [./layer.h:97]   --->   Operation 22 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i6 %n_load" [./layer.h:97]   --->   Operation 23 'trunc' 'trunc_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln97_2 = select i1 %icmp_ln98, i5 %trunc_ln97, i5 %trunc_ln97_1" [./layer.h:97]   --->   Operation 24 'select' 'select_ln97_2' <Predicate = (!icmp_ln97)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i5 %select_ln97_2" [./layer.h:97]   --->   Operation 25 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_0_0_addr = getelementptr i1 %p_ZL7w_conv2_0_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 26 'getelementptr' 'p_ZL7w_conv2_0_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_0_0_load = load i5 %p_ZL7w_conv2_0_0_0_addr" [./layer.h:97]   --->   Operation 27 'load' 'p_ZL7w_conv2_0_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_0_0_addr = getelementptr i1 %p_ZL7w_conv2_1_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 28 'getelementptr' 'p_ZL7w_conv2_1_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_0_0_load = load i5 %p_ZL7w_conv2_1_0_0_addr" [./layer.h:97]   --->   Operation 29 'load' 'p_ZL7w_conv2_1_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_0_0_addr = getelementptr i1 %p_ZL7w_conv2_2_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 30 'getelementptr' 'p_ZL7w_conv2_2_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_0_0_load = load i5 %p_ZL7w_conv2_2_0_0_addr" [./layer.h:97]   --->   Operation 31 'load' 'p_ZL7w_conv2_2_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_0_0_addr = getelementptr i1 %p_ZL7w_conv2_3_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 32 'getelementptr' 'p_ZL7w_conv2_3_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_0_0_load = load i5 %p_ZL7w_conv2_3_0_0_addr" [./layer.h:97]   --->   Operation 33 'load' 'p_ZL7w_conv2_3_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_0_0_addr = getelementptr i1 %p_ZL7w_conv2_4_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 34 'getelementptr' 'p_ZL7w_conv2_4_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_0_0_load = load i5 %p_ZL7w_conv2_4_0_0_addr" [./layer.h:97]   --->   Operation 35 'load' 'p_ZL7w_conv2_4_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_0_0_addr = getelementptr i1 %p_ZL7w_conv2_5_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 36 'getelementptr' 'p_ZL7w_conv2_5_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_0_0_load = load i5 %p_ZL7w_conv2_5_0_0_addr" [./layer.h:97]   --->   Operation 37 'load' 'p_ZL7w_conv2_5_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_0_0_addr = getelementptr i1 %p_ZL7w_conv2_6_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 38 'getelementptr' 'p_ZL7w_conv2_6_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_0_0_load = load i5 %p_ZL7w_conv2_6_0_0_addr" [./layer.h:97]   --->   Operation 39 'load' 'p_ZL7w_conv2_6_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_0_0_addr = getelementptr i1 %p_ZL7w_conv2_7_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 40 'getelementptr' 'p_ZL7w_conv2_7_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_0_0_load = load i5 %p_ZL7w_conv2_7_0_0_addr" [./layer.h:97]   --->   Operation 41 'load' 'p_ZL7w_conv2_7_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_0_0_addr = getelementptr i1 %p_ZL7w_conv2_8_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 42 'getelementptr' 'p_ZL7w_conv2_8_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_0_0_load = load i5 %p_ZL7w_conv2_8_0_0_addr" [./layer.h:97]   --->   Operation 43 'load' 'p_ZL7w_conv2_8_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_0_0_addr = getelementptr i1 %p_ZL7w_conv2_9_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 44 'getelementptr' 'p_ZL7w_conv2_9_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_0_0_load = load i5 %p_ZL7w_conv2_9_0_0_addr" [./layer.h:97]   --->   Operation 45 'load' 'p_ZL7w_conv2_9_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_0_0_addr = getelementptr i1 %p_ZL7w_conv2_10_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 46 'getelementptr' 'p_ZL7w_conv2_10_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_0_0_load = load i5 %p_ZL7w_conv2_10_0_0_addr" [./layer.h:97]   --->   Operation 47 'load' 'p_ZL7w_conv2_10_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_0_0_addr = getelementptr i1 %p_ZL7w_conv2_11_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 48 'getelementptr' 'p_ZL7w_conv2_11_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_0_0_load = load i5 %p_ZL7w_conv2_11_0_0_addr" [./layer.h:97]   --->   Operation 49 'load' 'p_ZL7w_conv2_11_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_0_0_addr = getelementptr i1 %p_ZL7w_conv2_12_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 50 'getelementptr' 'p_ZL7w_conv2_12_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_0_0_load = load i5 %p_ZL7w_conv2_12_0_0_addr" [./layer.h:97]   --->   Operation 51 'load' 'p_ZL7w_conv2_12_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_0_0_addr = getelementptr i1 %p_ZL7w_conv2_13_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 52 'getelementptr' 'p_ZL7w_conv2_13_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_0_0_load = load i5 %p_ZL7w_conv2_13_0_0_addr" [./layer.h:97]   --->   Operation 53 'load' 'p_ZL7w_conv2_13_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_0_0_addr = getelementptr i1 %p_ZL7w_conv2_14_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 54 'getelementptr' 'p_ZL7w_conv2_14_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_0_0_load = load i5 %p_ZL7w_conv2_14_0_0_addr" [./layer.h:97]   --->   Operation 55 'load' 'p_ZL7w_conv2_14_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_0_0_addr = getelementptr i1 %p_ZL7w_conv2_15_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 56 'getelementptr' 'p_ZL7w_conv2_15_0_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_0_0_load = load i5 %p_ZL7w_conv2_15_0_0_addr" [./layer.h:97]   --->   Operation 57 'load' 'p_ZL7w_conv2_15_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_1_0_addr = getelementptr i1 %p_ZL7w_conv2_0_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 58 'getelementptr' 'p_ZL7w_conv2_0_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_1_0_load = load i5 %p_ZL7w_conv2_0_1_0_addr" [./layer.h:97]   --->   Operation 59 'load' 'p_ZL7w_conv2_0_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_1_0_addr = getelementptr i1 %p_ZL7w_conv2_1_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 60 'getelementptr' 'p_ZL7w_conv2_1_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_1_0_load = load i5 %p_ZL7w_conv2_1_1_0_addr" [./layer.h:97]   --->   Operation 61 'load' 'p_ZL7w_conv2_1_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_1_0_addr = getelementptr i1 %p_ZL7w_conv2_2_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 62 'getelementptr' 'p_ZL7w_conv2_2_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_1_0_load = load i5 %p_ZL7w_conv2_2_1_0_addr" [./layer.h:97]   --->   Operation 63 'load' 'p_ZL7w_conv2_2_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_1_0_addr = getelementptr i1 %p_ZL7w_conv2_3_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 64 'getelementptr' 'p_ZL7w_conv2_3_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_1_0_load = load i5 %p_ZL7w_conv2_3_1_0_addr" [./layer.h:97]   --->   Operation 65 'load' 'p_ZL7w_conv2_3_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_1_0_addr = getelementptr i1 %p_ZL7w_conv2_4_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 66 'getelementptr' 'p_ZL7w_conv2_4_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_1_0_load = load i5 %p_ZL7w_conv2_4_1_0_addr" [./layer.h:97]   --->   Operation 67 'load' 'p_ZL7w_conv2_4_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_1_0_addr = getelementptr i1 %p_ZL7w_conv2_5_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 68 'getelementptr' 'p_ZL7w_conv2_5_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_1_0_load = load i5 %p_ZL7w_conv2_5_1_0_addr" [./layer.h:97]   --->   Operation 69 'load' 'p_ZL7w_conv2_5_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_1_0_addr = getelementptr i1 %p_ZL7w_conv2_6_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 70 'getelementptr' 'p_ZL7w_conv2_6_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_1_0_load = load i5 %p_ZL7w_conv2_6_1_0_addr" [./layer.h:97]   --->   Operation 71 'load' 'p_ZL7w_conv2_6_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_1_0_addr = getelementptr i1 %p_ZL7w_conv2_7_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 72 'getelementptr' 'p_ZL7w_conv2_7_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_1_0_load = load i5 %p_ZL7w_conv2_7_1_0_addr" [./layer.h:97]   --->   Operation 73 'load' 'p_ZL7w_conv2_7_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_1_0_addr = getelementptr i1 %p_ZL7w_conv2_8_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 74 'getelementptr' 'p_ZL7w_conv2_8_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_1_0_load = load i5 %p_ZL7w_conv2_8_1_0_addr" [./layer.h:97]   --->   Operation 75 'load' 'p_ZL7w_conv2_8_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_1_0_addr = getelementptr i1 %p_ZL7w_conv2_9_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 76 'getelementptr' 'p_ZL7w_conv2_9_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_1_0_load = load i5 %p_ZL7w_conv2_9_1_0_addr" [./layer.h:97]   --->   Operation 77 'load' 'p_ZL7w_conv2_9_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_1_0_addr = getelementptr i1 %p_ZL7w_conv2_10_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 78 'getelementptr' 'p_ZL7w_conv2_10_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_1_0_load = load i5 %p_ZL7w_conv2_10_1_0_addr" [./layer.h:97]   --->   Operation 79 'load' 'p_ZL7w_conv2_10_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_1_0_addr = getelementptr i1 %p_ZL7w_conv2_11_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 80 'getelementptr' 'p_ZL7w_conv2_11_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_1_0_load = load i5 %p_ZL7w_conv2_11_1_0_addr" [./layer.h:97]   --->   Operation 81 'load' 'p_ZL7w_conv2_11_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_1_0_addr = getelementptr i1 %p_ZL7w_conv2_12_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 82 'getelementptr' 'p_ZL7w_conv2_12_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_1_0_load = load i5 %p_ZL7w_conv2_12_1_0_addr" [./layer.h:97]   --->   Operation 83 'load' 'p_ZL7w_conv2_12_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_1_0_addr = getelementptr i1 %p_ZL7w_conv2_13_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 84 'getelementptr' 'p_ZL7w_conv2_13_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_1_0_load = load i5 %p_ZL7w_conv2_13_1_0_addr" [./layer.h:97]   --->   Operation 85 'load' 'p_ZL7w_conv2_13_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_1_0_addr = getelementptr i1 %p_ZL7w_conv2_14_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 86 'getelementptr' 'p_ZL7w_conv2_14_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_1_0_load = load i5 %p_ZL7w_conv2_14_1_0_addr" [./layer.h:97]   --->   Operation 87 'load' 'p_ZL7w_conv2_14_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_1_0_addr = getelementptr i1 %p_ZL7w_conv2_15_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 88 'getelementptr' 'p_ZL7w_conv2_15_1_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_1_0_load = load i5 %p_ZL7w_conv2_15_1_0_addr" [./layer.h:97]   --->   Operation 89 'load' 'p_ZL7w_conv2_15_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_2_0_addr = getelementptr i1 %p_ZL7w_conv2_0_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 90 'getelementptr' 'p_ZL7w_conv2_0_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_2_0_load = load i5 %p_ZL7w_conv2_0_2_0_addr" [./layer.h:97]   --->   Operation 91 'load' 'p_ZL7w_conv2_0_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_2_0_addr = getelementptr i1 %p_ZL7w_conv2_1_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 92 'getelementptr' 'p_ZL7w_conv2_1_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_2_0_load = load i5 %p_ZL7w_conv2_1_2_0_addr" [./layer.h:97]   --->   Operation 93 'load' 'p_ZL7w_conv2_1_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_2_0_addr = getelementptr i1 %p_ZL7w_conv2_2_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 94 'getelementptr' 'p_ZL7w_conv2_2_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_2_0_load = load i5 %p_ZL7w_conv2_2_2_0_addr" [./layer.h:97]   --->   Operation 95 'load' 'p_ZL7w_conv2_2_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_2_0_addr = getelementptr i1 %p_ZL7w_conv2_3_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 96 'getelementptr' 'p_ZL7w_conv2_3_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_2_0_load = load i5 %p_ZL7w_conv2_3_2_0_addr" [./layer.h:97]   --->   Operation 97 'load' 'p_ZL7w_conv2_3_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_2_0_addr = getelementptr i1 %p_ZL7w_conv2_4_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 98 'getelementptr' 'p_ZL7w_conv2_4_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_2_0_load = load i5 %p_ZL7w_conv2_4_2_0_addr" [./layer.h:97]   --->   Operation 99 'load' 'p_ZL7w_conv2_4_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_2_0_addr = getelementptr i1 %p_ZL7w_conv2_5_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 100 'getelementptr' 'p_ZL7w_conv2_5_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_2_0_load = load i5 %p_ZL7w_conv2_5_2_0_addr" [./layer.h:97]   --->   Operation 101 'load' 'p_ZL7w_conv2_5_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_2_0_addr = getelementptr i1 %p_ZL7w_conv2_6_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 102 'getelementptr' 'p_ZL7w_conv2_6_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_2_0_load = load i5 %p_ZL7w_conv2_6_2_0_addr" [./layer.h:97]   --->   Operation 103 'load' 'p_ZL7w_conv2_6_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_2_0_addr = getelementptr i1 %p_ZL7w_conv2_7_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 104 'getelementptr' 'p_ZL7w_conv2_7_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_2_0_load = load i5 %p_ZL7w_conv2_7_2_0_addr" [./layer.h:97]   --->   Operation 105 'load' 'p_ZL7w_conv2_7_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_2_0_addr = getelementptr i1 %p_ZL7w_conv2_8_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 106 'getelementptr' 'p_ZL7w_conv2_8_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_2_0_load = load i5 %p_ZL7w_conv2_8_2_0_addr" [./layer.h:97]   --->   Operation 107 'load' 'p_ZL7w_conv2_8_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_2_0_addr = getelementptr i1 %p_ZL7w_conv2_9_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 108 'getelementptr' 'p_ZL7w_conv2_9_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_2_0_load = load i5 %p_ZL7w_conv2_9_2_0_addr" [./layer.h:97]   --->   Operation 109 'load' 'p_ZL7w_conv2_9_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_2_0_addr = getelementptr i1 %p_ZL7w_conv2_10_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 110 'getelementptr' 'p_ZL7w_conv2_10_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_2_0_load = load i5 %p_ZL7w_conv2_10_2_0_addr" [./layer.h:97]   --->   Operation 111 'load' 'p_ZL7w_conv2_10_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_2_0_addr = getelementptr i1 %p_ZL7w_conv2_11_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 112 'getelementptr' 'p_ZL7w_conv2_11_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_2_0_load = load i5 %p_ZL7w_conv2_11_2_0_addr" [./layer.h:97]   --->   Operation 113 'load' 'p_ZL7w_conv2_11_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_2_0_addr = getelementptr i1 %p_ZL7w_conv2_12_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 114 'getelementptr' 'p_ZL7w_conv2_12_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_2_0_load = load i5 %p_ZL7w_conv2_12_2_0_addr" [./layer.h:97]   --->   Operation 115 'load' 'p_ZL7w_conv2_12_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_2_0_addr = getelementptr i1 %p_ZL7w_conv2_13_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 116 'getelementptr' 'p_ZL7w_conv2_13_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_2_0_load = load i5 %p_ZL7w_conv2_13_2_0_addr" [./layer.h:97]   --->   Operation 117 'load' 'p_ZL7w_conv2_13_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_2_0_addr = getelementptr i1 %p_ZL7w_conv2_14_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 118 'getelementptr' 'p_ZL7w_conv2_14_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_2_0_load = load i5 %p_ZL7w_conv2_14_2_0_addr" [./layer.h:97]   --->   Operation 119 'load' 'p_ZL7w_conv2_14_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_2_0_addr = getelementptr i1 %p_ZL7w_conv2_15_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 120 'getelementptr' 'p_ZL7w_conv2_15_2_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_2_0_load = load i5 %p_ZL7w_conv2_15_2_0_addr" [./layer.h:97]   --->   Operation 121 'load' 'p_ZL7w_conv2_15_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_0_1_addr = getelementptr i1 %p_ZL7w_conv2_0_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 122 'getelementptr' 'p_ZL7w_conv2_0_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_0_1_load = load i5 %p_ZL7w_conv2_0_0_1_addr" [./layer.h:97]   --->   Operation 123 'load' 'p_ZL7w_conv2_0_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_0_1_addr = getelementptr i1 %p_ZL7w_conv2_1_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 124 'getelementptr' 'p_ZL7w_conv2_1_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_0_1_load = load i5 %p_ZL7w_conv2_1_0_1_addr" [./layer.h:97]   --->   Operation 125 'load' 'p_ZL7w_conv2_1_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_0_1_addr = getelementptr i1 %p_ZL7w_conv2_2_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 126 'getelementptr' 'p_ZL7w_conv2_2_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_0_1_load = load i5 %p_ZL7w_conv2_2_0_1_addr" [./layer.h:97]   --->   Operation 127 'load' 'p_ZL7w_conv2_2_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_0_1_addr = getelementptr i1 %p_ZL7w_conv2_3_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 128 'getelementptr' 'p_ZL7w_conv2_3_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_0_1_load = load i5 %p_ZL7w_conv2_3_0_1_addr" [./layer.h:97]   --->   Operation 129 'load' 'p_ZL7w_conv2_3_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_0_1_addr = getelementptr i1 %p_ZL7w_conv2_4_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 130 'getelementptr' 'p_ZL7w_conv2_4_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_0_1_load = load i5 %p_ZL7w_conv2_4_0_1_addr" [./layer.h:97]   --->   Operation 131 'load' 'p_ZL7w_conv2_4_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_0_1_addr = getelementptr i1 %p_ZL7w_conv2_5_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 132 'getelementptr' 'p_ZL7w_conv2_5_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_0_1_load = load i5 %p_ZL7w_conv2_5_0_1_addr" [./layer.h:97]   --->   Operation 133 'load' 'p_ZL7w_conv2_5_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_0_1_addr = getelementptr i1 %p_ZL7w_conv2_6_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 134 'getelementptr' 'p_ZL7w_conv2_6_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_0_1_load = load i5 %p_ZL7w_conv2_6_0_1_addr" [./layer.h:97]   --->   Operation 135 'load' 'p_ZL7w_conv2_6_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_0_1_addr = getelementptr i1 %p_ZL7w_conv2_7_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 136 'getelementptr' 'p_ZL7w_conv2_7_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_0_1_load = load i5 %p_ZL7w_conv2_7_0_1_addr" [./layer.h:97]   --->   Operation 137 'load' 'p_ZL7w_conv2_7_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_0_1_addr = getelementptr i1 %p_ZL7w_conv2_8_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 138 'getelementptr' 'p_ZL7w_conv2_8_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_0_1_load = load i5 %p_ZL7w_conv2_8_0_1_addr" [./layer.h:97]   --->   Operation 139 'load' 'p_ZL7w_conv2_8_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_0_1_addr = getelementptr i1 %p_ZL7w_conv2_9_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 140 'getelementptr' 'p_ZL7w_conv2_9_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_0_1_load = load i5 %p_ZL7w_conv2_9_0_1_addr" [./layer.h:97]   --->   Operation 141 'load' 'p_ZL7w_conv2_9_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_0_1_addr = getelementptr i1 %p_ZL7w_conv2_10_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 142 'getelementptr' 'p_ZL7w_conv2_10_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_0_1_load = load i5 %p_ZL7w_conv2_10_0_1_addr" [./layer.h:97]   --->   Operation 143 'load' 'p_ZL7w_conv2_10_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_0_1_addr = getelementptr i1 %p_ZL7w_conv2_11_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 144 'getelementptr' 'p_ZL7w_conv2_11_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_0_1_load = load i5 %p_ZL7w_conv2_11_0_1_addr" [./layer.h:97]   --->   Operation 145 'load' 'p_ZL7w_conv2_11_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_0_1_addr = getelementptr i1 %p_ZL7w_conv2_12_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 146 'getelementptr' 'p_ZL7w_conv2_12_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_0_1_load = load i5 %p_ZL7w_conv2_12_0_1_addr" [./layer.h:97]   --->   Operation 147 'load' 'p_ZL7w_conv2_12_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_0_1_addr = getelementptr i1 %p_ZL7w_conv2_13_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 148 'getelementptr' 'p_ZL7w_conv2_13_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_0_1_load = load i5 %p_ZL7w_conv2_13_0_1_addr" [./layer.h:97]   --->   Operation 149 'load' 'p_ZL7w_conv2_13_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_0_1_addr = getelementptr i1 %p_ZL7w_conv2_14_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 150 'getelementptr' 'p_ZL7w_conv2_14_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_0_1_load = load i5 %p_ZL7w_conv2_14_0_1_addr" [./layer.h:97]   --->   Operation 151 'load' 'p_ZL7w_conv2_14_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_0_1_addr = getelementptr i1 %p_ZL7w_conv2_15_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 152 'getelementptr' 'p_ZL7w_conv2_15_0_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_0_1_load = load i5 %p_ZL7w_conv2_15_0_1_addr" [./layer.h:97]   --->   Operation 153 'load' 'p_ZL7w_conv2_15_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_1_1_addr = getelementptr i1 %p_ZL7w_conv2_0_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 154 'getelementptr' 'p_ZL7w_conv2_0_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_1_1_load = load i5 %p_ZL7w_conv2_0_1_1_addr" [./layer.h:97]   --->   Operation 155 'load' 'p_ZL7w_conv2_0_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_1_1_addr = getelementptr i1 %p_ZL7w_conv2_1_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 156 'getelementptr' 'p_ZL7w_conv2_1_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 157 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_1_1_load = load i5 %p_ZL7w_conv2_1_1_1_addr" [./layer.h:97]   --->   Operation 157 'load' 'p_ZL7w_conv2_1_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_1_1_addr = getelementptr i1 %p_ZL7w_conv2_2_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 158 'getelementptr' 'p_ZL7w_conv2_2_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_1_1_load = load i5 %p_ZL7w_conv2_2_1_1_addr" [./layer.h:97]   --->   Operation 159 'load' 'p_ZL7w_conv2_2_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_1_1_addr = getelementptr i1 %p_ZL7w_conv2_3_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 160 'getelementptr' 'p_ZL7w_conv2_3_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_1_1_load = load i5 %p_ZL7w_conv2_3_1_1_addr" [./layer.h:97]   --->   Operation 161 'load' 'p_ZL7w_conv2_3_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_1_1_addr = getelementptr i1 %p_ZL7w_conv2_4_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 162 'getelementptr' 'p_ZL7w_conv2_4_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 163 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_1_1_load = load i5 %p_ZL7w_conv2_4_1_1_addr" [./layer.h:97]   --->   Operation 163 'load' 'p_ZL7w_conv2_4_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_1_1_addr = getelementptr i1 %p_ZL7w_conv2_5_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 164 'getelementptr' 'p_ZL7w_conv2_5_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 165 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_1_1_load = load i5 %p_ZL7w_conv2_5_1_1_addr" [./layer.h:97]   --->   Operation 165 'load' 'p_ZL7w_conv2_5_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_1_1_addr = getelementptr i1 %p_ZL7w_conv2_6_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 166 'getelementptr' 'p_ZL7w_conv2_6_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 167 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_1_1_load = load i5 %p_ZL7w_conv2_6_1_1_addr" [./layer.h:97]   --->   Operation 167 'load' 'p_ZL7w_conv2_6_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_1_1_addr = getelementptr i1 %p_ZL7w_conv2_7_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 168 'getelementptr' 'p_ZL7w_conv2_7_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 169 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_1_1_load = load i5 %p_ZL7w_conv2_7_1_1_addr" [./layer.h:97]   --->   Operation 169 'load' 'p_ZL7w_conv2_7_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_1_1_addr = getelementptr i1 %p_ZL7w_conv2_8_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 170 'getelementptr' 'p_ZL7w_conv2_8_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_1_1_load = load i5 %p_ZL7w_conv2_8_1_1_addr" [./layer.h:97]   --->   Operation 171 'load' 'p_ZL7w_conv2_8_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_1_1_addr = getelementptr i1 %p_ZL7w_conv2_9_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 172 'getelementptr' 'p_ZL7w_conv2_9_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_1_1_load = load i5 %p_ZL7w_conv2_9_1_1_addr" [./layer.h:97]   --->   Operation 173 'load' 'p_ZL7w_conv2_9_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_1_1_addr = getelementptr i1 %p_ZL7w_conv2_10_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 174 'getelementptr' 'p_ZL7w_conv2_10_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 175 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_1_1_load = load i5 %p_ZL7w_conv2_10_1_1_addr" [./layer.h:97]   --->   Operation 175 'load' 'p_ZL7w_conv2_10_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_1_1_addr = getelementptr i1 %p_ZL7w_conv2_11_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 176 'getelementptr' 'p_ZL7w_conv2_11_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 177 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_1_1_load = load i5 %p_ZL7w_conv2_11_1_1_addr" [./layer.h:97]   --->   Operation 177 'load' 'p_ZL7w_conv2_11_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_1_1_addr = getelementptr i1 %p_ZL7w_conv2_12_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 178 'getelementptr' 'p_ZL7w_conv2_12_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 179 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_1_1_load = load i5 %p_ZL7w_conv2_12_1_1_addr" [./layer.h:97]   --->   Operation 179 'load' 'p_ZL7w_conv2_12_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_1_1_addr = getelementptr i1 %p_ZL7w_conv2_13_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 180 'getelementptr' 'p_ZL7w_conv2_13_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_1_1_load = load i5 %p_ZL7w_conv2_13_1_1_addr" [./layer.h:97]   --->   Operation 181 'load' 'p_ZL7w_conv2_13_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_1_1_addr = getelementptr i1 %p_ZL7w_conv2_14_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 182 'getelementptr' 'p_ZL7w_conv2_14_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 183 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_1_1_load = load i5 %p_ZL7w_conv2_14_1_1_addr" [./layer.h:97]   --->   Operation 183 'load' 'p_ZL7w_conv2_14_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_1_1_addr = getelementptr i1 %p_ZL7w_conv2_15_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 184 'getelementptr' 'p_ZL7w_conv2_15_1_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 185 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_1_1_load = load i5 %p_ZL7w_conv2_15_1_1_addr" [./layer.h:97]   --->   Operation 185 'load' 'p_ZL7w_conv2_15_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_2_1_addr = getelementptr i1 %p_ZL7w_conv2_0_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 186 'getelementptr' 'p_ZL7w_conv2_0_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_2_1_load = load i5 %p_ZL7w_conv2_0_2_1_addr" [./layer.h:97]   --->   Operation 187 'load' 'p_ZL7w_conv2_0_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_2_1_addr = getelementptr i1 %p_ZL7w_conv2_1_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 188 'getelementptr' 'p_ZL7w_conv2_1_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 189 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_2_1_load = load i5 %p_ZL7w_conv2_1_2_1_addr" [./layer.h:97]   --->   Operation 189 'load' 'p_ZL7w_conv2_1_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_2_1_addr = getelementptr i1 %p_ZL7w_conv2_2_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 190 'getelementptr' 'p_ZL7w_conv2_2_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_2_1_load = load i5 %p_ZL7w_conv2_2_2_1_addr" [./layer.h:97]   --->   Operation 191 'load' 'p_ZL7w_conv2_2_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_2_1_addr = getelementptr i1 %p_ZL7w_conv2_3_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 192 'getelementptr' 'p_ZL7w_conv2_3_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_2_1_load = load i5 %p_ZL7w_conv2_3_2_1_addr" [./layer.h:97]   --->   Operation 193 'load' 'p_ZL7w_conv2_3_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_2_1_addr = getelementptr i1 %p_ZL7w_conv2_4_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 194 'getelementptr' 'p_ZL7w_conv2_4_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_2_1_load = load i5 %p_ZL7w_conv2_4_2_1_addr" [./layer.h:97]   --->   Operation 195 'load' 'p_ZL7w_conv2_4_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_2_1_addr = getelementptr i1 %p_ZL7w_conv2_5_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 196 'getelementptr' 'p_ZL7w_conv2_5_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_2_1_load = load i5 %p_ZL7w_conv2_5_2_1_addr" [./layer.h:97]   --->   Operation 197 'load' 'p_ZL7w_conv2_5_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_2_1_addr = getelementptr i1 %p_ZL7w_conv2_6_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 198 'getelementptr' 'p_ZL7w_conv2_6_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 199 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_2_1_load = load i5 %p_ZL7w_conv2_6_2_1_addr" [./layer.h:97]   --->   Operation 199 'load' 'p_ZL7w_conv2_6_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_2_1_addr = getelementptr i1 %p_ZL7w_conv2_7_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 200 'getelementptr' 'p_ZL7w_conv2_7_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 201 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_2_1_load = load i5 %p_ZL7w_conv2_7_2_1_addr" [./layer.h:97]   --->   Operation 201 'load' 'p_ZL7w_conv2_7_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_2_1_addr = getelementptr i1 %p_ZL7w_conv2_8_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 202 'getelementptr' 'p_ZL7w_conv2_8_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_2_1_load = load i5 %p_ZL7w_conv2_8_2_1_addr" [./layer.h:97]   --->   Operation 203 'load' 'p_ZL7w_conv2_8_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_2_1_addr = getelementptr i1 %p_ZL7w_conv2_9_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 204 'getelementptr' 'p_ZL7w_conv2_9_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_2_1_load = load i5 %p_ZL7w_conv2_9_2_1_addr" [./layer.h:97]   --->   Operation 205 'load' 'p_ZL7w_conv2_9_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_2_1_addr = getelementptr i1 %p_ZL7w_conv2_10_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 206 'getelementptr' 'p_ZL7w_conv2_10_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_2_1_load = load i5 %p_ZL7w_conv2_10_2_1_addr" [./layer.h:97]   --->   Operation 207 'load' 'p_ZL7w_conv2_10_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_2_1_addr = getelementptr i1 %p_ZL7w_conv2_11_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 208 'getelementptr' 'p_ZL7w_conv2_11_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_2_1_load = load i5 %p_ZL7w_conv2_11_2_1_addr" [./layer.h:97]   --->   Operation 209 'load' 'p_ZL7w_conv2_11_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_2_1_addr = getelementptr i1 %p_ZL7w_conv2_12_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 210 'getelementptr' 'p_ZL7w_conv2_12_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 211 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_2_1_load = load i5 %p_ZL7w_conv2_12_2_1_addr" [./layer.h:97]   --->   Operation 211 'load' 'p_ZL7w_conv2_12_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_2_1_addr = getelementptr i1 %p_ZL7w_conv2_13_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 212 'getelementptr' 'p_ZL7w_conv2_13_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_2_1_load = load i5 %p_ZL7w_conv2_13_2_1_addr" [./layer.h:97]   --->   Operation 213 'load' 'p_ZL7w_conv2_13_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_2_1_addr = getelementptr i1 %p_ZL7w_conv2_14_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 214 'getelementptr' 'p_ZL7w_conv2_14_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_2_1_load = load i5 %p_ZL7w_conv2_14_2_1_addr" [./layer.h:97]   --->   Operation 215 'load' 'p_ZL7w_conv2_14_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_2_1_addr = getelementptr i1 %p_ZL7w_conv2_15_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 216 'getelementptr' 'p_ZL7w_conv2_15_2_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_2_1_load = load i5 %p_ZL7w_conv2_15_2_1_addr" [./layer.h:97]   --->   Operation 217 'load' 'p_ZL7w_conv2_15_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_0_2_addr = getelementptr i1 %p_ZL7w_conv2_0_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 218 'getelementptr' 'p_ZL7w_conv2_0_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 219 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_0_2_load = load i5 %p_ZL7w_conv2_0_0_2_addr" [./layer.h:97]   --->   Operation 219 'load' 'p_ZL7w_conv2_0_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_0_2_addr = getelementptr i1 %p_ZL7w_conv2_1_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 220 'getelementptr' 'p_ZL7w_conv2_1_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_0_2_load = load i5 %p_ZL7w_conv2_1_0_2_addr" [./layer.h:97]   --->   Operation 221 'load' 'p_ZL7w_conv2_1_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_0_2_addr = getelementptr i1 %p_ZL7w_conv2_2_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 222 'getelementptr' 'p_ZL7w_conv2_2_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 223 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_0_2_load = load i5 %p_ZL7w_conv2_2_0_2_addr" [./layer.h:97]   --->   Operation 223 'load' 'p_ZL7w_conv2_2_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_0_2_addr = getelementptr i1 %p_ZL7w_conv2_3_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 224 'getelementptr' 'p_ZL7w_conv2_3_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 225 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_0_2_load = load i5 %p_ZL7w_conv2_3_0_2_addr" [./layer.h:97]   --->   Operation 225 'load' 'p_ZL7w_conv2_3_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_0_2_addr = getelementptr i1 %p_ZL7w_conv2_4_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 226 'getelementptr' 'p_ZL7w_conv2_4_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 227 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_0_2_load = load i5 %p_ZL7w_conv2_4_0_2_addr" [./layer.h:97]   --->   Operation 227 'load' 'p_ZL7w_conv2_4_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_0_2_addr = getelementptr i1 %p_ZL7w_conv2_5_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 228 'getelementptr' 'p_ZL7w_conv2_5_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 229 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_0_2_load = load i5 %p_ZL7w_conv2_5_0_2_addr" [./layer.h:97]   --->   Operation 229 'load' 'p_ZL7w_conv2_5_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_0_2_addr = getelementptr i1 %p_ZL7w_conv2_6_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 230 'getelementptr' 'p_ZL7w_conv2_6_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 231 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_0_2_load = load i5 %p_ZL7w_conv2_6_0_2_addr" [./layer.h:97]   --->   Operation 231 'load' 'p_ZL7w_conv2_6_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_0_2_addr = getelementptr i1 %p_ZL7w_conv2_7_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 232 'getelementptr' 'p_ZL7w_conv2_7_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 233 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_0_2_load = load i5 %p_ZL7w_conv2_7_0_2_addr" [./layer.h:97]   --->   Operation 233 'load' 'p_ZL7w_conv2_7_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_0_2_addr = getelementptr i1 %p_ZL7w_conv2_8_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 234 'getelementptr' 'p_ZL7w_conv2_8_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 235 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_0_2_load = load i5 %p_ZL7w_conv2_8_0_2_addr" [./layer.h:97]   --->   Operation 235 'load' 'p_ZL7w_conv2_8_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_0_2_addr = getelementptr i1 %p_ZL7w_conv2_9_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 236 'getelementptr' 'p_ZL7w_conv2_9_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 237 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_0_2_load = load i5 %p_ZL7w_conv2_9_0_2_addr" [./layer.h:97]   --->   Operation 237 'load' 'p_ZL7w_conv2_9_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_0_2_addr = getelementptr i1 %p_ZL7w_conv2_10_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 238 'getelementptr' 'p_ZL7w_conv2_10_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_0_2_load = load i5 %p_ZL7w_conv2_10_0_2_addr" [./layer.h:97]   --->   Operation 239 'load' 'p_ZL7w_conv2_10_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_0_2_addr = getelementptr i1 %p_ZL7w_conv2_11_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 240 'getelementptr' 'p_ZL7w_conv2_11_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 241 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_0_2_load = load i5 %p_ZL7w_conv2_11_0_2_addr" [./layer.h:97]   --->   Operation 241 'load' 'p_ZL7w_conv2_11_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_0_2_addr = getelementptr i1 %p_ZL7w_conv2_12_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 242 'getelementptr' 'p_ZL7w_conv2_12_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 243 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_0_2_load = load i5 %p_ZL7w_conv2_12_0_2_addr" [./layer.h:97]   --->   Operation 243 'load' 'p_ZL7w_conv2_12_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_0_2_addr = getelementptr i1 %p_ZL7w_conv2_13_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 244 'getelementptr' 'p_ZL7w_conv2_13_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 245 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_0_2_load = load i5 %p_ZL7w_conv2_13_0_2_addr" [./layer.h:97]   --->   Operation 245 'load' 'p_ZL7w_conv2_13_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_0_2_addr = getelementptr i1 %p_ZL7w_conv2_14_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 246 'getelementptr' 'p_ZL7w_conv2_14_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 247 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_0_2_load = load i5 %p_ZL7w_conv2_14_0_2_addr" [./layer.h:97]   --->   Operation 247 'load' 'p_ZL7w_conv2_14_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_0_2_addr = getelementptr i1 %p_ZL7w_conv2_15_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 248 'getelementptr' 'p_ZL7w_conv2_15_0_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 249 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_0_2_load = load i5 %p_ZL7w_conv2_15_0_2_addr" [./layer.h:97]   --->   Operation 249 'load' 'p_ZL7w_conv2_15_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_1_2_addr = getelementptr i1 %p_ZL7w_conv2_0_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 250 'getelementptr' 'p_ZL7w_conv2_0_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 251 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_1_2_load = load i5 %p_ZL7w_conv2_0_1_2_addr" [./layer.h:97]   --->   Operation 251 'load' 'p_ZL7w_conv2_0_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_1_2_addr = getelementptr i1 %p_ZL7w_conv2_1_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 252 'getelementptr' 'p_ZL7w_conv2_1_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 253 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_1_2_load = load i5 %p_ZL7w_conv2_1_1_2_addr" [./layer.h:97]   --->   Operation 253 'load' 'p_ZL7w_conv2_1_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_1_2_addr = getelementptr i1 %p_ZL7w_conv2_2_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 254 'getelementptr' 'p_ZL7w_conv2_2_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_1_2_load = load i5 %p_ZL7w_conv2_2_1_2_addr" [./layer.h:97]   --->   Operation 255 'load' 'p_ZL7w_conv2_2_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_1_2_addr = getelementptr i1 %p_ZL7w_conv2_3_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 256 'getelementptr' 'p_ZL7w_conv2_3_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 257 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_1_2_load = load i5 %p_ZL7w_conv2_3_1_2_addr" [./layer.h:97]   --->   Operation 257 'load' 'p_ZL7w_conv2_3_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_1_2_addr = getelementptr i1 %p_ZL7w_conv2_4_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 258 'getelementptr' 'p_ZL7w_conv2_4_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 259 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_1_2_load = load i5 %p_ZL7w_conv2_4_1_2_addr" [./layer.h:97]   --->   Operation 259 'load' 'p_ZL7w_conv2_4_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_1_2_addr = getelementptr i1 %p_ZL7w_conv2_5_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 260 'getelementptr' 'p_ZL7w_conv2_5_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 261 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_1_2_load = load i5 %p_ZL7w_conv2_5_1_2_addr" [./layer.h:97]   --->   Operation 261 'load' 'p_ZL7w_conv2_5_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_1_2_addr = getelementptr i1 %p_ZL7w_conv2_6_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 262 'getelementptr' 'p_ZL7w_conv2_6_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_1_2_load = load i5 %p_ZL7w_conv2_6_1_2_addr" [./layer.h:97]   --->   Operation 263 'load' 'p_ZL7w_conv2_6_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_1_2_addr = getelementptr i1 %p_ZL7w_conv2_7_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 264 'getelementptr' 'p_ZL7w_conv2_7_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 265 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_1_2_load = load i5 %p_ZL7w_conv2_7_1_2_addr" [./layer.h:97]   --->   Operation 265 'load' 'p_ZL7w_conv2_7_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_1_2_addr = getelementptr i1 %p_ZL7w_conv2_8_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 266 'getelementptr' 'p_ZL7w_conv2_8_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 267 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_1_2_load = load i5 %p_ZL7w_conv2_8_1_2_addr" [./layer.h:97]   --->   Operation 267 'load' 'p_ZL7w_conv2_8_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_1_2_addr = getelementptr i1 %p_ZL7w_conv2_9_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 268 'getelementptr' 'p_ZL7w_conv2_9_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 269 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_1_2_load = load i5 %p_ZL7w_conv2_9_1_2_addr" [./layer.h:97]   --->   Operation 269 'load' 'p_ZL7w_conv2_9_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_1_2_addr = getelementptr i1 %p_ZL7w_conv2_10_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 270 'getelementptr' 'p_ZL7w_conv2_10_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 271 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_1_2_load = load i5 %p_ZL7w_conv2_10_1_2_addr" [./layer.h:97]   --->   Operation 271 'load' 'p_ZL7w_conv2_10_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_1_2_addr = getelementptr i1 %p_ZL7w_conv2_11_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 272 'getelementptr' 'p_ZL7w_conv2_11_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 273 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_1_2_load = load i5 %p_ZL7w_conv2_11_1_2_addr" [./layer.h:97]   --->   Operation 273 'load' 'p_ZL7w_conv2_11_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_1_2_addr = getelementptr i1 %p_ZL7w_conv2_12_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 274 'getelementptr' 'p_ZL7w_conv2_12_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 275 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_1_2_load = load i5 %p_ZL7w_conv2_12_1_2_addr" [./layer.h:97]   --->   Operation 275 'load' 'p_ZL7w_conv2_12_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_1_2_addr = getelementptr i1 %p_ZL7w_conv2_13_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 276 'getelementptr' 'p_ZL7w_conv2_13_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 277 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_1_2_load = load i5 %p_ZL7w_conv2_13_1_2_addr" [./layer.h:97]   --->   Operation 277 'load' 'p_ZL7w_conv2_13_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_1_2_addr = getelementptr i1 %p_ZL7w_conv2_14_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 278 'getelementptr' 'p_ZL7w_conv2_14_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 279 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_1_2_load = load i5 %p_ZL7w_conv2_14_1_2_addr" [./layer.h:97]   --->   Operation 279 'load' 'p_ZL7w_conv2_14_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_1_2_addr = getelementptr i1 %p_ZL7w_conv2_15_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 280 'getelementptr' 'p_ZL7w_conv2_15_1_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 281 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_1_2_load = load i5 %p_ZL7w_conv2_15_1_2_addr" [./layer.h:97]   --->   Operation 281 'load' 'p_ZL7w_conv2_15_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_0_2_2_addr = getelementptr i1 %p_ZL7w_conv2_0_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 282 'getelementptr' 'p_ZL7w_conv2_0_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 283 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_2_2_load = load i5 %p_ZL7w_conv2_0_2_2_addr" [./layer.h:97]   --->   Operation 283 'load' 'p_ZL7w_conv2_0_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_1_2_2_addr = getelementptr i1 %p_ZL7w_conv2_1_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 284 'getelementptr' 'p_ZL7w_conv2_1_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 285 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_2_2_load = load i5 %p_ZL7w_conv2_1_2_2_addr" [./layer.h:97]   --->   Operation 285 'load' 'p_ZL7w_conv2_1_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_2_2_2_addr = getelementptr i1 %p_ZL7w_conv2_2_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 286 'getelementptr' 'p_ZL7w_conv2_2_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 287 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_2_2_load = load i5 %p_ZL7w_conv2_2_2_2_addr" [./layer.h:97]   --->   Operation 287 'load' 'p_ZL7w_conv2_2_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_3_2_2_addr = getelementptr i1 %p_ZL7w_conv2_3_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 288 'getelementptr' 'p_ZL7w_conv2_3_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 289 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_2_2_load = load i5 %p_ZL7w_conv2_3_2_2_addr" [./layer.h:97]   --->   Operation 289 'load' 'p_ZL7w_conv2_3_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_4_2_2_addr = getelementptr i1 %p_ZL7w_conv2_4_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 290 'getelementptr' 'p_ZL7w_conv2_4_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 291 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_2_2_load = load i5 %p_ZL7w_conv2_4_2_2_addr" [./layer.h:97]   --->   Operation 291 'load' 'p_ZL7w_conv2_4_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_5_2_2_addr = getelementptr i1 %p_ZL7w_conv2_5_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 292 'getelementptr' 'p_ZL7w_conv2_5_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 293 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_2_2_load = load i5 %p_ZL7w_conv2_5_2_2_addr" [./layer.h:97]   --->   Operation 293 'load' 'p_ZL7w_conv2_5_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_6_2_2_addr = getelementptr i1 %p_ZL7w_conv2_6_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 294 'getelementptr' 'p_ZL7w_conv2_6_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 295 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_2_2_load = load i5 %p_ZL7w_conv2_6_2_2_addr" [./layer.h:97]   --->   Operation 295 'load' 'p_ZL7w_conv2_6_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_7_2_2_addr = getelementptr i1 %p_ZL7w_conv2_7_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 296 'getelementptr' 'p_ZL7w_conv2_7_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 297 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_2_2_load = load i5 %p_ZL7w_conv2_7_2_2_addr" [./layer.h:97]   --->   Operation 297 'load' 'p_ZL7w_conv2_7_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_8_2_2_addr = getelementptr i1 %p_ZL7w_conv2_8_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 298 'getelementptr' 'p_ZL7w_conv2_8_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 299 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_2_2_load = load i5 %p_ZL7w_conv2_8_2_2_addr" [./layer.h:97]   --->   Operation 299 'load' 'p_ZL7w_conv2_8_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_9_2_2_addr = getelementptr i1 %p_ZL7w_conv2_9_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 300 'getelementptr' 'p_ZL7w_conv2_9_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 301 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_2_2_load = load i5 %p_ZL7w_conv2_9_2_2_addr" [./layer.h:97]   --->   Operation 301 'load' 'p_ZL7w_conv2_9_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_10_2_2_addr = getelementptr i1 %p_ZL7w_conv2_10_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 302 'getelementptr' 'p_ZL7w_conv2_10_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 303 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_2_2_load = load i5 %p_ZL7w_conv2_10_2_2_addr" [./layer.h:97]   --->   Operation 303 'load' 'p_ZL7w_conv2_10_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_11_2_2_addr = getelementptr i1 %p_ZL7w_conv2_11_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 304 'getelementptr' 'p_ZL7w_conv2_11_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 305 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_2_2_load = load i5 %p_ZL7w_conv2_11_2_2_addr" [./layer.h:97]   --->   Operation 305 'load' 'p_ZL7w_conv2_11_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_12_2_2_addr = getelementptr i1 %p_ZL7w_conv2_12_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 306 'getelementptr' 'p_ZL7w_conv2_12_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 307 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_2_2_load = load i5 %p_ZL7w_conv2_12_2_2_addr" [./layer.h:97]   --->   Operation 307 'load' 'p_ZL7w_conv2_12_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_13_2_2_addr = getelementptr i1 %p_ZL7w_conv2_13_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 308 'getelementptr' 'p_ZL7w_conv2_13_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 309 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_2_2_load = load i5 %p_ZL7w_conv2_13_2_2_addr" [./layer.h:97]   --->   Operation 309 'load' 'p_ZL7w_conv2_13_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_14_2_2_addr = getelementptr i1 %p_ZL7w_conv2_14_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 310 'getelementptr' 'p_ZL7w_conv2_14_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 311 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_2_2_load = load i5 %p_ZL7w_conv2_14_2_2_addr" [./layer.h:97]   --->   Operation 311 'load' 'p_ZL7w_conv2_14_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_ZL7w_conv2_15_2_2_addr = getelementptr i1 %p_ZL7w_conv2_15_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 312 'getelementptr' 'p_ZL7w_conv2_15_2_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 313 [2/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_2_2_load = load i5 %p_ZL7w_conv2_15_2_2_addr" [./layer.h:97]   --->   Operation 313 'load' 'p_ZL7w_conv2_15_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%threshold_conv2_V_addr = getelementptr i5 %threshold_conv2_V, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 314 'getelementptr' 'threshold_conv2_V_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 315 [2/2] (0.66ns)   --->   "%threshold_conv2_V_load = load i5 %threshold_conv2_V_addr" [./layer.h:97]   --->   Operation 315 'load' 'threshold_conv2_V_load' <Predicate = (!icmp_ln97)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_1 : Operation 316 [1/1] (0.29ns)   --->   "%select_ln97_3 = select i1 %icmp_ln98, i6 %add_ln97, i6 %n_load" [./layer.h:97]   --->   Operation 316 'select' 'select_ln97_3' <Predicate = (!icmp_ln97)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %select_ln97" [./layer.h:98]   --->   Operation 317 'zext' 'zext_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i10 %input_0, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 318 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 319 [2/2] (0.68ns)   --->   "%input_0_load = load i4 %input_0_addr" [./layer.h:106]   --->   Operation 319 'load' 'input_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i10 %input_1, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 320 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 321 [2/2] (0.68ns)   --->   "%input_1_load = load i4 %input_1_addr" [./layer.h:106]   --->   Operation 321 'load' 'input_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i10 %input_2, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 322 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 323 [2/2] (0.68ns)   --->   "%input_2_load = load i4 %input_2_addr" [./layer.h:106]   --->   Operation 323 'load' 'input_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i10 %input_3, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 324 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 325 [2/2] (0.68ns)   --->   "%input_3_load = load i4 %input_3_addr" [./layer.h:106]   --->   Operation 325 'load' 'input_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i10 %input_4, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 326 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 327 [2/2] (0.68ns)   --->   "%input_4_load = load i4 %input_4_addr" [./layer.h:106]   --->   Operation 327 'load' 'input_4_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i10 %input_5, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 328 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 329 [2/2] (0.68ns)   --->   "%input_5_load = load i4 %input_5_addr" [./layer.h:106]   --->   Operation 329 'load' 'input_5_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i10 %input_6, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 330 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 331 [2/2] (0.68ns)   --->   "%input_6_load = load i4 %input_6_addr" [./layer.h:106]   --->   Operation 331 'load' 'input_6_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i10 %input_7, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 332 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 333 [2/2] (0.68ns)   --->   "%input_7_load = load i4 %input_7_addr" [./layer.h:106]   --->   Operation 333 'load' 'input_7_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i10 %input_8, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 334 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 335 [2/2] (0.68ns)   --->   "%input_8_load = load i4 %input_8_addr" [./layer.h:106]   --->   Operation 335 'load' 'input_8_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i10 %input_9, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 336 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 337 [2/2] (0.68ns)   --->   "%input_9_load = load i4 %input_9_addr" [./layer.h:106]   --->   Operation 337 'load' 'input_9_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i10 %input_10, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 338 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 339 [2/2] (0.68ns)   --->   "%input_10_load = load i4 %input_10_addr" [./layer.h:106]   --->   Operation 339 'load' 'input_10_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i10 %input_11, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 340 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 341 [2/2] (0.68ns)   --->   "%input_11_load = load i4 %input_11_addr" [./layer.h:106]   --->   Operation 341 'load' 'input_11_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i10 %input_12, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 342 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 343 [2/2] (0.68ns)   --->   "%input_12_load = load i4 %input_12_addr" [./layer.h:106]   --->   Operation 343 'load' 'input_12_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i10 %input_13, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 344 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 345 [2/2] (0.68ns)   --->   "%input_13_load = load i4 %input_13_addr" [./layer.h:106]   --->   Operation 345 'load' 'input_13_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i10 %input_14, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 346 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 347 [2/2] (0.68ns)   --->   "%input_14_load = load i4 %input_14_addr" [./layer.h:106]   --->   Operation 347 'load' 'input_14_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i10 %input_15, i64 0, i64 %zext_ln98" [./layer.h:106]   --->   Operation 348 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 349 [2/2] (0.68ns)   --->   "%input_15_load = load i4 %input_15_addr" [./layer.h:106]   --->   Operation 349 'load' 'input_15_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%indvars_iv_next = add i4 %select_ln97, i4 1" [./layer.h:97]   --->   Operation 350 'add' 'indvars_iv_next' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %indvars_iv_next" [./layer.h:106]   --->   Operation 351 'zext' 'zext_ln106' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i10 %input_0, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 352 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 353 [2/2] (0.68ns)   --->   "%input_0_load_1 = load i4 %input_0_addr_1" [./layer.h:106]   --->   Operation 353 'load' 'input_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i10 %input_1, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 354 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 355 [2/2] (0.68ns)   --->   "%input_1_load_1 = load i4 %input_1_addr_1" [./layer.h:106]   --->   Operation 355 'load' 'input_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr i10 %input_2, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 356 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 357 [2/2] (0.68ns)   --->   "%input_2_load_1 = load i4 %input_2_addr_1" [./layer.h:106]   --->   Operation 357 'load' 'input_2_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr i10 %input_3, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 358 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 359 [2/2] (0.68ns)   --->   "%input_3_load_1 = load i4 %input_3_addr_1" [./layer.h:106]   --->   Operation 359 'load' 'input_3_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%input_4_addr_1 = getelementptr i10 %input_4, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 360 'getelementptr' 'input_4_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 361 [2/2] (0.68ns)   --->   "%input_4_load_1 = load i4 %input_4_addr_1" [./layer.h:106]   --->   Operation 361 'load' 'input_4_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%input_5_addr_1 = getelementptr i10 %input_5, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 362 'getelementptr' 'input_5_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 363 [2/2] (0.68ns)   --->   "%input_5_load_1 = load i4 %input_5_addr_1" [./layer.h:106]   --->   Operation 363 'load' 'input_5_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%input_6_addr_1 = getelementptr i10 %input_6, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 364 'getelementptr' 'input_6_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 365 [2/2] (0.68ns)   --->   "%input_6_load_1 = load i4 %input_6_addr_1" [./layer.h:106]   --->   Operation 365 'load' 'input_6_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%input_7_addr_1 = getelementptr i10 %input_7, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 366 'getelementptr' 'input_7_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 367 [2/2] (0.68ns)   --->   "%input_7_load_1 = load i4 %input_7_addr_1" [./layer.h:106]   --->   Operation 367 'load' 'input_7_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%input_8_addr_1 = getelementptr i10 %input_8, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 368 'getelementptr' 'input_8_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 369 [2/2] (0.68ns)   --->   "%input_8_load_1 = load i4 %input_8_addr_1" [./layer.h:106]   --->   Operation 369 'load' 'input_8_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%input_9_addr_1 = getelementptr i10 %input_9, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 370 'getelementptr' 'input_9_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 371 [2/2] (0.68ns)   --->   "%input_9_load_1 = load i4 %input_9_addr_1" [./layer.h:106]   --->   Operation 371 'load' 'input_9_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%input_10_addr_1 = getelementptr i10 %input_10, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 372 'getelementptr' 'input_10_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 373 [2/2] (0.68ns)   --->   "%input_10_load_1 = load i4 %input_10_addr_1" [./layer.h:106]   --->   Operation 373 'load' 'input_10_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%input_11_addr_1 = getelementptr i10 %input_11, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 374 'getelementptr' 'input_11_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 375 [2/2] (0.68ns)   --->   "%input_11_load_1 = load i4 %input_11_addr_1" [./layer.h:106]   --->   Operation 375 'load' 'input_11_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%input_12_addr_1 = getelementptr i10 %input_12, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 376 'getelementptr' 'input_12_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 377 [2/2] (0.68ns)   --->   "%input_12_load_1 = load i4 %input_12_addr_1" [./layer.h:106]   --->   Operation 377 'load' 'input_12_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%input_13_addr_1 = getelementptr i10 %input_13, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 378 'getelementptr' 'input_13_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 379 [2/2] (0.68ns)   --->   "%input_13_load_1 = load i4 %input_13_addr_1" [./layer.h:106]   --->   Operation 379 'load' 'input_13_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%input_14_addr_1 = getelementptr i10 %input_14, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 380 'getelementptr' 'input_14_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 381 [2/2] (0.68ns)   --->   "%input_14_load_1 = load i4 %input_14_addr_1" [./layer.h:106]   --->   Operation 381 'load' 'input_14_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%input_15_addr_1 = getelementptr i10 %input_15, i64 0, i64 %zext_ln106" [./layer.h:106]   --->   Operation 382 'getelementptr' 'input_15_addr_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 383 [2/2] (0.68ns)   --->   "%input_15_load_1 = load i4 %input_15_addr_1" [./layer.h:106]   --->   Operation 383 'load' 'input_15_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i4 %select_ln97" [./layer.h:111]   --->   Operation 384 'trunc' 'trunc_ln111' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.34ns)   --->   "%switch_ln111 = switch i3 %trunc_ln111, void %arrayidx522145.case.7, i3 0, void %arrayidx522145.case.0, i3 1, void %arrayidx522145.case.1, i3 2, void %arrayidx522145.case.2, i3 3, void %arrayidx522145.case.3, i3 4, void %arrayidx522145.case.4, i3 5, void %arrayidx522145.case.5, i3 6, void %arrayidx522145.case.6" [./layer.h:111]   --->   Operation 385 'switch' 'switch_ln111' <Predicate = (!icmp_ln97)> <Delay = 0.34>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 386 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 6)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 387 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 5)> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 388 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 4)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 389 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 3)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 390 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 2)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 391 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 1)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 392 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 0)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx522.7488.exit"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!icmp_ln97 & trunc_ln111 == 7)> <Delay = 0.00>
ST_1 : Operation 6198 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [./layer.h:115]   --->   Operation 6198 'ret' 'ret_ln115' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 394 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_0_0_load = load i5 %p_ZL7w_conv2_0_0_0_addr" [./layer.h:97]   --->   Operation 394 'load' 'p_ZL7w_conv2_0_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 395 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_0_0_load = load i5 %p_ZL7w_conv2_1_0_0_addr" [./layer.h:97]   --->   Operation 395 'load' 'p_ZL7w_conv2_1_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 396 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_0_0_load = load i5 %p_ZL7w_conv2_2_0_0_addr" [./layer.h:97]   --->   Operation 396 'load' 'p_ZL7w_conv2_2_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 397 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_0_0_load = load i5 %p_ZL7w_conv2_3_0_0_addr" [./layer.h:97]   --->   Operation 397 'load' 'p_ZL7w_conv2_3_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 398 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_0_0_load = load i5 %p_ZL7w_conv2_4_0_0_addr" [./layer.h:97]   --->   Operation 398 'load' 'p_ZL7w_conv2_4_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 399 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_0_0_load = load i5 %p_ZL7w_conv2_5_0_0_addr" [./layer.h:97]   --->   Operation 399 'load' 'p_ZL7w_conv2_5_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 400 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_0_0_load = load i5 %p_ZL7w_conv2_6_0_0_addr" [./layer.h:97]   --->   Operation 400 'load' 'p_ZL7w_conv2_6_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 401 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_0_0_load = load i5 %p_ZL7w_conv2_7_0_0_addr" [./layer.h:97]   --->   Operation 401 'load' 'p_ZL7w_conv2_7_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 402 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_0_0_load = load i5 %p_ZL7w_conv2_8_0_0_addr" [./layer.h:97]   --->   Operation 402 'load' 'p_ZL7w_conv2_8_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 403 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_0_0_load = load i5 %p_ZL7w_conv2_9_0_0_addr" [./layer.h:97]   --->   Operation 403 'load' 'p_ZL7w_conv2_9_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 404 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_0_0_load = load i5 %p_ZL7w_conv2_10_0_0_addr" [./layer.h:97]   --->   Operation 404 'load' 'p_ZL7w_conv2_10_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 405 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_0_0_load = load i5 %p_ZL7w_conv2_11_0_0_addr" [./layer.h:97]   --->   Operation 405 'load' 'p_ZL7w_conv2_11_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 406 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_0_0_load = load i5 %p_ZL7w_conv2_12_0_0_addr" [./layer.h:97]   --->   Operation 406 'load' 'p_ZL7w_conv2_12_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 407 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_0_0_load = load i5 %p_ZL7w_conv2_13_0_0_addr" [./layer.h:97]   --->   Operation 407 'load' 'p_ZL7w_conv2_13_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 408 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_0_0_load = load i5 %p_ZL7w_conv2_14_0_0_addr" [./layer.h:97]   --->   Operation 408 'load' 'p_ZL7w_conv2_14_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 409 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_0_0_load = load i5 %p_ZL7w_conv2_15_0_0_addr" [./layer.h:97]   --->   Operation 409 'load' 'p_ZL7w_conv2_15_0_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 410 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_1_0_load = load i5 %p_ZL7w_conv2_0_1_0_addr" [./layer.h:97]   --->   Operation 410 'load' 'p_ZL7w_conv2_0_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 411 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_1_0_load = load i5 %p_ZL7w_conv2_1_1_0_addr" [./layer.h:97]   --->   Operation 411 'load' 'p_ZL7w_conv2_1_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 412 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_1_0_load = load i5 %p_ZL7w_conv2_2_1_0_addr" [./layer.h:97]   --->   Operation 412 'load' 'p_ZL7w_conv2_2_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 413 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_1_0_load = load i5 %p_ZL7w_conv2_3_1_0_addr" [./layer.h:97]   --->   Operation 413 'load' 'p_ZL7w_conv2_3_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 414 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_1_0_load = load i5 %p_ZL7w_conv2_4_1_0_addr" [./layer.h:97]   --->   Operation 414 'load' 'p_ZL7w_conv2_4_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 415 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_1_0_load = load i5 %p_ZL7w_conv2_5_1_0_addr" [./layer.h:97]   --->   Operation 415 'load' 'p_ZL7w_conv2_5_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 416 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_1_0_load = load i5 %p_ZL7w_conv2_6_1_0_addr" [./layer.h:97]   --->   Operation 416 'load' 'p_ZL7w_conv2_6_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 417 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_1_0_load = load i5 %p_ZL7w_conv2_7_1_0_addr" [./layer.h:97]   --->   Operation 417 'load' 'p_ZL7w_conv2_7_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 418 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_1_0_load = load i5 %p_ZL7w_conv2_8_1_0_addr" [./layer.h:97]   --->   Operation 418 'load' 'p_ZL7w_conv2_8_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 419 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_1_0_load = load i5 %p_ZL7w_conv2_9_1_0_addr" [./layer.h:97]   --->   Operation 419 'load' 'p_ZL7w_conv2_9_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 420 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_1_0_load = load i5 %p_ZL7w_conv2_10_1_0_addr" [./layer.h:97]   --->   Operation 420 'load' 'p_ZL7w_conv2_10_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 421 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_1_0_load = load i5 %p_ZL7w_conv2_11_1_0_addr" [./layer.h:97]   --->   Operation 421 'load' 'p_ZL7w_conv2_11_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 422 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_1_0_load = load i5 %p_ZL7w_conv2_12_1_0_addr" [./layer.h:97]   --->   Operation 422 'load' 'p_ZL7w_conv2_12_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 423 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_1_0_load = load i5 %p_ZL7w_conv2_13_1_0_addr" [./layer.h:97]   --->   Operation 423 'load' 'p_ZL7w_conv2_13_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 424 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_1_0_load = load i5 %p_ZL7w_conv2_14_1_0_addr" [./layer.h:97]   --->   Operation 424 'load' 'p_ZL7w_conv2_14_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 425 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_1_0_load = load i5 %p_ZL7w_conv2_15_1_0_addr" [./layer.h:97]   --->   Operation 425 'load' 'p_ZL7w_conv2_15_1_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 426 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_2_0_load = load i5 %p_ZL7w_conv2_0_2_0_addr" [./layer.h:97]   --->   Operation 426 'load' 'p_ZL7w_conv2_0_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 427 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_2_0_load = load i5 %p_ZL7w_conv2_1_2_0_addr" [./layer.h:97]   --->   Operation 427 'load' 'p_ZL7w_conv2_1_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 428 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_2_0_load = load i5 %p_ZL7w_conv2_2_2_0_addr" [./layer.h:97]   --->   Operation 428 'load' 'p_ZL7w_conv2_2_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 429 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_2_0_load = load i5 %p_ZL7w_conv2_3_2_0_addr" [./layer.h:97]   --->   Operation 429 'load' 'p_ZL7w_conv2_3_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 430 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_2_0_load = load i5 %p_ZL7w_conv2_4_2_0_addr" [./layer.h:97]   --->   Operation 430 'load' 'p_ZL7w_conv2_4_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 431 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_2_0_load = load i5 %p_ZL7w_conv2_5_2_0_addr" [./layer.h:97]   --->   Operation 431 'load' 'p_ZL7w_conv2_5_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 432 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_2_0_load = load i5 %p_ZL7w_conv2_6_2_0_addr" [./layer.h:97]   --->   Operation 432 'load' 'p_ZL7w_conv2_6_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 433 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_2_0_load = load i5 %p_ZL7w_conv2_7_2_0_addr" [./layer.h:97]   --->   Operation 433 'load' 'p_ZL7w_conv2_7_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 434 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_2_0_load = load i5 %p_ZL7w_conv2_8_2_0_addr" [./layer.h:97]   --->   Operation 434 'load' 'p_ZL7w_conv2_8_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 435 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_2_0_load = load i5 %p_ZL7w_conv2_9_2_0_addr" [./layer.h:97]   --->   Operation 435 'load' 'p_ZL7w_conv2_9_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 436 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_2_0_load = load i5 %p_ZL7w_conv2_10_2_0_addr" [./layer.h:97]   --->   Operation 436 'load' 'p_ZL7w_conv2_10_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 437 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_2_0_load = load i5 %p_ZL7w_conv2_11_2_0_addr" [./layer.h:97]   --->   Operation 437 'load' 'p_ZL7w_conv2_11_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 438 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_2_0_load = load i5 %p_ZL7w_conv2_12_2_0_addr" [./layer.h:97]   --->   Operation 438 'load' 'p_ZL7w_conv2_12_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 439 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_2_0_load = load i5 %p_ZL7w_conv2_13_2_0_addr" [./layer.h:97]   --->   Operation 439 'load' 'p_ZL7w_conv2_13_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 440 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_2_0_load = load i5 %p_ZL7w_conv2_14_2_0_addr" [./layer.h:97]   --->   Operation 440 'load' 'p_ZL7w_conv2_14_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 441 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_2_0_load = load i5 %p_ZL7w_conv2_15_2_0_addr" [./layer.h:97]   --->   Operation 441 'load' 'p_ZL7w_conv2_15_2_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 442 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_0_1_load = load i5 %p_ZL7w_conv2_0_0_1_addr" [./layer.h:97]   --->   Operation 442 'load' 'p_ZL7w_conv2_0_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 443 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_0_1_load = load i5 %p_ZL7w_conv2_1_0_1_addr" [./layer.h:97]   --->   Operation 443 'load' 'p_ZL7w_conv2_1_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 444 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_0_1_load = load i5 %p_ZL7w_conv2_2_0_1_addr" [./layer.h:97]   --->   Operation 444 'load' 'p_ZL7w_conv2_2_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 445 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_0_1_load = load i5 %p_ZL7w_conv2_3_0_1_addr" [./layer.h:97]   --->   Operation 445 'load' 'p_ZL7w_conv2_3_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 446 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_0_1_load = load i5 %p_ZL7w_conv2_4_0_1_addr" [./layer.h:97]   --->   Operation 446 'load' 'p_ZL7w_conv2_4_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 447 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_0_1_load = load i5 %p_ZL7w_conv2_5_0_1_addr" [./layer.h:97]   --->   Operation 447 'load' 'p_ZL7w_conv2_5_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 448 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_0_1_load = load i5 %p_ZL7w_conv2_6_0_1_addr" [./layer.h:97]   --->   Operation 448 'load' 'p_ZL7w_conv2_6_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 449 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_0_1_load = load i5 %p_ZL7w_conv2_7_0_1_addr" [./layer.h:97]   --->   Operation 449 'load' 'p_ZL7w_conv2_7_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 450 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_0_1_load = load i5 %p_ZL7w_conv2_8_0_1_addr" [./layer.h:97]   --->   Operation 450 'load' 'p_ZL7w_conv2_8_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 451 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_0_1_load = load i5 %p_ZL7w_conv2_9_0_1_addr" [./layer.h:97]   --->   Operation 451 'load' 'p_ZL7w_conv2_9_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 452 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_0_1_load = load i5 %p_ZL7w_conv2_10_0_1_addr" [./layer.h:97]   --->   Operation 452 'load' 'p_ZL7w_conv2_10_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 453 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_0_1_load = load i5 %p_ZL7w_conv2_11_0_1_addr" [./layer.h:97]   --->   Operation 453 'load' 'p_ZL7w_conv2_11_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 454 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_0_1_load = load i5 %p_ZL7w_conv2_12_0_1_addr" [./layer.h:97]   --->   Operation 454 'load' 'p_ZL7w_conv2_12_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 455 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_0_1_load = load i5 %p_ZL7w_conv2_13_0_1_addr" [./layer.h:97]   --->   Operation 455 'load' 'p_ZL7w_conv2_13_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 456 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_0_1_load = load i5 %p_ZL7w_conv2_14_0_1_addr" [./layer.h:97]   --->   Operation 456 'load' 'p_ZL7w_conv2_14_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 457 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_0_1_load = load i5 %p_ZL7w_conv2_15_0_1_addr" [./layer.h:97]   --->   Operation 457 'load' 'p_ZL7w_conv2_15_0_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 458 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_1_1_load = load i5 %p_ZL7w_conv2_0_1_1_addr" [./layer.h:97]   --->   Operation 458 'load' 'p_ZL7w_conv2_0_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 459 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_1_1_load = load i5 %p_ZL7w_conv2_1_1_1_addr" [./layer.h:97]   --->   Operation 459 'load' 'p_ZL7w_conv2_1_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 460 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_1_1_load = load i5 %p_ZL7w_conv2_2_1_1_addr" [./layer.h:97]   --->   Operation 460 'load' 'p_ZL7w_conv2_2_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 461 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_1_1_load = load i5 %p_ZL7w_conv2_3_1_1_addr" [./layer.h:97]   --->   Operation 461 'load' 'p_ZL7w_conv2_3_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 462 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_1_1_load = load i5 %p_ZL7w_conv2_4_1_1_addr" [./layer.h:97]   --->   Operation 462 'load' 'p_ZL7w_conv2_4_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 463 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_1_1_load = load i5 %p_ZL7w_conv2_5_1_1_addr" [./layer.h:97]   --->   Operation 463 'load' 'p_ZL7w_conv2_5_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 464 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_1_1_load = load i5 %p_ZL7w_conv2_6_1_1_addr" [./layer.h:97]   --->   Operation 464 'load' 'p_ZL7w_conv2_6_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 465 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_1_1_load = load i5 %p_ZL7w_conv2_7_1_1_addr" [./layer.h:97]   --->   Operation 465 'load' 'p_ZL7w_conv2_7_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 466 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_1_1_load = load i5 %p_ZL7w_conv2_8_1_1_addr" [./layer.h:97]   --->   Operation 466 'load' 'p_ZL7w_conv2_8_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 467 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_1_1_load = load i5 %p_ZL7w_conv2_9_1_1_addr" [./layer.h:97]   --->   Operation 467 'load' 'p_ZL7w_conv2_9_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 468 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_1_1_load = load i5 %p_ZL7w_conv2_10_1_1_addr" [./layer.h:97]   --->   Operation 468 'load' 'p_ZL7w_conv2_10_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 469 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_1_1_load = load i5 %p_ZL7w_conv2_11_1_1_addr" [./layer.h:97]   --->   Operation 469 'load' 'p_ZL7w_conv2_11_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 470 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_1_1_load = load i5 %p_ZL7w_conv2_12_1_1_addr" [./layer.h:97]   --->   Operation 470 'load' 'p_ZL7w_conv2_12_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 471 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_1_1_load = load i5 %p_ZL7w_conv2_13_1_1_addr" [./layer.h:97]   --->   Operation 471 'load' 'p_ZL7w_conv2_13_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 472 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_1_1_load = load i5 %p_ZL7w_conv2_14_1_1_addr" [./layer.h:97]   --->   Operation 472 'load' 'p_ZL7w_conv2_14_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 473 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_1_1_load = load i5 %p_ZL7w_conv2_15_1_1_addr" [./layer.h:97]   --->   Operation 473 'load' 'p_ZL7w_conv2_15_1_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 474 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_2_1_load = load i5 %p_ZL7w_conv2_0_2_1_addr" [./layer.h:97]   --->   Operation 474 'load' 'p_ZL7w_conv2_0_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 475 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_2_1_load = load i5 %p_ZL7w_conv2_1_2_1_addr" [./layer.h:97]   --->   Operation 475 'load' 'p_ZL7w_conv2_1_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 476 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_2_1_load = load i5 %p_ZL7w_conv2_2_2_1_addr" [./layer.h:97]   --->   Operation 476 'load' 'p_ZL7w_conv2_2_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 477 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_2_1_load = load i5 %p_ZL7w_conv2_3_2_1_addr" [./layer.h:97]   --->   Operation 477 'load' 'p_ZL7w_conv2_3_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 478 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_2_1_load = load i5 %p_ZL7w_conv2_4_2_1_addr" [./layer.h:97]   --->   Operation 478 'load' 'p_ZL7w_conv2_4_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 479 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_2_1_load = load i5 %p_ZL7w_conv2_5_2_1_addr" [./layer.h:97]   --->   Operation 479 'load' 'p_ZL7w_conv2_5_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 480 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_2_1_load = load i5 %p_ZL7w_conv2_6_2_1_addr" [./layer.h:97]   --->   Operation 480 'load' 'p_ZL7w_conv2_6_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 481 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_2_1_load = load i5 %p_ZL7w_conv2_7_2_1_addr" [./layer.h:97]   --->   Operation 481 'load' 'p_ZL7w_conv2_7_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 482 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_2_1_load = load i5 %p_ZL7w_conv2_8_2_1_addr" [./layer.h:97]   --->   Operation 482 'load' 'p_ZL7w_conv2_8_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 483 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_2_1_load = load i5 %p_ZL7w_conv2_9_2_1_addr" [./layer.h:97]   --->   Operation 483 'load' 'p_ZL7w_conv2_9_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 484 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_2_1_load = load i5 %p_ZL7w_conv2_10_2_1_addr" [./layer.h:97]   --->   Operation 484 'load' 'p_ZL7w_conv2_10_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 485 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_2_1_load = load i5 %p_ZL7w_conv2_11_2_1_addr" [./layer.h:97]   --->   Operation 485 'load' 'p_ZL7w_conv2_11_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 486 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_2_1_load = load i5 %p_ZL7w_conv2_12_2_1_addr" [./layer.h:97]   --->   Operation 486 'load' 'p_ZL7w_conv2_12_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 487 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_2_1_load = load i5 %p_ZL7w_conv2_13_2_1_addr" [./layer.h:97]   --->   Operation 487 'load' 'p_ZL7w_conv2_13_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 488 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_2_1_load = load i5 %p_ZL7w_conv2_14_2_1_addr" [./layer.h:97]   --->   Operation 488 'load' 'p_ZL7w_conv2_14_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 489 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_2_1_load = load i5 %p_ZL7w_conv2_15_2_1_addr" [./layer.h:97]   --->   Operation 489 'load' 'p_ZL7w_conv2_15_2_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 490 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_0_2_load = load i5 %p_ZL7w_conv2_0_0_2_addr" [./layer.h:97]   --->   Operation 490 'load' 'p_ZL7w_conv2_0_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 491 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_0_2_load = load i5 %p_ZL7w_conv2_1_0_2_addr" [./layer.h:97]   --->   Operation 491 'load' 'p_ZL7w_conv2_1_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 492 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_0_2_load = load i5 %p_ZL7w_conv2_2_0_2_addr" [./layer.h:97]   --->   Operation 492 'load' 'p_ZL7w_conv2_2_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 493 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_0_2_load = load i5 %p_ZL7w_conv2_3_0_2_addr" [./layer.h:97]   --->   Operation 493 'load' 'p_ZL7w_conv2_3_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 494 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_0_2_load = load i5 %p_ZL7w_conv2_4_0_2_addr" [./layer.h:97]   --->   Operation 494 'load' 'p_ZL7w_conv2_4_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 495 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_0_2_load = load i5 %p_ZL7w_conv2_5_0_2_addr" [./layer.h:97]   --->   Operation 495 'load' 'p_ZL7w_conv2_5_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 496 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_0_2_load = load i5 %p_ZL7w_conv2_6_0_2_addr" [./layer.h:97]   --->   Operation 496 'load' 'p_ZL7w_conv2_6_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 497 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_0_2_load = load i5 %p_ZL7w_conv2_7_0_2_addr" [./layer.h:97]   --->   Operation 497 'load' 'p_ZL7w_conv2_7_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 498 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_0_2_load = load i5 %p_ZL7w_conv2_8_0_2_addr" [./layer.h:97]   --->   Operation 498 'load' 'p_ZL7w_conv2_8_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 499 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_0_2_load = load i5 %p_ZL7w_conv2_9_0_2_addr" [./layer.h:97]   --->   Operation 499 'load' 'p_ZL7w_conv2_9_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 500 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_0_2_load = load i5 %p_ZL7w_conv2_10_0_2_addr" [./layer.h:97]   --->   Operation 500 'load' 'p_ZL7w_conv2_10_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 501 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_0_2_load = load i5 %p_ZL7w_conv2_11_0_2_addr" [./layer.h:97]   --->   Operation 501 'load' 'p_ZL7w_conv2_11_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 502 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_0_2_load = load i5 %p_ZL7w_conv2_12_0_2_addr" [./layer.h:97]   --->   Operation 502 'load' 'p_ZL7w_conv2_12_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 503 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_0_2_load = load i5 %p_ZL7w_conv2_13_0_2_addr" [./layer.h:97]   --->   Operation 503 'load' 'p_ZL7w_conv2_13_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 504 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_0_2_load = load i5 %p_ZL7w_conv2_14_0_2_addr" [./layer.h:97]   --->   Operation 504 'load' 'p_ZL7w_conv2_14_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 505 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_0_2_load = load i5 %p_ZL7w_conv2_15_0_2_addr" [./layer.h:97]   --->   Operation 505 'load' 'p_ZL7w_conv2_15_0_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 506 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_1_2_load = load i5 %p_ZL7w_conv2_0_1_2_addr" [./layer.h:97]   --->   Operation 506 'load' 'p_ZL7w_conv2_0_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 507 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_1_2_load = load i5 %p_ZL7w_conv2_1_1_2_addr" [./layer.h:97]   --->   Operation 507 'load' 'p_ZL7w_conv2_1_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 508 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_1_2_load = load i5 %p_ZL7w_conv2_2_1_2_addr" [./layer.h:97]   --->   Operation 508 'load' 'p_ZL7w_conv2_2_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 509 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_1_2_load = load i5 %p_ZL7w_conv2_3_1_2_addr" [./layer.h:97]   --->   Operation 509 'load' 'p_ZL7w_conv2_3_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 510 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_1_2_load = load i5 %p_ZL7w_conv2_4_1_2_addr" [./layer.h:97]   --->   Operation 510 'load' 'p_ZL7w_conv2_4_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 511 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_1_2_load = load i5 %p_ZL7w_conv2_5_1_2_addr" [./layer.h:97]   --->   Operation 511 'load' 'p_ZL7w_conv2_5_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 512 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_1_2_load = load i5 %p_ZL7w_conv2_6_1_2_addr" [./layer.h:97]   --->   Operation 512 'load' 'p_ZL7w_conv2_6_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 513 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_1_2_load = load i5 %p_ZL7w_conv2_7_1_2_addr" [./layer.h:97]   --->   Operation 513 'load' 'p_ZL7w_conv2_7_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 514 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_1_2_load = load i5 %p_ZL7w_conv2_8_1_2_addr" [./layer.h:97]   --->   Operation 514 'load' 'p_ZL7w_conv2_8_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 515 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_1_2_load = load i5 %p_ZL7w_conv2_9_1_2_addr" [./layer.h:97]   --->   Operation 515 'load' 'p_ZL7w_conv2_9_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 516 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_1_2_load = load i5 %p_ZL7w_conv2_10_1_2_addr" [./layer.h:97]   --->   Operation 516 'load' 'p_ZL7w_conv2_10_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 517 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_1_2_load = load i5 %p_ZL7w_conv2_11_1_2_addr" [./layer.h:97]   --->   Operation 517 'load' 'p_ZL7w_conv2_11_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 518 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_1_2_load = load i5 %p_ZL7w_conv2_12_1_2_addr" [./layer.h:97]   --->   Operation 518 'load' 'p_ZL7w_conv2_12_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 519 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_1_2_load = load i5 %p_ZL7w_conv2_13_1_2_addr" [./layer.h:97]   --->   Operation 519 'load' 'p_ZL7w_conv2_13_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 520 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_1_2_load = load i5 %p_ZL7w_conv2_14_1_2_addr" [./layer.h:97]   --->   Operation 520 'load' 'p_ZL7w_conv2_14_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 521 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_1_2_load = load i5 %p_ZL7w_conv2_15_1_2_addr" [./layer.h:97]   --->   Operation 521 'load' 'p_ZL7w_conv2_15_1_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 522 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_0_2_2_load = load i5 %p_ZL7w_conv2_0_2_2_addr" [./layer.h:97]   --->   Operation 522 'load' 'p_ZL7w_conv2_0_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 523 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_1_2_2_load = load i5 %p_ZL7w_conv2_1_2_2_addr" [./layer.h:97]   --->   Operation 523 'load' 'p_ZL7w_conv2_1_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 524 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_2_2_2_load = load i5 %p_ZL7w_conv2_2_2_2_addr" [./layer.h:97]   --->   Operation 524 'load' 'p_ZL7w_conv2_2_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 525 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_3_2_2_load = load i5 %p_ZL7w_conv2_3_2_2_addr" [./layer.h:97]   --->   Operation 525 'load' 'p_ZL7w_conv2_3_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 526 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_4_2_2_load = load i5 %p_ZL7w_conv2_4_2_2_addr" [./layer.h:97]   --->   Operation 526 'load' 'p_ZL7w_conv2_4_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 527 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_5_2_2_load = load i5 %p_ZL7w_conv2_5_2_2_addr" [./layer.h:97]   --->   Operation 527 'load' 'p_ZL7w_conv2_5_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 528 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_6_2_2_load = load i5 %p_ZL7w_conv2_6_2_2_addr" [./layer.h:97]   --->   Operation 528 'load' 'p_ZL7w_conv2_6_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 529 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_7_2_2_load = load i5 %p_ZL7w_conv2_7_2_2_addr" [./layer.h:97]   --->   Operation 529 'load' 'p_ZL7w_conv2_7_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 530 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_8_2_2_load = load i5 %p_ZL7w_conv2_8_2_2_addr" [./layer.h:97]   --->   Operation 530 'load' 'p_ZL7w_conv2_8_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 531 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_9_2_2_load = load i5 %p_ZL7w_conv2_9_2_2_addr" [./layer.h:97]   --->   Operation 531 'load' 'p_ZL7w_conv2_9_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 532 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_10_2_2_load = load i5 %p_ZL7w_conv2_10_2_2_addr" [./layer.h:97]   --->   Operation 532 'load' 'p_ZL7w_conv2_10_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 533 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_11_2_2_load = load i5 %p_ZL7w_conv2_11_2_2_addr" [./layer.h:97]   --->   Operation 533 'load' 'p_ZL7w_conv2_11_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 534 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_12_2_2_load = load i5 %p_ZL7w_conv2_12_2_2_addr" [./layer.h:97]   --->   Operation 534 'load' 'p_ZL7w_conv2_12_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 535 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_13_2_2_load = load i5 %p_ZL7w_conv2_13_2_2_addr" [./layer.h:97]   --->   Operation 535 'load' 'p_ZL7w_conv2_13_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 536 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_14_2_2_load = load i5 %p_ZL7w_conv2_14_2_2_addr" [./layer.h:97]   --->   Operation 536 'load' 'p_ZL7w_conv2_14_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 537 [1/2] (0.63ns)   --->   "%p_ZL7w_conv2_15_2_2_load = load i5 %p_ZL7w_conv2_15_2_2_addr" [./layer.h:97]   --->   Operation 537 'load' 'p_ZL7w_conv2_15_2_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.63> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 32> <ROM>
ST_2 : Operation 538 [1/2] (0.66ns)   --->   "%threshold_conv2_V_load = load i5 %threshold_conv2_V_addr" [./layer.h:97]   --->   Operation 538 'load' 'threshold_conv2_V_load' <Predicate = (!icmp_ln97)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 32> <ROM>
ST_2 : Operation 539 [1/2] (0.68ns)   --->   "%input_0_load = load i4 %input_0_addr" [./layer.h:106]   --->   Operation 539 'load' 'input_0_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%trunc_ln106 = trunc i10 %input_0_load" [./layer.h:106]   --->   Operation 540 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%xor_ln106 = xor i1 %trunc_ln106, i1 1" [./layer.h:106]   --->   Operation 541 'xor' 'xor_ln106' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%xor_ln106_1 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106" [./layer.h:106]   --->   Operation 542 'xor' 'xor_ln106_1' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/2] (0.68ns)   --->   "%input_1_load = load i4 %input_1_addr" [./layer.h:106]   --->   Operation 543 'load' 'input_1_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%trunc_ln106_1 = trunc i10 %input_1_load" [./layer.h:106]   --->   Operation 544 'trunc' 'trunc_ln106_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%xor_ln106_2 = xor i1 %trunc_ln106_1, i1 1" [./layer.h:106]   --->   Operation 545 'xor' 'xor_ln106_2' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%xor_ln106_3 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_2" [./layer.h:106]   --->   Operation 546 'xor' 'xor_ln106_3' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/2] (0.68ns)   --->   "%input_2_load = load i4 %input_2_addr" [./layer.h:106]   --->   Operation 547 'load' 'input_2_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%trunc_ln106_2 = trunc i10 %input_2_load" [./layer.h:106]   --->   Operation 548 'trunc' 'trunc_ln106_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%xor_ln106_4 = xor i1 %trunc_ln106_2, i1 1" [./layer.h:106]   --->   Operation 549 'xor' 'xor_ln106_4' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%xor_ln106_5 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_4" [./layer.h:106]   --->   Operation 550 'xor' 'xor_ln106_5' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/2] (0.68ns)   --->   "%input_3_load = load i4 %input_3_addr" [./layer.h:106]   --->   Operation 551 'load' 'input_3_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%trunc_ln106_3 = trunc i10 %input_3_load" [./layer.h:106]   --->   Operation 552 'trunc' 'trunc_ln106_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%xor_ln106_6 = xor i1 %trunc_ln106_3, i1 1" [./layer.h:106]   --->   Operation 553 'xor' 'xor_ln106_6' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%xor_ln106_7 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_6" [./layer.h:106]   --->   Operation 554 'xor' 'xor_ln106_7' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/2] (0.68ns)   --->   "%input_4_load = load i4 %input_4_addr" [./layer.h:106]   --->   Operation 555 'load' 'input_4_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%trunc_ln106_4 = trunc i10 %input_4_load" [./layer.h:106]   --->   Operation 556 'trunc' 'trunc_ln106_4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%xor_ln106_8 = xor i1 %trunc_ln106_4, i1 1" [./layer.h:106]   --->   Operation 557 'xor' 'xor_ln106_8' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%xor_ln106_9 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_8" [./layer.h:106]   --->   Operation 558 'xor' 'xor_ln106_9' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/2] (0.68ns)   --->   "%input_5_load = load i4 %input_5_addr" [./layer.h:106]   --->   Operation 559 'load' 'input_5_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%trunc_ln106_5 = trunc i10 %input_5_load" [./layer.h:106]   --->   Operation 560 'trunc' 'trunc_ln106_5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%xor_ln106_10 = xor i1 %trunc_ln106_5, i1 1" [./layer.h:106]   --->   Operation 561 'xor' 'xor_ln106_10' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%xor_ln106_11 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_10" [./layer.h:106]   --->   Operation 562 'xor' 'xor_ln106_11' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/2] (0.68ns)   --->   "%input_6_load = load i4 %input_6_addr" [./layer.h:106]   --->   Operation 563 'load' 'input_6_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_13)   --->   "%trunc_ln106_6 = trunc i10 %input_6_load" [./layer.h:106]   --->   Operation 564 'trunc' 'trunc_ln106_6' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_13)   --->   "%xor_ln106_12 = xor i1 %trunc_ln106_6, i1 1" [./layer.h:106]   --->   Operation 565 'xor' 'xor_ln106_12' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_13 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_12" [./layer.h:106]   --->   Operation 566 'xor' 'xor_ln106_13' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/2] (0.68ns)   --->   "%input_7_load = load i4 %input_7_addr" [./layer.h:106]   --->   Operation 567 'load' 'input_7_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_15)   --->   "%trunc_ln106_7 = trunc i10 %input_7_load" [./layer.h:106]   --->   Operation 568 'trunc' 'trunc_ln106_7' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_15)   --->   "%xor_ln106_14 = xor i1 %trunc_ln106_7, i1 1" [./layer.h:106]   --->   Operation 569 'xor' 'xor_ln106_14' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_15 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_14" [./layer.h:106]   --->   Operation 570 'xor' 'xor_ln106_15' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/2] (0.68ns)   --->   "%input_8_load = load i4 %input_8_addr" [./layer.h:106]   --->   Operation 571 'load' 'input_8_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_17)   --->   "%trunc_ln106_8 = trunc i10 %input_8_load" [./layer.h:106]   --->   Operation 572 'trunc' 'trunc_ln106_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_17)   --->   "%xor_ln106_16 = xor i1 %trunc_ln106_8, i1 1" [./layer.h:106]   --->   Operation 573 'xor' 'xor_ln106_16' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_17 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_16" [./layer.h:106]   --->   Operation 574 'xor' 'xor_ln106_17' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/2] (0.68ns)   --->   "%input_9_load = load i4 %input_9_addr" [./layer.h:106]   --->   Operation 575 'load' 'input_9_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%trunc_ln106_9 = trunc i10 %input_9_load" [./layer.h:106]   --->   Operation 576 'trunc' 'trunc_ln106_9' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%xor_ln106_18 = xor i1 %trunc_ln106_9, i1 1" [./layer.h:106]   --->   Operation 577 'xor' 'xor_ln106_18' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%xor_ln106_19 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_18" [./layer.h:106]   --->   Operation 578 'xor' 'xor_ln106_19' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/2] (0.68ns)   --->   "%input_10_load = load i4 %input_10_addr" [./layer.h:106]   --->   Operation 579 'load' 'input_10_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%trunc_ln106_10 = trunc i10 %input_10_load" [./layer.h:106]   --->   Operation 580 'trunc' 'trunc_ln106_10' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%xor_ln106_20 = xor i1 %trunc_ln106_10, i1 1" [./layer.h:106]   --->   Operation 581 'xor' 'xor_ln106_20' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%xor_ln106_21 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_20" [./layer.h:106]   --->   Operation 582 'xor' 'xor_ln106_21' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/2] (0.68ns)   --->   "%input_11_load = load i4 %input_11_addr" [./layer.h:106]   --->   Operation 583 'load' 'input_11_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%trunc_ln106_11 = trunc i10 %input_11_load" [./layer.h:106]   --->   Operation 584 'trunc' 'trunc_ln106_11' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%xor_ln106_22 = xor i1 %trunc_ln106_11, i1 1" [./layer.h:106]   --->   Operation 585 'xor' 'xor_ln106_22' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%xor_ln106_23 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_22" [./layer.h:106]   --->   Operation 586 'xor' 'xor_ln106_23' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/2] (0.68ns)   --->   "%input_12_load = load i4 %input_12_addr" [./layer.h:106]   --->   Operation 587 'load' 'input_12_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%trunc_ln106_12 = trunc i10 %input_12_load" [./layer.h:106]   --->   Operation 588 'trunc' 'trunc_ln106_12' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%xor_ln106_24 = xor i1 %trunc_ln106_12, i1 1" [./layer.h:106]   --->   Operation 589 'xor' 'xor_ln106_24' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%xor_ln106_25 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_24" [./layer.h:106]   --->   Operation 590 'xor' 'xor_ln106_25' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/2] (0.68ns)   --->   "%input_13_load = load i4 %input_13_addr" [./layer.h:106]   --->   Operation 591 'load' 'input_13_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%trunc_ln106_13 = trunc i10 %input_13_load" [./layer.h:106]   --->   Operation 592 'trunc' 'trunc_ln106_13' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%xor_ln106_26 = xor i1 %trunc_ln106_13, i1 1" [./layer.h:106]   --->   Operation 593 'xor' 'xor_ln106_26' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%xor_ln106_27 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_26" [./layer.h:106]   --->   Operation 594 'xor' 'xor_ln106_27' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/2] (0.68ns)   --->   "%input_14_load = load i4 %input_14_addr" [./layer.h:106]   --->   Operation 595 'load' 'input_14_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%trunc_ln106_14 = trunc i10 %input_14_load" [./layer.h:106]   --->   Operation 596 'trunc' 'trunc_ln106_14' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%xor_ln106_28 = xor i1 %trunc_ln106_14, i1 1" [./layer.h:106]   --->   Operation 597 'xor' 'xor_ln106_28' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%xor_ln106_29 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_28" [./layer.h:106]   --->   Operation 598 'xor' 'xor_ln106_29' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/2] (0.68ns)   --->   "%input_15_load = load i4 %input_15_addr" [./layer.h:106]   --->   Operation 599 'load' 'input_15_load' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_31)   --->   "%trunc_ln106_15 = trunc i10 %input_15_load" [./layer.h:106]   --->   Operation 600 'trunc' 'trunc_ln106_15' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_31)   --->   "%xor_ln106_30 = xor i1 %trunc_ln106_15, i1 1" [./layer.h:106]   --->   Operation 601 'xor' 'xor_ln106_30' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_31 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_30" [./layer.h:106]   --->   Operation 602 'xor' 'xor_ln106_31' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/2] (0.68ns)   --->   "%input_0_load_1 = load i4 %input_0_addr_1" [./layer.h:106]   --->   Operation 603 'load' 'input_0_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_33)   --->   "%trunc_ln106_16 = trunc i10 %input_0_load_1" [./layer.h:106]   --->   Operation 604 'trunc' 'trunc_ln106_16' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_33)   --->   "%xor_ln106_32 = xor i1 %trunc_ln106_16, i1 1" [./layer.h:106]   --->   Operation 605 'xor' 'xor_ln106_32' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_33 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_32" [./layer.h:106]   --->   Operation 606 'xor' 'xor_ln106_33' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/2] (0.68ns)   --->   "%input_1_load_1 = load i4 %input_1_addr_1" [./layer.h:106]   --->   Operation 607 'load' 'input_1_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_35)   --->   "%trunc_ln106_17 = trunc i10 %input_1_load_1" [./layer.h:106]   --->   Operation 608 'trunc' 'trunc_ln106_17' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_35)   --->   "%xor_ln106_34 = xor i1 %trunc_ln106_17, i1 1" [./layer.h:106]   --->   Operation 609 'xor' 'xor_ln106_34' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_35 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_34" [./layer.h:106]   --->   Operation 610 'xor' 'xor_ln106_35' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/2] (0.68ns)   --->   "%input_2_load_1 = load i4 %input_2_addr_1" [./layer.h:106]   --->   Operation 611 'load' 'input_2_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%trunc_ln106_18 = trunc i10 %input_2_load_1" [./layer.h:106]   --->   Operation 612 'trunc' 'trunc_ln106_18' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%xor_ln106_36 = xor i1 %trunc_ln106_18, i1 1" [./layer.h:106]   --->   Operation 613 'xor' 'xor_ln106_36' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%xor_ln106_37 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_36" [./layer.h:106]   --->   Operation 614 'xor' 'xor_ln106_37' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/2] (0.68ns)   --->   "%input_3_load_1 = load i4 %input_3_addr_1" [./layer.h:106]   --->   Operation 615 'load' 'input_3_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%trunc_ln106_19 = trunc i10 %input_3_load_1" [./layer.h:106]   --->   Operation 616 'trunc' 'trunc_ln106_19' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%xor_ln106_38 = xor i1 %trunc_ln106_19, i1 1" [./layer.h:106]   --->   Operation 617 'xor' 'xor_ln106_38' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%xor_ln106_39 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_38" [./layer.h:106]   --->   Operation 618 'xor' 'xor_ln106_39' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/2] (0.68ns)   --->   "%input_4_load_1 = load i4 %input_4_addr_1" [./layer.h:106]   --->   Operation 619 'load' 'input_4_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%trunc_ln106_20 = trunc i10 %input_4_load_1" [./layer.h:106]   --->   Operation 620 'trunc' 'trunc_ln106_20' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%xor_ln106_40 = xor i1 %trunc_ln106_20, i1 1" [./layer.h:106]   --->   Operation 621 'xor' 'xor_ln106_40' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%xor_ln106_41 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_40" [./layer.h:106]   --->   Operation 622 'xor' 'xor_ln106_41' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/2] (0.68ns)   --->   "%input_5_load_1 = load i4 %input_5_addr_1" [./layer.h:106]   --->   Operation 623 'load' 'input_5_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%trunc_ln106_21 = trunc i10 %input_5_load_1" [./layer.h:106]   --->   Operation 624 'trunc' 'trunc_ln106_21' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%xor_ln106_42 = xor i1 %trunc_ln106_21, i1 1" [./layer.h:106]   --->   Operation 625 'xor' 'xor_ln106_42' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%xor_ln106_43 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_42" [./layer.h:106]   --->   Operation 626 'xor' 'xor_ln106_43' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/2] (0.68ns)   --->   "%input_6_load_1 = load i4 %input_6_addr_1" [./layer.h:106]   --->   Operation 627 'load' 'input_6_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%trunc_ln106_22 = trunc i10 %input_6_load_1" [./layer.h:106]   --->   Operation 628 'trunc' 'trunc_ln106_22' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%xor_ln106_44 = xor i1 %trunc_ln106_22, i1 1" [./layer.h:106]   --->   Operation 629 'xor' 'xor_ln106_44' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%xor_ln106_45 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_44" [./layer.h:106]   --->   Operation 630 'xor' 'xor_ln106_45' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/2] (0.68ns)   --->   "%input_7_load_1 = load i4 %input_7_addr_1" [./layer.h:106]   --->   Operation 631 'load' 'input_7_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%trunc_ln106_23 = trunc i10 %input_7_load_1" [./layer.h:106]   --->   Operation 632 'trunc' 'trunc_ln106_23' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%xor_ln106_46 = xor i1 %trunc_ln106_23, i1 1" [./layer.h:106]   --->   Operation 633 'xor' 'xor_ln106_46' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%xor_ln106_47 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_46" [./layer.h:106]   --->   Operation 634 'xor' 'xor_ln106_47' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/2] (0.68ns)   --->   "%input_8_load_1 = load i4 %input_8_addr_1" [./layer.h:106]   --->   Operation 635 'load' 'input_8_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_49)   --->   "%trunc_ln106_24 = trunc i10 %input_8_load_1" [./layer.h:106]   --->   Operation 636 'trunc' 'trunc_ln106_24' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_49)   --->   "%xor_ln106_48 = xor i1 %trunc_ln106_24, i1 1" [./layer.h:106]   --->   Operation 637 'xor' 'xor_ln106_48' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_49 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_48" [./layer.h:106]   --->   Operation 638 'xor' 'xor_ln106_49' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/2] (0.68ns)   --->   "%input_9_load_1 = load i4 %input_9_addr_1" [./layer.h:106]   --->   Operation 639 'load' 'input_9_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_51)   --->   "%trunc_ln106_25 = trunc i10 %input_9_load_1" [./layer.h:106]   --->   Operation 640 'trunc' 'trunc_ln106_25' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_51)   --->   "%xor_ln106_50 = xor i1 %trunc_ln106_25, i1 1" [./layer.h:106]   --->   Operation 641 'xor' 'xor_ln106_50' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_51 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_50" [./layer.h:106]   --->   Operation 642 'xor' 'xor_ln106_51' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/2] (0.68ns)   --->   "%input_10_load_1 = load i4 %input_10_addr_1" [./layer.h:106]   --->   Operation 643 'load' 'input_10_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_53)   --->   "%trunc_ln106_26 = trunc i10 %input_10_load_1" [./layer.h:106]   --->   Operation 644 'trunc' 'trunc_ln106_26' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_53)   --->   "%xor_ln106_52 = xor i1 %trunc_ln106_26, i1 1" [./layer.h:106]   --->   Operation 645 'xor' 'xor_ln106_52' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_53 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_52" [./layer.h:106]   --->   Operation 646 'xor' 'xor_ln106_53' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/2] (0.68ns)   --->   "%input_11_load_1 = load i4 %input_11_addr_1" [./layer.h:106]   --->   Operation 647 'load' 'input_11_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%trunc_ln106_27 = trunc i10 %input_11_load_1" [./layer.h:106]   --->   Operation 648 'trunc' 'trunc_ln106_27' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%xor_ln106_54 = xor i1 %trunc_ln106_27, i1 1" [./layer.h:106]   --->   Operation 649 'xor' 'xor_ln106_54' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%xor_ln106_55 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_54" [./layer.h:106]   --->   Operation 650 'xor' 'xor_ln106_55' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/2] (0.68ns)   --->   "%input_12_load_1 = load i4 %input_12_addr_1" [./layer.h:106]   --->   Operation 651 'load' 'input_12_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%trunc_ln106_28 = trunc i10 %input_12_load_1" [./layer.h:106]   --->   Operation 652 'trunc' 'trunc_ln106_28' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%xor_ln106_56 = xor i1 %trunc_ln106_28, i1 1" [./layer.h:106]   --->   Operation 653 'xor' 'xor_ln106_56' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%xor_ln106_57 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_56" [./layer.h:106]   --->   Operation 654 'xor' 'xor_ln106_57' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 655 [1/2] (0.68ns)   --->   "%input_13_load_1 = load i4 %input_13_addr_1" [./layer.h:106]   --->   Operation 655 'load' 'input_13_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%trunc_ln106_29 = trunc i10 %input_13_load_1" [./layer.h:106]   --->   Operation 656 'trunc' 'trunc_ln106_29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%xor_ln106_58 = xor i1 %trunc_ln106_29, i1 1" [./layer.h:106]   --->   Operation 657 'xor' 'xor_ln106_58' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%xor_ln106_59 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_58" [./layer.h:106]   --->   Operation 658 'xor' 'xor_ln106_59' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/2] (0.68ns)   --->   "%input_14_load_1 = load i4 %input_14_addr_1" [./layer.h:106]   --->   Operation 659 'load' 'input_14_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%trunc_ln106_30 = trunc i10 %input_14_load_1" [./layer.h:106]   --->   Operation 660 'trunc' 'trunc_ln106_30' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%xor_ln106_60 = xor i1 %trunc_ln106_30, i1 1" [./layer.h:106]   --->   Operation 661 'xor' 'xor_ln106_60' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%xor_ln106_61 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_60" [./layer.h:106]   --->   Operation 662 'xor' 'xor_ln106_61' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/2] (0.68ns)   --->   "%input_15_load_1 = load i4 %input_15_addr_1" [./layer.h:106]   --->   Operation 663 'load' 'input_15_load_1' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 664 [1/1] (0.70ns)   --->   "%empty_25 = add i4 %select_ln97, i4 2" [./layer.h:97]   --->   Operation 664 'add' 'empty_25' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i4 %empty_25" [./layer.h:106]   --->   Operation 665 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i10 %input_0, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 666 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 667 [2/2] (0.68ns)   --->   "%input_0_load_2 = load i4 %input_0_addr_2" [./layer.h:106]   --->   Operation 667 'load' 'input_0_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr i10 %input_1, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 668 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 669 [2/2] (0.68ns)   --->   "%input_1_load_2 = load i4 %input_1_addr_2" [./layer.h:106]   --->   Operation 669 'load' 'input_1_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr i10 %input_2, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 670 'getelementptr' 'input_2_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 671 [2/2] (0.68ns)   --->   "%input_2_load_2 = load i4 %input_2_addr_2" [./layer.h:106]   --->   Operation 671 'load' 'input_2_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr i10 %input_3, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 672 'getelementptr' 'input_3_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 673 [2/2] (0.68ns)   --->   "%input_3_load_2 = load i4 %input_3_addr_2" [./layer.h:106]   --->   Operation 673 'load' 'input_3_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%input_4_addr_2 = getelementptr i10 %input_4, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 674 'getelementptr' 'input_4_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 675 [2/2] (0.68ns)   --->   "%input_4_load_2 = load i4 %input_4_addr_2" [./layer.h:106]   --->   Operation 675 'load' 'input_4_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%input_5_addr_2 = getelementptr i10 %input_5, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 676 'getelementptr' 'input_5_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 677 [2/2] (0.68ns)   --->   "%input_5_load_2 = load i4 %input_5_addr_2" [./layer.h:106]   --->   Operation 677 'load' 'input_5_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%input_6_addr_2 = getelementptr i10 %input_6, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 678 'getelementptr' 'input_6_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 679 [2/2] (0.68ns)   --->   "%input_6_load_2 = load i4 %input_6_addr_2" [./layer.h:106]   --->   Operation 679 'load' 'input_6_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%input_7_addr_2 = getelementptr i10 %input_7, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 680 'getelementptr' 'input_7_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 681 [2/2] (0.68ns)   --->   "%input_7_load_2 = load i4 %input_7_addr_2" [./layer.h:106]   --->   Operation 681 'load' 'input_7_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%input_8_addr_2 = getelementptr i10 %input_8, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 682 'getelementptr' 'input_8_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 683 [2/2] (0.68ns)   --->   "%input_8_load_2 = load i4 %input_8_addr_2" [./layer.h:106]   --->   Operation 683 'load' 'input_8_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%input_9_addr_2 = getelementptr i10 %input_9, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 684 'getelementptr' 'input_9_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 685 [2/2] (0.68ns)   --->   "%input_9_load_2 = load i4 %input_9_addr_2" [./layer.h:106]   --->   Operation 685 'load' 'input_9_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%input_10_addr_2 = getelementptr i10 %input_10, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 686 'getelementptr' 'input_10_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 687 [2/2] (0.68ns)   --->   "%input_10_load_2 = load i4 %input_10_addr_2" [./layer.h:106]   --->   Operation 687 'load' 'input_10_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%input_11_addr_2 = getelementptr i10 %input_11, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 688 'getelementptr' 'input_11_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 689 [2/2] (0.68ns)   --->   "%input_11_load_2 = load i4 %input_11_addr_2" [./layer.h:106]   --->   Operation 689 'load' 'input_11_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%input_12_addr_2 = getelementptr i10 %input_12, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 690 'getelementptr' 'input_12_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 691 [2/2] (0.68ns)   --->   "%input_12_load_2 = load i4 %input_12_addr_2" [./layer.h:106]   --->   Operation 691 'load' 'input_12_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%input_13_addr_2 = getelementptr i10 %input_13, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 692 'getelementptr' 'input_13_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 693 [2/2] (0.68ns)   --->   "%input_13_load_2 = load i4 %input_13_addr_2" [./layer.h:106]   --->   Operation 693 'load' 'input_13_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%input_14_addr_2 = getelementptr i10 %input_14, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 694 'getelementptr' 'input_14_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 695 [2/2] (0.68ns)   --->   "%input_14_load_2 = load i4 %input_14_addr_2" [./layer.h:106]   --->   Operation 695 'load' 'input_14_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%input_15_addr_2 = getelementptr i10 %input_15, i64 0, i64 %zext_ln106_1" [./layer.h:106]   --->   Operation 696 'getelementptr' 'input_15_addr_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 697 [2/2] (0.68ns)   --->   "%input_15_load_2 = load i4 %input_15_addr_2" [./layer.h:106]   --->   Operation 697 'load' 'input_15_load_2' <Predicate = (!icmp_ln97)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 1" [./layer.h:106]   --->   Operation 698 'bitselect' 'tmp' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.12ns)   --->   "%xor_ln106_96 = xor i1 %tmp, i1 1" [./layer.h:106]   --->   Operation 699 'xor' 'xor_ln106_96' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 1" [./layer.h:106]   --->   Operation 700 'bitselect' 'tmp_1587' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.12ns)   --->   "%xor_ln106_98 = xor i1 %tmp_1587, i1 1" [./layer.h:106]   --->   Operation 701 'xor' 'xor_ln106_98' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_811)   --->   "%xor_ln106_99 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_98" [./layer.h:106]   --->   Operation 702 'xor' 'xor_ln106_99' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 1" [./layer.h:106]   --->   Operation 703 'bitselect' 'tmp_1588' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.12ns)   --->   "%xor_ln106_100 = xor i1 %tmp_1588, i1 1" [./layer.h:106]   --->   Operation 704 'xor' 'xor_ln106_100' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_811)   --->   "%xor_ln106_101 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_100" [./layer.h:106]   --->   Operation 705 'xor' 'xor_ln106_101' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_1589 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 1" [./layer.h:106]   --->   Operation 706 'bitselect' 'tmp_1589' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.12ns)   --->   "%xor_ln106_102 = xor i1 %tmp_1589, i1 1" [./layer.h:106]   --->   Operation 707 'xor' 'xor_ln106_102' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.12ns)   --->   "%xor_ln106_103 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_102" [./layer.h:106]   --->   Operation 708 'xor' 'xor_ln106_103' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_1590 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 1" [./layer.h:106]   --->   Operation 709 'bitselect' 'tmp_1590' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.12ns)   --->   "%xor_ln106_104 = xor i1 %tmp_1590, i1 1" [./layer.h:106]   --->   Operation 710 'xor' 'xor_ln106_104' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln106_105 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_104" [./layer.h:106]   --->   Operation 711 'xor' 'xor_ln106_105' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_1591 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 1" [./layer.h:106]   --->   Operation 712 'bitselect' 'tmp_1591' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.12ns)   --->   "%xor_ln106_106 = xor i1 %tmp_1591, i1 1" [./layer.h:106]   --->   Operation 713 'xor' 'xor_ln106_106' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.12ns)   --->   "%xor_ln106_107 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_106" [./layer.h:106]   --->   Operation 714 'xor' 'xor_ln106_107' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_1592 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 1" [./layer.h:106]   --->   Operation 715 'bitselect' 'tmp_1592' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.12ns)   --->   "%xor_ln106_108 = xor i1 %tmp_1592, i1 1" [./layer.h:106]   --->   Operation 716 'xor' 'xor_ln106_108' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_817)   --->   "%xor_ln106_109 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_108" [./layer.h:106]   --->   Operation 717 'xor' 'xor_ln106_109' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_1593 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 1" [./layer.h:106]   --->   Operation 718 'bitselect' 'tmp_1593' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln106_110 = xor i1 %tmp_1593, i1 1" [./layer.h:106]   --->   Operation 719 'xor' 'xor_ln106_110' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_817)   --->   "%xor_ln106_111 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_110" [./layer.h:106]   --->   Operation 720 'xor' 'xor_ln106_111' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_1594 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 1" [./layer.h:106]   --->   Operation 721 'bitselect' 'tmp_1594' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.12ns)   --->   "%xor_ln106_112 = xor i1 %tmp_1594, i1 1" [./layer.h:106]   --->   Operation 722 'xor' 'xor_ln106_112' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_818)   --->   "%xor_ln106_113 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_112" [./layer.h:106]   --->   Operation 723 'xor' 'xor_ln106_113' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_1595 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 1" [./layer.h:106]   --->   Operation 724 'bitselect' 'tmp_1595' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.12ns)   --->   "%xor_ln106_114 = xor i1 %tmp_1595, i1 1" [./layer.h:106]   --->   Operation 725 'xor' 'xor_ln106_114' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_818)   --->   "%xor_ln106_115 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_114" [./layer.h:106]   --->   Operation 726 'xor' 'xor_ln106_115' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_1596 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 1" [./layer.h:106]   --->   Operation 727 'bitselect' 'tmp_1596' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.12ns)   --->   "%xor_ln106_116 = xor i1 %tmp_1596, i1 1" [./layer.h:106]   --->   Operation 728 'xor' 'xor_ln106_116' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_820)   --->   "%xor_ln106_117 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_116" [./layer.h:106]   --->   Operation 729 'xor' 'xor_ln106_117' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_1597 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 1" [./layer.h:106]   --->   Operation 730 'bitselect' 'tmp_1597' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.12ns)   --->   "%xor_ln106_118 = xor i1 %tmp_1597, i1 1" [./layer.h:106]   --->   Operation 731 'xor' 'xor_ln106_118' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_820)   --->   "%xor_ln106_119 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_118" [./layer.h:106]   --->   Operation 732 'xor' 'xor_ln106_119' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_1598 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 1" [./layer.h:106]   --->   Operation 733 'bitselect' 'tmp_1598' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.12ns)   --->   "%xor_ln106_120 = xor i1 %tmp_1598, i1 1" [./layer.h:106]   --->   Operation 734 'xor' 'xor_ln106_120' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.12ns)   --->   "%xor_ln106_121 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_120" [./layer.h:106]   --->   Operation 735 'xor' 'xor_ln106_121' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_1599 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 1" [./layer.h:106]   --->   Operation 736 'bitselect' 'tmp_1599' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.12ns)   --->   "%xor_ln106_122 = xor i1 %tmp_1599, i1 1" [./layer.h:106]   --->   Operation 737 'xor' 'xor_ln106_122' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.12ns)   --->   "%xor_ln106_123 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_122" [./layer.h:106]   --->   Operation 738 'xor' 'xor_ln106_123' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 1" [./layer.h:106]   --->   Operation 739 'bitselect' 'tmp_1600' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.12ns)   --->   "%xor_ln106_124 = xor i1 %tmp_1600, i1 1" [./layer.h:106]   --->   Operation 740 'xor' 'xor_ln106_124' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.12ns)   --->   "%xor_ln106_125 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_124" [./layer.h:106]   --->   Operation 741 'xor' 'xor_ln106_125' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 1" [./layer.h:106]   --->   Operation 742 'bitselect' 'tmp_1601' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%xor_ln106_126 = xor i1 %tmp_1601, i1 1" [./layer.h:106]   --->   Operation 743 'xor' 'xor_ln106_126' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_825)   --->   "%xor_ln106_127 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_126" [./layer.h:106]   --->   Operation 744 'xor' 'xor_ln106_127' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 1" [./layer.h:106]   --->   Operation 745 'bitselect' 'tmp_1602' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.12ns)   --->   "%xor_ln106_128 = xor i1 %tmp_1602, i1 1" [./layer.h:106]   --->   Operation 746 'xor' 'xor_ln106_128' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_825)   --->   "%xor_ln106_129 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_128" [./layer.h:106]   --->   Operation 747 'xor' 'xor_ln106_129' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 1" [./layer.h:106]   --->   Operation 748 'bitselect' 'tmp_1603' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln106_130 = xor i1 %tmp_1603, i1 1" [./layer.h:106]   --->   Operation 749 'xor' 'xor_ln106_130' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_826)   --->   "%xor_ln106_131 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_130" [./layer.h:106]   --->   Operation 750 'xor' 'xor_ln106_131' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_1604 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 1" [./layer.h:106]   --->   Operation 751 'bitselect' 'tmp_1604' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.12ns)   --->   "%xor_ln106_132 = xor i1 %tmp_1604, i1 1" [./layer.h:106]   --->   Operation 752 'xor' 'xor_ln106_132' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_826)   --->   "%xor_ln106_133 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_132" [./layer.h:106]   --->   Operation 753 'xor' 'xor_ln106_133' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_1605 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 1" [./layer.h:106]   --->   Operation 754 'bitselect' 'tmp_1605' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.12ns)   --->   "%xor_ln106_134 = xor i1 %tmp_1605, i1 1" [./layer.h:106]   --->   Operation 755 'xor' 'xor_ln106_134' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_828)   --->   "%xor_ln106_135 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_134" [./layer.h:106]   --->   Operation 756 'xor' 'xor_ln106_135' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_1606 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 1" [./layer.h:106]   --->   Operation 757 'bitselect' 'tmp_1606' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 758 [1/1] (0.12ns)   --->   "%xor_ln106_136 = xor i1 %tmp_1606, i1 1" [./layer.h:106]   --->   Operation 758 'xor' 'xor_ln106_136' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_828)   --->   "%xor_ln106_137 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_136" [./layer.h:106]   --->   Operation 759 'xor' 'xor_ln106_137' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_1607 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 1" [./layer.h:106]   --->   Operation 760 'bitselect' 'tmp_1607' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.12ns)   --->   "%xor_ln106_138 = xor i1 %tmp_1607, i1 1" [./layer.h:106]   --->   Operation 761 'xor' 'xor_ln106_138' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.12ns)   --->   "%xor_ln106_139 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_138" [./layer.h:106]   --->   Operation 762 'xor' 'xor_ln106_139' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_1608 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 1" [./layer.h:106]   --->   Operation 763 'bitselect' 'tmp_1608' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 764 [1/1] (0.12ns)   --->   "%xor_ln106_140 = xor i1 %tmp_1608, i1 1" [./layer.h:106]   --->   Operation 764 'xor' 'xor_ln106_140' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln106_141 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_140" [./layer.h:106]   --->   Operation 765 'xor' 'xor_ln106_141' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 1" [./layer.h:106]   --->   Operation 766 'bitselect' 'tmp_1609' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.12ns)   --->   "%xor_ln106_142 = xor i1 %tmp_1609, i1 1" [./layer.h:106]   --->   Operation 767 'xor' 'xor_ln106_142' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.12ns)   --->   "%xor_ln106_143 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_142" [./layer.h:106]   --->   Operation 768 'xor' 'xor_ln106_143' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 1" [./layer.h:106]   --->   Operation 769 'bitselect' 'tmp_1610' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.12ns)   --->   "%xor_ln106_144 = xor i1 %tmp_1610, i1 1" [./layer.h:106]   --->   Operation 770 'xor' 'xor_ln106_144' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_836)   --->   "%xor_ln106_145 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_144" [./layer.h:106]   --->   Operation 771 'xor' 'xor_ln106_145' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 1" [./layer.h:106]   --->   Operation 772 'bitselect' 'tmp_1611' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.12ns)   --->   "%xor_ln106_146 = xor i1 %tmp_1611, i1 1" [./layer.h:106]   --->   Operation 773 'xor' 'xor_ln106_146' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_836)   --->   "%xor_ln106_147 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_146" [./layer.h:106]   --->   Operation 774 'xor' 'xor_ln106_147' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 1" [./layer.h:106]   --->   Operation 775 'bitselect' 'tmp_1612' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.12ns)   --->   "%xor_ln106_148 = xor i1 %tmp_1612, i1 1" [./layer.h:106]   --->   Operation 776 'xor' 'xor_ln106_148' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_837)   --->   "%xor_ln106_149 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_148" [./layer.h:106]   --->   Operation 777 'xor' 'xor_ln106_149' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 1" [./layer.h:106]   --->   Operation 778 'bitselect' 'tmp_1613' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.12ns)   --->   "%xor_ln106_150 = xor i1 %tmp_1613, i1 1" [./layer.h:106]   --->   Operation 779 'xor' 'xor_ln106_150' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_837)   --->   "%xor_ln106_151 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_150" [./layer.h:106]   --->   Operation 780 'xor' 'xor_ln106_151' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 1" [./layer.h:106]   --->   Operation 781 'bitselect' 'tmp_1614' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 1" [./layer.h:106]   --->   Operation 782 'bitselect' 'tmp_1615' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 1" [./layer.h:106]   --->   Operation 783 'bitselect' 'tmp_1616' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 1" [./layer.h:106]   --->   Operation 784 'bitselect' 'tmp_1617' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.12ns)   --->   "%xor_ln106_158 = xor i1 %tmp_1617, i1 1" [./layer.h:106]   --->   Operation 785 'xor' 'xor_ln106_158' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 2" [./layer.h:106]   --->   Operation 786 'bitselect' 'tmp_1634' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.12ns)   --->   "%xor_ln106_192 = xor i1 %tmp_1634, i1 1" [./layer.h:106]   --->   Operation 787 'xor' 'xor_ln106_192' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 2" [./layer.h:106]   --->   Operation 788 'bitselect' 'tmp_1635' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.12ns)   --->   "%xor_ln106_194 = xor i1 %tmp_1635, i1 1" [./layer.h:106]   --->   Operation 789 'xor' 'xor_ln106_194' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 2" [./layer.h:106]   --->   Operation 790 'bitselect' 'tmp_1636' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.12ns)   --->   "%xor_ln106_196 = xor i1 %tmp_1636, i1 1" [./layer.h:106]   --->   Operation 791 'xor' 'xor_ln106_196' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 2" [./layer.h:106]   --->   Operation 792 'bitselect' 'tmp_1637' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.12ns)   --->   "%xor_ln106_198 = xor i1 %tmp_1637, i1 1" [./layer.h:106]   --->   Operation 793 'xor' 'xor_ln106_198' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_861)   --->   "%xor_ln106_199 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_198" [./layer.h:106]   --->   Operation 794 'xor' 'xor_ln106_199' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 2" [./layer.h:106]   --->   Operation 795 'bitselect' 'tmp_1638' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.12ns)   --->   "%xor_ln106_200 = xor i1 %tmp_1638, i1 1" [./layer.h:106]   --->   Operation 796 'xor' 'xor_ln106_200' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_861)   --->   "%xor_ln106_201 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_200" [./layer.h:106]   --->   Operation 797 'xor' 'xor_ln106_201' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 2" [./layer.h:106]   --->   Operation 798 'bitselect' 'tmp_1639' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.12ns)   --->   "%xor_ln106_202 = xor i1 %tmp_1639, i1 1" [./layer.h:106]   --->   Operation 799 'xor' 'xor_ln106_202' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_862)   --->   "%xor_ln106_203 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_202" [./layer.h:106]   --->   Operation 800 'xor' 'xor_ln106_203' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 2" [./layer.h:106]   --->   Operation 801 'bitselect' 'tmp_1640' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.12ns)   --->   "%xor_ln106_204 = xor i1 %tmp_1640, i1 1" [./layer.h:106]   --->   Operation 802 'xor' 'xor_ln106_204' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_862)   --->   "%xor_ln106_205 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_204" [./layer.h:106]   --->   Operation 803 'xor' 'xor_ln106_205' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 2" [./layer.h:106]   --->   Operation 804 'bitselect' 'tmp_1641' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.12ns)   --->   "%xor_ln106_206 = xor i1 %tmp_1641, i1 1" [./layer.h:106]   --->   Operation 805 'xor' 'xor_ln106_206' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_864)   --->   "%xor_ln106_207 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_206" [./layer.h:106]   --->   Operation 806 'xor' 'xor_ln106_207' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 2" [./layer.h:106]   --->   Operation 807 'bitselect' 'tmp_1642' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.12ns)   --->   "%xor_ln106_208 = xor i1 %tmp_1642, i1 1" [./layer.h:106]   --->   Operation 808 'xor' 'xor_ln106_208' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_864)   --->   "%xor_ln106_209 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_208" [./layer.h:106]   --->   Operation 809 'xor' 'xor_ln106_209' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 2" [./layer.h:106]   --->   Operation 810 'bitselect' 'tmp_1643' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln106_210 = xor i1 %tmp_1643, i1 1" [./layer.h:106]   --->   Operation 811 'xor' 'xor_ln106_210' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.12ns)   --->   "%xor_ln106_211 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_210" [./layer.h:106]   --->   Operation 812 'xor' 'xor_ln106_211' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_1644 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 2" [./layer.h:106]   --->   Operation 813 'bitselect' 'tmp_1644' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.12ns)   --->   "%xor_ln106_212 = xor i1 %tmp_1644, i1 1" [./layer.h:106]   --->   Operation 814 'xor' 'xor_ln106_212' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.12ns)   --->   "%xor_ln106_213 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_212" [./layer.h:106]   --->   Operation 815 'xor' 'xor_ln106_213' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_1645 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 2" [./layer.h:106]   --->   Operation 816 'bitselect' 'tmp_1645' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.12ns)   --->   "%xor_ln106_214 = xor i1 %tmp_1645, i1 1" [./layer.h:106]   --->   Operation 817 'xor' 'xor_ln106_214' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.12ns)   --->   "%xor_ln106_215 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_214" [./layer.h:106]   --->   Operation 818 'xor' 'xor_ln106_215' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_1646 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 2" [./layer.h:106]   --->   Operation 819 'bitselect' 'tmp_1646' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.12ns)   --->   "%xor_ln106_216 = xor i1 %tmp_1646, i1 1" [./layer.h:106]   --->   Operation 820 'xor' 'xor_ln106_216' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_871)   --->   "%xor_ln106_217 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_216" [./layer.h:106]   --->   Operation 821 'xor' 'xor_ln106_217' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_1647 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 2" [./layer.h:106]   --->   Operation 822 'bitselect' 'tmp_1647' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.12ns)   --->   "%xor_ln106_218 = xor i1 %tmp_1647, i1 1" [./layer.h:106]   --->   Operation 823 'xor' 'xor_ln106_218' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_871)   --->   "%xor_ln106_219 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_218" [./layer.h:106]   --->   Operation 824 'xor' 'xor_ln106_219' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 2" [./layer.h:106]   --->   Operation 825 'bitselect' 'tmp_1648' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.12ns)   --->   "%xor_ln106_220 = xor i1 %tmp_1648, i1 1" [./layer.h:106]   --->   Operation 826 'xor' 'xor_ln106_220' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_872)   --->   "%xor_ln106_221 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_220" [./layer.h:106]   --->   Operation 827 'xor' 'xor_ln106_221' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_1649 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 2" [./layer.h:106]   --->   Operation 828 'bitselect' 'tmp_1649' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln106_222 = xor i1 %tmp_1649, i1 1" [./layer.h:106]   --->   Operation 829 'xor' 'xor_ln106_222' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_872)   --->   "%xor_ln106_223 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_222" [./layer.h:106]   --->   Operation 830 'xor' 'xor_ln106_223' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_1650 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 2" [./layer.h:106]   --->   Operation 831 'bitselect' 'tmp_1650' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.12ns)   --->   "%xor_ln106_224 = xor i1 %tmp_1650, i1 1" [./layer.h:106]   --->   Operation 832 'xor' 'xor_ln106_224' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_874)   --->   "%xor_ln106_225 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_224" [./layer.h:106]   --->   Operation 833 'xor' 'xor_ln106_225' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_1651 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 2" [./layer.h:106]   --->   Operation 834 'bitselect' 'tmp_1651' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.12ns)   --->   "%xor_ln106_226 = xor i1 %tmp_1651, i1 1" [./layer.h:106]   --->   Operation 835 'xor' 'xor_ln106_226' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_874)   --->   "%xor_ln106_227 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_226" [./layer.h:106]   --->   Operation 836 'xor' 'xor_ln106_227' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_1652 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 2" [./layer.h:106]   --->   Operation 837 'bitselect' 'tmp_1652' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.12ns)   --->   "%xor_ln106_228 = xor i1 %tmp_1652, i1 1" [./layer.h:106]   --->   Operation 838 'xor' 'xor_ln106_228' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.12ns)   --->   "%xor_ln106_229 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_228" [./layer.h:106]   --->   Operation 839 'xor' 'xor_ln106_229' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_1653 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 2" [./layer.h:106]   --->   Operation 840 'bitselect' 'tmp_1653' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln106_230 = xor i1 %tmp_1653, i1 1" [./layer.h:106]   --->   Operation 841 'xor' 'xor_ln106_230' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.12ns)   --->   "%xor_ln106_231 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_230" [./layer.h:106]   --->   Operation 842 'xor' 'xor_ln106_231' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_1654 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 2" [./layer.h:106]   --->   Operation 843 'bitselect' 'tmp_1654' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.12ns)   --->   "%xor_ln106_232 = xor i1 %tmp_1654, i1 1" [./layer.h:106]   --->   Operation 844 'xor' 'xor_ln106_232' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln106_233 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_232" [./layer.h:106]   --->   Operation 845 'xor' 'xor_ln106_233' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_1655 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 2" [./layer.h:106]   --->   Operation 846 'bitselect' 'tmp_1655' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.12ns)   --->   "%xor_ln106_234 = xor i1 %tmp_1655, i1 1" [./layer.h:106]   --->   Operation 847 'xor' 'xor_ln106_234' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_879)   --->   "%xor_ln106_235 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_234" [./layer.h:106]   --->   Operation 848 'xor' 'xor_ln106_235' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_1656 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 2" [./layer.h:106]   --->   Operation 849 'bitselect' 'tmp_1656' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.12ns)   --->   "%xor_ln106_236 = xor i1 %tmp_1656, i1 1" [./layer.h:106]   --->   Operation 850 'xor' 'xor_ln106_236' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_879)   --->   "%xor_ln106_237 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_236" [./layer.h:106]   --->   Operation 851 'xor' 'xor_ln106_237' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_1657 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 2" [./layer.h:106]   --->   Operation 852 'bitselect' 'tmp_1657' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.12ns)   --->   "%xor_ln106_238 = xor i1 %tmp_1657, i1 1" [./layer.h:106]   --->   Operation 853 'xor' 'xor_ln106_238' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_880)   --->   "%xor_ln106_239 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_238" [./layer.h:106]   --->   Operation 854 'xor' 'xor_ln106_239' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_1658 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 2" [./layer.h:106]   --->   Operation 855 'bitselect' 'tmp_1658' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.12ns)   --->   "%xor_ln106_240 = xor i1 %tmp_1658, i1 1" [./layer.h:106]   --->   Operation 856 'xor' 'xor_ln106_240' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_880)   --->   "%xor_ln106_241 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_240" [./layer.h:106]   --->   Operation 857 'xor' 'xor_ln106_241' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_1659 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 2" [./layer.h:106]   --->   Operation 858 'bitselect' 'tmp_1659' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.12ns)   --->   "%xor_ln106_242 = xor i1 %tmp_1659, i1 1" [./layer.h:106]   --->   Operation 859 'xor' 'xor_ln106_242' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_882)   --->   "%xor_ln106_243 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_242" [./layer.h:106]   --->   Operation 860 'xor' 'xor_ln106_243' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 2" [./layer.h:106]   --->   Operation 861 'bitselect' 'tmp_1660' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.12ns)   --->   "%xor_ln106_244 = xor i1 %tmp_1660, i1 1" [./layer.h:106]   --->   Operation 862 'xor' 'xor_ln106_244' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_882)   --->   "%xor_ln106_245 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_244" [./layer.h:106]   --->   Operation 863 'xor' 'xor_ln106_245' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 2" [./layer.h:106]   --->   Operation 864 'bitselect' 'tmp_1661' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.12ns)   --->   "%xor_ln106_246 = xor i1 %tmp_1661, i1 1" [./layer.h:106]   --->   Operation 865 'xor' 'xor_ln106_246' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.12ns)   --->   "%xor_ln106_247 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_246" [./layer.h:106]   --->   Operation 866 'xor' 'xor_ln106_247' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 2" [./layer.h:106]   --->   Operation 867 'bitselect' 'tmp_1662' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.12ns)   --->   "%xor_ln106_248 = xor i1 %tmp_1662, i1 1" [./layer.h:106]   --->   Operation 868 'xor' 'xor_ln106_248' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.12ns)   --->   "%xor_ln106_249 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_248" [./layer.h:106]   --->   Operation 869 'xor' 'xor_ln106_249' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 2" [./layer.h:106]   --->   Operation 870 'bitselect' 'tmp_1663' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.12ns)   --->   "%xor_ln106_250 = xor i1 %tmp_1663, i1 1" [./layer.h:106]   --->   Operation 871 'xor' 'xor_ln106_250' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.12ns)   --->   "%xor_ln106_251 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_250" [./layer.h:106]   --->   Operation 872 'xor' 'xor_ln106_251' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 2" [./layer.h:106]   --->   Operation 873 'bitselect' 'tmp_1664' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 2" [./layer.h:106]   --->   Operation 874 'bitselect' 'tmp_1665' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.12ns)   --->   "%xor_ln106_254 = xor i1 %tmp_1665, i1 1" [./layer.h:106]   --->   Operation 875 'xor' 'xor_ln106_254' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%zext_ln886 = zext i1 %xor_ln106_1"   --->   Operation 876 'zext' 'zext_ln886' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_765)   --->   "%zext_ln886_765 = zext i1 %xor_ln106_3"   --->   Operation 877 'zext' 'zext_ln886_765' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%zext_ln886_766 = zext i1 %xor_ln106_5"   --->   Operation 878 'zext' 'zext_ln886_766' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_766)   --->   "%zext_ln886_767 = zext i1 %xor_ln106_7"   --->   Operation 879 'zext' 'zext_ln886_767' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%zext_ln886_768 = zext i1 %xor_ln106_9"   --->   Operation 880 'zext' 'zext_ln886_768' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_768)   --->   "%zext_ln886_769 = zext i1 %xor_ln106_11"   --->   Operation 881 'zext' 'zext_ln886_769' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln886_770 = zext i1 %xor_ln106_13"   --->   Operation 882 'zext' 'zext_ln886_770' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%zext_ln886_771 = zext i1 %xor_ln106_15"   --->   Operation 883 'zext' 'zext_ln886_771' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln886_772 = zext i1 %xor_ln106_17"   --->   Operation 884 'zext' 'zext_ln886_772' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%zext_ln886_773 = zext i1 %xor_ln106_19"   --->   Operation 885 'zext' 'zext_ln886_773' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_773)   --->   "%zext_ln886_774 = zext i1 %xor_ln106_21"   --->   Operation 886 'zext' 'zext_ln886_774' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%zext_ln886_775 = zext i1 %xor_ln106_23"   --->   Operation 887 'zext' 'zext_ln886_775' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_774)   --->   "%zext_ln886_776 = zext i1 %xor_ln106_25"   --->   Operation 888 'zext' 'zext_ln886_776' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%zext_ln886_777 = zext i1 %xor_ln106_27"   --->   Operation 889 'zext' 'zext_ln886_777' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_776)   --->   "%zext_ln886_778 = zext i1 %xor_ln106_29"   --->   Operation 890 'zext' 'zext_ln886_778' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln886_779 = zext i1 %xor_ln106_31"   --->   Operation 891 'zext' 'zext_ln886_779' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln886_780 = zext i1 %xor_ln106_33"   --->   Operation 892 'zext' 'zext_ln886_780' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln886_781 = zext i1 %xor_ln106_35"   --->   Operation 893 'zext' 'zext_ln886_781' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%zext_ln886_782 = zext i1 %xor_ln106_37"   --->   Operation 894 'zext' 'zext_ln886_782' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_782)   --->   "%zext_ln886_783 = zext i1 %xor_ln106_39"   --->   Operation 895 'zext' 'zext_ln886_783' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%zext_ln886_784 = zext i1 %xor_ln106_41"   --->   Operation 896 'zext' 'zext_ln886_784' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_783)   --->   "%zext_ln886_785 = zext i1 %xor_ln106_43"   --->   Operation 897 'zext' 'zext_ln886_785' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%zext_ln886_786 = zext i1 %xor_ln106_45"   --->   Operation 898 'zext' 'zext_ln886_786' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_785)   --->   "%zext_ln886_787 = zext i1 %xor_ln106_47"   --->   Operation 899 'zext' 'zext_ln886_787' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln886_788 = zext i1 %xor_ln106_49"   --->   Operation 900 'zext' 'zext_ln886_788' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln886_789 = zext i1 %xor_ln106_51"   --->   Operation 901 'zext' 'zext_ln886_789' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln886_790 = zext i1 %xor_ln106_53"   --->   Operation 902 'zext' 'zext_ln886_790' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%zext_ln886_791 = zext i1 %xor_ln106_55"   --->   Operation 903 'zext' 'zext_ln886_791' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_790)   --->   "%zext_ln886_792 = zext i1 %xor_ln106_57"   --->   Operation 904 'zext' 'zext_ln886_792' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%zext_ln886_793 = zext i1 %xor_ln106_59"   --->   Operation 905 'zext' 'zext_ln886_793' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_791)   --->   "%zext_ln886_794 = zext i1 %xor_ln106_61"   --->   Operation 906 'zext' 'zext_ln886_794' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_811)   --->   "%zext_ln886_813 = zext i1 %xor_ln106_99"   --->   Operation 907 'zext' 'zext_ln886_813' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_811)   --->   "%zext_ln886_814 = zext i1 %xor_ln106_101"   --->   Operation 908 'zext' 'zext_ln886_814' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln886_815 = zext i1 %xor_ln106_103"   --->   Operation 909 'zext' 'zext_ln886_815' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln886_816 = zext i1 %xor_ln106_105"   --->   Operation 910 'zext' 'zext_ln886_816' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln886_817 = zext i1 %xor_ln106_107"   --->   Operation 911 'zext' 'zext_ln886_817' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_817)   --->   "%zext_ln886_818 = zext i1 %xor_ln106_109"   --->   Operation 912 'zext' 'zext_ln886_818' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_817)   --->   "%zext_ln886_819 = zext i1 %xor_ln106_111"   --->   Operation 913 'zext' 'zext_ln886_819' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_818)   --->   "%zext_ln886_820 = zext i1 %xor_ln106_113"   --->   Operation 914 'zext' 'zext_ln886_820' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_818)   --->   "%zext_ln886_821 = zext i1 %xor_ln106_115"   --->   Operation 915 'zext' 'zext_ln886_821' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_820)   --->   "%zext_ln886_822 = zext i1 %xor_ln106_117"   --->   Operation 916 'zext' 'zext_ln886_822' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_820)   --->   "%zext_ln886_823 = zext i1 %xor_ln106_119"   --->   Operation 917 'zext' 'zext_ln886_823' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln886_824 = zext i1 %xor_ln106_121"   --->   Operation 918 'zext' 'zext_ln886_824' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln886_825 = zext i1 %xor_ln106_123"   --->   Operation 919 'zext' 'zext_ln886_825' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln886_826 = zext i1 %xor_ln106_125"   --->   Operation 920 'zext' 'zext_ln886_826' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_825)   --->   "%zext_ln886_827 = zext i1 %xor_ln106_127"   --->   Operation 921 'zext' 'zext_ln886_827' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_825)   --->   "%zext_ln886_828 = zext i1 %xor_ln106_129"   --->   Operation 922 'zext' 'zext_ln886_828' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_826)   --->   "%zext_ln886_829 = zext i1 %xor_ln106_131"   --->   Operation 923 'zext' 'zext_ln886_829' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_826)   --->   "%zext_ln886_830 = zext i1 %xor_ln106_133"   --->   Operation 924 'zext' 'zext_ln886_830' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_828)   --->   "%zext_ln886_831 = zext i1 %xor_ln106_135"   --->   Operation 925 'zext' 'zext_ln886_831' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_828)   --->   "%zext_ln886_832 = zext i1 %xor_ln106_137"   --->   Operation 926 'zext' 'zext_ln886_832' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln886_833 = zext i1 %xor_ln106_139"   --->   Operation 927 'zext' 'zext_ln886_833' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln886_834 = zext i1 %xor_ln106_141"   --->   Operation 928 'zext' 'zext_ln886_834' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln886_835 = zext i1 %xor_ln106_143"   --->   Operation 929 'zext' 'zext_ln886_835' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_836)   --->   "%zext_ln886_836 = zext i1 %xor_ln106_145"   --->   Operation 930 'zext' 'zext_ln886_836' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_836)   --->   "%zext_ln886_837 = zext i1 %xor_ln106_147"   --->   Operation 931 'zext' 'zext_ln886_837' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_837)   --->   "%zext_ln886_838 = zext i1 %xor_ln106_149"   --->   Operation 932 'zext' 'zext_ln886_838' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_837)   --->   "%zext_ln886_839 = zext i1 %xor_ln106_151"   --->   Operation 933 'zext' 'zext_ln886_839' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_861)   --->   "%zext_ln886_863 = zext i1 %xor_ln106_199"   --->   Operation 934 'zext' 'zext_ln886_863' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_861)   --->   "%zext_ln886_864 = zext i1 %xor_ln106_201"   --->   Operation 935 'zext' 'zext_ln886_864' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_862)   --->   "%zext_ln886_865 = zext i1 %xor_ln106_203"   --->   Operation 936 'zext' 'zext_ln886_865' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_862)   --->   "%zext_ln886_866 = zext i1 %xor_ln106_205"   --->   Operation 937 'zext' 'zext_ln886_866' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_864)   --->   "%zext_ln886_867 = zext i1 %xor_ln106_207"   --->   Operation 938 'zext' 'zext_ln886_867' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_864)   --->   "%zext_ln886_868 = zext i1 %xor_ln106_209"   --->   Operation 939 'zext' 'zext_ln886_868' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln886_869 = zext i1 %xor_ln106_211"   --->   Operation 940 'zext' 'zext_ln886_869' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln886_870 = zext i1 %xor_ln106_213"   --->   Operation 941 'zext' 'zext_ln886_870' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln886_871 = zext i1 %xor_ln106_215"   --->   Operation 942 'zext' 'zext_ln886_871' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_871)   --->   "%zext_ln886_872 = zext i1 %xor_ln106_217"   --->   Operation 943 'zext' 'zext_ln886_872' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_871)   --->   "%zext_ln886_873 = zext i1 %xor_ln106_219"   --->   Operation 944 'zext' 'zext_ln886_873' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_872)   --->   "%zext_ln886_874 = zext i1 %xor_ln106_221"   --->   Operation 945 'zext' 'zext_ln886_874' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_872)   --->   "%zext_ln886_875 = zext i1 %xor_ln106_223"   --->   Operation 946 'zext' 'zext_ln886_875' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_874)   --->   "%zext_ln886_876 = zext i1 %xor_ln106_225"   --->   Operation 947 'zext' 'zext_ln886_876' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_874)   --->   "%zext_ln886_877 = zext i1 %xor_ln106_227"   --->   Operation 948 'zext' 'zext_ln886_877' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln886_878 = zext i1 %xor_ln106_229"   --->   Operation 949 'zext' 'zext_ln886_878' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln886_879 = zext i1 %xor_ln106_231"   --->   Operation 950 'zext' 'zext_ln886_879' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln886_880 = zext i1 %xor_ln106_233"   --->   Operation 951 'zext' 'zext_ln886_880' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_879)   --->   "%zext_ln886_881 = zext i1 %xor_ln106_235"   --->   Operation 952 'zext' 'zext_ln886_881' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_879)   --->   "%zext_ln886_882 = zext i1 %xor_ln106_237"   --->   Operation 953 'zext' 'zext_ln886_882' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_880)   --->   "%zext_ln886_883 = zext i1 %xor_ln106_239"   --->   Operation 954 'zext' 'zext_ln886_883' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_880)   --->   "%zext_ln886_884 = zext i1 %xor_ln106_241"   --->   Operation 955 'zext' 'zext_ln886_884' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_882)   --->   "%zext_ln886_885 = zext i1 %xor_ln106_243"   --->   Operation 956 'zext' 'zext_ln886_885' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_882)   --->   "%zext_ln886_886 = zext i1 %xor_ln106_245"   --->   Operation 957 'zext' 'zext_ln886_886' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln886_887 = zext i1 %xor_ln106_247"   --->   Operation 958 'zext' 'zext_ln886_887' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln886_888 = zext i1 %xor_ln106_249"   --->   Operation 959 'zext' 'zext_ln886_888' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln886_889 = zext i1 %xor_ln106_251"   --->   Operation 960 'zext' 'zext_ln886_889' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_765 = add i2 %zext_ln886_765, i2 %zext_ln886"   --->   Operation 961 'add' 'add_ln1715_765' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln1715_765 = zext i2 %add_ln1715_765"   --->   Operation 962 'zext' 'zext_ln1715_765' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_766 = add i2 %zext_ln886_766, i2 %zext_ln886_767"   --->   Operation 963 'add' 'add_ln1715_766' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln1715_766 = zext i2 %add_ln1715_766"   --->   Operation 964 'zext' 'zext_ln1715_766' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.43ns)   --->   "%add_ln1715_767 = add i3 %zext_ln1715_766, i3 %zext_ln1715_765"   --->   Operation 965 'add' 'add_ln1715_767' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln1715_767 = zext i3 %add_ln1715_767"   --->   Operation 966 'zext' 'zext_ln1715_767' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_768 = add i2 %zext_ln886_768, i2 %zext_ln886_769"   --->   Operation 967 'add' 'add_ln1715_768' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln1715_768 = zext i2 %add_ln1715_768"   --->   Operation 968 'zext' 'zext_ln1715_768' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_769 = add i2 %zext_ln886_771, i2 %zext_ln886_772"   --->   Operation 969 'add' 'add_ln1715_769' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 970 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_770 = add i2 %add_ln1715_769, i2 %zext_ln886_770"   --->   Operation 970 'add' 'add_ln1715_770' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln1715_769 = zext i2 %add_ln1715_770"   --->   Operation 971 'zext' 'zext_ln1715_769' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.43ns)   --->   "%add_ln1715_771 = add i3 %zext_ln1715_769, i3 %zext_ln1715_768"   --->   Operation 972 'add' 'add_ln1715_771' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln1715_770 = zext i3 %add_ln1715_771"   --->   Operation 973 'zext' 'zext_ln1715_770' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.57ns)   --->   "%add_ln1715_772 = add i4 %zext_ln1715_770, i4 %zext_ln1715_767"   --->   Operation 974 'add' 'add_ln1715_772' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln1715_771 = zext i4 %add_ln1715_772"   --->   Operation 975 'zext' 'zext_ln1715_771' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_773 = add i2 %zext_ln886_773, i2 %zext_ln886_774"   --->   Operation 976 'add' 'add_ln1715_773' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln1715_772 = zext i2 %add_ln1715_773"   --->   Operation 977 'zext' 'zext_ln1715_772' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_774 = add i2 %zext_ln886_775, i2 %zext_ln886_776"   --->   Operation 978 'add' 'add_ln1715_774' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln1715_773 = zext i2 %add_ln1715_774"   --->   Operation 979 'zext' 'zext_ln1715_773' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.43ns)   --->   "%add_ln1715_775 = add i3 %zext_ln1715_773, i3 %zext_ln1715_772"   --->   Operation 980 'add' 'add_ln1715_775' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln1715_774 = zext i3 %add_ln1715_775"   --->   Operation 981 'zext' 'zext_ln1715_774' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_776 = add i2 %zext_ln886_777, i2 %zext_ln886_778"   --->   Operation 982 'add' 'add_ln1715_776' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln1715_775 = zext i2 %add_ln1715_776"   --->   Operation 983 'zext' 'zext_ln1715_775' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_777 = add i2 %zext_ln886_780, i2 %zext_ln886_781"   --->   Operation 984 'add' 'add_ln1715_777' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 985 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_778 = add i2 %add_ln1715_777, i2 %zext_ln886_779"   --->   Operation 985 'add' 'add_ln1715_778' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln1715_776 = zext i2 %add_ln1715_778"   --->   Operation 986 'zext' 'zext_ln1715_776' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.43ns)   --->   "%add_ln1715_779 = add i3 %zext_ln1715_776, i3 %zext_ln1715_775"   --->   Operation 987 'add' 'add_ln1715_779' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln1715_777 = zext i3 %add_ln1715_779"   --->   Operation 988 'zext' 'zext_ln1715_777' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.57ns)   --->   "%add_ln1715_780 = add i4 %zext_ln1715_777, i4 %zext_ln1715_774"   --->   Operation 989 'add' 'add_ln1715_780' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln1715_778 = zext i4 %add_ln1715_780"   --->   Operation 990 'zext' 'zext_ln1715_778' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.70ns)   --->   "%add_ln1715_781 = add i5 %zext_ln1715_778, i5 %zext_ln1715_771"   --->   Operation 991 'add' 'add_ln1715_781' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_782 = add i2 %zext_ln886_782, i2 %zext_ln886_783"   --->   Operation 992 'add' 'add_ln1715_782' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln1715_780 = zext i2 %add_ln1715_782"   --->   Operation 993 'zext' 'zext_ln1715_780' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_783 = add i2 %zext_ln886_784, i2 %zext_ln886_785"   --->   Operation 994 'add' 'add_ln1715_783' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln1715_781 = zext i2 %add_ln1715_783"   --->   Operation 995 'zext' 'zext_ln1715_781' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.43ns)   --->   "%add_ln1715_784 = add i3 %zext_ln1715_781, i3 %zext_ln1715_780"   --->   Operation 996 'add' 'add_ln1715_784' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln1715_782 = zext i3 %add_ln1715_784"   --->   Operation 997 'zext' 'zext_ln1715_782' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_785 = add i2 %zext_ln886_786, i2 %zext_ln886_787"   --->   Operation 998 'add' 'add_ln1715_785' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln1715_783 = zext i2 %add_ln1715_785"   --->   Operation 999 'zext' 'zext_ln1715_783' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_786 = add i2 %zext_ln886_789, i2 %zext_ln886_790"   --->   Operation 1000 'add' 'add_ln1715_786' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1001 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_787 = add i2 %add_ln1715_786, i2 %zext_ln886_788"   --->   Operation 1001 'add' 'add_ln1715_787' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln1715_784 = zext i2 %add_ln1715_787"   --->   Operation 1002 'zext' 'zext_ln1715_784' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.43ns)   --->   "%add_ln1715_788 = add i3 %zext_ln1715_784, i3 %zext_ln1715_783"   --->   Operation 1003 'add' 'add_ln1715_788' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln1715_785 = zext i3 %add_ln1715_788"   --->   Operation 1004 'zext' 'zext_ln1715_785' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.57ns)   --->   "%add_ln1715_789 = add i4 %zext_ln1715_785, i4 %zext_ln1715_782"   --->   Operation 1005 'add' 'add_ln1715_789' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1006 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_790 = add i2 %zext_ln886_791, i2 %zext_ln886_792"   --->   Operation 1006 'add' 'add_ln1715_790' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%zext_ln1715_787 = zext i2 %add_ln1715_790"   --->   Operation 1007 'zext' 'zext_ln1715_787' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_791 = add i2 %zext_ln886_793, i2 %zext_ln886_794"   --->   Operation 1008 'add' 'add_ln1715_791' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln1715_788 = zext i2 %add_ln1715_791"   --->   Operation 1009 'zext' 'zext_ln1715_788' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.43ns)   --->   "%add_ln1715_792 = add i3 %zext_ln1715_788, i3 %zext_ln1715_787"   --->   Operation 1010 'add' 'add_ln1715_792' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_811 = add i2 %zext_ln886_813, i2 %zext_ln886_814"   --->   Operation 1011 'add' 'add_ln1715_811' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln1715_806 = zext i2 %add_ln1715_811"   --->   Operation 1012 'zext' 'zext_ln1715_806' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_812 = add i2 %zext_ln886_816, i2 %zext_ln886_817"   --->   Operation 1013 'add' 'add_ln1715_812' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1014 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_813 = add i2 %add_ln1715_812, i2 %zext_ln886_815"   --->   Operation 1014 'add' 'add_ln1715_813' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln1715_807 = zext i2 %add_ln1715_813"   --->   Operation 1015 'zext' 'zext_ln1715_807' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.43ns)   --->   "%add_ln1715_814 = add i3 %zext_ln1715_807, i3 %zext_ln1715_806"   --->   Operation 1016 'add' 'add_ln1715_814' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_817 = add i2 %zext_ln886_818, i2 %zext_ln886_819"   --->   Operation 1017 'add' 'add_ln1715_817' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln1715_811 = zext i2 %add_ln1715_817"   --->   Operation 1018 'zext' 'zext_ln1715_811' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1019 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_818 = add i2 %zext_ln886_820, i2 %zext_ln886_821"   --->   Operation 1019 'add' 'add_ln1715_818' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln1715_812 = zext i2 %add_ln1715_818"   --->   Operation 1020 'zext' 'zext_ln1715_812' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1021 [1/1] (0.43ns)   --->   "%add_ln1715_819 = add i3 %zext_ln1715_812, i3 %zext_ln1715_811"   --->   Operation 1021 'add' 'add_ln1715_819' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln1715_813 = zext i3 %add_ln1715_819"   --->   Operation 1022 'zext' 'zext_ln1715_813' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1023 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_820 = add i2 %zext_ln886_822, i2 %zext_ln886_823"   --->   Operation 1023 'add' 'add_ln1715_820' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln1715_814 = zext i2 %add_ln1715_820"   --->   Operation 1024 'zext' 'zext_ln1715_814' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_821 = add i2 %zext_ln886_825, i2 %zext_ln886_826"   --->   Operation 1025 'add' 'add_ln1715_821' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1026 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_822 = add i2 %add_ln1715_821, i2 %zext_ln886_824"   --->   Operation 1026 'add' 'add_ln1715_822' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln1715_815 = zext i2 %add_ln1715_822"   --->   Operation 1027 'zext' 'zext_ln1715_815' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.43ns)   --->   "%add_ln1715_823 = add i3 %zext_ln1715_815, i3 %zext_ln1715_814"   --->   Operation 1028 'add' 'add_ln1715_823' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln1715_816 = zext i3 %add_ln1715_823"   --->   Operation 1029 'zext' 'zext_ln1715_816' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.57ns)   --->   "%add_ln1715_824 = add i4 %zext_ln1715_816, i4 %zext_ln1715_813"   --->   Operation 1030 'add' 'add_ln1715_824' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln1715_817 = zext i4 %add_ln1715_824"   --->   Operation 1031 'zext' 'zext_ln1715_817' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_825 = add i2 %zext_ln886_827, i2 %zext_ln886_828"   --->   Operation 1032 'add' 'add_ln1715_825' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln1715_818 = zext i2 %add_ln1715_825"   --->   Operation 1033 'zext' 'zext_ln1715_818' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_826 = add i2 %zext_ln886_829, i2 %zext_ln886_830"   --->   Operation 1034 'add' 'add_ln1715_826' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln1715_819 = zext i2 %add_ln1715_826"   --->   Operation 1035 'zext' 'zext_ln1715_819' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.43ns)   --->   "%add_ln1715_827 = add i3 %zext_ln1715_819, i3 %zext_ln1715_818"   --->   Operation 1036 'add' 'add_ln1715_827' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln1715_820 = zext i3 %add_ln1715_827"   --->   Operation 1037 'zext' 'zext_ln1715_820' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_828 = add i2 %zext_ln886_831, i2 %zext_ln886_832"   --->   Operation 1038 'add' 'add_ln1715_828' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%zext_ln1715_821 = zext i2 %add_ln1715_828"   --->   Operation 1039 'zext' 'zext_ln1715_821' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_829 = add i2 %zext_ln886_834, i2 %zext_ln886_835"   --->   Operation 1040 'add' 'add_ln1715_829' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1041 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_830 = add i2 %add_ln1715_829, i2 %zext_ln886_833"   --->   Operation 1041 'add' 'add_ln1715_830' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln1715_822 = zext i2 %add_ln1715_830"   --->   Operation 1042 'zext' 'zext_ln1715_822' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.43ns)   --->   "%add_ln1715_831 = add i3 %zext_ln1715_822, i3 %zext_ln1715_821"   --->   Operation 1043 'add' 'add_ln1715_831' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln1715_823 = zext i3 %add_ln1715_831"   --->   Operation 1044 'zext' 'zext_ln1715_823' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.57ns)   --->   "%add_ln1715_832 = add i4 %zext_ln1715_823, i4 %zext_ln1715_820"   --->   Operation 1045 'add' 'add_ln1715_832' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln1715_824 = zext i4 %add_ln1715_832"   --->   Operation 1046 'zext' 'zext_ln1715_824' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.70ns)   --->   "%add_ln1715_833 = add i5 %zext_ln1715_824, i5 %zext_ln1715_817"   --->   Operation 1047 'add' 'add_ln1715_833' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_836 = add i2 %zext_ln886_836, i2 %zext_ln886_837"   --->   Operation 1048 'add' 'add_ln1715_836' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln1715_828 = zext i2 %add_ln1715_836"   --->   Operation 1049 'zext' 'zext_ln1715_828' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_837 = add i2 %zext_ln886_838, i2 %zext_ln886_839"   --->   Operation 1050 'add' 'add_ln1715_837' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln1715_829 = zext i2 %add_ln1715_837"   --->   Operation 1051 'zext' 'zext_ln1715_829' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.43ns)   --->   "%add_ln1715_838 = add i3 %zext_ln1715_829, i3 %zext_ln1715_828"   --->   Operation 1052 'add' 'add_ln1715_838' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1053 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_861 = add i2 %zext_ln886_863, i2 %zext_ln886_864"   --->   Operation 1053 'add' 'add_ln1715_861' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%zext_ln1715_850 = zext i2 %add_ln1715_861"   --->   Operation 1054 'zext' 'zext_ln1715_850' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_862 = add i2 %zext_ln886_865, i2 %zext_ln886_866"   --->   Operation 1055 'add' 'add_ln1715_862' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln1715_851 = zext i2 %add_ln1715_862"   --->   Operation 1056 'zext' 'zext_ln1715_851' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.43ns)   --->   "%add_ln1715_863 = add i3 %zext_ln1715_851, i3 %zext_ln1715_850"   --->   Operation 1057 'add' 'add_ln1715_863' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln1715_852 = zext i3 %add_ln1715_863"   --->   Operation 1058 'zext' 'zext_ln1715_852' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_864 = add i2 %zext_ln886_867, i2 %zext_ln886_868"   --->   Operation 1059 'add' 'add_ln1715_864' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln1715_853 = zext i2 %add_ln1715_864"   --->   Operation 1060 'zext' 'zext_ln1715_853' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_865 = add i2 %zext_ln886_870, i2 %zext_ln886_871"   --->   Operation 1061 'add' 'add_ln1715_865' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1062 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_866 = add i2 %add_ln1715_865, i2 %zext_ln886_869"   --->   Operation 1062 'add' 'add_ln1715_866' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln1715_854 = zext i2 %add_ln1715_866"   --->   Operation 1063 'zext' 'zext_ln1715_854' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (0.43ns)   --->   "%add_ln1715_867 = add i3 %zext_ln1715_854, i3 %zext_ln1715_853"   --->   Operation 1064 'add' 'add_ln1715_867' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln1715_855 = zext i3 %add_ln1715_867"   --->   Operation 1065 'zext' 'zext_ln1715_855' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1066 [1/1] (0.57ns)   --->   "%add_ln1715_868 = add i4 %zext_ln1715_855, i4 %zext_ln1715_852"   --->   Operation 1066 'add' 'add_ln1715_868' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_871 = add i2 %zext_ln886_872, i2 %zext_ln886_873"   --->   Operation 1067 'add' 'add_ln1715_871' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln1715_859 = zext i2 %add_ln1715_871"   --->   Operation 1068 'zext' 'zext_ln1715_859' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_872 = add i2 %zext_ln886_874, i2 %zext_ln886_875"   --->   Operation 1069 'add' 'add_ln1715_872' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln1715_860 = zext i2 %add_ln1715_872"   --->   Operation 1070 'zext' 'zext_ln1715_860' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.43ns)   --->   "%add_ln1715_873 = add i3 %zext_ln1715_860, i3 %zext_ln1715_859"   --->   Operation 1071 'add' 'add_ln1715_873' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln1715_861 = zext i3 %add_ln1715_873"   --->   Operation 1072 'zext' 'zext_ln1715_861' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_874 = add i2 %zext_ln886_876, i2 %zext_ln886_877"   --->   Operation 1073 'add' 'add_ln1715_874' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln1715_862 = zext i2 %add_ln1715_874"   --->   Operation 1074 'zext' 'zext_ln1715_862' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_875 = add i2 %zext_ln886_879, i2 %zext_ln886_880"   --->   Operation 1075 'add' 'add_ln1715_875' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1076 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_876 = add i2 %add_ln1715_875, i2 %zext_ln886_878"   --->   Operation 1076 'add' 'add_ln1715_876' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1715_863 = zext i2 %add_ln1715_876"   --->   Operation 1077 'zext' 'zext_ln1715_863' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.43ns)   --->   "%add_ln1715_877 = add i3 %zext_ln1715_863, i3 %zext_ln1715_862"   --->   Operation 1078 'add' 'add_ln1715_877' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln1715_864 = zext i3 %add_ln1715_877"   --->   Operation 1079 'zext' 'zext_ln1715_864' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.57ns)   --->   "%add_ln1715_878 = add i4 %zext_ln1715_864, i4 %zext_ln1715_861"   --->   Operation 1080 'add' 'add_ln1715_878' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1715_865 = zext i4 %add_ln1715_878"   --->   Operation 1081 'zext' 'zext_ln1715_865' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_879 = add i2 %zext_ln886_881, i2 %zext_ln886_882"   --->   Operation 1082 'add' 'add_ln1715_879' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln1715_866 = zext i2 %add_ln1715_879"   --->   Operation 1083 'zext' 'zext_ln1715_866' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1084 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_880 = add i2 %zext_ln886_883, i2 %zext_ln886_884"   --->   Operation 1084 'add' 'add_ln1715_880' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln1715_867 = zext i2 %add_ln1715_880"   --->   Operation 1085 'zext' 'zext_ln1715_867' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1086 [1/1] (0.43ns)   --->   "%add_ln1715_881 = add i3 %zext_ln1715_867, i3 %zext_ln1715_866"   --->   Operation 1086 'add' 'add_ln1715_881' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln1715_868 = zext i3 %add_ln1715_881"   --->   Operation 1087 'zext' 'zext_ln1715_868' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1088 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_882 = add i2 %zext_ln886_885, i2 %zext_ln886_886"   --->   Operation 1088 'add' 'add_ln1715_882' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln1715_869 = zext i2 %add_ln1715_882"   --->   Operation 1089 'zext' 'zext_ln1715_869' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_883 = add i2 %zext_ln886_888, i2 %zext_ln886_889"   --->   Operation 1090 'add' 'add_ln1715_883' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1091 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_884 = add i2 %add_ln1715_883, i2 %zext_ln886_887"   --->   Operation 1091 'add' 'add_ln1715_884' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln1715_870 = zext i2 %add_ln1715_884"   --->   Operation 1092 'zext' 'zext_ln1715_870' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.43ns)   --->   "%add_ln1715_885 = add i3 %zext_ln1715_870, i3 %zext_ln1715_869"   --->   Operation 1093 'add' 'add_ln1715_885' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln1715_871 = zext i3 %add_ln1715_885"   --->   Operation 1094 'zext' 'zext_ln1715_871' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.57ns)   --->   "%add_ln1715_886 = add i4 %zext_ln1715_871, i4 %zext_ln1715_868"   --->   Operation 1095 'add' 'add_ln1715_886' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln1715_872 = zext i4 %add_ln1715_886"   --->   Operation 1096 'zext' 'zext_ln1715_872' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.70ns)   --->   "%add_ln1715_887 = add i5 %zext_ln1715_872, i5 %zext_ln1715_865"   --->   Operation 1097 'add' 'add_ln1715_887' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_907)   --->   "%xor_ln106_288 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_96" [./layer.h:106]   --->   Operation 1098 'xor' 'xor_ln106_288' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_907)   --->   "%xor_ln106_289 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_98" [./layer.h:106]   --->   Operation 1099 'xor' 'xor_ln106_289' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_908)   --->   "%xor_ln106_290 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_100" [./layer.h:106]   --->   Operation 1100 'xor' 'xor_ln106_290' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_908)   --->   "%xor_ln106_291 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_102" [./layer.h:106]   --->   Operation 1101 'xor' 'xor_ln106_291' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_910)   --->   "%xor_ln106_292 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_104" [./layer.h:106]   --->   Operation 1102 'xor' 'xor_ln106_292' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_910)   --->   "%xor_ln106_293 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_106" [./layer.h:106]   --->   Operation 1103 'xor' 'xor_ln106_293' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1104 [1/1] (0.12ns)   --->   "%xor_ln106_294 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_108" [./layer.h:106]   --->   Operation 1104 'xor' 'xor_ln106_294' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1105 [1/1] (0.12ns)   --->   "%xor_ln106_295 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_110" [./layer.h:106]   --->   Operation 1105 'xor' 'xor_ln106_295' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1106 [1/1] (0.12ns)   --->   "%xor_ln106_296 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_112" [./layer.h:106]   --->   Operation 1106 'xor' 'xor_ln106_296' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_915)   --->   "%xor_ln106_297 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_114" [./layer.h:106]   --->   Operation 1107 'xor' 'xor_ln106_297' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_915)   --->   "%xor_ln106_298 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_116" [./layer.h:106]   --->   Operation 1108 'xor' 'xor_ln106_298' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_916)   --->   "%xor_ln106_299 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_118" [./layer.h:106]   --->   Operation 1109 'xor' 'xor_ln106_299' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_916)   --->   "%xor_ln106_300 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_120" [./layer.h:106]   --->   Operation 1110 'xor' 'xor_ln106_300' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_918)   --->   "%xor_ln106_301 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_122" [./layer.h:106]   --->   Operation 1111 'xor' 'xor_ln106_301' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_918)   --->   "%xor_ln106_302 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_124" [./layer.h:106]   --->   Operation 1112 'xor' 'xor_ln106_302' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1113 [1/1] (0.12ns)   --->   "%xor_ln106_303 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_126" [./layer.h:106]   --->   Operation 1113 'xor' 'xor_ln106_303' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1114 [1/1] (0.12ns)   --->   "%xor_ln106_304 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_128" [./layer.h:106]   --->   Operation 1114 'xor' 'xor_ln106_304' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1115 [1/1] (0.12ns)   --->   "%xor_ln106_305 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_130" [./layer.h:106]   --->   Operation 1115 'xor' 'xor_ln106_305' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_924)   --->   "%xor_ln106_306 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_132" [./layer.h:106]   --->   Operation 1116 'xor' 'xor_ln106_306' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_924)   --->   "%xor_ln106_307 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_134" [./layer.h:106]   --->   Operation 1117 'xor' 'xor_ln106_307' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_925)   --->   "%xor_ln106_308 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_136" [./layer.h:106]   --->   Operation 1118 'xor' 'xor_ln106_308' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_925)   --->   "%xor_ln106_309 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_138" [./layer.h:106]   --->   Operation 1119 'xor' 'xor_ln106_309' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_927)   --->   "%xor_ln106_310 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_140" [./layer.h:106]   --->   Operation 1120 'xor' 'xor_ln106_310' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_927)   --->   "%xor_ln106_311 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_142" [./layer.h:106]   --->   Operation 1121 'xor' 'xor_ln106_311' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1122 [1/1] (0.12ns)   --->   "%xor_ln106_312 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_144" [./layer.h:106]   --->   Operation 1122 'xor' 'xor_ln106_312' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1123 [1/1] (0.12ns)   --->   "%xor_ln106_313 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_146" [./layer.h:106]   --->   Operation 1123 'xor' 'xor_ln106_313' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1124 [1/1] (0.12ns)   --->   "%xor_ln106_314 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_148" [./layer.h:106]   --->   Operation 1124 'xor' 'xor_ln106_314' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1125 [1/1] (0.12ns)   --->   "%xor_ln106_339 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_198" [./layer.h:106]   --->   Operation 1125 'xor' 'xor_ln106_339' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1126 [1/1] (0.12ns)   --->   "%xor_ln106_340 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_200" [./layer.h:106]   --->   Operation 1126 'xor' 'xor_ln106_340' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1127 [1/1] (0.12ns)   --->   "%xor_ln106_341 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_202" [./layer.h:106]   --->   Operation 1127 'xor' 'xor_ln106_341' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_959)   --->   "%xor_ln106_342 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_204" [./layer.h:106]   --->   Operation 1128 'xor' 'xor_ln106_342' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_959)   --->   "%xor_ln106_343 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_206" [./layer.h:106]   --->   Operation 1129 'xor' 'xor_ln106_343' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_960)   --->   "%xor_ln106_344 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_208" [./layer.h:106]   --->   Operation 1130 'xor' 'xor_ln106_344' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_960)   --->   "%xor_ln106_345 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_210" [./layer.h:106]   --->   Operation 1131 'xor' 'xor_ln106_345' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_962)   --->   "%xor_ln106_346 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_212" [./layer.h:106]   --->   Operation 1132 'xor' 'xor_ln106_346' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_962)   --->   "%xor_ln106_347 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_214" [./layer.h:106]   --->   Operation 1133 'xor' 'xor_ln106_347' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1134 [1/1] (0.12ns)   --->   "%xor_ln106_348 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_216" [./layer.h:106]   --->   Operation 1134 'xor' 'xor_ln106_348' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1135 [1/1] (0.12ns)   --->   "%xor_ln106_349 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_218" [./layer.h:106]   --->   Operation 1135 'xor' 'xor_ln106_349' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1136 [1/1] (0.12ns)   --->   "%xor_ln106_350 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_220" [./layer.h:106]   --->   Operation 1136 'xor' 'xor_ln106_350' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_967)   --->   "%xor_ln106_351 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_222" [./layer.h:106]   --->   Operation 1137 'xor' 'xor_ln106_351' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_967)   --->   "%xor_ln106_352 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_224" [./layer.h:106]   --->   Operation 1138 'xor' 'xor_ln106_352' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_968)   --->   "%xor_ln106_353 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_226" [./layer.h:106]   --->   Operation 1139 'xor' 'xor_ln106_353' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_968)   --->   "%xor_ln106_354 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_228" [./layer.h:106]   --->   Operation 1140 'xor' 'xor_ln106_354' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_970)   --->   "%xor_ln106_355 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_230" [./layer.h:106]   --->   Operation 1141 'xor' 'xor_ln106_355' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_970)   --->   "%xor_ln106_356 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_232" [./layer.h:106]   --->   Operation 1142 'xor' 'xor_ln106_356' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1143 [1/1] (0.12ns)   --->   "%xor_ln106_357 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_234" [./layer.h:106]   --->   Operation 1143 'xor' 'xor_ln106_357' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1144 [1/1] (0.12ns)   --->   "%xor_ln106_358 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_236" [./layer.h:106]   --->   Operation 1144 'xor' 'xor_ln106_358' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1145 [1/1] (0.12ns)   --->   "%xor_ln106_359 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_238" [./layer.h:106]   --->   Operation 1145 'xor' 'xor_ln106_359' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_978)   --->   "%xor_ln106_360 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_240" [./layer.h:106]   --->   Operation 1146 'xor' 'xor_ln106_360' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_978)   --->   "%xor_ln106_361 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_242" [./layer.h:106]   --->   Operation 1147 'xor' 'xor_ln106_361' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_979)   --->   "%xor_ln106_362 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_244" [./layer.h:106]   --->   Operation 1148 'xor' 'xor_ln106_362' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_979)   --->   "%xor_ln106_363 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_246" [./layer.h:106]   --->   Operation 1149 'xor' 'xor_ln106_363' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 3" [./layer.h:106]   --->   Operation 1150 'bitselect' 'tmp_1682' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1151 [1/1] (0.12ns)   --->   "%xor_ln106_384 = xor i1 %tmp_1682, i1 1" [./layer.h:106]   --->   Operation 1151 'xor' 'xor_ln106_384' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 3" [./layer.h:106]   --->   Operation 1152 'bitselect' 'tmp_1683' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1153 [1/1] (0.12ns)   --->   "%xor_ln106_386 = xor i1 %tmp_1683, i1 1" [./layer.h:106]   --->   Operation 1153 'xor' 'xor_ln106_386' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 3" [./layer.h:106]   --->   Operation 1154 'bitselect' 'tmp_1684' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.12ns)   --->   "%xor_ln106_388 = xor i1 %tmp_1684, i1 1" [./layer.h:106]   --->   Operation 1155 'xor' 'xor_ln106_388' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 3" [./layer.h:106]   --->   Operation 1156 'bitselect' 'tmp_1685' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.12ns)   --->   "%xor_ln106_390 = xor i1 %tmp_1685, i1 1" [./layer.h:106]   --->   Operation 1157 'xor' 'xor_ln106_390' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1003)   --->   "%xor_ln106_391 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_390" [./layer.h:106]   --->   Operation 1158 'xor' 'xor_ln106_391' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 3" [./layer.h:106]   --->   Operation 1159 'bitselect' 'tmp_1686' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.12ns)   --->   "%xor_ln106_392 = xor i1 %tmp_1686, i1 1" [./layer.h:106]   --->   Operation 1160 'xor' 'xor_ln106_392' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1003)   --->   "%xor_ln106_393 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_392" [./layer.h:106]   --->   Operation 1161 'xor' 'xor_ln106_393' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 3" [./layer.h:106]   --->   Operation 1162 'bitselect' 'tmp_1687' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.12ns)   --->   "%xor_ln106_394 = xor i1 %tmp_1687, i1 1" [./layer.h:106]   --->   Operation 1163 'xor' 'xor_ln106_394' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1004)   --->   "%xor_ln106_395 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_394" [./layer.h:106]   --->   Operation 1164 'xor' 'xor_ln106_395' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 3" [./layer.h:106]   --->   Operation 1165 'bitselect' 'tmp_1688' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.12ns)   --->   "%xor_ln106_396 = xor i1 %tmp_1688, i1 1" [./layer.h:106]   --->   Operation 1166 'xor' 'xor_ln106_396' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1004)   --->   "%xor_ln106_397 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_396" [./layer.h:106]   --->   Operation 1167 'xor' 'xor_ln106_397' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 3" [./layer.h:106]   --->   Operation 1168 'bitselect' 'tmp_1689' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.12ns)   --->   "%xor_ln106_398 = xor i1 %tmp_1689, i1 1" [./layer.h:106]   --->   Operation 1169 'xor' 'xor_ln106_398' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1006)   --->   "%xor_ln106_399 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_398" [./layer.h:106]   --->   Operation 1170 'xor' 'xor_ln106_399' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 3" [./layer.h:106]   --->   Operation 1171 'bitselect' 'tmp_1690' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.12ns)   --->   "%xor_ln106_400 = xor i1 %tmp_1690, i1 1" [./layer.h:106]   --->   Operation 1172 'xor' 'xor_ln106_400' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1006)   --->   "%xor_ln106_401 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_400" [./layer.h:106]   --->   Operation 1173 'xor' 'xor_ln106_401' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_1691 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 3" [./layer.h:106]   --->   Operation 1174 'bitselect' 'tmp_1691' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.12ns)   --->   "%xor_ln106_402 = xor i1 %tmp_1691, i1 1" [./layer.h:106]   --->   Operation 1175 'xor' 'xor_ln106_402' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1176 [1/1] (0.12ns)   --->   "%xor_ln106_403 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_402" [./layer.h:106]   --->   Operation 1176 'xor' 'xor_ln106_403' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 3" [./layer.h:106]   --->   Operation 1177 'bitselect' 'tmp_1692' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.12ns)   --->   "%xor_ln106_404 = xor i1 %tmp_1692, i1 1" [./layer.h:106]   --->   Operation 1178 'xor' 'xor_ln106_404' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1179 [1/1] (0.12ns)   --->   "%xor_ln106_405 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_404" [./layer.h:106]   --->   Operation 1179 'xor' 'xor_ln106_405' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_1693 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 3" [./layer.h:106]   --->   Operation 1180 'bitselect' 'tmp_1693' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.12ns)   --->   "%xor_ln106_406 = xor i1 %tmp_1693, i1 1" [./layer.h:106]   --->   Operation 1181 'xor' 'xor_ln106_406' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1182 [1/1] (0.12ns)   --->   "%xor_ln106_407 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_406" [./layer.h:106]   --->   Operation 1182 'xor' 'xor_ln106_407' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 3" [./layer.h:106]   --->   Operation 1183 'bitselect' 'tmp_1694' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.12ns)   --->   "%xor_ln106_408 = xor i1 %tmp_1694, i1 1" [./layer.h:106]   --->   Operation 1184 'xor' 'xor_ln106_408' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1013)   --->   "%xor_ln106_409 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_408" [./layer.h:106]   --->   Operation 1185 'xor' 'xor_ln106_409' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_1695 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 3" [./layer.h:106]   --->   Operation 1186 'bitselect' 'tmp_1695' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.12ns)   --->   "%xor_ln106_410 = xor i1 %tmp_1695, i1 1" [./layer.h:106]   --->   Operation 1187 'xor' 'xor_ln106_410' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1013)   --->   "%xor_ln106_411 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_410" [./layer.h:106]   --->   Operation 1188 'xor' 'xor_ln106_411' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_1696 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 3" [./layer.h:106]   --->   Operation 1189 'bitselect' 'tmp_1696' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.12ns)   --->   "%xor_ln106_412 = xor i1 %tmp_1696, i1 1" [./layer.h:106]   --->   Operation 1190 'xor' 'xor_ln106_412' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1014)   --->   "%xor_ln106_413 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_412" [./layer.h:106]   --->   Operation 1191 'xor' 'xor_ln106_413' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_1697 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 3" [./layer.h:106]   --->   Operation 1192 'bitselect' 'tmp_1697' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.12ns)   --->   "%xor_ln106_414 = xor i1 %tmp_1697, i1 1" [./layer.h:106]   --->   Operation 1193 'xor' 'xor_ln106_414' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1014)   --->   "%xor_ln106_415 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_414" [./layer.h:106]   --->   Operation 1194 'xor' 'xor_ln106_415' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_1698 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 3" [./layer.h:106]   --->   Operation 1195 'bitselect' 'tmp_1698' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.12ns)   --->   "%xor_ln106_416 = xor i1 %tmp_1698, i1 1" [./layer.h:106]   --->   Operation 1196 'xor' 'xor_ln106_416' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1016)   --->   "%xor_ln106_417 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_416" [./layer.h:106]   --->   Operation 1197 'xor' 'xor_ln106_417' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 3" [./layer.h:106]   --->   Operation 1198 'bitselect' 'tmp_1699' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.12ns)   --->   "%xor_ln106_418 = xor i1 %tmp_1699, i1 1" [./layer.h:106]   --->   Operation 1199 'xor' 'xor_ln106_418' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1016)   --->   "%xor_ln106_419 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_418" [./layer.h:106]   --->   Operation 1200 'xor' 'xor_ln106_419' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_1700 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 3" [./layer.h:106]   --->   Operation 1201 'bitselect' 'tmp_1700' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.12ns)   --->   "%xor_ln106_420 = xor i1 %tmp_1700, i1 1" [./layer.h:106]   --->   Operation 1202 'xor' 'xor_ln106_420' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1203 [1/1] (0.12ns)   --->   "%xor_ln106_421 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_420" [./layer.h:106]   --->   Operation 1203 'xor' 'xor_ln106_421' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 3" [./layer.h:106]   --->   Operation 1204 'bitselect' 'tmp_1701' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.12ns)   --->   "%xor_ln106_422 = xor i1 %tmp_1701, i1 1" [./layer.h:106]   --->   Operation 1205 'xor' 'xor_ln106_422' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1206 [1/1] (0.12ns)   --->   "%xor_ln106_423 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_422" [./layer.h:106]   --->   Operation 1206 'xor' 'xor_ln106_423' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_1702 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 3" [./layer.h:106]   --->   Operation 1207 'bitselect' 'tmp_1702' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.12ns)   --->   "%xor_ln106_424 = xor i1 %tmp_1702, i1 1" [./layer.h:106]   --->   Operation 1208 'xor' 'xor_ln106_424' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1209 [1/1] (0.12ns)   --->   "%xor_ln106_425 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_424" [./layer.h:106]   --->   Operation 1209 'xor' 'xor_ln106_425' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_1703 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 3" [./layer.h:106]   --->   Operation 1210 'bitselect' 'tmp_1703' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.12ns)   --->   "%xor_ln106_426 = xor i1 %tmp_1703, i1 1" [./layer.h:106]   --->   Operation 1211 'xor' 'xor_ln106_426' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1021)   --->   "%xor_ln106_427 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_426" [./layer.h:106]   --->   Operation 1212 'xor' 'xor_ln106_427' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_1704 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 3" [./layer.h:106]   --->   Operation 1213 'bitselect' 'tmp_1704' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.12ns)   --->   "%xor_ln106_428 = xor i1 %tmp_1704, i1 1" [./layer.h:106]   --->   Operation 1214 'xor' 'xor_ln106_428' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1021)   --->   "%xor_ln106_429 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_428" [./layer.h:106]   --->   Operation 1215 'xor' 'xor_ln106_429' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_1705 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 3" [./layer.h:106]   --->   Operation 1216 'bitselect' 'tmp_1705' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.12ns)   --->   "%xor_ln106_430 = xor i1 %tmp_1705, i1 1" [./layer.h:106]   --->   Operation 1217 'xor' 'xor_ln106_430' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1022)   --->   "%xor_ln106_431 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_430" [./layer.h:106]   --->   Operation 1218 'xor' 'xor_ln106_431' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 3" [./layer.h:106]   --->   Operation 1219 'bitselect' 'tmp_1706' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.12ns)   --->   "%xor_ln106_432 = xor i1 %tmp_1706, i1 1" [./layer.h:106]   --->   Operation 1220 'xor' 'xor_ln106_432' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1022)   --->   "%xor_ln106_433 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_432" [./layer.h:106]   --->   Operation 1221 'xor' 'xor_ln106_433' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_1707 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 3" [./layer.h:106]   --->   Operation 1222 'bitselect' 'tmp_1707' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.12ns)   --->   "%xor_ln106_434 = xor i1 %tmp_1707, i1 1" [./layer.h:106]   --->   Operation 1223 'xor' 'xor_ln106_434' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1024)   --->   "%xor_ln106_435 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_434" [./layer.h:106]   --->   Operation 1224 'xor' 'xor_ln106_435' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 3" [./layer.h:106]   --->   Operation 1225 'bitselect' 'tmp_1708' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.12ns)   --->   "%xor_ln106_436 = xor i1 %tmp_1708, i1 1" [./layer.h:106]   --->   Operation 1226 'xor' 'xor_ln106_436' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1024)   --->   "%xor_ln106_437 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_436" [./layer.h:106]   --->   Operation 1227 'xor' 'xor_ln106_437' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_1709 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 3" [./layer.h:106]   --->   Operation 1228 'bitselect' 'tmp_1709' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.12ns)   --->   "%xor_ln106_438 = xor i1 %tmp_1709, i1 1" [./layer.h:106]   --->   Operation 1229 'xor' 'xor_ln106_438' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1230 [1/1] (0.12ns)   --->   "%xor_ln106_439 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_438" [./layer.h:106]   --->   Operation 1230 'xor' 'xor_ln106_439' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_1710 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 3" [./layer.h:106]   --->   Operation 1231 'bitselect' 'tmp_1710' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.12ns)   --->   "%xor_ln106_440 = xor i1 %tmp_1710, i1 1" [./layer.h:106]   --->   Operation 1232 'xor' 'xor_ln106_440' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1233 [1/1] (0.12ns)   --->   "%xor_ln106_441 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_440" [./layer.h:106]   --->   Operation 1233 'xor' 'xor_ln106_441' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 3" [./layer.h:106]   --->   Operation 1234 'bitselect' 'tmp_1711' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.12ns)   --->   "%xor_ln106_442 = xor i1 %tmp_1711, i1 1" [./layer.h:106]   --->   Operation 1235 'xor' 'xor_ln106_442' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1236 [1/1] (0.12ns)   --->   "%xor_ln106_443 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_442" [./layer.h:106]   --->   Operation 1236 'xor' 'xor_ln106_443' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 3" [./layer.h:106]   --->   Operation 1237 'bitselect' 'tmp_1712' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 3" [./layer.h:106]   --->   Operation 1238 'bitselect' 'tmp_1713' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.12ns)   --->   "%xor_ln106_446 = xor i1 %tmp_1713, i1 1" [./layer.h:106]   --->   Operation 1239 'xor' 'xor_ln106_446' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_907)   --->   "%zext_ln886_907 = zext i1 %xor_ln106_288"   --->   Operation 1240 'zext' 'zext_ln886_907' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_907)   --->   "%zext_ln886_908 = zext i1 %xor_ln106_289"   --->   Operation 1241 'zext' 'zext_ln886_908' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_908)   --->   "%zext_ln886_909 = zext i1 %xor_ln106_290"   --->   Operation 1242 'zext' 'zext_ln886_909' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_908)   --->   "%zext_ln886_910 = zext i1 %xor_ln106_291"   --->   Operation 1243 'zext' 'zext_ln886_910' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_910)   --->   "%zext_ln886_911 = zext i1 %xor_ln106_292"   --->   Operation 1244 'zext' 'zext_ln886_911' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_910)   --->   "%zext_ln886_912 = zext i1 %xor_ln106_293"   --->   Operation 1245 'zext' 'zext_ln886_912' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln886_913 = zext i1 %xor_ln106_294"   --->   Operation 1246 'zext' 'zext_ln886_913' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln886_914 = zext i1 %xor_ln106_295"   --->   Operation 1247 'zext' 'zext_ln886_914' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln886_915 = zext i1 %xor_ln106_296"   --->   Operation 1248 'zext' 'zext_ln886_915' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_915)   --->   "%zext_ln886_916 = zext i1 %xor_ln106_297"   --->   Operation 1249 'zext' 'zext_ln886_916' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_915)   --->   "%zext_ln886_917 = zext i1 %xor_ln106_298"   --->   Operation 1250 'zext' 'zext_ln886_917' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_916)   --->   "%zext_ln886_918 = zext i1 %xor_ln106_299"   --->   Operation 1251 'zext' 'zext_ln886_918' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_916)   --->   "%zext_ln886_919 = zext i1 %xor_ln106_300"   --->   Operation 1252 'zext' 'zext_ln886_919' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_918)   --->   "%zext_ln886_920 = zext i1 %xor_ln106_301"   --->   Operation 1253 'zext' 'zext_ln886_920' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_918)   --->   "%zext_ln886_921 = zext i1 %xor_ln106_302"   --->   Operation 1254 'zext' 'zext_ln886_921' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln886_922 = zext i1 %xor_ln106_303"   --->   Operation 1255 'zext' 'zext_ln886_922' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln886_923 = zext i1 %xor_ln106_304"   --->   Operation 1256 'zext' 'zext_ln886_923' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln886_924 = zext i1 %xor_ln106_305"   --->   Operation 1257 'zext' 'zext_ln886_924' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_924)   --->   "%zext_ln886_925 = zext i1 %xor_ln106_306"   --->   Operation 1258 'zext' 'zext_ln886_925' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_924)   --->   "%zext_ln886_926 = zext i1 %xor_ln106_307"   --->   Operation 1259 'zext' 'zext_ln886_926' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_925)   --->   "%zext_ln886_927 = zext i1 %xor_ln106_308"   --->   Operation 1260 'zext' 'zext_ln886_927' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_925)   --->   "%zext_ln886_928 = zext i1 %xor_ln106_309"   --->   Operation 1261 'zext' 'zext_ln886_928' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_927)   --->   "%zext_ln886_929 = zext i1 %xor_ln106_310"   --->   Operation 1262 'zext' 'zext_ln886_929' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_927)   --->   "%zext_ln886_930 = zext i1 %xor_ln106_311"   --->   Operation 1263 'zext' 'zext_ln886_930' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%zext_ln886_931 = zext i1 %xor_ln106_312"   --->   Operation 1264 'zext' 'zext_ln886_931' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln886_932 = zext i1 %xor_ln106_313"   --->   Operation 1265 'zext' 'zext_ln886_932' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln886_933 = zext i1 %xor_ln106_314"   --->   Operation 1266 'zext' 'zext_ln886_933' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln886_958 = zext i1 %xor_ln106_339"   --->   Operation 1267 'zext' 'zext_ln886_958' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln886_959 = zext i1 %xor_ln106_340"   --->   Operation 1268 'zext' 'zext_ln886_959' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln886_960 = zext i1 %xor_ln106_341"   --->   Operation 1269 'zext' 'zext_ln886_960' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_959)   --->   "%zext_ln886_961 = zext i1 %xor_ln106_342"   --->   Operation 1270 'zext' 'zext_ln886_961' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_959)   --->   "%zext_ln886_962 = zext i1 %xor_ln106_343"   --->   Operation 1271 'zext' 'zext_ln886_962' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_960)   --->   "%zext_ln886_963 = zext i1 %xor_ln106_344"   --->   Operation 1272 'zext' 'zext_ln886_963' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_960)   --->   "%zext_ln886_964 = zext i1 %xor_ln106_345"   --->   Operation 1273 'zext' 'zext_ln886_964' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_962)   --->   "%zext_ln886_965 = zext i1 %xor_ln106_346"   --->   Operation 1274 'zext' 'zext_ln886_965' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_962)   --->   "%zext_ln886_966 = zext i1 %xor_ln106_347"   --->   Operation 1275 'zext' 'zext_ln886_966' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln886_967 = zext i1 %xor_ln106_348"   --->   Operation 1276 'zext' 'zext_ln886_967' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln886_968 = zext i1 %xor_ln106_349"   --->   Operation 1277 'zext' 'zext_ln886_968' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln886_969 = zext i1 %xor_ln106_350"   --->   Operation 1278 'zext' 'zext_ln886_969' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_967)   --->   "%zext_ln886_970 = zext i1 %xor_ln106_351"   --->   Operation 1279 'zext' 'zext_ln886_970' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_967)   --->   "%zext_ln886_971 = zext i1 %xor_ln106_352"   --->   Operation 1280 'zext' 'zext_ln886_971' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_968)   --->   "%zext_ln886_972 = zext i1 %xor_ln106_353"   --->   Operation 1281 'zext' 'zext_ln886_972' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_968)   --->   "%zext_ln886_973 = zext i1 %xor_ln106_354"   --->   Operation 1282 'zext' 'zext_ln886_973' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_970)   --->   "%zext_ln886_974 = zext i1 %xor_ln106_355"   --->   Operation 1283 'zext' 'zext_ln886_974' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_970)   --->   "%zext_ln886_975 = zext i1 %xor_ln106_356"   --->   Operation 1284 'zext' 'zext_ln886_975' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln886_976 = zext i1 %xor_ln106_357"   --->   Operation 1285 'zext' 'zext_ln886_976' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln886_977 = zext i1 %xor_ln106_358"   --->   Operation 1286 'zext' 'zext_ln886_977' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln886_978 = zext i1 %xor_ln106_359"   --->   Operation 1287 'zext' 'zext_ln886_978' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_978)   --->   "%zext_ln886_979 = zext i1 %xor_ln106_360"   --->   Operation 1288 'zext' 'zext_ln886_979' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_978)   --->   "%zext_ln886_980 = zext i1 %xor_ln106_361"   --->   Operation 1289 'zext' 'zext_ln886_980' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_979)   --->   "%zext_ln886_981 = zext i1 %xor_ln106_362"   --->   Operation 1290 'zext' 'zext_ln886_981' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_979)   --->   "%zext_ln886_982 = zext i1 %xor_ln106_363"   --->   Operation 1291 'zext' 'zext_ln886_982' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1003)   --->   "%zext_ln886_1006 = zext i1 %xor_ln106_391"   --->   Operation 1292 'zext' 'zext_ln886_1006' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1003)   --->   "%zext_ln886_1007 = zext i1 %xor_ln106_393"   --->   Operation 1293 'zext' 'zext_ln886_1007' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1004)   --->   "%zext_ln886_1008 = zext i1 %xor_ln106_395"   --->   Operation 1294 'zext' 'zext_ln886_1008' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1004)   --->   "%zext_ln886_1009 = zext i1 %xor_ln106_397"   --->   Operation 1295 'zext' 'zext_ln886_1009' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1006)   --->   "%zext_ln886_1010 = zext i1 %xor_ln106_399"   --->   Operation 1296 'zext' 'zext_ln886_1010' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1006)   --->   "%zext_ln886_1011 = zext i1 %xor_ln106_401"   --->   Operation 1297 'zext' 'zext_ln886_1011' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%zext_ln886_1012 = zext i1 %xor_ln106_403"   --->   Operation 1298 'zext' 'zext_ln886_1012' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln886_1013 = zext i1 %xor_ln106_405"   --->   Operation 1299 'zext' 'zext_ln886_1013' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln886_1014 = zext i1 %xor_ln106_407"   --->   Operation 1300 'zext' 'zext_ln886_1014' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1013)   --->   "%zext_ln886_1015 = zext i1 %xor_ln106_409"   --->   Operation 1301 'zext' 'zext_ln886_1015' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1013)   --->   "%zext_ln886_1016 = zext i1 %xor_ln106_411"   --->   Operation 1302 'zext' 'zext_ln886_1016' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1014)   --->   "%zext_ln886_1017 = zext i1 %xor_ln106_413"   --->   Operation 1303 'zext' 'zext_ln886_1017' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1014)   --->   "%zext_ln886_1018 = zext i1 %xor_ln106_415"   --->   Operation 1304 'zext' 'zext_ln886_1018' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1016)   --->   "%zext_ln886_1019 = zext i1 %xor_ln106_417"   --->   Operation 1305 'zext' 'zext_ln886_1019' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1016)   --->   "%zext_ln886_1020 = zext i1 %xor_ln106_419"   --->   Operation 1306 'zext' 'zext_ln886_1020' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln886_1021 = zext i1 %xor_ln106_421"   --->   Operation 1307 'zext' 'zext_ln886_1021' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln886_1022 = zext i1 %xor_ln106_423"   --->   Operation 1308 'zext' 'zext_ln886_1022' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln886_1023 = zext i1 %xor_ln106_425"   --->   Operation 1309 'zext' 'zext_ln886_1023' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1021)   --->   "%zext_ln886_1024 = zext i1 %xor_ln106_427"   --->   Operation 1310 'zext' 'zext_ln886_1024' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1021)   --->   "%zext_ln886_1025 = zext i1 %xor_ln106_429"   --->   Operation 1311 'zext' 'zext_ln886_1025' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1022)   --->   "%zext_ln886_1026 = zext i1 %xor_ln106_431"   --->   Operation 1312 'zext' 'zext_ln886_1026' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1022)   --->   "%zext_ln886_1027 = zext i1 %xor_ln106_433"   --->   Operation 1313 'zext' 'zext_ln886_1027' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1024)   --->   "%zext_ln886_1028 = zext i1 %xor_ln106_435"   --->   Operation 1314 'zext' 'zext_ln886_1028' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1024)   --->   "%zext_ln886_1029 = zext i1 %xor_ln106_437"   --->   Operation 1315 'zext' 'zext_ln886_1029' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln886_1030 = zext i1 %xor_ln106_439"   --->   Operation 1316 'zext' 'zext_ln886_1030' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln886_1031 = zext i1 %xor_ln106_441"   --->   Operation 1317 'zext' 'zext_ln886_1031' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln886_1032 = zext i1 %xor_ln106_443"   --->   Operation 1318 'zext' 'zext_ln886_1032' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_907 = add i2 %zext_ln886_908, i2 %zext_ln886_907"   --->   Operation 1319 'add' 'add_ln1715_907' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln1715_892 = zext i2 %add_ln1715_907"   --->   Operation 1320 'zext' 'zext_ln1715_892' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_908 = add i2 %zext_ln886_909, i2 %zext_ln886_910"   --->   Operation 1321 'add' 'add_ln1715_908' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln1715_893 = zext i2 %add_ln1715_908"   --->   Operation 1322 'zext' 'zext_ln1715_893' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.43ns)   --->   "%add_ln1715_909 = add i3 %zext_ln1715_893, i3 %zext_ln1715_892"   --->   Operation 1323 'add' 'add_ln1715_909' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln1715_894 = zext i3 %add_ln1715_909"   --->   Operation 1324 'zext' 'zext_ln1715_894' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1325 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_910 = add i2 %zext_ln886_911, i2 %zext_ln886_912"   --->   Operation 1325 'add' 'add_ln1715_910' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln1715_895 = zext i2 %add_ln1715_910"   --->   Operation 1326 'zext' 'zext_ln1715_895' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_911 = add i2 %zext_ln886_914, i2 %zext_ln886_915"   --->   Operation 1327 'add' 'add_ln1715_911' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1328 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_912 = add i2 %add_ln1715_911, i2 %zext_ln886_913"   --->   Operation 1328 'add' 'add_ln1715_912' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln1715_896 = zext i2 %add_ln1715_912"   --->   Operation 1329 'zext' 'zext_ln1715_896' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.43ns)   --->   "%add_ln1715_913 = add i3 %zext_ln1715_896, i3 %zext_ln1715_895"   --->   Operation 1330 'add' 'add_ln1715_913' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln1715_897 = zext i3 %add_ln1715_913"   --->   Operation 1331 'zext' 'zext_ln1715_897' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.57ns)   --->   "%add_ln1715_914 = add i4 %zext_ln1715_897, i4 %zext_ln1715_894"   --->   Operation 1332 'add' 'add_ln1715_914' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln1715_898 = zext i4 %add_ln1715_914"   --->   Operation 1333 'zext' 'zext_ln1715_898' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_915 = add i2 %zext_ln886_916, i2 %zext_ln886_917"   --->   Operation 1334 'add' 'add_ln1715_915' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln1715_899 = zext i2 %add_ln1715_915"   --->   Operation 1335 'zext' 'zext_ln1715_899' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_916 = add i2 %zext_ln886_918, i2 %zext_ln886_919"   --->   Operation 1336 'add' 'add_ln1715_916' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln1715_900 = zext i2 %add_ln1715_916"   --->   Operation 1337 'zext' 'zext_ln1715_900' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.43ns)   --->   "%add_ln1715_917 = add i3 %zext_ln1715_900, i3 %zext_ln1715_899"   --->   Operation 1338 'add' 'add_ln1715_917' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln1715_901 = zext i3 %add_ln1715_917"   --->   Operation 1339 'zext' 'zext_ln1715_901' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_918 = add i2 %zext_ln886_920, i2 %zext_ln886_921"   --->   Operation 1340 'add' 'add_ln1715_918' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%zext_ln1715_902 = zext i2 %add_ln1715_918"   --->   Operation 1341 'zext' 'zext_ln1715_902' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_919 = add i2 %zext_ln886_923, i2 %zext_ln886_924"   --->   Operation 1342 'add' 'add_ln1715_919' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1343 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_920 = add i2 %add_ln1715_919, i2 %zext_ln886_922"   --->   Operation 1343 'add' 'add_ln1715_920' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln1715_903 = zext i2 %add_ln1715_920"   --->   Operation 1344 'zext' 'zext_ln1715_903' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1345 [1/1] (0.43ns)   --->   "%add_ln1715_921 = add i3 %zext_ln1715_903, i3 %zext_ln1715_902"   --->   Operation 1345 'add' 'add_ln1715_921' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln1715_904 = zext i3 %add_ln1715_921"   --->   Operation 1346 'zext' 'zext_ln1715_904' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.57ns)   --->   "%add_ln1715_922 = add i4 %zext_ln1715_904, i4 %zext_ln1715_901"   --->   Operation 1347 'add' 'add_ln1715_922' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln1715_905 = zext i4 %add_ln1715_922"   --->   Operation 1348 'zext' 'zext_ln1715_905' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1349 [1/1] (0.70ns)   --->   "%add_ln1715_923 = add i5 %zext_ln1715_905, i5 %zext_ln1715_898"   --->   Operation 1349 'add' 'add_ln1715_923' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_924 = add i2 %zext_ln886_925, i2 %zext_ln886_926"   --->   Operation 1350 'add' 'add_ln1715_924' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln1715_907 = zext i2 %add_ln1715_924"   --->   Operation 1351 'zext' 'zext_ln1715_907' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_925 = add i2 %zext_ln886_927, i2 %zext_ln886_928"   --->   Operation 1352 'add' 'add_ln1715_925' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln1715_908 = zext i2 %add_ln1715_925"   --->   Operation 1353 'zext' 'zext_ln1715_908' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.43ns)   --->   "%add_ln1715_926 = add i3 %zext_ln1715_908, i3 %zext_ln1715_907"   --->   Operation 1354 'add' 'add_ln1715_926' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln1715_909 = zext i3 %add_ln1715_926"   --->   Operation 1355 'zext' 'zext_ln1715_909' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_927 = add i2 %zext_ln886_929, i2 %zext_ln886_930"   --->   Operation 1356 'add' 'add_ln1715_927' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln1715_910 = zext i2 %add_ln1715_927"   --->   Operation 1357 'zext' 'zext_ln1715_910' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_928 = add i2 %zext_ln886_932, i2 %zext_ln886_933"   --->   Operation 1358 'add' 'add_ln1715_928' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1359 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_929 = add i2 %add_ln1715_928, i2 %zext_ln886_931"   --->   Operation 1359 'add' 'add_ln1715_929' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln1715_911 = zext i2 %add_ln1715_929"   --->   Operation 1360 'zext' 'zext_ln1715_911' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.43ns)   --->   "%add_ln1715_930 = add i3 %zext_ln1715_911, i3 %zext_ln1715_910"   --->   Operation 1361 'add' 'add_ln1715_930' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln1715_912 = zext i3 %add_ln1715_930"   --->   Operation 1362 'zext' 'zext_ln1715_912' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.57ns)   --->   "%add_ln1715_931 = add i4 %zext_ln1715_912, i4 %zext_ln1715_909"   --->   Operation 1363 'add' 'add_ln1715_931' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_954 = add i2 %zext_ln886_959, i2 %zext_ln886_960"   --->   Operation 1364 'add' 'add_ln1715_954' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1365 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_955 = add i2 %add_ln1715_954, i2 %zext_ln886_958"   --->   Operation 1365 'add' 'add_ln1715_955' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1366 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_959 = add i2 %zext_ln886_961, i2 %zext_ln886_962"   --->   Operation 1366 'add' 'add_ln1715_959' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln1715_938 = zext i2 %add_ln1715_959"   --->   Operation 1367 'zext' 'zext_ln1715_938' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_960 = add i2 %zext_ln886_963, i2 %zext_ln886_964"   --->   Operation 1368 'add' 'add_ln1715_960' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln1715_939 = zext i2 %add_ln1715_960"   --->   Operation 1369 'zext' 'zext_ln1715_939' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.43ns)   --->   "%add_ln1715_961 = add i3 %zext_ln1715_939, i3 %zext_ln1715_938"   --->   Operation 1370 'add' 'add_ln1715_961' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln1715_940 = zext i3 %add_ln1715_961"   --->   Operation 1371 'zext' 'zext_ln1715_940' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_962 = add i2 %zext_ln886_965, i2 %zext_ln886_966"   --->   Operation 1372 'add' 'add_ln1715_962' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln1715_941 = zext i2 %add_ln1715_962"   --->   Operation 1373 'zext' 'zext_ln1715_941' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_963 = add i2 %zext_ln886_968, i2 %zext_ln886_969"   --->   Operation 1374 'add' 'add_ln1715_963' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1375 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_964 = add i2 %add_ln1715_963, i2 %zext_ln886_967"   --->   Operation 1375 'add' 'add_ln1715_964' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln1715_942 = zext i2 %add_ln1715_964"   --->   Operation 1376 'zext' 'zext_ln1715_942' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.43ns)   --->   "%add_ln1715_965 = add i3 %zext_ln1715_942, i3 %zext_ln1715_941"   --->   Operation 1377 'add' 'add_ln1715_965' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%zext_ln1715_943 = zext i3 %add_ln1715_965"   --->   Operation 1378 'zext' 'zext_ln1715_943' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.57ns)   --->   "%add_ln1715_966 = add i4 %zext_ln1715_943, i4 %zext_ln1715_940"   --->   Operation 1379 'add' 'add_ln1715_966' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln1715_944 = zext i4 %add_ln1715_966"   --->   Operation 1380 'zext' 'zext_ln1715_944' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_967 = add i2 %zext_ln886_970, i2 %zext_ln886_971"   --->   Operation 1381 'add' 'add_ln1715_967' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln1715_945 = zext i2 %add_ln1715_967"   --->   Operation 1382 'zext' 'zext_ln1715_945' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_968 = add i2 %zext_ln886_972, i2 %zext_ln886_973"   --->   Operation 1383 'add' 'add_ln1715_968' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln1715_946 = zext i2 %add_ln1715_968"   --->   Operation 1384 'zext' 'zext_ln1715_946' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.43ns)   --->   "%add_ln1715_969 = add i3 %zext_ln1715_946, i3 %zext_ln1715_945"   --->   Operation 1385 'add' 'add_ln1715_969' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln1715_947 = zext i3 %add_ln1715_969"   --->   Operation 1386 'zext' 'zext_ln1715_947' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_970 = add i2 %zext_ln886_974, i2 %zext_ln886_975"   --->   Operation 1387 'add' 'add_ln1715_970' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln1715_948 = zext i2 %add_ln1715_970"   --->   Operation 1388 'zext' 'zext_ln1715_948' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_971 = add i2 %zext_ln886_977, i2 %zext_ln886_978"   --->   Operation 1389 'add' 'add_ln1715_971' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1390 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_972 = add i2 %add_ln1715_971, i2 %zext_ln886_976"   --->   Operation 1390 'add' 'add_ln1715_972' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln1715_949 = zext i2 %add_ln1715_972"   --->   Operation 1391 'zext' 'zext_ln1715_949' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1392 [1/1] (0.43ns)   --->   "%add_ln1715_973 = add i3 %zext_ln1715_949, i3 %zext_ln1715_948"   --->   Operation 1392 'add' 'add_ln1715_973' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%zext_ln1715_950 = zext i3 %add_ln1715_973"   --->   Operation 1393 'zext' 'zext_ln1715_950' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.57ns)   --->   "%add_ln1715_974 = add i4 %zext_ln1715_950, i4 %zext_ln1715_947"   --->   Operation 1394 'add' 'add_ln1715_974' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln1715_951 = zext i4 %add_ln1715_974"   --->   Operation 1395 'zext' 'zext_ln1715_951' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.70ns)   --->   "%add_ln1715_975 = add i5 %zext_ln1715_951, i5 %zext_ln1715_944"   --->   Operation 1396 'add' 'add_ln1715_975' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_978 = add i2 %zext_ln886_979, i2 %zext_ln886_980"   --->   Operation 1397 'add' 'add_ln1715_978' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln1715_955 = zext i2 %add_ln1715_978"   --->   Operation 1398 'zext' 'zext_ln1715_955' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_979 = add i2 %zext_ln886_981, i2 %zext_ln886_982"   --->   Operation 1399 'add' 'add_ln1715_979' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%zext_ln1715_956 = zext i2 %add_ln1715_979"   --->   Operation 1400 'zext' 'zext_ln1715_956' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.43ns)   --->   "%add_ln1715_980 = add i3 %zext_ln1715_956, i3 %zext_ln1715_955"   --->   Operation 1401 'add' 'add_ln1715_980' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1003 = add i2 %zext_ln886_1006, i2 %zext_ln886_1007"   --->   Operation 1402 'add' 'add_ln1715_1003' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln1715_977 = zext i2 %add_ln1715_1003"   --->   Operation 1403 'zext' 'zext_ln1715_977' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1004 = add i2 %zext_ln886_1008, i2 %zext_ln886_1009"   --->   Operation 1404 'add' 'add_ln1715_1004' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln1715_978 = zext i2 %add_ln1715_1004"   --->   Operation 1405 'zext' 'zext_ln1715_978' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.43ns)   --->   "%add_ln1715_1005 = add i3 %zext_ln1715_978, i3 %zext_ln1715_977"   --->   Operation 1406 'add' 'add_ln1715_1005' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln1715_979 = zext i3 %add_ln1715_1005"   --->   Operation 1407 'zext' 'zext_ln1715_979' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1408 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1006 = add i2 %zext_ln886_1010, i2 %zext_ln886_1011"   --->   Operation 1408 'add' 'add_ln1715_1006' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln1715_980 = zext i2 %add_ln1715_1006"   --->   Operation 1409 'zext' 'zext_ln1715_980' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1007 = add i2 %zext_ln886_1013, i2 %zext_ln886_1014"   --->   Operation 1410 'add' 'add_ln1715_1007' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1411 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1008 = add i2 %add_ln1715_1007, i2 %zext_ln886_1012"   --->   Operation 1411 'add' 'add_ln1715_1008' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln1715_981 = zext i2 %add_ln1715_1008"   --->   Operation 1412 'zext' 'zext_ln1715_981' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1413 [1/1] (0.43ns)   --->   "%add_ln1715_1009 = add i3 %zext_ln1715_981, i3 %zext_ln1715_980"   --->   Operation 1413 'add' 'add_ln1715_1009' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln1715_982 = zext i3 %add_ln1715_1009"   --->   Operation 1414 'zext' 'zext_ln1715_982' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.57ns)   --->   "%add_ln1715_1010 = add i4 %zext_ln1715_982, i4 %zext_ln1715_979"   --->   Operation 1415 'add' 'add_ln1715_1010' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1013 = add i2 %zext_ln886_1015, i2 %zext_ln886_1016"   --->   Operation 1416 'add' 'add_ln1715_1013' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln1715_986 = zext i2 %add_ln1715_1013"   --->   Operation 1417 'zext' 'zext_ln1715_986' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1014 = add i2 %zext_ln886_1017, i2 %zext_ln886_1018"   --->   Operation 1418 'add' 'add_ln1715_1014' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%zext_ln1715_987 = zext i2 %add_ln1715_1014"   --->   Operation 1419 'zext' 'zext_ln1715_987' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.43ns)   --->   "%add_ln1715_1015 = add i3 %zext_ln1715_987, i3 %zext_ln1715_986"   --->   Operation 1420 'add' 'add_ln1715_1015' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln1715_988 = zext i3 %add_ln1715_1015"   --->   Operation 1421 'zext' 'zext_ln1715_988' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1016 = add i2 %zext_ln886_1019, i2 %zext_ln886_1020"   --->   Operation 1422 'add' 'add_ln1715_1016' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln1715_989 = zext i2 %add_ln1715_1016"   --->   Operation 1423 'zext' 'zext_ln1715_989' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1017 = add i2 %zext_ln886_1022, i2 %zext_ln886_1023"   --->   Operation 1424 'add' 'add_ln1715_1017' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1425 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1018 = add i2 %add_ln1715_1017, i2 %zext_ln886_1021"   --->   Operation 1425 'add' 'add_ln1715_1018' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln1715_990 = zext i2 %add_ln1715_1018"   --->   Operation 1426 'zext' 'zext_ln1715_990' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.43ns)   --->   "%add_ln1715_1019 = add i3 %zext_ln1715_990, i3 %zext_ln1715_989"   --->   Operation 1427 'add' 'add_ln1715_1019' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln1715_991 = zext i3 %add_ln1715_1019"   --->   Operation 1428 'zext' 'zext_ln1715_991' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.57ns)   --->   "%add_ln1715_1020 = add i4 %zext_ln1715_991, i4 %zext_ln1715_988"   --->   Operation 1429 'add' 'add_ln1715_1020' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln1715_992 = zext i4 %add_ln1715_1020"   --->   Operation 1430 'zext' 'zext_ln1715_992' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1021 = add i2 %zext_ln886_1024, i2 %zext_ln886_1025"   --->   Operation 1431 'add' 'add_ln1715_1021' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln1715_993 = zext i2 %add_ln1715_1021"   --->   Operation 1432 'zext' 'zext_ln1715_993' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1022 = add i2 %zext_ln886_1026, i2 %zext_ln886_1027"   --->   Operation 1433 'add' 'add_ln1715_1022' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln1715_994 = zext i2 %add_ln1715_1022"   --->   Operation 1434 'zext' 'zext_ln1715_994' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.43ns)   --->   "%add_ln1715_1023 = add i3 %zext_ln1715_994, i3 %zext_ln1715_993"   --->   Operation 1435 'add' 'add_ln1715_1023' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%zext_ln1715_995 = zext i3 %add_ln1715_1023"   --->   Operation 1436 'zext' 'zext_ln1715_995' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1024 = add i2 %zext_ln886_1028, i2 %zext_ln886_1029"   --->   Operation 1437 'add' 'add_ln1715_1024' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%zext_ln1715_996 = zext i2 %add_ln1715_1024"   --->   Operation 1438 'zext' 'zext_ln1715_996' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1025 = add i2 %zext_ln886_1031, i2 %zext_ln886_1032"   --->   Operation 1439 'add' 'add_ln1715_1025' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1440 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1026 = add i2 %add_ln1715_1025, i2 %zext_ln886_1030"   --->   Operation 1440 'add' 'add_ln1715_1026' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln1715_997 = zext i2 %add_ln1715_1026"   --->   Operation 1441 'zext' 'zext_ln1715_997' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.43ns)   --->   "%add_ln1715_1027 = add i3 %zext_ln1715_997, i3 %zext_ln1715_996"   --->   Operation 1442 'add' 'add_ln1715_1027' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln1715_998 = zext i3 %add_ln1715_1027"   --->   Operation 1443 'zext' 'zext_ln1715_998' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.57ns)   --->   "%add_ln1715_1028 = add i4 %zext_ln1715_998, i4 %zext_ln1715_995"   --->   Operation 1444 'add' 'add_ln1715_1028' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln1715_999 = zext i4 %add_ln1715_1028"   --->   Operation 1445 'zext' 'zext_ln1715_999' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.70ns)   --->   "%add_ln1715_1029 = add i5 %zext_ln1715_999, i5 %zext_ln1715_992"   --->   Operation 1446 'add' 'add_ln1715_1029' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1049)   --->   "%xor_ln106_480 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_192" [./layer.h:106]   --->   Operation 1447 'xor' 'xor_ln106_480' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1049)   --->   "%xor_ln106_481 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_194" [./layer.h:106]   --->   Operation 1448 'xor' 'xor_ln106_481' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1050)   --->   "%xor_ln106_482 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_196" [./layer.h:106]   --->   Operation 1449 'xor' 'xor_ln106_482' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1050)   --->   "%xor_ln106_483 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_198" [./layer.h:106]   --->   Operation 1450 'xor' 'xor_ln106_483' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1052)   --->   "%xor_ln106_484 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_200" [./layer.h:106]   --->   Operation 1451 'xor' 'xor_ln106_484' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1052)   --->   "%xor_ln106_485 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_202" [./layer.h:106]   --->   Operation 1452 'xor' 'xor_ln106_485' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.12ns)   --->   "%xor_ln106_486 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_204" [./layer.h:106]   --->   Operation 1453 'xor' 'xor_ln106_486' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.12ns)   --->   "%xor_ln106_487 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_206" [./layer.h:106]   --->   Operation 1454 'xor' 'xor_ln106_487' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.12ns)   --->   "%xor_ln106_488 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_208" [./layer.h:106]   --->   Operation 1455 'xor' 'xor_ln106_488' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1057)   --->   "%xor_ln106_489 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_210" [./layer.h:106]   --->   Operation 1456 'xor' 'xor_ln106_489' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1057)   --->   "%xor_ln106_490 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_212" [./layer.h:106]   --->   Operation 1457 'xor' 'xor_ln106_490' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1058)   --->   "%xor_ln106_491 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_214" [./layer.h:106]   --->   Operation 1458 'xor' 'xor_ln106_491' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1058)   --->   "%xor_ln106_492 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_216" [./layer.h:106]   --->   Operation 1459 'xor' 'xor_ln106_492' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1060)   --->   "%xor_ln106_493 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_218" [./layer.h:106]   --->   Operation 1460 'xor' 'xor_ln106_493' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1060)   --->   "%xor_ln106_494 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_220" [./layer.h:106]   --->   Operation 1461 'xor' 'xor_ln106_494' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (0.12ns)   --->   "%xor_ln106_495 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_222" [./layer.h:106]   --->   Operation 1462 'xor' 'xor_ln106_495' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1463 [1/1] (0.12ns)   --->   "%xor_ln106_496 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_224" [./layer.h:106]   --->   Operation 1463 'xor' 'xor_ln106_496' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.12ns)   --->   "%xor_ln106_497 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_226" [./layer.h:106]   --->   Operation 1464 'xor' 'xor_ln106_497' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1066)   --->   "%xor_ln106_498 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_228" [./layer.h:106]   --->   Operation 1465 'xor' 'xor_ln106_498' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1066)   --->   "%xor_ln106_499 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_230" [./layer.h:106]   --->   Operation 1466 'xor' 'xor_ln106_499' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1067)   --->   "%xor_ln106_500 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_232" [./layer.h:106]   --->   Operation 1467 'xor' 'xor_ln106_500' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1067)   --->   "%xor_ln106_501 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_234" [./layer.h:106]   --->   Operation 1468 'xor' 'xor_ln106_501' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1069)   --->   "%xor_ln106_502 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_236" [./layer.h:106]   --->   Operation 1469 'xor' 'xor_ln106_502' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1069)   --->   "%xor_ln106_503 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_238" [./layer.h:106]   --->   Operation 1470 'xor' 'xor_ln106_503' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.12ns)   --->   "%xor_ln106_504 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_240" [./layer.h:106]   --->   Operation 1471 'xor' 'xor_ln106_504' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1472 [1/1] (0.12ns)   --->   "%xor_ln106_505 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_242" [./layer.h:106]   --->   Operation 1472 'xor' 'xor_ln106_505' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.12ns)   --->   "%xor_ln106_506 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_244" [./layer.h:106]   --->   Operation 1473 'xor' 'xor_ln106_506' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.12ns)   --->   "%xor_ln106_531 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_390" [./layer.h:106]   --->   Operation 1474 'xor' 'xor_ln106_531' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.12ns)   --->   "%xor_ln106_532 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_392" [./layer.h:106]   --->   Operation 1475 'xor' 'xor_ln106_532' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.12ns)   --->   "%xor_ln106_533 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_394" [./layer.h:106]   --->   Operation 1476 'xor' 'xor_ln106_533' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1101)   --->   "%xor_ln106_534 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_396" [./layer.h:106]   --->   Operation 1477 'xor' 'xor_ln106_534' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1101)   --->   "%xor_ln106_535 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_398" [./layer.h:106]   --->   Operation 1478 'xor' 'xor_ln106_535' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1102)   --->   "%xor_ln106_536 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_400" [./layer.h:106]   --->   Operation 1479 'xor' 'xor_ln106_536' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1102)   --->   "%xor_ln106_537 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_402" [./layer.h:106]   --->   Operation 1480 'xor' 'xor_ln106_537' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1104)   --->   "%xor_ln106_538 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_404" [./layer.h:106]   --->   Operation 1481 'xor' 'xor_ln106_538' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1104)   --->   "%xor_ln106_539 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_406" [./layer.h:106]   --->   Operation 1482 'xor' 'xor_ln106_539' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1483 [1/1] (0.12ns)   --->   "%xor_ln106_540 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_408" [./layer.h:106]   --->   Operation 1483 'xor' 'xor_ln106_540' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.12ns)   --->   "%xor_ln106_541 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_410" [./layer.h:106]   --->   Operation 1484 'xor' 'xor_ln106_541' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.12ns)   --->   "%xor_ln106_542 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_412" [./layer.h:106]   --->   Operation 1485 'xor' 'xor_ln106_542' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1109)   --->   "%xor_ln106_543 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_414" [./layer.h:106]   --->   Operation 1486 'xor' 'xor_ln106_543' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1109)   --->   "%xor_ln106_544 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_416" [./layer.h:106]   --->   Operation 1487 'xor' 'xor_ln106_544' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1110)   --->   "%xor_ln106_545 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_418" [./layer.h:106]   --->   Operation 1488 'xor' 'xor_ln106_545' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1110)   --->   "%xor_ln106_546 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_420" [./layer.h:106]   --->   Operation 1489 'xor' 'xor_ln106_546' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1112)   --->   "%xor_ln106_547 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_422" [./layer.h:106]   --->   Operation 1490 'xor' 'xor_ln106_547' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1112)   --->   "%xor_ln106_548 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_424" [./layer.h:106]   --->   Operation 1491 'xor' 'xor_ln106_548' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.12ns)   --->   "%xor_ln106_549 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_426" [./layer.h:106]   --->   Operation 1492 'xor' 'xor_ln106_549' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1493 [1/1] (0.12ns)   --->   "%xor_ln106_550 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_428" [./layer.h:106]   --->   Operation 1493 'xor' 'xor_ln106_550' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.12ns)   --->   "%xor_ln106_551 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_430" [./layer.h:106]   --->   Operation 1494 'xor' 'xor_ln106_551' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1120)   --->   "%xor_ln106_552 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_432" [./layer.h:106]   --->   Operation 1495 'xor' 'xor_ln106_552' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1120)   --->   "%xor_ln106_553 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_434" [./layer.h:106]   --->   Operation 1496 'xor' 'xor_ln106_553' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1121)   --->   "%xor_ln106_554 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_436" [./layer.h:106]   --->   Operation 1497 'xor' 'xor_ln106_554' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1121)   --->   "%xor_ln106_555 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_438" [./layer.h:106]   --->   Operation 1498 'xor' 'xor_ln106_555' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 4" [./layer.h:106]   --->   Operation 1499 'bitselect' 'tmp_1730' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.12ns)   --->   "%xor_ln106_576 = xor i1 %tmp_1730, i1 1" [./layer.h:106]   --->   Operation 1500 'xor' 'xor_ln106_576' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_1731 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 4" [./layer.h:106]   --->   Operation 1501 'bitselect' 'tmp_1731' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.12ns)   --->   "%xor_ln106_578 = xor i1 %tmp_1731, i1 1" [./layer.h:106]   --->   Operation 1502 'xor' 'xor_ln106_578' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_1732 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 4" [./layer.h:106]   --->   Operation 1503 'bitselect' 'tmp_1732' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.12ns)   --->   "%xor_ln106_580 = xor i1 %tmp_1732, i1 1" [./layer.h:106]   --->   Operation 1504 'xor' 'xor_ln106_580' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_1733 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 4" [./layer.h:106]   --->   Operation 1505 'bitselect' 'tmp_1733' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.12ns)   --->   "%xor_ln106_582 = xor i1 %tmp_1733, i1 1" [./layer.h:106]   --->   Operation 1506 'xor' 'xor_ln106_582' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1145)   --->   "%xor_ln106_583 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_582" [./layer.h:106]   --->   Operation 1507 'xor' 'xor_ln106_583' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 4" [./layer.h:106]   --->   Operation 1508 'bitselect' 'tmp_1734' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.12ns)   --->   "%xor_ln106_584 = xor i1 %tmp_1734, i1 1" [./layer.h:106]   --->   Operation 1509 'xor' 'xor_ln106_584' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1145)   --->   "%xor_ln106_585 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_584" [./layer.h:106]   --->   Operation 1510 'xor' 'xor_ln106_585' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 4" [./layer.h:106]   --->   Operation 1511 'bitselect' 'tmp_1735' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (0.12ns)   --->   "%xor_ln106_586 = xor i1 %tmp_1735, i1 1" [./layer.h:106]   --->   Operation 1512 'xor' 'xor_ln106_586' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1146)   --->   "%xor_ln106_587 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_586" [./layer.h:106]   --->   Operation 1513 'xor' 'xor_ln106_587' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 4" [./layer.h:106]   --->   Operation 1514 'bitselect' 'tmp_1736' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.12ns)   --->   "%xor_ln106_588 = xor i1 %tmp_1736, i1 1" [./layer.h:106]   --->   Operation 1515 'xor' 'xor_ln106_588' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1146)   --->   "%xor_ln106_589 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_588" [./layer.h:106]   --->   Operation 1516 'xor' 'xor_ln106_589' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_1737 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 4" [./layer.h:106]   --->   Operation 1517 'bitselect' 'tmp_1737' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.12ns)   --->   "%xor_ln106_590 = xor i1 %tmp_1737, i1 1" [./layer.h:106]   --->   Operation 1518 'xor' 'xor_ln106_590' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1148)   --->   "%xor_ln106_591 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_590" [./layer.h:106]   --->   Operation 1519 'xor' 'xor_ln106_591' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_1738 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 4" [./layer.h:106]   --->   Operation 1520 'bitselect' 'tmp_1738' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1521 [1/1] (0.12ns)   --->   "%xor_ln106_592 = xor i1 %tmp_1738, i1 1" [./layer.h:106]   --->   Operation 1521 'xor' 'xor_ln106_592' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1148)   --->   "%xor_ln106_593 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_592" [./layer.h:106]   --->   Operation 1522 'xor' 'xor_ln106_593' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_1739 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 4" [./layer.h:106]   --->   Operation 1523 'bitselect' 'tmp_1739' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.12ns)   --->   "%xor_ln106_594 = xor i1 %tmp_1739, i1 1" [./layer.h:106]   --->   Operation 1524 'xor' 'xor_ln106_594' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.12ns)   --->   "%xor_ln106_595 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_594" [./layer.h:106]   --->   Operation 1525 'xor' 'xor_ln106_595' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 4" [./layer.h:106]   --->   Operation 1526 'bitselect' 'tmp_1740' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.12ns)   --->   "%xor_ln106_596 = xor i1 %tmp_1740, i1 1" [./layer.h:106]   --->   Operation 1527 'xor' 'xor_ln106_596' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.12ns)   --->   "%xor_ln106_597 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_596" [./layer.h:106]   --->   Operation 1528 'xor' 'xor_ln106_597' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_1741 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 4" [./layer.h:106]   --->   Operation 1529 'bitselect' 'tmp_1741' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.12ns)   --->   "%xor_ln106_598 = xor i1 %tmp_1741, i1 1" [./layer.h:106]   --->   Operation 1530 'xor' 'xor_ln106_598' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1531 [1/1] (0.12ns)   --->   "%xor_ln106_599 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_598" [./layer.h:106]   --->   Operation 1531 'xor' 'xor_ln106_599' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_1742 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 4" [./layer.h:106]   --->   Operation 1532 'bitselect' 'tmp_1742' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.12ns)   --->   "%xor_ln106_600 = xor i1 %tmp_1742, i1 1" [./layer.h:106]   --->   Operation 1533 'xor' 'xor_ln106_600' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1155)   --->   "%xor_ln106_601 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_600" [./layer.h:106]   --->   Operation 1534 'xor' 'xor_ln106_601' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_1743 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 4" [./layer.h:106]   --->   Operation 1535 'bitselect' 'tmp_1743' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.12ns)   --->   "%xor_ln106_602 = xor i1 %tmp_1743, i1 1" [./layer.h:106]   --->   Operation 1536 'xor' 'xor_ln106_602' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1155)   --->   "%xor_ln106_603 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_602" [./layer.h:106]   --->   Operation 1537 'xor' 'xor_ln106_603' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_1744 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 4" [./layer.h:106]   --->   Operation 1538 'bitselect' 'tmp_1744' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1539 [1/1] (0.12ns)   --->   "%xor_ln106_604 = xor i1 %tmp_1744, i1 1" [./layer.h:106]   --->   Operation 1539 'xor' 'xor_ln106_604' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1156)   --->   "%xor_ln106_605 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_604" [./layer.h:106]   --->   Operation 1540 'xor' 'xor_ln106_605' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 4" [./layer.h:106]   --->   Operation 1541 'bitselect' 'tmp_1745' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.12ns)   --->   "%xor_ln106_606 = xor i1 %tmp_1745, i1 1" [./layer.h:106]   --->   Operation 1542 'xor' 'xor_ln106_606' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1156)   --->   "%xor_ln106_607 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_606" [./layer.h:106]   --->   Operation 1543 'xor' 'xor_ln106_607' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_1746 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 4" [./layer.h:106]   --->   Operation 1544 'bitselect' 'tmp_1746' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.12ns)   --->   "%xor_ln106_608 = xor i1 %tmp_1746, i1 1" [./layer.h:106]   --->   Operation 1545 'xor' 'xor_ln106_608' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1158)   --->   "%xor_ln106_609 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_608" [./layer.h:106]   --->   Operation 1546 'xor' 'xor_ln106_609' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_1747 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 4" [./layer.h:106]   --->   Operation 1547 'bitselect' 'tmp_1747' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.12ns)   --->   "%xor_ln106_610 = xor i1 %tmp_1747, i1 1" [./layer.h:106]   --->   Operation 1548 'xor' 'xor_ln106_610' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1158)   --->   "%xor_ln106_611 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_610" [./layer.h:106]   --->   Operation 1549 'xor' 'xor_ln106_611' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_1748 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 4" [./layer.h:106]   --->   Operation 1550 'bitselect' 'tmp_1748' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.12ns)   --->   "%xor_ln106_612 = xor i1 %tmp_1748, i1 1" [./layer.h:106]   --->   Operation 1551 'xor' 'xor_ln106_612' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.12ns)   --->   "%xor_ln106_613 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_612" [./layer.h:106]   --->   Operation 1552 'xor' 'xor_ln106_613' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_1749 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 4" [./layer.h:106]   --->   Operation 1553 'bitselect' 'tmp_1749' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.12ns)   --->   "%xor_ln106_614 = xor i1 %tmp_1749, i1 1" [./layer.h:106]   --->   Operation 1554 'xor' 'xor_ln106_614' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.12ns)   --->   "%xor_ln106_615 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_614" [./layer.h:106]   --->   Operation 1555 'xor' 'xor_ln106_615' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 4" [./layer.h:106]   --->   Operation 1556 'bitselect' 'tmp_1750' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.12ns)   --->   "%xor_ln106_616 = xor i1 %tmp_1750, i1 1" [./layer.h:106]   --->   Operation 1557 'xor' 'xor_ln106_616' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.12ns)   --->   "%xor_ln106_617 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_616" [./layer.h:106]   --->   Operation 1558 'xor' 'xor_ln106_617' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%tmp_1751 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 4" [./layer.h:106]   --->   Operation 1559 'bitselect' 'tmp_1751' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.12ns)   --->   "%xor_ln106_618 = xor i1 %tmp_1751, i1 1" [./layer.h:106]   --->   Operation 1560 'xor' 'xor_ln106_618' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1163)   --->   "%xor_ln106_619 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_618" [./layer.h:106]   --->   Operation 1561 'xor' 'xor_ln106_619' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_1752 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 4" [./layer.h:106]   --->   Operation 1562 'bitselect' 'tmp_1752' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.12ns)   --->   "%xor_ln106_620 = xor i1 %tmp_1752, i1 1" [./layer.h:106]   --->   Operation 1563 'xor' 'xor_ln106_620' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1163)   --->   "%xor_ln106_621 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_620" [./layer.h:106]   --->   Operation 1564 'xor' 'xor_ln106_621' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_1753 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 4" [./layer.h:106]   --->   Operation 1565 'bitselect' 'tmp_1753' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.12ns)   --->   "%xor_ln106_622 = xor i1 %tmp_1753, i1 1" [./layer.h:106]   --->   Operation 1566 'xor' 'xor_ln106_622' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1164)   --->   "%xor_ln106_623 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_622" [./layer.h:106]   --->   Operation 1567 'xor' 'xor_ln106_623' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_1754 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 4" [./layer.h:106]   --->   Operation 1568 'bitselect' 'tmp_1754' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.12ns)   --->   "%xor_ln106_624 = xor i1 %tmp_1754, i1 1" [./layer.h:106]   --->   Operation 1569 'xor' 'xor_ln106_624' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1164)   --->   "%xor_ln106_625 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_624" [./layer.h:106]   --->   Operation 1570 'xor' 'xor_ln106_625' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 4" [./layer.h:106]   --->   Operation 1571 'bitselect' 'tmp_1755' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.12ns)   --->   "%xor_ln106_626 = xor i1 %tmp_1755, i1 1" [./layer.h:106]   --->   Operation 1572 'xor' 'xor_ln106_626' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1166)   --->   "%xor_ln106_627 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_626" [./layer.h:106]   --->   Operation 1573 'xor' 'xor_ln106_627' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_1756 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 4" [./layer.h:106]   --->   Operation 1574 'bitselect' 'tmp_1756' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.12ns)   --->   "%xor_ln106_628 = xor i1 %tmp_1756, i1 1" [./layer.h:106]   --->   Operation 1575 'xor' 'xor_ln106_628' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1166)   --->   "%xor_ln106_629 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_628" [./layer.h:106]   --->   Operation 1576 'xor' 'xor_ln106_629' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_1757 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 4" [./layer.h:106]   --->   Operation 1577 'bitselect' 'tmp_1757' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.12ns)   --->   "%xor_ln106_630 = xor i1 %tmp_1757, i1 1" [./layer.h:106]   --->   Operation 1578 'xor' 'xor_ln106_630' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.12ns)   --->   "%xor_ln106_631 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_630" [./layer.h:106]   --->   Operation 1579 'xor' 'xor_ln106_631' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_1758 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 4" [./layer.h:106]   --->   Operation 1580 'bitselect' 'tmp_1758' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.12ns)   --->   "%xor_ln106_632 = xor i1 %tmp_1758, i1 1" [./layer.h:106]   --->   Operation 1581 'xor' 'xor_ln106_632' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (0.12ns)   --->   "%xor_ln106_633 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_632" [./layer.h:106]   --->   Operation 1582 'xor' 'xor_ln106_633' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_1759 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 4" [./layer.h:106]   --->   Operation 1583 'bitselect' 'tmp_1759' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (0.12ns)   --->   "%xor_ln106_634 = xor i1 %tmp_1759, i1 1" [./layer.h:106]   --->   Operation 1584 'xor' 'xor_ln106_634' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.12ns)   --->   "%xor_ln106_635 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_634" [./layer.h:106]   --->   Operation 1585 'xor' 'xor_ln106_635' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_1760 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 4" [./layer.h:106]   --->   Operation 1586 'bitselect' 'tmp_1760' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_1761 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 4" [./layer.h:106]   --->   Operation 1587 'bitselect' 'tmp_1761' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.12ns)   --->   "%xor_ln106_638 = xor i1 %tmp_1761, i1 1" [./layer.h:106]   --->   Operation 1588 'xor' 'xor_ln106_638' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1049)   --->   "%zext_ln886_1050 = zext i1 %xor_ln106_480"   --->   Operation 1589 'zext' 'zext_ln886_1050' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1049)   --->   "%zext_ln886_1051 = zext i1 %xor_ln106_481"   --->   Operation 1590 'zext' 'zext_ln886_1051' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1050)   --->   "%zext_ln886_1052 = zext i1 %xor_ln106_482"   --->   Operation 1591 'zext' 'zext_ln886_1052' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1050)   --->   "%zext_ln886_1053 = zext i1 %xor_ln106_483"   --->   Operation 1592 'zext' 'zext_ln886_1053' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1052)   --->   "%zext_ln886_1054 = zext i1 %xor_ln106_484"   --->   Operation 1593 'zext' 'zext_ln886_1054' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1052)   --->   "%zext_ln886_1055 = zext i1 %xor_ln106_485"   --->   Operation 1594 'zext' 'zext_ln886_1055' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln886_1056 = zext i1 %xor_ln106_486"   --->   Operation 1595 'zext' 'zext_ln886_1056' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln886_1057 = zext i1 %xor_ln106_487"   --->   Operation 1596 'zext' 'zext_ln886_1057' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln886_1058 = zext i1 %xor_ln106_488"   --->   Operation 1597 'zext' 'zext_ln886_1058' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1057)   --->   "%zext_ln886_1059 = zext i1 %xor_ln106_489"   --->   Operation 1598 'zext' 'zext_ln886_1059' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1057)   --->   "%zext_ln886_1060 = zext i1 %xor_ln106_490"   --->   Operation 1599 'zext' 'zext_ln886_1060' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1058)   --->   "%zext_ln886_1061 = zext i1 %xor_ln106_491"   --->   Operation 1600 'zext' 'zext_ln886_1061' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1058)   --->   "%zext_ln886_1062 = zext i1 %xor_ln106_492"   --->   Operation 1601 'zext' 'zext_ln886_1062' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1060)   --->   "%zext_ln886_1063 = zext i1 %xor_ln106_493"   --->   Operation 1602 'zext' 'zext_ln886_1063' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1060)   --->   "%zext_ln886_1064 = zext i1 %xor_ln106_494"   --->   Operation 1603 'zext' 'zext_ln886_1064' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln886_1065 = zext i1 %xor_ln106_495"   --->   Operation 1604 'zext' 'zext_ln886_1065' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln886_1066 = zext i1 %xor_ln106_496"   --->   Operation 1605 'zext' 'zext_ln886_1066' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln886_1067 = zext i1 %xor_ln106_497"   --->   Operation 1606 'zext' 'zext_ln886_1067' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1066)   --->   "%zext_ln886_1068 = zext i1 %xor_ln106_498"   --->   Operation 1607 'zext' 'zext_ln886_1068' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1066)   --->   "%zext_ln886_1069 = zext i1 %xor_ln106_499"   --->   Operation 1608 'zext' 'zext_ln886_1069' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1067)   --->   "%zext_ln886_1070 = zext i1 %xor_ln106_500"   --->   Operation 1609 'zext' 'zext_ln886_1070' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1067)   --->   "%zext_ln886_1071 = zext i1 %xor_ln106_501"   --->   Operation 1610 'zext' 'zext_ln886_1071' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1069)   --->   "%zext_ln886_1072 = zext i1 %xor_ln106_502"   --->   Operation 1611 'zext' 'zext_ln886_1072' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1069)   --->   "%zext_ln886_1073 = zext i1 %xor_ln106_503"   --->   Operation 1612 'zext' 'zext_ln886_1073' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln886_1074 = zext i1 %xor_ln106_504"   --->   Operation 1613 'zext' 'zext_ln886_1074' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln886_1075 = zext i1 %xor_ln106_505"   --->   Operation 1614 'zext' 'zext_ln886_1075' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln886_1076 = zext i1 %xor_ln106_506"   --->   Operation 1615 'zext' 'zext_ln886_1076' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%zext_ln886_1101 = zext i1 %xor_ln106_531"   --->   Operation 1616 'zext' 'zext_ln886_1101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln886_1102 = zext i1 %xor_ln106_532"   --->   Operation 1617 'zext' 'zext_ln886_1102' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln886_1103 = zext i1 %xor_ln106_533"   --->   Operation 1618 'zext' 'zext_ln886_1103' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1101)   --->   "%zext_ln886_1104 = zext i1 %xor_ln106_534"   --->   Operation 1619 'zext' 'zext_ln886_1104' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1101)   --->   "%zext_ln886_1105 = zext i1 %xor_ln106_535"   --->   Operation 1620 'zext' 'zext_ln886_1105' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1102)   --->   "%zext_ln886_1106 = zext i1 %xor_ln106_536"   --->   Operation 1621 'zext' 'zext_ln886_1106' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1102)   --->   "%zext_ln886_1107 = zext i1 %xor_ln106_537"   --->   Operation 1622 'zext' 'zext_ln886_1107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1104)   --->   "%zext_ln886_1108 = zext i1 %xor_ln106_538"   --->   Operation 1623 'zext' 'zext_ln886_1108' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1104)   --->   "%zext_ln886_1109 = zext i1 %xor_ln106_539"   --->   Operation 1624 'zext' 'zext_ln886_1109' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln886_1110 = zext i1 %xor_ln106_540"   --->   Operation 1625 'zext' 'zext_ln886_1110' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln886_1111 = zext i1 %xor_ln106_541"   --->   Operation 1626 'zext' 'zext_ln886_1111' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln886_1112 = zext i1 %xor_ln106_542"   --->   Operation 1627 'zext' 'zext_ln886_1112' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1109)   --->   "%zext_ln886_1113 = zext i1 %xor_ln106_543"   --->   Operation 1628 'zext' 'zext_ln886_1113' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1109)   --->   "%zext_ln886_1114 = zext i1 %xor_ln106_544"   --->   Operation 1629 'zext' 'zext_ln886_1114' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1110)   --->   "%zext_ln886_1115 = zext i1 %xor_ln106_545"   --->   Operation 1630 'zext' 'zext_ln886_1115' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1110)   --->   "%zext_ln886_1116 = zext i1 %xor_ln106_546"   --->   Operation 1631 'zext' 'zext_ln886_1116' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1112)   --->   "%zext_ln886_1117 = zext i1 %xor_ln106_547"   --->   Operation 1632 'zext' 'zext_ln886_1117' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1112)   --->   "%zext_ln886_1118 = zext i1 %xor_ln106_548"   --->   Operation 1633 'zext' 'zext_ln886_1118' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln886_1119 = zext i1 %xor_ln106_549"   --->   Operation 1634 'zext' 'zext_ln886_1119' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln886_1120 = zext i1 %xor_ln106_550"   --->   Operation 1635 'zext' 'zext_ln886_1120' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln886_1121 = zext i1 %xor_ln106_551"   --->   Operation 1636 'zext' 'zext_ln886_1121' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1120)   --->   "%zext_ln886_1122 = zext i1 %xor_ln106_552"   --->   Operation 1637 'zext' 'zext_ln886_1122' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1120)   --->   "%zext_ln886_1123 = zext i1 %xor_ln106_553"   --->   Operation 1638 'zext' 'zext_ln886_1123' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1121)   --->   "%zext_ln886_1124 = zext i1 %xor_ln106_554"   --->   Operation 1639 'zext' 'zext_ln886_1124' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1121)   --->   "%zext_ln886_1125 = zext i1 %xor_ln106_555"   --->   Operation 1640 'zext' 'zext_ln886_1125' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1145)   --->   "%zext_ln886_1149 = zext i1 %xor_ln106_583"   --->   Operation 1641 'zext' 'zext_ln886_1149' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1145)   --->   "%zext_ln886_1150 = zext i1 %xor_ln106_585"   --->   Operation 1642 'zext' 'zext_ln886_1150' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1146)   --->   "%zext_ln886_1151 = zext i1 %xor_ln106_587"   --->   Operation 1643 'zext' 'zext_ln886_1151' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1146)   --->   "%zext_ln886_1152 = zext i1 %xor_ln106_589"   --->   Operation 1644 'zext' 'zext_ln886_1152' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1148)   --->   "%zext_ln886_1153 = zext i1 %xor_ln106_591"   --->   Operation 1645 'zext' 'zext_ln886_1153' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1148)   --->   "%zext_ln886_1154 = zext i1 %xor_ln106_593"   --->   Operation 1646 'zext' 'zext_ln886_1154' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln886_1155 = zext i1 %xor_ln106_595"   --->   Operation 1647 'zext' 'zext_ln886_1155' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln886_1156 = zext i1 %xor_ln106_597"   --->   Operation 1648 'zext' 'zext_ln886_1156' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln886_1157 = zext i1 %xor_ln106_599"   --->   Operation 1649 'zext' 'zext_ln886_1157' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1155)   --->   "%zext_ln886_1158 = zext i1 %xor_ln106_601"   --->   Operation 1650 'zext' 'zext_ln886_1158' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1155)   --->   "%zext_ln886_1159 = zext i1 %xor_ln106_603"   --->   Operation 1651 'zext' 'zext_ln886_1159' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1156)   --->   "%zext_ln886_1160 = zext i1 %xor_ln106_605"   --->   Operation 1652 'zext' 'zext_ln886_1160' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1156)   --->   "%zext_ln886_1161 = zext i1 %xor_ln106_607"   --->   Operation 1653 'zext' 'zext_ln886_1161' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1158)   --->   "%zext_ln886_1162 = zext i1 %xor_ln106_609"   --->   Operation 1654 'zext' 'zext_ln886_1162' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1158)   --->   "%zext_ln886_1163 = zext i1 %xor_ln106_611"   --->   Operation 1655 'zext' 'zext_ln886_1163' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln886_1164 = zext i1 %xor_ln106_613"   --->   Operation 1656 'zext' 'zext_ln886_1164' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln886_1165 = zext i1 %xor_ln106_615"   --->   Operation 1657 'zext' 'zext_ln886_1165' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln886_1166 = zext i1 %xor_ln106_617"   --->   Operation 1658 'zext' 'zext_ln886_1166' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1163)   --->   "%zext_ln886_1167 = zext i1 %xor_ln106_619"   --->   Operation 1659 'zext' 'zext_ln886_1167' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1163)   --->   "%zext_ln886_1168 = zext i1 %xor_ln106_621"   --->   Operation 1660 'zext' 'zext_ln886_1168' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1164)   --->   "%zext_ln886_1169 = zext i1 %xor_ln106_623"   --->   Operation 1661 'zext' 'zext_ln886_1169' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1164)   --->   "%zext_ln886_1170 = zext i1 %xor_ln106_625"   --->   Operation 1662 'zext' 'zext_ln886_1170' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1166)   --->   "%zext_ln886_1171 = zext i1 %xor_ln106_627"   --->   Operation 1663 'zext' 'zext_ln886_1171' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1166)   --->   "%zext_ln886_1172 = zext i1 %xor_ln106_629"   --->   Operation 1664 'zext' 'zext_ln886_1172' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln886_1173 = zext i1 %xor_ln106_631"   --->   Operation 1665 'zext' 'zext_ln886_1173' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln886_1174 = zext i1 %xor_ln106_633"   --->   Operation 1666 'zext' 'zext_ln886_1174' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln886_1175 = zext i1 %xor_ln106_635"   --->   Operation 1667 'zext' 'zext_ln886_1175' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1668 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1049 = add i2 %zext_ln886_1051, i2 %zext_ln886_1050"   --->   Operation 1668 'add' 'add_ln1715_1049' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln1715_1019 = zext i2 %add_ln1715_1049"   --->   Operation 1669 'zext' 'zext_ln1715_1019' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1670 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1050 = add i2 %zext_ln886_1052, i2 %zext_ln886_1053"   --->   Operation 1670 'add' 'add_ln1715_1050' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln1715_1020 = zext i2 %add_ln1715_1050"   --->   Operation 1671 'zext' 'zext_ln1715_1020' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.43ns)   --->   "%add_ln1715_1051 = add i3 %zext_ln1715_1020, i3 %zext_ln1715_1019"   --->   Operation 1672 'add' 'add_ln1715_1051' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln1715_1021 = zext i3 %add_ln1715_1051"   --->   Operation 1673 'zext' 'zext_ln1715_1021' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1674 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1052 = add i2 %zext_ln886_1054, i2 %zext_ln886_1055"   --->   Operation 1674 'add' 'add_ln1715_1052' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln1715_1022 = zext i2 %add_ln1715_1052"   --->   Operation 1675 'zext' 'zext_ln1715_1022' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1053 = add i2 %zext_ln886_1057, i2 %zext_ln886_1058"   --->   Operation 1676 'add' 'add_ln1715_1053' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1677 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1054 = add i2 %add_ln1715_1053, i2 %zext_ln886_1056"   --->   Operation 1677 'add' 'add_ln1715_1054' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%zext_ln1715_1023 = zext i2 %add_ln1715_1054"   --->   Operation 1678 'zext' 'zext_ln1715_1023' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.43ns)   --->   "%add_ln1715_1055 = add i3 %zext_ln1715_1023, i3 %zext_ln1715_1022"   --->   Operation 1679 'add' 'add_ln1715_1055' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%zext_ln1715_1024 = zext i3 %add_ln1715_1055"   --->   Operation 1680 'zext' 'zext_ln1715_1024' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (0.57ns)   --->   "%add_ln1715_1056 = add i4 %zext_ln1715_1024, i4 %zext_ln1715_1021"   --->   Operation 1681 'add' 'add_ln1715_1056' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln1715_1025 = zext i4 %add_ln1715_1056"   --->   Operation 1682 'zext' 'zext_ln1715_1025' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1683 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1057 = add i2 %zext_ln886_1059, i2 %zext_ln886_1060"   --->   Operation 1683 'add' 'add_ln1715_1057' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln1715_1026 = zext i2 %add_ln1715_1057"   --->   Operation 1684 'zext' 'zext_ln1715_1026' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1058 = add i2 %zext_ln886_1061, i2 %zext_ln886_1062"   --->   Operation 1685 'add' 'add_ln1715_1058' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%zext_ln1715_1027 = zext i2 %add_ln1715_1058"   --->   Operation 1686 'zext' 'zext_ln1715_1027' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.43ns)   --->   "%add_ln1715_1059 = add i3 %zext_ln1715_1027, i3 %zext_ln1715_1026"   --->   Operation 1687 'add' 'add_ln1715_1059' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln1715_1028 = zext i3 %add_ln1715_1059"   --->   Operation 1688 'zext' 'zext_ln1715_1028' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1060 = add i2 %zext_ln886_1063, i2 %zext_ln886_1064"   --->   Operation 1689 'add' 'add_ln1715_1060' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln1715_1029 = zext i2 %add_ln1715_1060"   --->   Operation 1690 'zext' 'zext_ln1715_1029' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1061 = add i2 %zext_ln886_1066, i2 %zext_ln886_1067"   --->   Operation 1691 'add' 'add_ln1715_1061' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1692 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1062 = add i2 %add_ln1715_1061, i2 %zext_ln886_1065"   --->   Operation 1692 'add' 'add_ln1715_1062' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln1715_1030 = zext i2 %add_ln1715_1062"   --->   Operation 1693 'zext' 'zext_ln1715_1030' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.43ns)   --->   "%add_ln1715_1063 = add i3 %zext_ln1715_1030, i3 %zext_ln1715_1029"   --->   Operation 1694 'add' 'add_ln1715_1063' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln1715_1031 = zext i3 %add_ln1715_1063"   --->   Operation 1695 'zext' 'zext_ln1715_1031' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.57ns)   --->   "%add_ln1715_1064 = add i4 %zext_ln1715_1031, i4 %zext_ln1715_1028"   --->   Operation 1696 'add' 'add_ln1715_1064' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln1715_1032 = zext i4 %add_ln1715_1064"   --->   Operation 1697 'zext' 'zext_ln1715_1032' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.70ns)   --->   "%add_ln1715_1065 = add i5 %zext_ln1715_1032, i5 %zext_ln1715_1025"   --->   Operation 1698 'add' 'add_ln1715_1065' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1066 = add i2 %zext_ln886_1068, i2 %zext_ln886_1069"   --->   Operation 1699 'add' 'add_ln1715_1066' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1700 [1/1] (0.00ns)   --->   "%zext_ln1715_1034 = zext i2 %add_ln1715_1066"   --->   Operation 1700 'zext' 'zext_ln1715_1034' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1067 = add i2 %zext_ln886_1070, i2 %zext_ln886_1071"   --->   Operation 1701 'add' 'add_ln1715_1067' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln1715_1035 = zext i2 %add_ln1715_1067"   --->   Operation 1702 'zext' 'zext_ln1715_1035' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.43ns)   --->   "%add_ln1715_1068 = add i3 %zext_ln1715_1035, i3 %zext_ln1715_1034"   --->   Operation 1703 'add' 'add_ln1715_1068' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln1715_1036 = zext i3 %add_ln1715_1068"   --->   Operation 1704 'zext' 'zext_ln1715_1036' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1069 = add i2 %zext_ln886_1072, i2 %zext_ln886_1073"   --->   Operation 1705 'add' 'add_ln1715_1069' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln1715_1037 = zext i2 %add_ln1715_1069"   --->   Operation 1706 'zext' 'zext_ln1715_1037' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1070 = add i2 %zext_ln886_1075, i2 %zext_ln886_1076"   --->   Operation 1707 'add' 'add_ln1715_1070' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1708 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1071 = add i2 %add_ln1715_1070, i2 %zext_ln886_1074"   --->   Operation 1708 'add' 'add_ln1715_1071' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln1715_1038 = zext i2 %add_ln1715_1071"   --->   Operation 1709 'zext' 'zext_ln1715_1038' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.43ns)   --->   "%add_ln1715_1072 = add i3 %zext_ln1715_1038, i3 %zext_ln1715_1037"   --->   Operation 1710 'add' 'add_ln1715_1072' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln1715_1039 = zext i3 %add_ln1715_1072"   --->   Operation 1711 'zext' 'zext_ln1715_1039' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.57ns)   --->   "%add_ln1715_1073 = add i4 %zext_ln1715_1039, i4 %zext_ln1715_1036"   --->   Operation 1712 'add' 'add_ln1715_1073' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1096 = add i2 %zext_ln886_1102, i2 %zext_ln886_1103"   --->   Operation 1713 'add' 'add_ln1715_1096' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1714 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1097 = add i2 %add_ln1715_1096, i2 %zext_ln886_1101"   --->   Operation 1714 'add' 'add_ln1715_1097' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1715 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1101 = add i2 %zext_ln886_1104, i2 %zext_ln886_1105"   --->   Operation 1715 'add' 'add_ln1715_1101' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln1715_1065 = zext i2 %add_ln1715_1101"   --->   Operation 1716 'zext' 'zext_ln1715_1065' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1717 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1102 = add i2 %zext_ln886_1106, i2 %zext_ln886_1107"   --->   Operation 1717 'add' 'add_ln1715_1102' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln1715_1066 = zext i2 %add_ln1715_1102"   --->   Operation 1718 'zext' 'zext_ln1715_1066' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.43ns)   --->   "%add_ln1715_1103 = add i3 %zext_ln1715_1066, i3 %zext_ln1715_1065"   --->   Operation 1719 'add' 'add_ln1715_1103' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln1715_1067 = zext i3 %add_ln1715_1103"   --->   Operation 1720 'zext' 'zext_ln1715_1067' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1104 = add i2 %zext_ln886_1108, i2 %zext_ln886_1109"   --->   Operation 1721 'add' 'add_ln1715_1104' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln1715_1068 = zext i2 %add_ln1715_1104"   --->   Operation 1722 'zext' 'zext_ln1715_1068' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1105 = add i2 %zext_ln886_1111, i2 %zext_ln886_1112"   --->   Operation 1723 'add' 'add_ln1715_1105' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1724 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1106 = add i2 %add_ln1715_1105, i2 %zext_ln886_1110"   --->   Operation 1724 'add' 'add_ln1715_1106' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln1715_1069 = zext i2 %add_ln1715_1106"   --->   Operation 1725 'zext' 'zext_ln1715_1069' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.43ns)   --->   "%add_ln1715_1107 = add i3 %zext_ln1715_1069, i3 %zext_ln1715_1068"   --->   Operation 1726 'add' 'add_ln1715_1107' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln1715_1070 = zext i3 %add_ln1715_1107"   --->   Operation 1727 'zext' 'zext_ln1715_1070' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.57ns)   --->   "%add_ln1715_1108 = add i4 %zext_ln1715_1070, i4 %zext_ln1715_1067"   --->   Operation 1728 'add' 'add_ln1715_1108' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln1715_1071 = zext i4 %add_ln1715_1108"   --->   Operation 1729 'zext' 'zext_ln1715_1071' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1109 = add i2 %zext_ln886_1113, i2 %zext_ln886_1114"   --->   Operation 1730 'add' 'add_ln1715_1109' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln1715_1072 = zext i2 %add_ln1715_1109"   --->   Operation 1731 'zext' 'zext_ln1715_1072' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1110 = add i2 %zext_ln886_1115, i2 %zext_ln886_1116"   --->   Operation 1732 'add' 'add_ln1715_1110' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1733 [1/1] (0.00ns)   --->   "%zext_ln1715_1073 = zext i2 %add_ln1715_1110"   --->   Operation 1733 'zext' 'zext_ln1715_1073' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1734 [1/1] (0.43ns)   --->   "%add_ln1715_1111 = add i3 %zext_ln1715_1073, i3 %zext_ln1715_1072"   --->   Operation 1734 'add' 'add_ln1715_1111' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln1715_1074 = zext i3 %add_ln1715_1111"   --->   Operation 1735 'zext' 'zext_ln1715_1074' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1736 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1112 = add i2 %zext_ln886_1117, i2 %zext_ln886_1118"   --->   Operation 1736 'add' 'add_ln1715_1112' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln1715_1075 = zext i2 %add_ln1715_1112"   --->   Operation 1737 'zext' 'zext_ln1715_1075' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1113 = add i2 %zext_ln886_1120, i2 %zext_ln886_1121"   --->   Operation 1738 'add' 'add_ln1715_1113' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1739 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1114 = add i2 %add_ln1715_1113, i2 %zext_ln886_1119"   --->   Operation 1739 'add' 'add_ln1715_1114' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln1715_1076 = zext i2 %add_ln1715_1114"   --->   Operation 1740 'zext' 'zext_ln1715_1076' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.43ns)   --->   "%add_ln1715_1115 = add i3 %zext_ln1715_1076, i3 %zext_ln1715_1075"   --->   Operation 1741 'add' 'add_ln1715_1115' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln1715_1077 = zext i3 %add_ln1715_1115"   --->   Operation 1742 'zext' 'zext_ln1715_1077' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (0.57ns)   --->   "%add_ln1715_1116 = add i4 %zext_ln1715_1077, i4 %zext_ln1715_1074"   --->   Operation 1743 'add' 'add_ln1715_1116' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln1715_1078 = zext i4 %add_ln1715_1116"   --->   Operation 1744 'zext' 'zext_ln1715_1078' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (0.70ns)   --->   "%add_ln1715_1117 = add i5 %zext_ln1715_1078, i5 %zext_ln1715_1071"   --->   Operation 1745 'add' 'add_ln1715_1117' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1746 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1120 = add i2 %zext_ln886_1122, i2 %zext_ln886_1123"   --->   Operation 1746 'add' 'add_ln1715_1120' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln1715_1082 = zext i2 %add_ln1715_1120"   --->   Operation 1747 'zext' 'zext_ln1715_1082' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1121 = add i2 %zext_ln886_1124, i2 %zext_ln886_1125"   --->   Operation 1748 'add' 'add_ln1715_1121' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%zext_ln1715_1083 = zext i2 %add_ln1715_1121"   --->   Operation 1749 'zext' 'zext_ln1715_1083' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.43ns)   --->   "%add_ln1715_1122 = add i3 %zext_ln1715_1083, i3 %zext_ln1715_1082"   --->   Operation 1750 'add' 'add_ln1715_1122' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1751 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1145 = add i2 %zext_ln886_1149, i2 %zext_ln886_1150"   --->   Operation 1751 'add' 'add_ln1715_1145' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%zext_ln1715_1104 = zext i2 %add_ln1715_1145"   --->   Operation 1752 'zext' 'zext_ln1715_1104' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1753 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1146 = add i2 %zext_ln886_1151, i2 %zext_ln886_1152"   --->   Operation 1753 'add' 'add_ln1715_1146' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln1715_1105 = zext i2 %add_ln1715_1146"   --->   Operation 1754 'zext' 'zext_ln1715_1105' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.43ns)   --->   "%add_ln1715_1147 = add i3 %zext_ln1715_1105, i3 %zext_ln1715_1104"   --->   Operation 1755 'add' 'add_ln1715_1147' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%zext_ln1715_1106 = zext i3 %add_ln1715_1147"   --->   Operation 1756 'zext' 'zext_ln1715_1106' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1757 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1148 = add i2 %zext_ln886_1153, i2 %zext_ln886_1154"   --->   Operation 1757 'add' 'add_ln1715_1148' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln1715_1107 = zext i2 %add_ln1715_1148"   --->   Operation 1758 'zext' 'zext_ln1715_1107' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1149 = add i2 %zext_ln886_1156, i2 %zext_ln886_1157"   --->   Operation 1759 'add' 'add_ln1715_1149' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1760 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1150 = add i2 %add_ln1715_1149, i2 %zext_ln886_1155"   --->   Operation 1760 'add' 'add_ln1715_1150' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln1715_1108 = zext i2 %add_ln1715_1150"   --->   Operation 1761 'zext' 'zext_ln1715_1108' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1762 [1/1] (0.43ns)   --->   "%add_ln1715_1151 = add i3 %zext_ln1715_1108, i3 %zext_ln1715_1107"   --->   Operation 1762 'add' 'add_ln1715_1151' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln1715_1109 = zext i3 %add_ln1715_1151"   --->   Operation 1763 'zext' 'zext_ln1715_1109' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1764 [1/1] (0.57ns)   --->   "%add_ln1715_1152 = add i4 %zext_ln1715_1109, i4 %zext_ln1715_1106"   --->   Operation 1764 'add' 'add_ln1715_1152' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1155 = add i2 %zext_ln886_1158, i2 %zext_ln886_1159"   --->   Operation 1765 'add' 'add_ln1715_1155' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln1715_1113 = zext i2 %add_ln1715_1155"   --->   Operation 1766 'zext' 'zext_ln1715_1113' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1156 = add i2 %zext_ln886_1160, i2 %zext_ln886_1161"   --->   Operation 1767 'add' 'add_ln1715_1156' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1768 [1/1] (0.00ns)   --->   "%zext_ln1715_1114 = zext i2 %add_ln1715_1156"   --->   Operation 1768 'zext' 'zext_ln1715_1114' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1769 [1/1] (0.43ns)   --->   "%add_ln1715_1157 = add i3 %zext_ln1715_1114, i3 %zext_ln1715_1113"   --->   Operation 1769 'add' 'add_ln1715_1157' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%zext_ln1715_1115 = zext i3 %add_ln1715_1157"   --->   Operation 1770 'zext' 'zext_ln1715_1115' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1158 = add i2 %zext_ln886_1162, i2 %zext_ln886_1163"   --->   Operation 1771 'add' 'add_ln1715_1158' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln1715_1116 = zext i2 %add_ln1715_1158"   --->   Operation 1772 'zext' 'zext_ln1715_1116' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1159 = add i2 %zext_ln886_1165, i2 %zext_ln886_1166"   --->   Operation 1773 'add' 'add_ln1715_1159' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1774 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1160 = add i2 %add_ln1715_1159, i2 %zext_ln886_1164"   --->   Operation 1774 'add' 'add_ln1715_1160' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%zext_ln1715_1117 = zext i2 %add_ln1715_1160"   --->   Operation 1775 'zext' 'zext_ln1715_1117' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.43ns)   --->   "%add_ln1715_1161 = add i3 %zext_ln1715_1117, i3 %zext_ln1715_1116"   --->   Operation 1776 'add' 'add_ln1715_1161' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln1715_1118 = zext i3 %add_ln1715_1161"   --->   Operation 1777 'zext' 'zext_ln1715_1118' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.57ns)   --->   "%add_ln1715_1162 = add i4 %zext_ln1715_1118, i4 %zext_ln1715_1115"   --->   Operation 1778 'add' 'add_ln1715_1162' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln1715_1119 = zext i4 %add_ln1715_1162"   --->   Operation 1779 'zext' 'zext_ln1715_1119' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1780 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1163 = add i2 %zext_ln886_1167, i2 %zext_ln886_1168"   --->   Operation 1780 'add' 'add_ln1715_1163' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (0.00ns)   --->   "%zext_ln1715_1120 = zext i2 %add_ln1715_1163"   --->   Operation 1781 'zext' 'zext_ln1715_1120' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1782 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1164 = add i2 %zext_ln886_1169, i2 %zext_ln886_1170"   --->   Operation 1782 'add' 'add_ln1715_1164' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln1715_1121 = zext i2 %add_ln1715_1164"   --->   Operation 1783 'zext' 'zext_ln1715_1121' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.43ns)   --->   "%add_ln1715_1165 = add i3 %zext_ln1715_1121, i3 %zext_ln1715_1120"   --->   Operation 1784 'add' 'add_ln1715_1165' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln1715_1122 = zext i3 %add_ln1715_1165"   --->   Operation 1785 'zext' 'zext_ln1715_1122' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1786 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1166 = add i2 %zext_ln886_1171, i2 %zext_ln886_1172"   --->   Operation 1786 'add' 'add_ln1715_1166' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln1715_1123 = zext i2 %add_ln1715_1166"   --->   Operation 1787 'zext' 'zext_ln1715_1123' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1167 = add i2 %zext_ln886_1174, i2 %zext_ln886_1175"   --->   Operation 1788 'add' 'add_ln1715_1167' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1789 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1168 = add i2 %add_ln1715_1167, i2 %zext_ln886_1173"   --->   Operation 1789 'add' 'add_ln1715_1168' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln1715_1124 = zext i2 %add_ln1715_1168"   --->   Operation 1790 'zext' 'zext_ln1715_1124' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.43ns)   --->   "%add_ln1715_1169 = add i3 %zext_ln1715_1124, i3 %zext_ln1715_1123"   --->   Operation 1791 'add' 'add_ln1715_1169' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%zext_ln1715_1125 = zext i3 %add_ln1715_1169"   --->   Operation 1792 'zext' 'zext_ln1715_1125' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (0.57ns)   --->   "%add_ln1715_1170 = add i4 %zext_ln1715_1125, i4 %zext_ln1715_1122"   --->   Operation 1793 'add' 'add_ln1715_1170' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%zext_ln1715_1126 = zext i4 %add_ln1715_1170"   --->   Operation 1794 'zext' 'zext_ln1715_1126' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.70ns)   --->   "%add_ln1715_1171 = add i5 %zext_ln1715_1126, i5 %zext_ln1715_1119"   --->   Operation 1795 'add' 'add_ln1715_1171' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1191)   --->   "%xor_ln106_672 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_384" [./layer.h:106]   --->   Operation 1796 'xor' 'xor_ln106_672' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1191)   --->   "%xor_ln106_673 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_386" [./layer.h:106]   --->   Operation 1797 'xor' 'xor_ln106_673' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1192)   --->   "%xor_ln106_674 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_388" [./layer.h:106]   --->   Operation 1798 'xor' 'xor_ln106_674' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1192)   --->   "%xor_ln106_675 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_390" [./layer.h:106]   --->   Operation 1799 'xor' 'xor_ln106_675' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1194)   --->   "%xor_ln106_676 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_392" [./layer.h:106]   --->   Operation 1800 'xor' 'xor_ln106_676' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1194)   --->   "%xor_ln106_677 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_394" [./layer.h:106]   --->   Operation 1801 'xor' 'xor_ln106_677' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1802 [1/1] (0.12ns)   --->   "%xor_ln106_678 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_396" [./layer.h:106]   --->   Operation 1802 'xor' 'xor_ln106_678' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1803 [1/1] (0.12ns)   --->   "%xor_ln106_679 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_398" [./layer.h:106]   --->   Operation 1803 'xor' 'xor_ln106_679' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1804 [1/1] (0.12ns)   --->   "%xor_ln106_680 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_400" [./layer.h:106]   --->   Operation 1804 'xor' 'xor_ln106_680' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1199)   --->   "%xor_ln106_681 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_402" [./layer.h:106]   --->   Operation 1805 'xor' 'xor_ln106_681' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1199)   --->   "%xor_ln106_682 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_404" [./layer.h:106]   --->   Operation 1806 'xor' 'xor_ln106_682' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1200)   --->   "%xor_ln106_683 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_406" [./layer.h:106]   --->   Operation 1807 'xor' 'xor_ln106_683' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1200)   --->   "%xor_ln106_684 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_408" [./layer.h:106]   --->   Operation 1808 'xor' 'xor_ln106_684' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1202)   --->   "%xor_ln106_685 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_410" [./layer.h:106]   --->   Operation 1809 'xor' 'xor_ln106_685' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1202)   --->   "%xor_ln106_686 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_412" [./layer.h:106]   --->   Operation 1810 'xor' 'xor_ln106_686' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1811 [1/1] (0.12ns)   --->   "%xor_ln106_687 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_414" [./layer.h:106]   --->   Operation 1811 'xor' 'xor_ln106_687' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1812 [1/1] (0.12ns)   --->   "%xor_ln106_688 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_416" [./layer.h:106]   --->   Operation 1812 'xor' 'xor_ln106_688' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1813 [1/1] (0.12ns)   --->   "%xor_ln106_689 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_418" [./layer.h:106]   --->   Operation 1813 'xor' 'xor_ln106_689' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1208)   --->   "%xor_ln106_690 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_420" [./layer.h:106]   --->   Operation 1814 'xor' 'xor_ln106_690' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1208)   --->   "%xor_ln106_691 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_422" [./layer.h:106]   --->   Operation 1815 'xor' 'xor_ln106_691' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1209)   --->   "%xor_ln106_692 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_424" [./layer.h:106]   --->   Operation 1816 'xor' 'xor_ln106_692' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1209)   --->   "%xor_ln106_693 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_426" [./layer.h:106]   --->   Operation 1817 'xor' 'xor_ln106_693' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1211)   --->   "%xor_ln106_694 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_428" [./layer.h:106]   --->   Operation 1818 'xor' 'xor_ln106_694' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1211)   --->   "%xor_ln106_695 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_430" [./layer.h:106]   --->   Operation 1819 'xor' 'xor_ln106_695' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1820 [1/1] (0.12ns)   --->   "%xor_ln106_696 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_432" [./layer.h:106]   --->   Operation 1820 'xor' 'xor_ln106_696' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.12ns)   --->   "%xor_ln106_697 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_434" [./layer.h:106]   --->   Operation 1821 'xor' 'xor_ln106_697' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1822 [1/1] (0.12ns)   --->   "%xor_ln106_698 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_436" [./layer.h:106]   --->   Operation 1822 'xor' 'xor_ln106_698' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1823 [1/1] (0.12ns)   --->   "%xor_ln106_723 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_582" [./layer.h:106]   --->   Operation 1823 'xor' 'xor_ln106_723' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.12ns)   --->   "%xor_ln106_724 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_584" [./layer.h:106]   --->   Operation 1824 'xor' 'xor_ln106_724' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1825 [1/1] (0.12ns)   --->   "%xor_ln106_725 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_586" [./layer.h:106]   --->   Operation 1825 'xor' 'xor_ln106_725' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1243)   --->   "%xor_ln106_726 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_588" [./layer.h:106]   --->   Operation 1826 'xor' 'xor_ln106_726' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1243)   --->   "%xor_ln106_727 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_590" [./layer.h:106]   --->   Operation 1827 'xor' 'xor_ln106_727' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1244)   --->   "%xor_ln106_728 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_592" [./layer.h:106]   --->   Operation 1828 'xor' 'xor_ln106_728' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1244)   --->   "%xor_ln106_729 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_594" [./layer.h:106]   --->   Operation 1829 'xor' 'xor_ln106_729' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1246)   --->   "%xor_ln106_730 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_596" [./layer.h:106]   --->   Operation 1830 'xor' 'xor_ln106_730' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1246)   --->   "%xor_ln106_731 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_598" [./layer.h:106]   --->   Operation 1831 'xor' 'xor_ln106_731' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.12ns)   --->   "%xor_ln106_732 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_600" [./layer.h:106]   --->   Operation 1832 'xor' 'xor_ln106_732' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.12ns)   --->   "%xor_ln106_733 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_602" [./layer.h:106]   --->   Operation 1833 'xor' 'xor_ln106_733' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.12ns)   --->   "%xor_ln106_734 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_604" [./layer.h:106]   --->   Operation 1834 'xor' 'xor_ln106_734' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1251)   --->   "%xor_ln106_735 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_606" [./layer.h:106]   --->   Operation 1835 'xor' 'xor_ln106_735' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1251)   --->   "%xor_ln106_736 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_608" [./layer.h:106]   --->   Operation 1836 'xor' 'xor_ln106_736' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1252)   --->   "%xor_ln106_737 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_610" [./layer.h:106]   --->   Operation 1837 'xor' 'xor_ln106_737' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1252)   --->   "%xor_ln106_738 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_612" [./layer.h:106]   --->   Operation 1838 'xor' 'xor_ln106_738' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1254)   --->   "%xor_ln106_739 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_614" [./layer.h:106]   --->   Operation 1839 'xor' 'xor_ln106_739' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1254)   --->   "%xor_ln106_740 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_616" [./layer.h:106]   --->   Operation 1840 'xor' 'xor_ln106_740' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1841 [1/1] (0.12ns)   --->   "%xor_ln106_741 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_618" [./layer.h:106]   --->   Operation 1841 'xor' 'xor_ln106_741' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1842 [1/1] (0.12ns)   --->   "%xor_ln106_742 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_620" [./layer.h:106]   --->   Operation 1842 'xor' 'xor_ln106_742' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1843 [1/1] (0.12ns)   --->   "%xor_ln106_743 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_622" [./layer.h:106]   --->   Operation 1843 'xor' 'xor_ln106_743' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1262)   --->   "%xor_ln106_744 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_624" [./layer.h:106]   --->   Operation 1844 'xor' 'xor_ln106_744' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1262)   --->   "%xor_ln106_745 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_626" [./layer.h:106]   --->   Operation 1845 'xor' 'xor_ln106_745' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1263)   --->   "%xor_ln106_746 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_628" [./layer.h:106]   --->   Operation 1846 'xor' 'xor_ln106_746' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1263)   --->   "%xor_ln106_747 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_630" [./layer.h:106]   --->   Operation 1847 'xor' 'xor_ln106_747' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 5" [./layer.h:106]   --->   Operation 1848 'bitselect' 'tmp_1778' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.12ns)   --->   "%xor_ln106_768 = xor i1 %tmp_1778, i1 1" [./layer.h:106]   --->   Operation 1849 'xor' 'xor_ln106_768' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 5" [./layer.h:106]   --->   Operation 1850 'bitselect' 'tmp_1779' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1851 [1/1] (0.12ns)   --->   "%xor_ln106_770 = xor i1 %tmp_1779, i1 1" [./layer.h:106]   --->   Operation 1851 'xor' 'xor_ln106_770' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 5" [./layer.h:106]   --->   Operation 1852 'bitselect' 'tmp_1780' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.12ns)   --->   "%xor_ln106_772 = xor i1 %tmp_1780, i1 1" [./layer.h:106]   --->   Operation 1853 'xor' 'xor_ln106_772' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 5" [./layer.h:106]   --->   Operation 1854 'bitselect' 'tmp_1781' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1855 [1/1] (0.12ns)   --->   "%xor_ln106_774 = xor i1 %tmp_1781, i1 1" [./layer.h:106]   --->   Operation 1855 'xor' 'xor_ln106_774' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1287)   --->   "%xor_ln106_775 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_774" [./layer.h:106]   --->   Operation 1856 'xor' 'xor_ln106_775' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 5" [./layer.h:106]   --->   Operation 1857 'bitselect' 'tmp_1782' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1858 [1/1] (0.12ns)   --->   "%xor_ln106_776 = xor i1 %tmp_1782, i1 1" [./layer.h:106]   --->   Operation 1858 'xor' 'xor_ln106_776' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1287)   --->   "%xor_ln106_777 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_776" [./layer.h:106]   --->   Operation 1859 'xor' 'xor_ln106_777' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 5" [./layer.h:106]   --->   Operation 1860 'bitselect' 'tmp_1783' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1861 [1/1] (0.12ns)   --->   "%xor_ln106_778 = xor i1 %tmp_1783, i1 1" [./layer.h:106]   --->   Operation 1861 'xor' 'xor_ln106_778' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1288)   --->   "%xor_ln106_779 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_778" [./layer.h:106]   --->   Operation 1862 'xor' 'xor_ln106_779' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 5" [./layer.h:106]   --->   Operation 1863 'bitselect' 'tmp_1784' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1864 [1/1] (0.12ns)   --->   "%xor_ln106_780 = xor i1 %tmp_1784, i1 1" [./layer.h:106]   --->   Operation 1864 'xor' 'xor_ln106_780' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1288)   --->   "%xor_ln106_781 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_780" [./layer.h:106]   --->   Operation 1865 'xor' 'xor_ln106_781' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 5" [./layer.h:106]   --->   Operation 1866 'bitselect' 'tmp_1785' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.12ns)   --->   "%xor_ln106_782 = xor i1 %tmp_1785, i1 1" [./layer.h:106]   --->   Operation 1867 'xor' 'xor_ln106_782' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1290)   --->   "%xor_ln106_783 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_782" [./layer.h:106]   --->   Operation 1868 'xor' 'xor_ln106_783' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 5" [./layer.h:106]   --->   Operation 1869 'bitselect' 'tmp_1786' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.12ns)   --->   "%xor_ln106_784 = xor i1 %tmp_1786, i1 1" [./layer.h:106]   --->   Operation 1870 'xor' 'xor_ln106_784' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1290)   --->   "%xor_ln106_785 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_784" [./layer.h:106]   --->   Operation 1871 'xor' 'xor_ln106_785' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_1787 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 5" [./layer.h:106]   --->   Operation 1872 'bitselect' 'tmp_1787' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1873 [1/1] (0.12ns)   --->   "%xor_ln106_786 = xor i1 %tmp_1787, i1 1" [./layer.h:106]   --->   Operation 1873 'xor' 'xor_ln106_786' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1874 [1/1] (0.12ns)   --->   "%xor_ln106_787 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_786" [./layer.h:106]   --->   Operation 1874 'xor' 'xor_ln106_787' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_1788 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 5" [./layer.h:106]   --->   Operation 1875 'bitselect' 'tmp_1788' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.12ns)   --->   "%xor_ln106_788 = xor i1 %tmp_1788, i1 1" [./layer.h:106]   --->   Operation 1876 'xor' 'xor_ln106_788' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1877 [1/1] (0.12ns)   --->   "%xor_ln106_789 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_788" [./layer.h:106]   --->   Operation 1877 'xor' 'xor_ln106_789' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_1789 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 5" [./layer.h:106]   --->   Operation 1878 'bitselect' 'tmp_1789' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (0.12ns)   --->   "%xor_ln106_790 = xor i1 %tmp_1789, i1 1" [./layer.h:106]   --->   Operation 1879 'xor' 'xor_ln106_790' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1880 [1/1] (0.12ns)   --->   "%xor_ln106_791 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_790" [./layer.h:106]   --->   Operation 1880 'xor' 'xor_ln106_791' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 5" [./layer.h:106]   --->   Operation 1881 'bitselect' 'tmp_1790' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1882 [1/1] (0.12ns)   --->   "%xor_ln106_792 = xor i1 %tmp_1790, i1 1" [./layer.h:106]   --->   Operation 1882 'xor' 'xor_ln106_792' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1297)   --->   "%xor_ln106_793 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_792" [./layer.h:106]   --->   Operation 1883 'xor' 'xor_ln106_793' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_1791 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 5" [./layer.h:106]   --->   Operation 1884 'bitselect' 'tmp_1791' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.12ns)   --->   "%xor_ln106_794 = xor i1 %tmp_1791, i1 1" [./layer.h:106]   --->   Operation 1885 'xor' 'xor_ln106_794' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1297)   --->   "%xor_ln106_795 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_794" [./layer.h:106]   --->   Operation 1886 'xor' 'xor_ln106_795' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 5" [./layer.h:106]   --->   Operation 1887 'bitselect' 'tmp_1792' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.12ns)   --->   "%xor_ln106_796 = xor i1 %tmp_1792, i1 1" [./layer.h:106]   --->   Operation 1888 'xor' 'xor_ln106_796' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1298)   --->   "%xor_ln106_797 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_796" [./layer.h:106]   --->   Operation 1889 'xor' 'xor_ln106_797' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_1793 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 5" [./layer.h:106]   --->   Operation 1890 'bitselect' 'tmp_1793' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.12ns)   --->   "%xor_ln106_798 = xor i1 %tmp_1793, i1 1" [./layer.h:106]   --->   Operation 1891 'xor' 'xor_ln106_798' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1298)   --->   "%xor_ln106_799 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_798" [./layer.h:106]   --->   Operation 1892 'xor' 'xor_ln106_799' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_1794 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 5" [./layer.h:106]   --->   Operation 1893 'bitselect' 'tmp_1794' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1894 [1/1] (0.12ns)   --->   "%xor_ln106_800 = xor i1 %tmp_1794, i1 1" [./layer.h:106]   --->   Operation 1894 'xor' 'xor_ln106_800' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1300)   --->   "%xor_ln106_801 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_800" [./layer.h:106]   --->   Operation 1895 'xor' 'xor_ln106_801' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_1795 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 5" [./layer.h:106]   --->   Operation 1896 'bitselect' 'tmp_1795' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.12ns)   --->   "%xor_ln106_802 = xor i1 %tmp_1795, i1 1" [./layer.h:106]   --->   Operation 1897 'xor' 'xor_ln106_802' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1300)   --->   "%xor_ln106_803 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_802" [./layer.h:106]   --->   Operation 1898 'xor' 'xor_ln106_803' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_1796 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 5" [./layer.h:106]   --->   Operation 1899 'bitselect' 'tmp_1796' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1900 [1/1] (0.12ns)   --->   "%xor_ln106_804 = xor i1 %tmp_1796, i1 1" [./layer.h:106]   --->   Operation 1900 'xor' 'xor_ln106_804' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.12ns)   --->   "%xor_ln106_805 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_804" [./layer.h:106]   --->   Operation 1901 'xor' 'xor_ln106_805' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_1797 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 5" [./layer.h:106]   --->   Operation 1902 'bitselect' 'tmp_1797' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1903 [1/1] (0.12ns)   --->   "%xor_ln106_806 = xor i1 %tmp_1797, i1 1" [./layer.h:106]   --->   Operation 1903 'xor' 'xor_ln106_806' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1904 [1/1] (0.12ns)   --->   "%xor_ln106_807 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_806" [./layer.h:106]   --->   Operation 1904 'xor' 'xor_ln106_807' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_1798 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 5" [./layer.h:106]   --->   Operation 1905 'bitselect' 'tmp_1798' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (0.12ns)   --->   "%xor_ln106_808 = xor i1 %tmp_1798, i1 1" [./layer.h:106]   --->   Operation 1906 'xor' 'xor_ln106_808' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1907 [1/1] (0.12ns)   --->   "%xor_ln106_809 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_808" [./layer.h:106]   --->   Operation 1907 'xor' 'xor_ln106_809' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_1799 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 5" [./layer.h:106]   --->   Operation 1908 'bitselect' 'tmp_1799' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (0.12ns)   --->   "%xor_ln106_810 = xor i1 %tmp_1799, i1 1" [./layer.h:106]   --->   Operation 1909 'xor' 'xor_ln106_810' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1305)   --->   "%xor_ln106_811 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_810" [./layer.h:106]   --->   Operation 1910 'xor' 'xor_ln106_811' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_1800 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 5" [./layer.h:106]   --->   Operation 1911 'bitselect' 'tmp_1800' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (0.12ns)   --->   "%xor_ln106_812 = xor i1 %tmp_1800, i1 1" [./layer.h:106]   --->   Operation 1912 'xor' 'xor_ln106_812' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1305)   --->   "%xor_ln106_813 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_812" [./layer.h:106]   --->   Operation 1913 'xor' 'xor_ln106_813' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_1801 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 5" [./layer.h:106]   --->   Operation 1914 'bitselect' 'tmp_1801' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1915 [1/1] (0.12ns)   --->   "%xor_ln106_814 = xor i1 %tmp_1801, i1 1" [./layer.h:106]   --->   Operation 1915 'xor' 'xor_ln106_814' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1306)   --->   "%xor_ln106_815 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_814" [./layer.h:106]   --->   Operation 1916 'xor' 'xor_ln106_815' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_1802 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 5" [./layer.h:106]   --->   Operation 1917 'bitselect' 'tmp_1802' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.12ns)   --->   "%xor_ln106_816 = xor i1 %tmp_1802, i1 1" [./layer.h:106]   --->   Operation 1918 'xor' 'xor_ln106_816' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1306)   --->   "%xor_ln106_817 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_816" [./layer.h:106]   --->   Operation 1919 'xor' 'xor_ln106_817' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_1803 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 5" [./layer.h:106]   --->   Operation 1920 'bitselect' 'tmp_1803' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.12ns)   --->   "%xor_ln106_818 = xor i1 %tmp_1803, i1 1" [./layer.h:106]   --->   Operation 1921 'xor' 'xor_ln106_818' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1308)   --->   "%xor_ln106_819 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_818" [./layer.h:106]   --->   Operation 1922 'xor' 'xor_ln106_819' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1923 [1/1] (0.00ns)   --->   "%tmp_1804 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 5" [./layer.h:106]   --->   Operation 1923 'bitselect' 'tmp_1804' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (0.12ns)   --->   "%xor_ln106_820 = xor i1 %tmp_1804, i1 1" [./layer.h:106]   --->   Operation 1924 'xor' 'xor_ln106_820' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1308)   --->   "%xor_ln106_821 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_820" [./layer.h:106]   --->   Operation 1925 'xor' 'xor_ln106_821' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_1805 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 5" [./layer.h:106]   --->   Operation 1926 'bitselect' 'tmp_1805' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (0.12ns)   --->   "%xor_ln106_822 = xor i1 %tmp_1805, i1 1" [./layer.h:106]   --->   Operation 1927 'xor' 'xor_ln106_822' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.12ns)   --->   "%xor_ln106_823 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_822" [./layer.h:106]   --->   Operation 1928 'xor' 'xor_ln106_823' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_1806 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 5" [./layer.h:106]   --->   Operation 1929 'bitselect' 'tmp_1806' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1930 [1/1] (0.12ns)   --->   "%xor_ln106_824 = xor i1 %tmp_1806, i1 1" [./layer.h:106]   --->   Operation 1930 'xor' 'xor_ln106_824' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.12ns)   --->   "%xor_ln106_825 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_824" [./layer.h:106]   --->   Operation 1931 'xor' 'xor_ln106_825' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_1807 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 5" [./layer.h:106]   --->   Operation 1932 'bitselect' 'tmp_1807' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1933 [1/1] (0.12ns)   --->   "%xor_ln106_826 = xor i1 %tmp_1807, i1 1" [./layer.h:106]   --->   Operation 1933 'xor' 'xor_ln106_826' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.12ns)   --->   "%xor_ln106_827 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_826" [./layer.h:106]   --->   Operation 1934 'xor' 'xor_ln106_827' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_1808 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 5" [./layer.h:106]   --->   Operation 1935 'bitselect' 'tmp_1808' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_1809 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 5" [./layer.h:106]   --->   Operation 1936 'bitselect' 'tmp_1809' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1937 [1/1] (0.12ns)   --->   "%xor_ln106_830 = xor i1 %tmp_1809, i1 1" [./layer.h:106]   --->   Operation 1937 'xor' 'xor_ln106_830' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1191)   --->   "%zext_ln886_1193 = zext i1 %xor_ln106_672"   --->   Operation 1938 'zext' 'zext_ln886_1193' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1191)   --->   "%zext_ln886_1194 = zext i1 %xor_ln106_673"   --->   Operation 1939 'zext' 'zext_ln886_1194' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1192)   --->   "%zext_ln886_1195 = zext i1 %xor_ln106_674"   --->   Operation 1940 'zext' 'zext_ln886_1195' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1192)   --->   "%zext_ln886_1196 = zext i1 %xor_ln106_675"   --->   Operation 1941 'zext' 'zext_ln886_1196' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1194)   --->   "%zext_ln886_1197 = zext i1 %xor_ln106_676"   --->   Operation 1942 'zext' 'zext_ln886_1197' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1194)   --->   "%zext_ln886_1198 = zext i1 %xor_ln106_677"   --->   Operation 1943 'zext' 'zext_ln886_1198' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1944 [1/1] (0.00ns)   --->   "%zext_ln886_1199 = zext i1 %xor_ln106_678"   --->   Operation 1944 'zext' 'zext_ln886_1199' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln886_1200 = zext i1 %xor_ln106_679"   --->   Operation 1945 'zext' 'zext_ln886_1200' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln886_1201 = zext i1 %xor_ln106_680"   --->   Operation 1946 'zext' 'zext_ln886_1201' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1199)   --->   "%zext_ln886_1202 = zext i1 %xor_ln106_681"   --->   Operation 1947 'zext' 'zext_ln886_1202' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1199)   --->   "%zext_ln886_1203 = zext i1 %xor_ln106_682"   --->   Operation 1948 'zext' 'zext_ln886_1203' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1200)   --->   "%zext_ln886_1204 = zext i1 %xor_ln106_683"   --->   Operation 1949 'zext' 'zext_ln886_1204' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1200)   --->   "%zext_ln886_1205 = zext i1 %xor_ln106_684"   --->   Operation 1950 'zext' 'zext_ln886_1205' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1202)   --->   "%zext_ln886_1206 = zext i1 %xor_ln106_685"   --->   Operation 1951 'zext' 'zext_ln886_1206' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1202)   --->   "%zext_ln886_1207 = zext i1 %xor_ln106_686"   --->   Operation 1952 'zext' 'zext_ln886_1207' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln886_1208 = zext i1 %xor_ln106_687"   --->   Operation 1953 'zext' 'zext_ln886_1208' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln886_1209 = zext i1 %xor_ln106_688"   --->   Operation 1954 'zext' 'zext_ln886_1209' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln886_1210 = zext i1 %xor_ln106_689"   --->   Operation 1955 'zext' 'zext_ln886_1210' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1208)   --->   "%zext_ln886_1211 = zext i1 %xor_ln106_690"   --->   Operation 1956 'zext' 'zext_ln886_1211' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1208)   --->   "%zext_ln886_1212 = zext i1 %xor_ln106_691"   --->   Operation 1957 'zext' 'zext_ln886_1212' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1209)   --->   "%zext_ln886_1213 = zext i1 %xor_ln106_692"   --->   Operation 1958 'zext' 'zext_ln886_1213' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1209)   --->   "%zext_ln886_1214 = zext i1 %xor_ln106_693"   --->   Operation 1959 'zext' 'zext_ln886_1214' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1211)   --->   "%zext_ln886_1215 = zext i1 %xor_ln106_694"   --->   Operation 1960 'zext' 'zext_ln886_1215' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1211)   --->   "%zext_ln886_1216 = zext i1 %xor_ln106_695"   --->   Operation 1961 'zext' 'zext_ln886_1216' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln886_1217 = zext i1 %xor_ln106_696"   --->   Operation 1962 'zext' 'zext_ln886_1217' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln886_1218 = zext i1 %xor_ln106_697"   --->   Operation 1963 'zext' 'zext_ln886_1218' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln886_1219 = zext i1 %xor_ln106_698"   --->   Operation 1964 'zext' 'zext_ln886_1219' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln886_1244 = zext i1 %xor_ln106_723"   --->   Operation 1965 'zext' 'zext_ln886_1244' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1966 [1/1] (0.00ns)   --->   "%zext_ln886_1245 = zext i1 %xor_ln106_724"   --->   Operation 1966 'zext' 'zext_ln886_1245' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.00ns)   --->   "%zext_ln886_1246 = zext i1 %xor_ln106_725"   --->   Operation 1967 'zext' 'zext_ln886_1246' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1243)   --->   "%zext_ln886_1247 = zext i1 %xor_ln106_726"   --->   Operation 1968 'zext' 'zext_ln886_1247' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1243)   --->   "%zext_ln886_1248 = zext i1 %xor_ln106_727"   --->   Operation 1969 'zext' 'zext_ln886_1248' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1244)   --->   "%zext_ln886_1249 = zext i1 %xor_ln106_728"   --->   Operation 1970 'zext' 'zext_ln886_1249' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1244)   --->   "%zext_ln886_1250 = zext i1 %xor_ln106_729"   --->   Operation 1971 'zext' 'zext_ln886_1250' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1246)   --->   "%zext_ln886_1251 = zext i1 %xor_ln106_730"   --->   Operation 1972 'zext' 'zext_ln886_1251' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1246)   --->   "%zext_ln886_1252 = zext i1 %xor_ln106_731"   --->   Operation 1973 'zext' 'zext_ln886_1252' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1974 [1/1] (0.00ns)   --->   "%zext_ln886_1253 = zext i1 %xor_ln106_732"   --->   Operation 1974 'zext' 'zext_ln886_1253' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln886_1254 = zext i1 %xor_ln106_733"   --->   Operation 1975 'zext' 'zext_ln886_1254' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln886_1255 = zext i1 %xor_ln106_734"   --->   Operation 1976 'zext' 'zext_ln886_1255' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1251)   --->   "%zext_ln886_1256 = zext i1 %xor_ln106_735"   --->   Operation 1977 'zext' 'zext_ln886_1256' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1251)   --->   "%zext_ln886_1257 = zext i1 %xor_ln106_736"   --->   Operation 1978 'zext' 'zext_ln886_1257' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1252)   --->   "%zext_ln886_1258 = zext i1 %xor_ln106_737"   --->   Operation 1979 'zext' 'zext_ln886_1258' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1252)   --->   "%zext_ln886_1259 = zext i1 %xor_ln106_738"   --->   Operation 1980 'zext' 'zext_ln886_1259' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1254)   --->   "%zext_ln886_1260 = zext i1 %xor_ln106_739"   --->   Operation 1981 'zext' 'zext_ln886_1260' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1254)   --->   "%zext_ln886_1261 = zext i1 %xor_ln106_740"   --->   Operation 1982 'zext' 'zext_ln886_1261' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln886_1262 = zext i1 %xor_ln106_741"   --->   Operation 1983 'zext' 'zext_ln886_1262' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1984 [1/1] (0.00ns)   --->   "%zext_ln886_1263 = zext i1 %xor_ln106_742"   --->   Operation 1984 'zext' 'zext_ln886_1263' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1985 [1/1] (0.00ns)   --->   "%zext_ln886_1264 = zext i1 %xor_ln106_743"   --->   Operation 1985 'zext' 'zext_ln886_1264' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1262)   --->   "%zext_ln886_1265 = zext i1 %xor_ln106_744"   --->   Operation 1986 'zext' 'zext_ln886_1265' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1262)   --->   "%zext_ln886_1266 = zext i1 %xor_ln106_745"   --->   Operation 1987 'zext' 'zext_ln886_1266' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1263)   --->   "%zext_ln886_1267 = zext i1 %xor_ln106_746"   --->   Operation 1988 'zext' 'zext_ln886_1267' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1263)   --->   "%zext_ln886_1268 = zext i1 %xor_ln106_747"   --->   Operation 1989 'zext' 'zext_ln886_1268' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1287)   --->   "%zext_ln886_1292 = zext i1 %xor_ln106_775"   --->   Operation 1990 'zext' 'zext_ln886_1292' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1287)   --->   "%zext_ln886_1293 = zext i1 %xor_ln106_777"   --->   Operation 1991 'zext' 'zext_ln886_1293' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1288)   --->   "%zext_ln886_1294 = zext i1 %xor_ln106_779"   --->   Operation 1992 'zext' 'zext_ln886_1294' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1288)   --->   "%zext_ln886_1295 = zext i1 %xor_ln106_781"   --->   Operation 1993 'zext' 'zext_ln886_1295' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1290)   --->   "%zext_ln886_1296 = zext i1 %xor_ln106_783"   --->   Operation 1994 'zext' 'zext_ln886_1296' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1290)   --->   "%zext_ln886_1297 = zext i1 %xor_ln106_785"   --->   Operation 1995 'zext' 'zext_ln886_1297' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln886_1298 = zext i1 %xor_ln106_787"   --->   Operation 1996 'zext' 'zext_ln886_1298' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln886_1299 = zext i1 %xor_ln106_789"   --->   Operation 1997 'zext' 'zext_ln886_1299' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln886_1300 = zext i1 %xor_ln106_791"   --->   Operation 1998 'zext' 'zext_ln886_1300' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1297)   --->   "%zext_ln886_1301 = zext i1 %xor_ln106_793"   --->   Operation 1999 'zext' 'zext_ln886_1301' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1297)   --->   "%zext_ln886_1302 = zext i1 %xor_ln106_795"   --->   Operation 2000 'zext' 'zext_ln886_1302' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1298)   --->   "%zext_ln886_1303 = zext i1 %xor_ln106_797"   --->   Operation 2001 'zext' 'zext_ln886_1303' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1298)   --->   "%zext_ln886_1304 = zext i1 %xor_ln106_799"   --->   Operation 2002 'zext' 'zext_ln886_1304' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1300)   --->   "%zext_ln886_1305 = zext i1 %xor_ln106_801"   --->   Operation 2003 'zext' 'zext_ln886_1305' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1300)   --->   "%zext_ln886_1306 = zext i1 %xor_ln106_803"   --->   Operation 2004 'zext' 'zext_ln886_1306' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln886_1307 = zext i1 %xor_ln106_805"   --->   Operation 2005 'zext' 'zext_ln886_1307' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln886_1308 = zext i1 %xor_ln106_807"   --->   Operation 2006 'zext' 'zext_ln886_1308' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (0.00ns)   --->   "%zext_ln886_1309 = zext i1 %xor_ln106_809"   --->   Operation 2007 'zext' 'zext_ln886_1309' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1305)   --->   "%zext_ln886_1310 = zext i1 %xor_ln106_811"   --->   Operation 2008 'zext' 'zext_ln886_1310' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1305)   --->   "%zext_ln886_1311 = zext i1 %xor_ln106_813"   --->   Operation 2009 'zext' 'zext_ln886_1311' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1306)   --->   "%zext_ln886_1312 = zext i1 %xor_ln106_815"   --->   Operation 2010 'zext' 'zext_ln886_1312' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1306)   --->   "%zext_ln886_1313 = zext i1 %xor_ln106_817"   --->   Operation 2011 'zext' 'zext_ln886_1313' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1308)   --->   "%zext_ln886_1314 = zext i1 %xor_ln106_819"   --->   Operation 2012 'zext' 'zext_ln886_1314' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1308)   --->   "%zext_ln886_1315 = zext i1 %xor_ln106_821"   --->   Operation 2013 'zext' 'zext_ln886_1315' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%zext_ln886_1316 = zext i1 %xor_ln106_823"   --->   Operation 2014 'zext' 'zext_ln886_1316' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln886_1317 = zext i1 %xor_ln106_825"   --->   Operation 2015 'zext' 'zext_ln886_1317' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln886_1318 = zext i1 %xor_ln106_827"   --->   Operation 2016 'zext' 'zext_ln886_1318' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2017 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1191 = add i2 %zext_ln886_1194, i2 %zext_ln886_1193"   --->   Operation 2017 'add' 'add_ln1715_1191' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln1715_1146 = zext i2 %add_ln1715_1191"   --->   Operation 2018 'zext' 'zext_ln1715_1146' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1192 = add i2 %zext_ln886_1195, i2 %zext_ln886_1196"   --->   Operation 2019 'add' 'add_ln1715_1192' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln1715_1147 = zext i2 %add_ln1715_1192"   --->   Operation 2020 'zext' 'zext_ln1715_1147' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2021 [1/1] (0.43ns)   --->   "%add_ln1715_1193 = add i3 %zext_ln1715_1147, i3 %zext_ln1715_1146"   --->   Operation 2021 'add' 'add_ln1715_1193' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln1715_1148 = zext i3 %add_ln1715_1193"   --->   Operation 2022 'zext' 'zext_ln1715_1148' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2023 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1194 = add i2 %zext_ln886_1197, i2 %zext_ln886_1198"   --->   Operation 2023 'add' 'add_ln1715_1194' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln1715_1149 = zext i2 %add_ln1715_1194"   --->   Operation 2024 'zext' 'zext_ln1715_1149' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1195 = add i2 %zext_ln886_1200, i2 %zext_ln886_1201"   --->   Operation 2025 'add' 'add_ln1715_1195' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2026 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1196 = add i2 %add_ln1715_1195, i2 %zext_ln886_1199"   --->   Operation 2026 'add' 'add_ln1715_1196' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln1715_1150 = zext i2 %add_ln1715_1196"   --->   Operation 2027 'zext' 'zext_ln1715_1150' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2028 [1/1] (0.43ns)   --->   "%add_ln1715_1197 = add i3 %zext_ln1715_1150, i3 %zext_ln1715_1149"   --->   Operation 2028 'add' 'add_ln1715_1197' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.00ns)   --->   "%zext_ln1715_1151 = zext i3 %add_ln1715_1197"   --->   Operation 2029 'zext' 'zext_ln1715_1151' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2030 [1/1] (0.57ns)   --->   "%add_ln1715_1198 = add i4 %zext_ln1715_1151, i4 %zext_ln1715_1148"   --->   Operation 2030 'add' 'add_ln1715_1198' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln1715_1152 = zext i4 %add_ln1715_1198"   --->   Operation 2031 'zext' 'zext_ln1715_1152' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2032 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1199 = add i2 %zext_ln886_1202, i2 %zext_ln886_1203"   --->   Operation 2032 'add' 'add_ln1715_1199' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2033 [1/1] (0.00ns)   --->   "%zext_ln1715_1153 = zext i2 %add_ln1715_1199"   --->   Operation 2033 'zext' 'zext_ln1715_1153' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2034 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1200 = add i2 %zext_ln886_1204, i2 %zext_ln886_1205"   --->   Operation 2034 'add' 'add_ln1715_1200' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln1715_1154 = zext i2 %add_ln1715_1200"   --->   Operation 2035 'zext' 'zext_ln1715_1154' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2036 [1/1] (0.43ns)   --->   "%add_ln1715_1201 = add i3 %zext_ln1715_1154, i3 %zext_ln1715_1153"   --->   Operation 2036 'add' 'add_ln1715_1201' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2037 [1/1] (0.00ns)   --->   "%zext_ln1715_1155 = zext i3 %add_ln1715_1201"   --->   Operation 2037 'zext' 'zext_ln1715_1155' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2038 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1202 = add i2 %zext_ln886_1206, i2 %zext_ln886_1207"   --->   Operation 2038 'add' 'add_ln1715_1202' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln1715_1156 = zext i2 %add_ln1715_1202"   --->   Operation 2039 'zext' 'zext_ln1715_1156' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1203 = add i2 %zext_ln886_1209, i2 %zext_ln886_1210"   --->   Operation 2040 'add' 'add_ln1715_1203' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2041 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1204 = add i2 %add_ln1715_1203, i2 %zext_ln886_1208"   --->   Operation 2041 'add' 'add_ln1715_1204' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln1715_1157 = zext i2 %add_ln1715_1204"   --->   Operation 2042 'zext' 'zext_ln1715_1157' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2043 [1/1] (0.43ns)   --->   "%add_ln1715_1205 = add i3 %zext_ln1715_1157, i3 %zext_ln1715_1156"   --->   Operation 2043 'add' 'add_ln1715_1205' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln1715_1158 = zext i3 %add_ln1715_1205"   --->   Operation 2044 'zext' 'zext_ln1715_1158' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2045 [1/1] (0.57ns)   --->   "%add_ln1715_1206 = add i4 %zext_ln1715_1158, i4 %zext_ln1715_1155"   --->   Operation 2045 'add' 'add_ln1715_1206' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln1715_1159 = zext i4 %add_ln1715_1206"   --->   Operation 2046 'zext' 'zext_ln1715_1159' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.70ns)   --->   "%add_ln1715_1207 = add i5 %zext_ln1715_1159, i5 %zext_ln1715_1152"   --->   Operation 2047 'add' 'add_ln1715_1207' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2048 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1208 = add i2 %zext_ln886_1211, i2 %zext_ln886_1212"   --->   Operation 2048 'add' 'add_ln1715_1208' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln1715_1161 = zext i2 %add_ln1715_1208"   --->   Operation 2049 'zext' 'zext_ln1715_1161' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2050 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1209 = add i2 %zext_ln886_1213, i2 %zext_ln886_1214"   --->   Operation 2050 'add' 'add_ln1715_1209' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln1715_1162 = zext i2 %add_ln1715_1209"   --->   Operation 2051 'zext' 'zext_ln1715_1162' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2052 [1/1] (0.43ns)   --->   "%add_ln1715_1210 = add i3 %zext_ln1715_1162, i3 %zext_ln1715_1161"   --->   Operation 2052 'add' 'add_ln1715_1210' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2053 [1/1] (0.00ns)   --->   "%zext_ln1715_1163 = zext i3 %add_ln1715_1210"   --->   Operation 2053 'zext' 'zext_ln1715_1163' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2054 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1211 = add i2 %zext_ln886_1215, i2 %zext_ln886_1216"   --->   Operation 2054 'add' 'add_ln1715_1211' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln1715_1164 = zext i2 %add_ln1715_1211"   --->   Operation 2055 'zext' 'zext_ln1715_1164' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1212 = add i2 %zext_ln886_1218, i2 %zext_ln886_1219"   --->   Operation 2056 'add' 'add_ln1715_1212' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2057 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1213 = add i2 %add_ln1715_1212, i2 %zext_ln886_1217"   --->   Operation 2057 'add' 'add_ln1715_1213' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln1715_1165 = zext i2 %add_ln1715_1213"   --->   Operation 2058 'zext' 'zext_ln1715_1165' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2059 [1/1] (0.43ns)   --->   "%add_ln1715_1214 = add i3 %zext_ln1715_1165, i3 %zext_ln1715_1164"   --->   Operation 2059 'add' 'add_ln1715_1214' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln1715_1166 = zext i3 %add_ln1715_1214"   --->   Operation 2060 'zext' 'zext_ln1715_1166' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2061 [1/1] (0.57ns)   --->   "%add_ln1715_1215 = add i4 %zext_ln1715_1166, i4 %zext_ln1715_1163"   --->   Operation 2061 'add' 'add_ln1715_1215' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1238 = add i2 %zext_ln886_1245, i2 %zext_ln886_1246"   --->   Operation 2062 'add' 'add_ln1715_1238' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2063 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1239 = add i2 %add_ln1715_1238, i2 %zext_ln886_1244"   --->   Operation 2063 'add' 'add_ln1715_1239' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2064 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1243 = add i2 %zext_ln886_1247, i2 %zext_ln886_1248"   --->   Operation 2064 'add' 'add_ln1715_1243' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln1715_1192 = zext i2 %add_ln1715_1243"   --->   Operation 2065 'zext' 'zext_ln1715_1192' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2066 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1244 = add i2 %zext_ln886_1249, i2 %zext_ln886_1250"   --->   Operation 2066 'add' 'add_ln1715_1244' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln1715_1193 = zext i2 %add_ln1715_1244"   --->   Operation 2067 'zext' 'zext_ln1715_1193' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2068 [1/1] (0.43ns)   --->   "%add_ln1715_1245 = add i3 %zext_ln1715_1193, i3 %zext_ln1715_1192"   --->   Operation 2068 'add' 'add_ln1715_1245' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln1715_1194 = zext i3 %add_ln1715_1245"   --->   Operation 2069 'zext' 'zext_ln1715_1194' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2070 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1246 = add i2 %zext_ln886_1251, i2 %zext_ln886_1252"   --->   Operation 2070 'add' 'add_ln1715_1246' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2071 [1/1] (0.00ns)   --->   "%zext_ln1715_1195 = zext i2 %add_ln1715_1246"   --->   Operation 2071 'zext' 'zext_ln1715_1195' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1247 = add i2 %zext_ln886_1254, i2 %zext_ln886_1255"   --->   Operation 2072 'add' 'add_ln1715_1247' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2073 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1248 = add i2 %add_ln1715_1247, i2 %zext_ln886_1253"   --->   Operation 2073 'add' 'add_ln1715_1248' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln1715_1196 = zext i2 %add_ln1715_1248"   --->   Operation 2074 'zext' 'zext_ln1715_1196' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2075 [1/1] (0.43ns)   --->   "%add_ln1715_1249 = add i3 %zext_ln1715_1196, i3 %zext_ln1715_1195"   --->   Operation 2075 'add' 'add_ln1715_1249' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns)   --->   "%zext_ln1715_1197 = zext i3 %add_ln1715_1249"   --->   Operation 2076 'zext' 'zext_ln1715_1197' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2077 [1/1] (0.57ns)   --->   "%add_ln1715_1250 = add i4 %zext_ln1715_1197, i4 %zext_ln1715_1194"   --->   Operation 2077 'add' 'add_ln1715_1250' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.00ns)   --->   "%zext_ln1715_1198 = zext i4 %add_ln1715_1250"   --->   Operation 2078 'zext' 'zext_ln1715_1198' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2079 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1251 = add i2 %zext_ln886_1256, i2 %zext_ln886_1257"   --->   Operation 2079 'add' 'add_ln1715_1251' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln1715_1199 = zext i2 %add_ln1715_1251"   --->   Operation 2080 'zext' 'zext_ln1715_1199' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1252 = add i2 %zext_ln886_1258, i2 %zext_ln886_1259"   --->   Operation 2081 'add' 'add_ln1715_1252' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (0.00ns)   --->   "%zext_ln1715_1200 = zext i2 %add_ln1715_1252"   --->   Operation 2082 'zext' 'zext_ln1715_1200' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2083 [1/1] (0.43ns)   --->   "%add_ln1715_1253 = add i3 %zext_ln1715_1200, i3 %zext_ln1715_1199"   --->   Operation 2083 'add' 'add_ln1715_1253' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%zext_ln1715_1201 = zext i3 %add_ln1715_1253"   --->   Operation 2084 'zext' 'zext_ln1715_1201' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1254 = add i2 %zext_ln886_1260, i2 %zext_ln886_1261"   --->   Operation 2085 'add' 'add_ln1715_1254' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.00ns)   --->   "%zext_ln1715_1202 = zext i2 %add_ln1715_1254"   --->   Operation 2086 'zext' 'zext_ln1715_1202' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1255 = add i2 %zext_ln886_1263, i2 %zext_ln886_1264"   --->   Operation 2087 'add' 'add_ln1715_1255' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2088 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1256 = add i2 %add_ln1715_1255, i2 %zext_ln886_1262"   --->   Operation 2088 'add' 'add_ln1715_1256' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2089 [1/1] (0.00ns)   --->   "%zext_ln1715_1203 = zext i2 %add_ln1715_1256"   --->   Operation 2089 'zext' 'zext_ln1715_1203' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2090 [1/1] (0.43ns)   --->   "%add_ln1715_1257 = add i3 %zext_ln1715_1203, i3 %zext_ln1715_1202"   --->   Operation 2090 'add' 'add_ln1715_1257' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns)   --->   "%zext_ln1715_1204 = zext i3 %add_ln1715_1257"   --->   Operation 2091 'zext' 'zext_ln1715_1204' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2092 [1/1] (0.57ns)   --->   "%add_ln1715_1258 = add i4 %zext_ln1715_1204, i4 %zext_ln1715_1201"   --->   Operation 2092 'add' 'add_ln1715_1258' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns)   --->   "%zext_ln1715_1205 = zext i4 %add_ln1715_1258"   --->   Operation 2093 'zext' 'zext_ln1715_1205' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2094 [1/1] (0.70ns)   --->   "%add_ln1715_1259 = add i5 %zext_ln1715_1205, i5 %zext_ln1715_1198"   --->   Operation 2094 'add' 'add_ln1715_1259' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2095 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1262 = add i2 %zext_ln886_1265, i2 %zext_ln886_1266"   --->   Operation 2095 'add' 'add_ln1715_1262' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln1715_1209 = zext i2 %add_ln1715_1262"   --->   Operation 2096 'zext' 'zext_ln1715_1209' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2097 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1263 = add i2 %zext_ln886_1267, i2 %zext_ln886_1268"   --->   Operation 2097 'add' 'add_ln1715_1263' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln1715_1210 = zext i2 %add_ln1715_1263"   --->   Operation 2098 'zext' 'zext_ln1715_1210' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2099 [1/1] (0.43ns)   --->   "%add_ln1715_1264 = add i3 %zext_ln1715_1210, i3 %zext_ln1715_1209"   --->   Operation 2099 'add' 'add_ln1715_1264' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1287 = add i2 %zext_ln886_1292, i2 %zext_ln886_1293"   --->   Operation 2100 'add' 'add_ln1715_1287' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln1715_1231 = zext i2 %add_ln1715_1287"   --->   Operation 2101 'zext' 'zext_ln1715_1231' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2102 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1288 = add i2 %zext_ln886_1294, i2 %zext_ln886_1295"   --->   Operation 2102 'add' 'add_ln1715_1288' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2103 [1/1] (0.00ns)   --->   "%zext_ln1715_1232 = zext i2 %add_ln1715_1288"   --->   Operation 2103 'zext' 'zext_ln1715_1232' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2104 [1/1] (0.43ns)   --->   "%add_ln1715_1289 = add i3 %zext_ln1715_1232, i3 %zext_ln1715_1231"   --->   Operation 2104 'add' 'add_ln1715_1289' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln1715_1233 = zext i3 %add_ln1715_1289"   --->   Operation 2105 'zext' 'zext_ln1715_1233' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2106 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1290 = add i2 %zext_ln886_1296, i2 %zext_ln886_1297"   --->   Operation 2106 'add' 'add_ln1715_1290' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln1715_1234 = zext i2 %add_ln1715_1290"   --->   Operation 2107 'zext' 'zext_ln1715_1234' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1291 = add i2 %zext_ln886_1299, i2 %zext_ln886_1300"   --->   Operation 2108 'add' 'add_ln1715_1291' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2109 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1292 = add i2 %add_ln1715_1291, i2 %zext_ln886_1298"   --->   Operation 2109 'add' 'add_ln1715_1292' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln1715_1235 = zext i2 %add_ln1715_1292"   --->   Operation 2110 'zext' 'zext_ln1715_1235' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2111 [1/1] (0.43ns)   --->   "%add_ln1715_1293 = add i3 %zext_ln1715_1235, i3 %zext_ln1715_1234"   --->   Operation 2111 'add' 'add_ln1715_1293' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln1715_1236 = zext i3 %add_ln1715_1293"   --->   Operation 2112 'zext' 'zext_ln1715_1236' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2113 [1/1] (0.57ns)   --->   "%add_ln1715_1294 = add i4 %zext_ln1715_1236, i4 %zext_ln1715_1233"   --->   Operation 2113 'add' 'add_ln1715_1294' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1297 = add i2 %zext_ln886_1301, i2 %zext_ln886_1302"   --->   Operation 2114 'add' 'add_ln1715_1297' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln1715_1240 = zext i2 %add_ln1715_1297"   --->   Operation 2115 'zext' 'zext_ln1715_1240' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1298 = add i2 %zext_ln886_1303, i2 %zext_ln886_1304"   --->   Operation 2116 'add' 'add_ln1715_1298' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln1715_1241 = zext i2 %add_ln1715_1298"   --->   Operation 2117 'zext' 'zext_ln1715_1241' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2118 [1/1] (0.43ns)   --->   "%add_ln1715_1299 = add i3 %zext_ln1715_1241, i3 %zext_ln1715_1240"   --->   Operation 2118 'add' 'add_ln1715_1299' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns)   --->   "%zext_ln1715_1242 = zext i3 %add_ln1715_1299"   --->   Operation 2119 'zext' 'zext_ln1715_1242' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2120 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1300 = add i2 %zext_ln886_1305, i2 %zext_ln886_1306"   --->   Operation 2120 'add' 'add_ln1715_1300' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln1715_1243 = zext i2 %add_ln1715_1300"   --->   Operation 2121 'zext' 'zext_ln1715_1243' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1301 = add i2 %zext_ln886_1308, i2 %zext_ln886_1309"   --->   Operation 2122 'add' 'add_ln1715_1301' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2123 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1302 = add i2 %add_ln1715_1301, i2 %zext_ln886_1307"   --->   Operation 2123 'add' 'add_ln1715_1302' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln1715_1244 = zext i2 %add_ln1715_1302"   --->   Operation 2124 'zext' 'zext_ln1715_1244' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2125 [1/1] (0.43ns)   --->   "%add_ln1715_1303 = add i3 %zext_ln1715_1244, i3 %zext_ln1715_1243"   --->   Operation 2125 'add' 'add_ln1715_1303' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln1715_1245 = zext i3 %add_ln1715_1303"   --->   Operation 2126 'zext' 'zext_ln1715_1245' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.57ns)   --->   "%add_ln1715_1304 = add i4 %zext_ln1715_1245, i4 %zext_ln1715_1242"   --->   Operation 2127 'add' 'add_ln1715_1304' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln1715_1246 = zext i4 %add_ln1715_1304"   --->   Operation 2128 'zext' 'zext_ln1715_1246' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2129 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1305 = add i2 %zext_ln886_1310, i2 %zext_ln886_1311"   --->   Operation 2129 'add' 'add_ln1715_1305' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln1715_1247 = zext i2 %add_ln1715_1305"   --->   Operation 2130 'zext' 'zext_ln1715_1247' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2131 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1306 = add i2 %zext_ln886_1312, i2 %zext_ln886_1313"   --->   Operation 2131 'add' 'add_ln1715_1306' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln1715_1248 = zext i2 %add_ln1715_1306"   --->   Operation 2132 'zext' 'zext_ln1715_1248' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2133 [1/1] (0.43ns)   --->   "%add_ln1715_1307 = add i3 %zext_ln1715_1248, i3 %zext_ln1715_1247"   --->   Operation 2133 'add' 'add_ln1715_1307' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln1715_1249 = zext i3 %add_ln1715_1307"   --->   Operation 2134 'zext' 'zext_ln1715_1249' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2135 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1308 = add i2 %zext_ln886_1314, i2 %zext_ln886_1315"   --->   Operation 2135 'add' 'add_ln1715_1308' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.00ns)   --->   "%zext_ln1715_1250 = zext i2 %add_ln1715_1308"   --->   Operation 2136 'zext' 'zext_ln1715_1250' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1309 = add i2 %zext_ln886_1317, i2 %zext_ln886_1318"   --->   Operation 2137 'add' 'add_ln1715_1309' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2138 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1310 = add i2 %add_ln1715_1309, i2 %zext_ln886_1316"   --->   Operation 2138 'add' 'add_ln1715_1310' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln1715_1251 = zext i2 %add_ln1715_1310"   --->   Operation 2139 'zext' 'zext_ln1715_1251' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2140 [1/1] (0.43ns)   --->   "%add_ln1715_1311 = add i3 %zext_ln1715_1251, i3 %zext_ln1715_1250"   --->   Operation 2140 'add' 'add_ln1715_1311' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln1715_1252 = zext i3 %add_ln1715_1311"   --->   Operation 2141 'zext' 'zext_ln1715_1252' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2142 [1/1] (0.57ns)   --->   "%add_ln1715_1312 = add i4 %zext_ln1715_1252, i4 %zext_ln1715_1249"   --->   Operation 2142 'add' 'add_ln1715_1312' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln1715_1253 = zext i4 %add_ln1715_1312"   --->   Operation 2143 'zext' 'zext_ln1715_1253' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2144 [1/1] (0.70ns)   --->   "%add_ln1715_1313 = add i5 %zext_ln1715_1253, i5 %zext_ln1715_1246"   --->   Operation 2144 'add' 'add_ln1715_1313' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1333)   --->   "%xor_ln106_864 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_576" [./layer.h:106]   --->   Operation 2145 'xor' 'xor_ln106_864' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1333)   --->   "%xor_ln106_865 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_578" [./layer.h:106]   --->   Operation 2146 'xor' 'xor_ln106_865' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1334)   --->   "%xor_ln106_866 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_580" [./layer.h:106]   --->   Operation 2147 'xor' 'xor_ln106_866' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1334)   --->   "%xor_ln106_867 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_582" [./layer.h:106]   --->   Operation 2148 'xor' 'xor_ln106_867' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1336)   --->   "%xor_ln106_868 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_584" [./layer.h:106]   --->   Operation 2149 'xor' 'xor_ln106_868' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1336)   --->   "%xor_ln106_869 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_586" [./layer.h:106]   --->   Operation 2150 'xor' 'xor_ln106_869' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.12ns)   --->   "%xor_ln106_870 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_588" [./layer.h:106]   --->   Operation 2151 'xor' 'xor_ln106_870' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.12ns)   --->   "%xor_ln106_871 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_590" [./layer.h:106]   --->   Operation 2152 'xor' 'xor_ln106_871' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.12ns)   --->   "%xor_ln106_872 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_592" [./layer.h:106]   --->   Operation 2153 'xor' 'xor_ln106_872' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1341)   --->   "%xor_ln106_873 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_594" [./layer.h:106]   --->   Operation 2154 'xor' 'xor_ln106_873' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1341)   --->   "%xor_ln106_874 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_596" [./layer.h:106]   --->   Operation 2155 'xor' 'xor_ln106_874' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1342)   --->   "%xor_ln106_875 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_598" [./layer.h:106]   --->   Operation 2156 'xor' 'xor_ln106_875' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1342)   --->   "%xor_ln106_876 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_600" [./layer.h:106]   --->   Operation 2157 'xor' 'xor_ln106_876' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1344)   --->   "%xor_ln106_877 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_602" [./layer.h:106]   --->   Operation 2158 'xor' 'xor_ln106_877' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1344)   --->   "%xor_ln106_878 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_604" [./layer.h:106]   --->   Operation 2159 'xor' 'xor_ln106_878' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.12ns)   --->   "%xor_ln106_879 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_606" [./layer.h:106]   --->   Operation 2160 'xor' 'xor_ln106_879' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.12ns)   --->   "%xor_ln106_880 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_608" [./layer.h:106]   --->   Operation 2161 'xor' 'xor_ln106_880' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (0.12ns)   --->   "%xor_ln106_881 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_610" [./layer.h:106]   --->   Operation 2162 'xor' 'xor_ln106_881' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1350)   --->   "%xor_ln106_882 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_612" [./layer.h:106]   --->   Operation 2163 'xor' 'xor_ln106_882' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1350)   --->   "%xor_ln106_883 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_614" [./layer.h:106]   --->   Operation 2164 'xor' 'xor_ln106_883' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1351)   --->   "%xor_ln106_884 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_616" [./layer.h:106]   --->   Operation 2165 'xor' 'xor_ln106_884' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1351)   --->   "%xor_ln106_885 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_618" [./layer.h:106]   --->   Operation 2166 'xor' 'xor_ln106_885' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1353)   --->   "%xor_ln106_886 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_620" [./layer.h:106]   --->   Operation 2167 'xor' 'xor_ln106_886' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1353)   --->   "%xor_ln106_887 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_622" [./layer.h:106]   --->   Operation 2168 'xor' 'xor_ln106_887' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2169 [1/1] (0.12ns)   --->   "%xor_ln106_888 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_624" [./layer.h:106]   --->   Operation 2169 'xor' 'xor_ln106_888' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.12ns)   --->   "%xor_ln106_889 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_626" [./layer.h:106]   --->   Operation 2170 'xor' 'xor_ln106_889' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.12ns)   --->   "%xor_ln106_890 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_628" [./layer.h:106]   --->   Operation 2171 'xor' 'xor_ln106_890' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.12ns)   --->   "%xor_ln106_915 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_774" [./layer.h:106]   --->   Operation 2172 'xor' 'xor_ln106_915' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.12ns)   --->   "%xor_ln106_916 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_776" [./layer.h:106]   --->   Operation 2173 'xor' 'xor_ln106_916' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.12ns)   --->   "%xor_ln106_917 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_778" [./layer.h:106]   --->   Operation 2174 'xor' 'xor_ln106_917' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1385)   --->   "%xor_ln106_918 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_780" [./layer.h:106]   --->   Operation 2175 'xor' 'xor_ln106_918' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1385)   --->   "%xor_ln106_919 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_782" [./layer.h:106]   --->   Operation 2176 'xor' 'xor_ln106_919' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1386)   --->   "%xor_ln106_920 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_784" [./layer.h:106]   --->   Operation 2177 'xor' 'xor_ln106_920' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1386)   --->   "%xor_ln106_921 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_786" [./layer.h:106]   --->   Operation 2178 'xor' 'xor_ln106_921' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1388)   --->   "%xor_ln106_922 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_788" [./layer.h:106]   --->   Operation 2179 'xor' 'xor_ln106_922' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1388)   --->   "%xor_ln106_923 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_790" [./layer.h:106]   --->   Operation 2180 'xor' 'xor_ln106_923' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2181 [1/1] (0.12ns)   --->   "%xor_ln106_924 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_792" [./layer.h:106]   --->   Operation 2181 'xor' 'xor_ln106_924' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (0.12ns)   --->   "%xor_ln106_925 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_794" [./layer.h:106]   --->   Operation 2182 'xor' 'xor_ln106_925' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2183 [1/1] (0.12ns)   --->   "%xor_ln106_926 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_796" [./layer.h:106]   --->   Operation 2183 'xor' 'xor_ln106_926' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1393)   --->   "%xor_ln106_927 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_798" [./layer.h:106]   --->   Operation 2184 'xor' 'xor_ln106_927' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1393)   --->   "%xor_ln106_928 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_800" [./layer.h:106]   --->   Operation 2185 'xor' 'xor_ln106_928' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1394)   --->   "%xor_ln106_929 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_802" [./layer.h:106]   --->   Operation 2186 'xor' 'xor_ln106_929' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1394)   --->   "%xor_ln106_930 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_804" [./layer.h:106]   --->   Operation 2187 'xor' 'xor_ln106_930' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1396)   --->   "%xor_ln106_931 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_806" [./layer.h:106]   --->   Operation 2188 'xor' 'xor_ln106_931' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1396)   --->   "%xor_ln106_932 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_808" [./layer.h:106]   --->   Operation 2189 'xor' 'xor_ln106_932' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2190 [1/1] (0.12ns)   --->   "%xor_ln106_933 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_810" [./layer.h:106]   --->   Operation 2190 'xor' 'xor_ln106_933' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.12ns)   --->   "%xor_ln106_934 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_812" [./layer.h:106]   --->   Operation 2191 'xor' 'xor_ln106_934' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2192 [1/1] (0.12ns)   --->   "%xor_ln106_935 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_814" [./layer.h:106]   --->   Operation 2192 'xor' 'xor_ln106_935' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1404)   --->   "%xor_ln106_936 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_816" [./layer.h:106]   --->   Operation 2193 'xor' 'xor_ln106_936' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1404)   --->   "%xor_ln106_937 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_818" [./layer.h:106]   --->   Operation 2194 'xor' 'xor_ln106_937' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1405)   --->   "%xor_ln106_938 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_820" [./layer.h:106]   --->   Operation 2195 'xor' 'xor_ln106_938' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1405)   --->   "%xor_ln106_939 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_822" [./layer.h:106]   --->   Operation 2196 'xor' 'xor_ln106_939' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_1826 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 6" [./layer.h:106]   --->   Operation 2197 'bitselect' 'tmp_1826' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2198 [1/1] (0.12ns)   --->   "%xor_ln106_960 = xor i1 %tmp_1826, i1 1" [./layer.h:106]   --->   Operation 2198 'xor' 'xor_ln106_960' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_1827 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 6" [./layer.h:106]   --->   Operation 2199 'bitselect' 'tmp_1827' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2200 [1/1] (0.12ns)   --->   "%xor_ln106_962 = xor i1 %tmp_1827, i1 1" [./layer.h:106]   --->   Operation 2200 'xor' 'xor_ln106_962' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_1828 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 6" [./layer.h:106]   --->   Operation 2201 'bitselect' 'tmp_1828' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2202 [1/1] (0.12ns)   --->   "%xor_ln106_964 = xor i1 %tmp_1828, i1 1" [./layer.h:106]   --->   Operation 2202 'xor' 'xor_ln106_964' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_1829 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 6" [./layer.h:106]   --->   Operation 2203 'bitselect' 'tmp_1829' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2204 [1/1] (0.12ns)   --->   "%xor_ln106_966 = xor i1 %tmp_1829, i1 1" [./layer.h:106]   --->   Operation 2204 'xor' 'xor_ln106_966' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1429)   --->   "%xor_ln106_967 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_966" [./layer.h:106]   --->   Operation 2205 'xor' 'xor_ln106_967' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_1830 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 6" [./layer.h:106]   --->   Operation 2206 'bitselect' 'tmp_1830' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (0.12ns)   --->   "%xor_ln106_968 = xor i1 %tmp_1830, i1 1" [./layer.h:106]   --->   Operation 2207 'xor' 'xor_ln106_968' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1429)   --->   "%xor_ln106_969 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_968" [./layer.h:106]   --->   Operation 2208 'xor' 'xor_ln106_969' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_1831 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 6" [./layer.h:106]   --->   Operation 2209 'bitselect' 'tmp_1831' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2210 [1/1] (0.12ns)   --->   "%xor_ln106_970 = xor i1 %tmp_1831, i1 1" [./layer.h:106]   --->   Operation 2210 'xor' 'xor_ln106_970' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1430)   --->   "%xor_ln106_971 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_970" [./layer.h:106]   --->   Operation 2211 'xor' 'xor_ln106_971' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_1832 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 6" [./layer.h:106]   --->   Operation 2212 'bitselect' 'tmp_1832' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2213 [1/1] (0.12ns)   --->   "%xor_ln106_972 = xor i1 %tmp_1832, i1 1" [./layer.h:106]   --->   Operation 2213 'xor' 'xor_ln106_972' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1430)   --->   "%xor_ln106_973 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_972" [./layer.h:106]   --->   Operation 2214 'xor' 'xor_ln106_973' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_1833 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 6" [./layer.h:106]   --->   Operation 2215 'bitselect' 'tmp_1833' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2216 [1/1] (0.12ns)   --->   "%xor_ln106_974 = xor i1 %tmp_1833, i1 1" [./layer.h:106]   --->   Operation 2216 'xor' 'xor_ln106_974' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1432)   --->   "%xor_ln106_975 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_974" [./layer.h:106]   --->   Operation 2217 'xor' 'xor_ln106_975' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_1834 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 6" [./layer.h:106]   --->   Operation 2218 'bitselect' 'tmp_1834' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2219 [1/1] (0.12ns)   --->   "%xor_ln106_976 = xor i1 %tmp_1834, i1 1" [./layer.h:106]   --->   Operation 2219 'xor' 'xor_ln106_976' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1432)   --->   "%xor_ln106_977 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_976" [./layer.h:106]   --->   Operation 2220 'xor' 'xor_ln106_977' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_1835 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 6" [./layer.h:106]   --->   Operation 2221 'bitselect' 'tmp_1835' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2222 [1/1] (0.12ns)   --->   "%xor_ln106_978 = xor i1 %tmp_1835, i1 1" [./layer.h:106]   --->   Operation 2222 'xor' 'xor_ln106_978' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2223 [1/1] (0.12ns)   --->   "%xor_ln106_979 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_978" [./layer.h:106]   --->   Operation 2223 'xor' 'xor_ln106_979' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_1836 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 6" [./layer.h:106]   --->   Operation 2224 'bitselect' 'tmp_1836' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2225 [1/1] (0.12ns)   --->   "%xor_ln106_980 = xor i1 %tmp_1836, i1 1" [./layer.h:106]   --->   Operation 2225 'xor' 'xor_ln106_980' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.12ns)   --->   "%xor_ln106_981 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_980" [./layer.h:106]   --->   Operation 2226 'xor' 'xor_ln106_981' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp_1837 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 6" [./layer.h:106]   --->   Operation 2227 'bitselect' 'tmp_1837' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2228 [1/1] (0.12ns)   --->   "%xor_ln106_982 = xor i1 %tmp_1837, i1 1" [./layer.h:106]   --->   Operation 2228 'xor' 'xor_ln106_982' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.12ns)   --->   "%xor_ln106_983 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_982" [./layer.h:106]   --->   Operation 2229 'xor' 'xor_ln106_983' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_1838 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 6" [./layer.h:106]   --->   Operation 2230 'bitselect' 'tmp_1838' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2231 [1/1] (0.12ns)   --->   "%xor_ln106_984 = xor i1 %tmp_1838, i1 1" [./layer.h:106]   --->   Operation 2231 'xor' 'xor_ln106_984' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1439)   --->   "%xor_ln106_985 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_984" [./layer.h:106]   --->   Operation 2232 'xor' 'xor_ln106_985' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_1839 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 6" [./layer.h:106]   --->   Operation 2233 'bitselect' 'tmp_1839' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2234 [1/1] (0.12ns)   --->   "%xor_ln106_986 = xor i1 %tmp_1839, i1 1" [./layer.h:106]   --->   Operation 2234 'xor' 'xor_ln106_986' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1439)   --->   "%xor_ln106_987 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_986" [./layer.h:106]   --->   Operation 2235 'xor' 'xor_ln106_987' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_1840 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 6" [./layer.h:106]   --->   Operation 2236 'bitselect' 'tmp_1840' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2237 [1/1] (0.12ns)   --->   "%xor_ln106_988 = xor i1 %tmp_1840, i1 1" [./layer.h:106]   --->   Operation 2237 'xor' 'xor_ln106_988' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1440)   --->   "%xor_ln106_989 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_988" [./layer.h:106]   --->   Operation 2238 'xor' 'xor_ln106_989' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_1841 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 6" [./layer.h:106]   --->   Operation 2239 'bitselect' 'tmp_1841' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2240 [1/1] (0.12ns)   --->   "%xor_ln106_990 = xor i1 %tmp_1841, i1 1" [./layer.h:106]   --->   Operation 2240 'xor' 'xor_ln106_990' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1440)   --->   "%xor_ln106_991 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_990" [./layer.h:106]   --->   Operation 2241 'xor' 'xor_ln106_991' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (0.00ns)   --->   "%tmp_1842 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 6" [./layer.h:106]   --->   Operation 2242 'bitselect' 'tmp_1842' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2243 [1/1] (0.12ns)   --->   "%xor_ln106_992 = xor i1 %tmp_1842, i1 1" [./layer.h:106]   --->   Operation 2243 'xor' 'xor_ln106_992' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1442)   --->   "%xor_ln106_993 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_992" [./layer.h:106]   --->   Operation 2244 'xor' 'xor_ln106_993' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_1843 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 6" [./layer.h:106]   --->   Operation 2245 'bitselect' 'tmp_1843' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2246 [1/1] (0.12ns)   --->   "%xor_ln106_994 = xor i1 %tmp_1843, i1 1" [./layer.h:106]   --->   Operation 2246 'xor' 'xor_ln106_994' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1442)   --->   "%xor_ln106_995 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_994" [./layer.h:106]   --->   Operation 2247 'xor' 'xor_ln106_995' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_1844 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 6" [./layer.h:106]   --->   Operation 2248 'bitselect' 'tmp_1844' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2249 [1/1] (0.12ns)   --->   "%xor_ln106_996 = xor i1 %tmp_1844, i1 1" [./layer.h:106]   --->   Operation 2249 'xor' 'xor_ln106_996' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.12ns)   --->   "%xor_ln106_997 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_996" [./layer.h:106]   --->   Operation 2250 'xor' 'xor_ln106_997' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_1845 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 6" [./layer.h:106]   --->   Operation 2251 'bitselect' 'tmp_1845' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2252 [1/1] (0.12ns)   --->   "%xor_ln106_998 = xor i1 %tmp_1845, i1 1" [./layer.h:106]   --->   Operation 2252 'xor' 'xor_ln106_998' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.12ns)   --->   "%xor_ln106_999 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_998" [./layer.h:106]   --->   Operation 2253 'xor' 'xor_ln106_999' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_1846 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 6" [./layer.h:106]   --->   Operation 2254 'bitselect' 'tmp_1846' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2255 [1/1] (0.12ns)   --->   "%xor_ln106_1000 = xor i1 %tmp_1846, i1 1" [./layer.h:106]   --->   Operation 2255 'xor' 'xor_ln106_1000' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.12ns)   --->   "%xor_ln106_1001 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_1000" [./layer.h:106]   --->   Operation 2256 'xor' 'xor_ln106_1001' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_1847 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 6" [./layer.h:106]   --->   Operation 2257 'bitselect' 'tmp_1847' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2258 [1/1] (0.12ns)   --->   "%xor_ln106_1002 = xor i1 %tmp_1847, i1 1" [./layer.h:106]   --->   Operation 2258 'xor' 'xor_ln106_1002' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1447)   --->   "%xor_ln106_1003 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_1002" [./layer.h:106]   --->   Operation 2259 'xor' 'xor_ln106_1003' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_1848 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 6" [./layer.h:106]   --->   Operation 2260 'bitselect' 'tmp_1848' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2261 [1/1] (0.12ns)   --->   "%xor_ln106_1004 = xor i1 %tmp_1848, i1 1" [./layer.h:106]   --->   Operation 2261 'xor' 'xor_ln106_1004' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1447)   --->   "%xor_ln106_1005 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_1004" [./layer.h:106]   --->   Operation 2262 'xor' 'xor_ln106_1005' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_1849 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 6" [./layer.h:106]   --->   Operation 2263 'bitselect' 'tmp_1849' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2264 [1/1] (0.12ns)   --->   "%xor_ln106_1006 = xor i1 %tmp_1849, i1 1" [./layer.h:106]   --->   Operation 2264 'xor' 'xor_ln106_1006' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1448)   --->   "%xor_ln106_1007 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_1006" [./layer.h:106]   --->   Operation 2265 'xor' 'xor_ln106_1007' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_1850 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 6" [./layer.h:106]   --->   Operation 2266 'bitselect' 'tmp_1850' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2267 [1/1] (0.12ns)   --->   "%xor_ln106_1008 = xor i1 %tmp_1850, i1 1" [./layer.h:106]   --->   Operation 2267 'xor' 'xor_ln106_1008' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1448)   --->   "%xor_ln106_1009 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_1008" [./layer.h:106]   --->   Operation 2268 'xor' 'xor_ln106_1009' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_1851 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 6" [./layer.h:106]   --->   Operation 2269 'bitselect' 'tmp_1851' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2270 [1/1] (0.12ns)   --->   "%xor_ln106_1010 = xor i1 %tmp_1851, i1 1" [./layer.h:106]   --->   Operation 2270 'xor' 'xor_ln106_1010' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1450)   --->   "%xor_ln106_1011 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_1010" [./layer.h:106]   --->   Operation 2271 'xor' 'xor_ln106_1011' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_1852 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 6" [./layer.h:106]   --->   Operation 2272 'bitselect' 'tmp_1852' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2273 [1/1] (0.12ns)   --->   "%xor_ln106_1012 = xor i1 %tmp_1852, i1 1" [./layer.h:106]   --->   Operation 2273 'xor' 'xor_ln106_1012' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1450)   --->   "%xor_ln106_1013 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_1012" [./layer.h:106]   --->   Operation 2274 'xor' 'xor_ln106_1013' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_1853 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 6" [./layer.h:106]   --->   Operation 2275 'bitselect' 'tmp_1853' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2276 [1/1] (0.12ns)   --->   "%xor_ln106_1014 = xor i1 %tmp_1853, i1 1" [./layer.h:106]   --->   Operation 2276 'xor' 'xor_ln106_1014' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.12ns)   --->   "%xor_ln106_1015 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_1014" [./layer.h:106]   --->   Operation 2277 'xor' 'xor_ln106_1015' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_1854 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 6" [./layer.h:106]   --->   Operation 2278 'bitselect' 'tmp_1854' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2279 [1/1] (0.12ns)   --->   "%xor_ln106_1016 = xor i1 %tmp_1854, i1 1" [./layer.h:106]   --->   Operation 2279 'xor' 'xor_ln106_1016' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.12ns)   --->   "%xor_ln106_1017 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_1016" [./layer.h:106]   --->   Operation 2280 'xor' 'xor_ln106_1017' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 6" [./layer.h:106]   --->   Operation 2281 'bitselect' 'tmp_1855' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2282 [1/1] (0.12ns)   --->   "%xor_ln106_1018 = xor i1 %tmp_1855, i1 1" [./layer.h:106]   --->   Operation 2282 'xor' 'xor_ln106_1018' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2283 [1/1] (0.12ns)   --->   "%xor_ln106_1019 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_1018" [./layer.h:106]   --->   Operation 2283 'xor' 'xor_ln106_1019' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.00ns)   --->   "%tmp_1856 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 6" [./layer.h:106]   --->   Operation 2284 'bitselect' 'tmp_1856' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_1857 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 6" [./layer.h:106]   --->   Operation 2285 'bitselect' 'tmp_1857' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2286 [1/1] (0.12ns)   --->   "%xor_ln106_1022 = xor i1 %tmp_1857, i1 1" [./layer.h:106]   --->   Operation 2286 'xor' 'xor_ln106_1022' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1333)   --->   "%zext_ln886_1336 = zext i1 %xor_ln106_864"   --->   Operation 2287 'zext' 'zext_ln886_1336' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1333)   --->   "%zext_ln886_1337 = zext i1 %xor_ln106_865"   --->   Operation 2288 'zext' 'zext_ln886_1337' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1334)   --->   "%zext_ln886_1338 = zext i1 %xor_ln106_866"   --->   Operation 2289 'zext' 'zext_ln886_1338' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1334)   --->   "%zext_ln886_1339 = zext i1 %xor_ln106_867"   --->   Operation 2290 'zext' 'zext_ln886_1339' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1336)   --->   "%zext_ln886_1340 = zext i1 %xor_ln106_868"   --->   Operation 2291 'zext' 'zext_ln886_1340' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1336)   --->   "%zext_ln886_1341 = zext i1 %xor_ln106_869"   --->   Operation 2292 'zext' 'zext_ln886_1341' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2293 [1/1] (0.00ns)   --->   "%zext_ln886_1342 = zext i1 %xor_ln106_870"   --->   Operation 2293 'zext' 'zext_ln886_1342' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln886_1343 = zext i1 %xor_ln106_871"   --->   Operation 2294 'zext' 'zext_ln886_1343' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln886_1344 = zext i1 %xor_ln106_872"   --->   Operation 2295 'zext' 'zext_ln886_1344' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1341)   --->   "%zext_ln886_1345 = zext i1 %xor_ln106_873"   --->   Operation 2296 'zext' 'zext_ln886_1345' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1341)   --->   "%zext_ln886_1346 = zext i1 %xor_ln106_874"   --->   Operation 2297 'zext' 'zext_ln886_1346' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1342)   --->   "%zext_ln886_1347 = zext i1 %xor_ln106_875"   --->   Operation 2298 'zext' 'zext_ln886_1347' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1342)   --->   "%zext_ln886_1348 = zext i1 %xor_ln106_876"   --->   Operation 2299 'zext' 'zext_ln886_1348' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1344)   --->   "%zext_ln886_1349 = zext i1 %xor_ln106_877"   --->   Operation 2300 'zext' 'zext_ln886_1349' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1344)   --->   "%zext_ln886_1350 = zext i1 %xor_ln106_878"   --->   Operation 2301 'zext' 'zext_ln886_1350' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln886_1351 = zext i1 %xor_ln106_879"   --->   Operation 2302 'zext' 'zext_ln886_1351' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln886_1352 = zext i1 %xor_ln106_880"   --->   Operation 2303 'zext' 'zext_ln886_1352' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2304 [1/1] (0.00ns)   --->   "%zext_ln886_1353 = zext i1 %xor_ln106_881"   --->   Operation 2304 'zext' 'zext_ln886_1353' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1350)   --->   "%zext_ln886_1354 = zext i1 %xor_ln106_882"   --->   Operation 2305 'zext' 'zext_ln886_1354' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1350)   --->   "%zext_ln886_1355 = zext i1 %xor_ln106_883"   --->   Operation 2306 'zext' 'zext_ln886_1355' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1351)   --->   "%zext_ln886_1356 = zext i1 %xor_ln106_884"   --->   Operation 2307 'zext' 'zext_ln886_1356' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1351)   --->   "%zext_ln886_1357 = zext i1 %xor_ln106_885"   --->   Operation 2308 'zext' 'zext_ln886_1357' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1353)   --->   "%zext_ln886_1358 = zext i1 %xor_ln106_886"   --->   Operation 2309 'zext' 'zext_ln886_1358' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1353)   --->   "%zext_ln886_1359 = zext i1 %xor_ln106_887"   --->   Operation 2310 'zext' 'zext_ln886_1359' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln886_1360 = zext i1 %xor_ln106_888"   --->   Operation 2311 'zext' 'zext_ln886_1360' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln886_1361 = zext i1 %xor_ln106_889"   --->   Operation 2312 'zext' 'zext_ln886_1361' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln886_1362 = zext i1 %xor_ln106_890"   --->   Operation 2313 'zext' 'zext_ln886_1362' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2314 [1/1] (0.00ns)   --->   "%zext_ln886_1387 = zext i1 %xor_ln106_915"   --->   Operation 2314 'zext' 'zext_ln886_1387' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln886_1388 = zext i1 %xor_ln106_916"   --->   Operation 2315 'zext' 'zext_ln886_1388' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln886_1389 = zext i1 %xor_ln106_917"   --->   Operation 2316 'zext' 'zext_ln886_1389' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1385)   --->   "%zext_ln886_1390 = zext i1 %xor_ln106_918"   --->   Operation 2317 'zext' 'zext_ln886_1390' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1385)   --->   "%zext_ln886_1391 = zext i1 %xor_ln106_919"   --->   Operation 2318 'zext' 'zext_ln886_1391' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1386)   --->   "%zext_ln886_1392 = zext i1 %xor_ln106_920"   --->   Operation 2319 'zext' 'zext_ln886_1392' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1386)   --->   "%zext_ln886_1393 = zext i1 %xor_ln106_921"   --->   Operation 2320 'zext' 'zext_ln886_1393' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1388)   --->   "%zext_ln886_1394 = zext i1 %xor_ln106_922"   --->   Operation 2321 'zext' 'zext_ln886_1394' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1388)   --->   "%zext_ln886_1395 = zext i1 %xor_ln106_923"   --->   Operation 2322 'zext' 'zext_ln886_1395' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln886_1396 = zext i1 %xor_ln106_924"   --->   Operation 2323 'zext' 'zext_ln886_1396' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln886_1397 = zext i1 %xor_ln106_925"   --->   Operation 2324 'zext' 'zext_ln886_1397' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln886_1398 = zext i1 %xor_ln106_926"   --->   Operation 2325 'zext' 'zext_ln886_1398' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1393)   --->   "%zext_ln886_1399 = zext i1 %xor_ln106_927"   --->   Operation 2326 'zext' 'zext_ln886_1399' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1393)   --->   "%zext_ln886_1400 = zext i1 %xor_ln106_928"   --->   Operation 2327 'zext' 'zext_ln886_1400' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1394)   --->   "%zext_ln886_1401 = zext i1 %xor_ln106_929"   --->   Operation 2328 'zext' 'zext_ln886_1401' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1394)   --->   "%zext_ln886_1402 = zext i1 %xor_ln106_930"   --->   Operation 2329 'zext' 'zext_ln886_1402' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1396)   --->   "%zext_ln886_1403 = zext i1 %xor_ln106_931"   --->   Operation 2330 'zext' 'zext_ln886_1403' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1396)   --->   "%zext_ln886_1404 = zext i1 %xor_ln106_932"   --->   Operation 2331 'zext' 'zext_ln886_1404' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln886_1405 = zext i1 %xor_ln106_933"   --->   Operation 2332 'zext' 'zext_ln886_1405' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2333 [1/1] (0.00ns)   --->   "%zext_ln886_1406 = zext i1 %xor_ln106_934"   --->   Operation 2333 'zext' 'zext_ln886_1406' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln886_1407 = zext i1 %xor_ln106_935"   --->   Operation 2334 'zext' 'zext_ln886_1407' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1404)   --->   "%zext_ln886_1408 = zext i1 %xor_ln106_936"   --->   Operation 2335 'zext' 'zext_ln886_1408' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1404)   --->   "%zext_ln886_1409 = zext i1 %xor_ln106_937"   --->   Operation 2336 'zext' 'zext_ln886_1409' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1405)   --->   "%zext_ln886_1410 = zext i1 %xor_ln106_938"   --->   Operation 2337 'zext' 'zext_ln886_1410' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1405)   --->   "%zext_ln886_1411 = zext i1 %xor_ln106_939"   --->   Operation 2338 'zext' 'zext_ln886_1411' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1429)   --->   "%zext_ln886_1435 = zext i1 %xor_ln106_967"   --->   Operation 2339 'zext' 'zext_ln886_1435' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1429)   --->   "%zext_ln886_1436 = zext i1 %xor_ln106_969"   --->   Operation 2340 'zext' 'zext_ln886_1436' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1430)   --->   "%zext_ln886_1437 = zext i1 %xor_ln106_971"   --->   Operation 2341 'zext' 'zext_ln886_1437' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1430)   --->   "%zext_ln886_1438 = zext i1 %xor_ln106_973"   --->   Operation 2342 'zext' 'zext_ln886_1438' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1432)   --->   "%zext_ln886_1439 = zext i1 %xor_ln106_975"   --->   Operation 2343 'zext' 'zext_ln886_1439' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2344 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1432)   --->   "%zext_ln886_1440 = zext i1 %xor_ln106_977"   --->   Operation 2344 'zext' 'zext_ln886_1440' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln886_1441 = zext i1 %xor_ln106_979"   --->   Operation 2345 'zext' 'zext_ln886_1441' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln886_1442 = zext i1 %xor_ln106_981"   --->   Operation 2346 'zext' 'zext_ln886_1442' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln886_1443 = zext i1 %xor_ln106_983"   --->   Operation 2347 'zext' 'zext_ln886_1443' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1439)   --->   "%zext_ln886_1444 = zext i1 %xor_ln106_985"   --->   Operation 2348 'zext' 'zext_ln886_1444' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1439)   --->   "%zext_ln886_1445 = zext i1 %xor_ln106_987"   --->   Operation 2349 'zext' 'zext_ln886_1445' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1440)   --->   "%zext_ln886_1446 = zext i1 %xor_ln106_989"   --->   Operation 2350 'zext' 'zext_ln886_1446' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1440)   --->   "%zext_ln886_1447 = zext i1 %xor_ln106_991"   --->   Operation 2351 'zext' 'zext_ln886_1447' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1442)   --->   "%zext_ln886_1448 = zext i1 %xor_ln106_993"   --->   Operation 2352 'zext' 'zext_ln886_1448' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1442)   --->   "%zext_ln886_1449 = zext i1 %xor_ln106_995"   --->   Operation 2353 'zext' 'zext_ln886_1449' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2354 [1/1] (0.00ns)   --->   "%zext_ln886_1450 = zext i1 %xor_ln106_997"   --->   Operation 2354 'zext' 'zext_ln886_1450' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln886_1451 = zext i1 %xor_ln106_999"   --->   Operation 2355 'zext' 'zext_ln886_1451' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln886_1452 = zext i1 %xor_ln106_1001"   --->   Operation 2356 'zext' 'zext_ln886_1452' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1447)   --->   "%zext_ln886_1453 = zext i1 %xor_ln106_1003"   --->   Operation 2357 'zext' 'zext_ln886_1453' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1447)   --->   "%zext_ln886_1454 = zext i1 %xor_ln106_1005"   --->   Operation 2358 'zext' 'zext_ln886_1454' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1448)   --->   "%zext_ln886_1455 = zext i1 %xor_ln106_1007"   --->   Operation 2359 'zext' 'zext_ln886_1455' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1448)   --->   "%zext_ln886_1456 = zext i1 %xor_ln106_1009"   --->   Operation 2360 'zext' 'zext_ln886_1456' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1450)   --->   "%zext_ln886_1457 = zext i1 %xor_ln106_1011"   --->   Operation 2361 'zext' 'zext_ln886_1457' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1450)   --->   "%zext_ln886_1458 = zext i1 %xor_ln106_1013"   --->   Operation 2362 'zext' 'zext_ln886_1458' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2363 [1/1] (0.00ns)   --->   "%zext_ln886_1459 = zext i1 %xor_ln106_1015"   --->   Operation 2363 'zext' 'zext_ln886_1459' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln886_1460 = zext i1 %xor_ln106_1017"   --->   Operation 2364 'zext' 'zext_ln886_1460' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2365 [1/1] (0.00ns)   --->   "%zext_ln886_1461 = zext i1 %xor_ln106_1019"   --->   Operation 2365 'zext' 'zext_ln886_1461' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2366 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1333 = add i2 %zext_ln886_1337, i2 %zext_ln886_1336"   --->   Operation 2366 'add' 'add_ln1715_1333' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln1715_1273 = zext i2 %add_ln1715_1333"   --->   Operation 2367 'zext' 'zext_ln1715_1273' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2368 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1334 = add i2 %zext_ln886_1338, i2 %zext_ln886_1339"   --->   Operation 2368 'add' 'add_ln1715_1334' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.00ns)   --->   "%zext_ln1715_1274 = zext i2 %add_ln1715_1334"   --->   Operation 2369 'zext' 'zext_ln1715_1274' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2370 [1/1] (0.43ns)   --->   "%add_ln1715_1335 = add i3 %zext_ln1715_1274, i3 %zext_ln1715_1273"   --->   Operation 2370 'add' 'add_ln1715_1335' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln1715_1275 = zext i3 %add_ln1715_1335"   --->   Operation 2371 'zext' 'zext_ln1715_1275' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2372 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1336 = add i2 %zext_ln886_1340, i2 %zext_ln886_1341"   --->   Operation 2372 'add' 'add_ln1715_1336' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2373 [1/1] (0.00ns)   --->   "%zext_ln1715_1276 = zext i2 %add_ln1715_1336"   --->   Operation 2373 'zext' 'zext_ln1715_1276' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1337 = add i2 %zext_ln886_1343, i2 %zext_ln886_1344"   --->   Operation 2374 'add' 'add_ln1715_1337' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2375 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1338 = add i2 %add_ln1715_1337, i2 %zext_ln886_1342"   --->   Operation 2375 'add' 'add_ln1715_1338' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln1715_1277 = zext i2 %add_ln1715_1338"   --->   Operation 2376 'zext' 'zext_ln1715_1277' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2377 [1/1] (0.43ns)   --->   "%add_ln1715_1339 = add i3 %zext_ln1715_1277, i3 %zext_ln1715_1276"   --->   Operation 2377 'add' 'add_ln1715_1339' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln1715_1278 = zext i3 %add_ln1715_1339"   --->   Operation 2378 'zext' 'zext_ln1715_1278' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2379 [1/1] (0.57ns)   --->   "%add_ln1715_1340 = add i4 %zext_ln1715_1278, i4 %zext_ln1715_1275"   --->   Operation 2379 'add' 'add_ln1715_1340' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln1715_1279 = zext i4 %add_ln1715_1340"   --->   Operation 2380 'zext' 'zext_ln1715_1279' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2381 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1341 = add i2 %zext_ln886_1345, i2 %zext_ln886_1346"   --->   Operation 2381 'add' 'add_ln1715_1341' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln1715_1280 = zext i2 %add_ln1715_1341"   --->   Operation 2382 'zext' 'zext_ln1715_1280' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2383 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1342 = add i2 %zext_ln886_1347, i2 %zext_ln886_1348"   --->   Operation 2383 'add' 'add_ln1715_1342' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln1715_1281 = zext i2 %add_ln1715_1342"   --->   Operation 2384 'zext' 'zext_ln1715_1281' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2385 [1/1] (0.43ns)   --->   "%add_ln1715_1343 = add i3 %zext_ln1715_1281, i3 %zext_ln1715_1280"   --->   Operation 2385 'add' 'add_ln1715_1343' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln1715_1282 = zext i3 %add_ln1715_1343"   --->   Operation 2386 'zext' 'zext_ln1715_1282' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2387 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1344 = add i2 %zext_ln886_1349, i2 %zext_ln886_1350"   --->   Operation 2387 'add' 'add_ln1715_1344' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns)   --->   "%zext_ln1715_1283 = zext i2 %add_ln1715_1344"   --->   Operation 2388 'zext' 'zext_ln1715_1283' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1345 = add i2 %zext_ln886_1352, i2 %zext_ln886_1353"   --->   Operation 2389 'add' 'add_ln1715_1345' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2390 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1346 = add i2 %add_ln1715_1345, i2 %zext_ln886_1351"   --->   Operation 2390 'add' 'add_ln1715_1346' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln1715_1284 = zext i2 %add_ln1715_1346"   --->   Operation 2391 'zext' 'zext_ln1715_1284' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2392 [1/1] (0.43ns)   --->   "%add_ln1715_1347 = add i3 %zext_ln1715_1284, i3 %zext_ln1715_1283"   --->   Operation 2392 'add' 'add_ln1715_1347' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.00ns)   --->   "%zext_ln1715_1285 = zext i3 %add_ln1715_1347"   --->   Operation 2393 'zext' 'zext_ln1715_1285' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2394 [1/1] (0.57ns)   --->   "%add_ln1715_1348 = add i4 %zext_ln1715_1285, i4 %zext_ln1715_1282"   --->   Operation 2394 'add' 'add_ln1715_1348' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln1715_1286 = zext i4 %add_ln1715_1348"   --->   Operation 2395 'zext' 'zext_ln1715_1286' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2396 [1/1] (0.70ns)   --->   "%add_ln1715_1349 = add i5 %zext_ln1715_1286, i5 %zext_ln1715_1279"   --->   Operation 2396 'add' 'add_ln1715_1349' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1350 = add i2 %zext_ln886_1354, i2 %zext_ln886_1355"   --->   Operation 2397 'add' 'add_ln1715_1350' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns)   --->   "%zext_ln1715_1288 = zext i2 %add_ln1715_1350"   --->   Operation 2398 'zext' 'zext_ln1715_1288' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2399 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1351 = add i2 %zext_ln886_1356, i2 %zext_ln886_1357"   --->   Operation 2399 'add' 'add_ln1715_1351' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln1715_1289 = zext i2 %add_ln1715_1351"   --->   Operation 2400 'zext' 'zext_ln1715_1289' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2401 [1/1] (0.43ns)   --->   "%add_ln1715_1352 = add i3 %zext_ln1715_1289, i3 %zext_ln1715_1288"   --->   Operation 2401 'add' 'add_ln1715_1352' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (0.00ns)   --->   "%zext_ln1715_1290 = zext i3 %add_ln1715_1352"   --->   Operation 2402 'zext' 'zext_ln1715_1290' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2403 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1353 = add i2 %zext_ln886_1358, i2 %zext_ln886_1359"   --->   Operation 2403 'add' 'add_ln1715_1353' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2404 [1/1] (0.00ns)   --->   "%zext_ln1715_1291 = zext i2 %add_ln1715_1353"   --->   Operation 2404 'zext' 'zext_ln1715_1291' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1354 = add i2 %zext_ln886_1361, i2 %zext_ln886_1362"   --->   Operation 2405 'add' 'add_ln1715_1354' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2406 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1355 = add i2 %add_ln1715_1354, i2 %zext_ln886_1360"   --->   Operation 2406 'add' 'add_ln1715_1355' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln1715_1292 = zext i2 %add_ln1715_1355"   --->   Operation 2407 'zext' 'zext_ln1715_1292' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2408 [1/1] (0.43ns)   --->   "%add_ln1715_1356 = add i3 %zext_ln1715_1292, i3 %zext_ln1715_1291"   --->   Operation 2408 'add' 'add_ln1715_1356' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln1715_1293 = zext i3 %add_ln1715_1356"   --->   Operation 2409 'zext' 'zext_ln1715_1293' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2410 [1/1] (0.57ns)   --->   "%add_ln1715_1357 = add i4 %zext_ln1715_1293, i4 %zext_ln1715_1290"   --->   Operation 2410 'add' 'add_ln1715_1357' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1380 = add i2 %zext_ln886_1388, i2 %zext_ln886_1389"   --->   Operation 2411 'add' 'add_ln1715_1380' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2412 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1381 = add i2 %add_ln1715_1380, i2 %zext_ln886_1387"   --->   Operation 2412 'add' 'add_ln1715_1381' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2413 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1385 = add i2 %zext_ln886_1390, i2 %zext_ln886_1391"   --->   Operation 2413 'add' 'add_ln1715_1385' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.00ns)   --->   "%zext_ln1715_1319 = zext i2 %add_ln1715_1385"   --->   Operation 2414 'zext' 'zext_ln1715_1319' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2415 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1386 = add i2 %zext_ln886_1392, i2 %zext_ln886_1393"   --->   Operation 2415 'add' 'add_ln1715_1386' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln1715_1320 = zext i2 %add_ln1715_1386"   --->   Operation 2416 'zext' 'zext_ln1715_1320' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2417 [1/1] (0.43ns)   --->   "%add_ln1715_1387 = add i3 %zext_ln1715_1320, i3 %zext_ln1715_1319"   --->   Operation 2417 'add' 'add_ln1715_1387' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln1715_1321 = zext i3 %add_ln1715_1387"   --->   Operation 2418 'zext' 'zext_ln1715_1321' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2419 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1388 = add i2 %zext_ln886_1394, i2 %zext_ln886_1395"   --->   Operation 2419 'add' 'add_ln1715_1388' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2420 [1/1] (0.00ns)   --->   "%zext_ln1715_1322 = zext i2 %add_ln1715_1388"   --->   Operation 2420 'zext' 'zext_ln1715_1322' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1389 = add i2 %zext_ln886_1397, i2 %zext_ln886_1398"   --->   Operation 2421 'add' 'add_ln1715_1389' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2422 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1390 = add i2 %add_ln1715_1389, i2 %zext_ln886_1396"   --->   Operation 2422 'add' 'add_ln1715_1390' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln1715_1323 = zext i2 %add_ln1715_1390"   --->   Operation 2423 'zext' 'zext_ln1715_1323' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2424 [1/1] (0.43ns)   --->   "%add_ln1715_1391 = add i3 %zext_ln1715_1323, i3 %zext_ln1715_1322"   --->   Operation 2424 'add' 'add_ln1715_1391' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.00ns)   --->   "%zext_ln1715_1324 = zext i3 %add_ln1715_1391"   --->   Operation 2425 'zext' 'zext_ln1715_1324' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2426 [1/1] (0.57ns)   --->   "%add_ln1715_1392 = add i4 %zext_ln1715_1324, i4 %zext_ln1715_1321"   --->   Operation 2426 'add' 'add_ln1715_1392' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2427 [1/1] (0.00ns)   --->   "%zext_ln1715_1325 = zext i4 %add_ln1715_1392"   --->   Operation 2427 'zext' 'zext_ln1715_1325' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2428 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1393 = add i2 %zext_ln886_1399, i2 %zext_ln886_1400"   --->   Operation 2428 'add' 'add_ln1715_1393' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln1715_1326 = zext i2 %add_ln1715_1393"   --->   Operation 2429 'zext' 'zext_ln1715_1326' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2430 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1394 = add i2 %zext_ln886_1401, i2 %zext_ln886_1402"   --->   Operation 2430 'add' 'add_ln1715_1394' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln1715_1327 = zext i2 %add_ln1715_1394"   --->   Operation 2431 'zext' 'zext_ln1715_1327' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2432 [1/1] (0.43ns)   --->   "%add_ln1715_1395 = add i3 %zext_ln1715_1327, i3 %zext_ln1715_1326"   --->   Operation 2432 'add' 'add_ln1715_1395' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns)   --->   "%zext_ln1715_1328 = zext i3 %add_ln1715_1395"   --->   Operation 2433 'zext' 'zext_ln1715_1328' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2434 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1396 = add i2 %zext_ln886_1403, i2 %zext_ln886_1404"   --->   Operation 2434 'add' 'add_ln1715_1396' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln1715_1329 = zext i2 %add_ln1715_1396"   --->   Operation 2435 'zext' 'zext_ln1715_1329' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1397 = add i2 %zext_ln886_1406, i2 %zext_ln886_1407"   --->   Operation 2436 'add' 'add_ln1715_1397' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2437 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1398 = add i2 %add_ln1715_1397, i2 %zext_ln886_1405"   --->   Operation 2437 'add' 'add_ln1715_1398' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln1715_1330 = zext i2 %add_ln1715_1398"   --->   Operation 2438 'zext' 'zext_ln1715_1330' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2439 [1/1] (0.43ns)   --->   "%add_ln1715_1399 = add i3 %zext_ln1715_1330, i3 %zext_ln1715_1329"   --->   Operation 2439 'add' 'add_ln1715_1399' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln1715_1331 = zext i3 %add_ln1715_1399"   --->   Operation 2440 'zext' 'zext_ln1715_1331' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2441 [1/1] (0.57ns)   --->   "%add_ln1715_1400 = add i4 %zext_ln1715_1331, i4 %zext_ln1715_1328"   --->   Operation 2441 'add' 'add_ln1715_1400' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (0.00ns)   --->   "%zext_ln1715_1332 = zext i4 %add_ln1715_1400"   --->   Operation 2442 'zext' 'zext_ln1715_1332' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2443 [1/1] (0.70ns)   --->   "%add_ln1715_1401 = add i5 %zext_ln1715_1332, i5 %zext_ln1715_1325"   --->   Operation 2443 'add' 'add_ln1715_1401' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1404 = add i2 %zext_ln886_1408, i2 %zext_ln886_1409"   --->   Operation 2444 'add' 'add_ln1715_1404' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln1715_1336 = zext i2 %add_ln1715_1404"   --->   Operation 2445 'zext' 'zext_ln1715_1336' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2446 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1405 = add i2 %zext_ln886_1410, i2 %zext_ln886_1411"   --->   Operation 2446 'add' 'add_ln1715_1405' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln1715_1337 = zext i2 %add_ln1715_1405"   --->   Operation 2447 'zext' 'zext_ln1715_1337' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2448 [1/1] (0.43ns)   --->   "%add_ln1715_1406 = add i3 %zext_ln1715_1337, i3 %zext_ln1715_1336"   --->   Operation 2448 'add' 'add_ln1715_1406' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2449 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1429 = add i2 %zext_ln886_1435, i2 %zext_ln886_1436"   --->   Operation 2449 'add' 'add_ln1715_1429' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln1715_1358 = zext i2 %add_ln1715_1429"   --->   Operation 2450 'zext' 'zext_ln1715_1358' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2451 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1430 = add i2 %zext_ln886_1437, i2 %zext_ln886_1438"   --->   Operation 2451 'add' 'add_ln1715_1430' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2452 [1/1] (0.00ns)   --->   "%zext_ln1715_1359 = zext i2 %add_ln1715_1430"   --->   Operation 2452 'zext' 'zext_ln1715_1359' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2453 [1/1] (0.43ns)   --->   "%add_ln1715_1431 = add i3 %zext_ln1715_1359, i3 %zext_ln1715_1358"   --->   Operation 2453 'add' 'add_ln1715_1431' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln1715_1360 = zext i3 %add_ln1715_1431"   --->   Operation 2454 'zext' 'zext_ln1715_1360' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2455 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1432 = add i2 %zext_ln886_1439, i2 %zext_ln886_1440"   --->   Operation 2455 'add' 'add_ln1715_1432' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.00ns)   --->   "%zext_ln1715_1361 = zext i2 %add_ln1715_1432"   --->   Operation 2456 'zext' 'zext_ln1715_1361' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1433 = add i2 %zext_ln886_1442, i2 %zext_ln886_1443"   --->   Operation 2457 'add' 'add_ln1715_1433' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2458 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1434 = add i2 %add_ln1715_1433, i2 %zext_ln886_1441"   --->   Operation 2458 'add' 'add_ln1715_1434' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln1715_1362 = zext i2 %add_ln1715_1434"   --->   Operation 2459 'zext' 'zext_ln1715_1362' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2460 [1/1] (0.43ns)   --->   "%add_ln1715_1435 = add i3 %zext_ln1715_1362, i3 %zext_ln1715_1361"   --->   Operation 2460 'add' 'add_ln1715_1435' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2461 [1/1] (0.00ns)   --->   "%zext_ln1715_1363 = zext i3 %add_ln1715_1435"   --->   Operation 2461 'zext' 'zext_ln1715_1363' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2462 [1/1] (0.57ns)   --->   "%add_ln1715_1436 = add i4 %zext_ln1715_1363, i4 %zext_ln1715_1360"   --->   Operation 2462 'add' 'add_ln1715_1436' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2463 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1439 = add i2 %zext_ln886_1444, i2 %zext_ln886_1445"   --->   Operation 2463 'add' 'add_ln1715_1439' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2464 [1/1] (0.00ns)   --->   "%zext_ln1715_1367 = zext i2 %add_ln1715_1439"   --->   Operation 2464 'zext' 'zext_ln1715_1367' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2465 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1440 = add i2 %zext_ln886_1446, i2 %zext_ln886_1447"   --->   Operation 2465 'add' 'add_ln1715_1440' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln1715_1368 = zext i2 %add_ln1715_1440"   --->   Operation 2466 'zext' 'zext_ln1715_1368' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2467 [1/1] (0.43ns)   --->   "%add_ln1715_1441 = add i3 %zext_ln1715_1368, i3 %zext_ln1715_1367"   --->   Operation 2467 'add' 'add_ln1715_1441' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.00ns)   --->   "%zext_ln1715_1369 = zext i3 %add_ln1715_1441"   --->   Operation 2468 'zext' 'zext_ln1715_1369' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2469 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1442 = add i2 %zext_ln886_1448, i2 %zext_ln886_1449"   --->   Operation 2469 'add' 'add_ln1715_1442' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns)   --->   "%zext_ln1715_1370 = zext i2 %add_ln1715_1442"   --->   Operation 2470 'zext' 'zext_ln1715_1370' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1443 = add i2 %zext_ln886_1451, i2 %zext_ln886_1452"   --->   Operation 2471 'add' 'add_ln1715_1443' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2472 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1444 = add i2 %add_ln1715_1443, i2 %zext_ln886_1450"   --->   Operation 2472 'add' 'add_ln1715_1444' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln1715_1371 = zext i2 %add_ln1715_1444"   --->   Operation 2473 'zext' 'zext_ln1715_1371' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2474 [1/1] (0.43ns)   --->   "%add_ln1715_1445 = add i3 %zext_ln1715_1371, i3 %zext_ln1715_1370"   --->   Operation 2474 'add' 'add_ln1715_1445' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2475 [1/1] (0.00ns)   --->   "%zext_ln1715_1372 = zext i3 %add_ln1715_1445"   --->   Operation 2475 'zext' 'zext_ln1715_1372' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2476 [1/1] (0.57ns)   --->   "%add_ln1715_1446 = add i4 %zext_ln1715_1372, i4 %zext_ln1715_1369"   --->   Operation 2476 'add' 'add_ln1715_1446' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln1715_1373 = zext i4 %add_ln1715_1446"   --->   Operation 2477 'zext' 'zext_ln1715_1373' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2478 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1447 = add i2 %zext_ln886_1453, i2 %zext_ln886_1454"   --->   Operation 2478 'add' 'add_ln1715_1447' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln1715_1374 = zext i2 %add_ln1715_1447"   --->   Operation 2479 'zext' 'zext_ln1715_1374' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2480 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1448 = add i2 %zext_ln886_1455, i2 %zext_ln886_1456"   --->   Operation 2480 'add' 'add_ln1715_1448' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2481 [1/1] (0.00ns)   --->   "%zext_ln1715_1375 = zext i2 %add_ln1715_1448"   --->   Operation 2481 'zext' 'zext_ln1715_1375' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2482 [1/1] (0.43ns)   --->   "%add_ln1715_1449 = add i3 %zext_ln1715_1375, i3 %zext_ln1715_1374"   --->   Operation 2482 'add' 'add_ln1715_1449' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2483 [1/1] (0.00ns)   --->   "%zext_ln1715_1376 = zext i3 %add_ln1715_1449"   --->   Operation 2483 'zext' 'zext_ln1715_1376' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2484 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1450 = add i2 %zext_ln886_1457, i2 %zext_ln886_1458"   --->   Operation 2484 'add' 'add_ln1715_1450' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln1715_1377 = zext i2 %add_ln1715_1450"   --->   Operation 2485 'zext' 'zext_ln1715_1377' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1451 = add i2 %zext_ln886_1460, i2 %zext_ln886_1461"   --->   Operation 2486 'add' 'add_ln1715_1451' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2487 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1452 = add i2 %add_ln1715_1451, i2 %zext_ln886_1459"   --->   Operation 2487 'add' 'add_ln1715_1452' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln1715_1378 = zext i2 %add_ln1715_1452"   --->   Operation 2488 'zext' 'zext_ln1715_1378' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2489 [1/1] (0.43ns)   --->   "%add_ln1715_1453 = add i3 %zext_ln1715_1378, i3 %zext_ln1715_1377"   --->   Operation 2489 'add' 'add_ln1715_1453' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln1715_1379 = zext i3 %add_ln1715_1453"   --->   Operation 2490 'zext' 'zext_ln1715_1379' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2491 [1/1] (0.57ns)   --->   "%add_ln1715_1454 = add i4 %zext_ln1715_1379, i4 %zext_ln1715_1376"   --->   Operation 2491 'add' 'add_ln1715_1454' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln1715_1380 = zext i4 %add_ln1715_1454"   --->   Operation 2492 'zext' 'zext_ln1715_1380' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2493 [1/1] (0.70ns)   --->   "%add_ln1715_1455 = add i5 %zext_ln1715_1380, i5 %zext_ln1715_1373"   --->   Operation 2493 'add' 'add_ln1715_1455' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1475)   --->   "%xor_ln106_1056 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_768" [./layer.h:106]   --->   Operation 2494 'xor' 'xor_ln106_1056' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1475)   --->   "%xor_ln106_1057 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_770" [./layer.h:106]   --->   Operation 2495 'xor' 'xor_ln106_1057' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1476)   --->   "%xor_ln106_1058 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_772" [./layer.h:106]   --->   Operation 2496 'xor' 'xor_ln106_1058' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1476)   --->   "%xor_ln106_1059 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_774" [./layer.h:106]   --->   Operation 2497 'xor' 'xor_ln106_1059' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1478)   --->   "%xor_ln106_1060 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_776" [./layer.h:106]   --->   Operation 2498 'xor' 'xor_ln106_1060' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1478)   --->   "%xor_ln106_1061 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_778" [./layer.h:106]   --->   Operation 2499 'xor' 'xor_ln106_1061' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.12ns)   --->   "%xor_ln106_1062 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_780" [./layer.h:106]   --->   Operation 2500 'xor' 'xor_ln106_1062' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.12ns)   --->   "%xor_ln106_1063 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_782" [./layer.h:106]   --->   Operation 2501 'xor' 'xor_ln106_1063' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2502 [1/1] (0.12ns)   --->   "%xor_ln106_1064 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_784" [./layer.h:106]   --->   Operation 2502 'xor' 'xor_ln106_1064' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1483)   --->   "%xor_ln106_1065 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_786" [./layer.h:106]   --->   Operation 2503 'xor' 'xor_ln106_1065' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1483)   --->   "%xor_ln106_1066 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_788" [./layer.h:106]   --->   Operation 2504 'xor' 'xor_ln106_1066' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1484)   --->   "%xor_ln106_1067 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_790" [./layer.h:106]   --->   Operation 2505 'xor' 'xor_ln106_1067' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1484)   --->   "%xor_ln106_1068 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_792" [./layer.h:106]   --->   Operation 2506 'xor' 'xor_ln106_1068' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1486)   --->   "%xor_ln106_1069 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_794" [./layer.h:106]   --->   Operation 2507 'xor' 'xor_ln106_1069' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1486)   --->   "%xor_ln106_1070 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_796" [./layer.h:106]   --->   Operation 2508 'xor' 'xor_ln106_1070' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.12ns)   --->   "%xor_ln106_1071 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_798" [./layer.h:106]   --->   Operation 2509 'xor' 'xor_ln106_1071' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.12ns)   --->   "%xor_ln106_1072 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_800" [./layer.h:106]   --->   Operation 2510 'xor' 'xor_ln106_1072' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.12ns)   --->   "%xor_ln106_1073 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_802" [./layer.h:106]   --->   Operation 2511 'xor' 'xor_ln106_1073' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1492)   --->   "%xor_ln106_1074 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_804" [./layer.h:106]   --->   Operation 2512 'xor' 'xor_ln106_1074' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1492)   --->   "%xor_ln106_1075 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_806" [./layer.h:106]   --->   Operation 2513 'xor' 'xor_ln106_1075' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1493)   --->   "%xor_ln106_1076 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_808" [./layer.h:106]   --->   Operation 2514 'xor' 'xor_ln106_1076' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1493)   --->   "%xor_ln106_1077 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_810" [./layer.h:106]   --->   Operation 2515 'xor' 'xor_ln106_1077' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1495)   --->   "%xor_ln106_1078 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_812" [./layer.h:106]   --->   Operation 2516 'xor' 'xor_ln106_1078' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1495)   --->   "%xor_ln106_1079 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_814" [./layer.h:106]   --->   Operation 2517 'xor' 'xor_ln106_1079' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2518 [1/1] (0.12ns)   --->   "%xor_ln106_1080 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_816" [./layer.h:106]   --->   Operation 2518 'xor' 'xor_ln106_1080' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.12ns)   --->   "%xor_ln106_1081 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_818" [./layer.h:106]   --->   Operation 2519 'xor' 'xor_ln106_1081' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.12ns)   --->   "%xor_ln106_1082 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_820" [./layer.h:106]   --->   Operation 2520 'xor' 'xor_ln106_1082' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2521 [1/1] (0.12ns)   --->   "%xor_ln106_1107 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_966" [./layer.h:106]   --->   Operation 2521 'xor' 'xor_ln106_1107' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2522 [1/1] (0.12ns)   --->   "%xor_ln106_1108 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_968" [./layer.h:106]   --->   Operation 2522 'xor' 'xor_ln106_1108' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2523 [1/1] (0.12ns)   --->   "%xor_ln106_1109 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_970" [./layer.h:106]   --->   Operation 2523 'xor' 'xor_ln106_1109' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2524 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1527)   --->   "%xor_ln106_1110 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_972" [./layer.h:106]   --->   Operation 2524 'xor' 'xor_ln106_1110' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1527)   --->   "%xor_ln106_1111 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_974" [./layer.h:106]   --->   Operation 2525 'xor' 'xor_ln106_1111' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1528)   --->   "%xor_ln106_1112 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_976" [./layer.h:106]   --->   Operation 2526 'xor' 'xor_ln106_1112' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1528)   --->   "%xor_ln106_1113 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_978" [./layer.h:106]   --->   Operation 2527 'xor' 'xor_ln106_1113' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1530)   --->   "%xor_ln106_1114 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_980" [./layer.h:106]   --->   Operation 2528 'xor' 'xor_ln106_1114' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1530)   --->   "%xor_ln106_1115 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_982" [./layer.h:106]   --->   Operation 2529 'xor' 'xor_ln106_1115' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.12ns)   --->   "%xor_ln106_1116 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_984" [./layer.h:106]   --->   Operation 2530 'xor' 'xor_ln106_1116' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.12ns)   --->   "%xor_ln106_1117 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_986" [./layer.h:106]   --->   Operation 2531 'xor' 'xor_ln106_1117' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.12ns)   --->   "%xor_ln106_1118 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_988" [./layer.h:106]   --->   Operation 2532 'xor' 'xor_ln106_1118' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1535)   --->   "%xor_ln106_1119 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_990" [./layer.h:106]   --->   Operation 2533 'xor' 'xor_ln106_1119' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1535)   --->   "%xor_ln106_1120 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_992" [./layer.h:106]   --->   Operation 2534 'xor' 'xor_ln106_1120' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1536)   --->   "%xor_ln106_1121 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_994" [./layer.h:106]   --->   Operation 2535 'xor' 'xor_ln106_1121' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1536)   --->   "%xor_ln106_1122 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_996" [./layer.h:106]   --->   Operation 2536 'xor' 'xor_ln106_1122' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1538)   --->   "%xor_ln106_1123 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_998" [./layer.h:106]   --->   Operation 2537 'xor' 'xor_ln106_1123' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1538)   --->   "%xor_ln106_1124 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_1000" [./layer.h:106]   --->   Operation 2538 'xor' 'xor_ln106_1124' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2539 [1/1] (0.12ns)   --->   "%xor_ln106_1125 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_1002" [./layer.h:106]   --->   Operation 2539 'xor' 'xor_ln106_1125' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2540 [1/1] (0.12ns)   --->   "%xor_ln106_1126 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_1004" [./layer.h:106]   --->   Operation 2540 'xor' 'xor_ln106_1126' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.12ns)   --->   "%xor_ln106_1127 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_1006" [./layer.h:106]   --->   Operation 2541 'xor' 'xor_ln106_1127' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1546)   --->   "%xor_ln106_1128 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_1008" [./layer.h:106]   --->   Operation 2542 'xor' 'xor_ln106_1128' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1546)   --->   "%xor_ln106_1129 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_1010" [./layer.h:106]   --->   Operation 2543 'xor' 'xor_ln106_1129' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1547)   --->   "%xor_ln106_1130 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_1012" [./layer.h:106]   --->   Operation 2544 'xor' 'xor_ln106_1130' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1547)   --->   "%xor_ln106_1131 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_1014" [./layer.h:106]   --->   Operation 2545 'xor' 'xor_ln106_1131' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_1874 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 7" [./layer.h:106]   --->   Operation 2546 'bitselect' 'tmp_1874' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2547 [1/1] (0.12ns)   --->   "%xor_ln106_1152 = xor i1 %tmp_1874, i1 1" [./layer.h:106]   --->   Operation 2547 'xor' 'xor_ln106_1152' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.00ns)   --->   "%tmp_1875 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 7" [./layer.h:106]   --->   Operation 2548 'bitselect' 'tmp_1875' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2549 [1/1] (0.12ns)   --->   "%xor_ln106_1154 = xor i1 %tmp_1875, i1 1" [./layer.h:106]   --->   Operation 2549 'xor' 'xor_ln106_1154' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.00ns)   --->   "%tmp_1876 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 7" [./layer.h:106]   --->   Operation 2550 'bitselect' 'tmp_1876' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2551 [1/1] (0.12ns)   --->   "%xor_ln106_1156 = xor i1 %tmp_1876, i1 1" [./layer.h:106]   --->   Operation 2551 'xor' 'xor_ln106_1156' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_1877 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 7" [./layer.h:106]   --->   Operation 2552 'bitselect' 'tmp_1877' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2553 [1/1] (0.12ns)   --->   "%xor_ln106_1158 = xor i1 %tmp_1877, i1 1" [./layer.h:106]   --->   Operation 2553 'xor' 'xor_ln106_1158' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1571)   --->   "%xor_ln106_1159 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_1158" [./layer.h:106]   --->   Operation 2554 'xor' 'xor_ln106_1159' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.00ns)   --->   "%tmp_1878 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 7" [./layer.h:106]   --->   Operation 2555 'bitselect' 'tmp_1878' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2556 [1/1] (0.12ns)   --->   "%xor_ln106_1160 = xor i1 %tmp_1878, i1 1" [./layer.h:106]   --->   Operation 2556 'xor' 'xor_ln106_1160' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1571)   --->   "%xor_ln106_1161 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_1160" [./layer.h:106]   --->   Operation 2557 'xor' 'xor_ln106_1161' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (0.00ns)   --->   "%tmp_1879 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 7" [./layer.h:106]   --->   Operation 2558 'bitselect' 'tmp_1879' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2559 [1/1] (0.12ns)   --->   "%xor_ln106_1162 = xor i1 %tmp_1879, i1 1" [./layer.h:106]   --->   Operation 2559 'xor' 'xor_ln106_1162' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1572)   --->   "%xor_ln106_1163 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_1162" [./layer.h:106]   --->   Operation 2560 'xor' 'xor_ln106_1163' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_1880 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 7" [./layer.h:106]   --->   Operation 2561 'bitselect' 'tmp_1880' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2562 [1/1] (0.12ns)   --->   "%xor_ln106_1164 = xor i1 %tmp_1880, i1 1" [./layer.h:106]   --->   Operation 2562 'xor' 'xor_ln106_1164' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1572)   --->   "%xor_ln106_1165 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_1164" [./layer.h:106]   --->   Operation 2563 'xor' 'xor_ln106_1165' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_1881 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 7" [./layer.h:106]   --->   Operation 2564 'bitselect' 'tmp_1881' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2565 [1/1] (0.12ns)   --->   "%xor_ln106_1166 = xor i1 %tmp_1881, i1 1" [./layer.h:106]   --->   Operation 2565 'xor' 'xor_ln106_1166' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1574)   --->   "%xor_ln106_1167 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_1166" [./layer.h:106]   --->   Operation 2566 'xor' 'xor_ln106_1167' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_1882 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 7" [./layer.h:106]   --->   Operation 2567 'bitselect' 'tmp_1882' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2568 [1/1] (0.12ns)   --->   "%xor_ln106_1168 = xor i1 %tmp_1882, i1 1" [./layer.h:106]   --->   Operation 2568 'xor' 'xor_ln106_1168' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1574)   --->   "%xor_ln106_1169 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_1168" [./layer.h:106]   --->   Operation 2569 'xor' 'xor_ln106_1169' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_1883 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 7" [./layer.h:106]   --->   Operation 2570 'bitselect' 'tmp_1883' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2571 [1/1] (0.12ns)   --->   "%xor_ln106_1170 = xor i1 %tmp_1883, i1 1" [./layer.h:106]   --->   Operation 2571 'xor' 'xor_ln106_1170' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2572 [1/1] (0.12ns)   --->   "%xor_ln106_1171 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_1170" [./layer.h:106]   --->   Operation 2572 'xor' 'xor_ln106_1171' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_1884 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 7" [./layer.h:106]   --->   Operation 2573 'bitselect' 'tmp_1884' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2574 [1/1] (0.12ns)   --->   "%xor_ln106_1172 = xor i1 %tmp_1884, i1 1" [./layer.h:106]   --->   Operation 2574 'xor' 'xor_ln106_1172' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2575 [1/1] (0.12ns)   --->   "%xor_ln106_1173 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_1172" [./layer.h:106]   --->   Operation 2575 'xor' 'xor_ln106_1173' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2576 [1/1] (0.00ns)   --->   "%tmp_1885 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 7" [./layer.h:106]   --->   Operation 2576 'bitselect' 'tmp_1885' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2577 [1/1] (0.12ns)   --->   "%xor_ln106_1174 = xor i1 %tmp_1885, i1 1" [./layer.h:106]   --->   Operation 2577 'xor' 'xor_ln106_1174' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2578 [1/1] (0.12ns)   --->   "%xor_ln106_1175 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_1174" [./layer.h:106]   --->   Operation 2578 'xor' 'xor_ln106_1175' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.00ns)   --->   "%tmp_1886 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 7" [./layer.h:106]   --->   Operation 2579 'bitselect' 'tmp_1886' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2580 [1/1] (0.12ns)   --->   "%xor_ln106_1176 = xor i1 %tmp_1886, i1 1" [./layer.h:106]   --->   Operation 2580 'xor' 'xor_ln106_1176' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1581)   --->   "%xor_ln106_1177 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_1176" [./layer.h:106]   --->   Operation 2581 'xor' 'xor_ln106_1177' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_1887 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 7" [./layer.h:106]   --->   Operation 2582 'bitselect' 'tmp_1887' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2583 [1/1] (0.12ns)   --->   "%xor_ln106_1178 = xor i1 %tmp_1887, i1 1" [./layer.h:106]   --->   Operation 2583 'xor' 'xor_ln106_1178' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1581)   --->   "%xor_ln106_1179 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_1178" [./layer.h:106]   --->   Operation 2584 'xor' 'xor_ln106_1179' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_1888 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 7" [./layer.h:106]   --->   Operation 2585 'bitselect' 'tmp_1888' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2586 [1/1] (0.12ns)   --->   "%xor_ln106_1180 = xor i1 %tmp_1888, i1 1" [./layer.h:106]   --->   Operation 2586 'xor' 'xor_ln106_1180' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1582)   --->   "%xor_ln106_1181 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_1180" [./layer.h:106]   --->   Operation 2587 'xor' 'xor_ln106_1181' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2588 [1/1] (0.00ns)   --->   "%tmp_1889 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 7" [./layer.h:106]   --->   Operation 2588 'bitselect' 'tmp_1889' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2589 [1/1] (0.12ns)   --->   "%xor_ln106_1182 = xor i1 %tmp_1889, i1 1" [./layer.h:106]   --->   Operation 2589 'xor' 'xor_ln106_1182' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1582)   --->   "%xor_ln106_1183 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_1182" [./layer.h:106]   --->   Operation 2590 'xor' 'xor_ln106_1183' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_1890 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 7" [./layer.h:106]   --->   Operation 2591 'bitselect' 'tmp_1890' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2592 [1/1] (0.12ns)   --->   "%xor_ln106_1184 = xor i1 %tmp_1890, i1 1" [./layer.h:106]   --->   Operation 2592 'xor' 'xor_ln106_1184' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1584)   --->   "%xor_ln106_1185 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_1184" [./layer.h:106]   --->   Operation 2593 'xor' 'xor_ln106_1185' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_1891 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 7" [./layer.h:106]   --->   Operation 2594 'bitselect' 'tmp_1891' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2595 [1/1] (0.12ns)   --->   "%xor_ln106_1186 = xor i1 %tmp_1891, i1 1" [./layer.h:106]   --->   Operation 2595 'xor' 'xor_ln106_1186' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1584)   --->   "%xor_ln106_1187 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_1186" [./layer.h:106]   --->   Operation 2596 'xor' 'xor_ln106_1187' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2597 [1/1] (0.00ns)   --->   "%tmp_1892 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 7" [./layer.h:106]   --->   Operation 2597 'bitselect' 'tmp_1892' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2598 [1/1] (0.12ns)   --->   "%xor_ln106_1188 = xor i1 %tmp_1892, i1 1" [./layer.h:106]   --->   Operation 2598 'xor' 'xor_ln106_1188' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2599 [1/1] (0.12ns)   --->   "%xor_ln106_1189 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_1188" [./layer.h:106]   --->   Operation 2599 'xor' 'xor_ln106_1189' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_1893 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 7" [./layer.h:106]   --->   Operation 2600 'bitselect' 'tmp_1893' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2601 [1/1] (0.12ns)   --->   "%xor_ln106_1190 = xor i1 %tmp_1893, i1 1" [./layer.h:106]   --->   Operation 2601 'xor' 'xor_ln106_1190' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2602 [1/1] (0.12ns)   --->   "%xor_ln106_1191 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_1190" [./layer.h:106]   --->   Operation 2602 'xor' 'xor_ln106_1191' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_1894 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 7" [./layer.h:106]   --->   Operation 2603 'bitselect' 'tmp_1894' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2604 [1/1] (0.12ns)   --->   "%xor_ln106_1192 = xor i1 %tmp_1894, i1 1" [./layer.h:106]   --->   Operation 2604 'xor' 'xor_ln106_1192' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2605 [1/1] (0.12ns)   --->   "%xor_ln106_1193 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_1192" [./layer.h:106]   --->   Operation 2605 'xor' 'xor_ln106_1193' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2606 [1/1] (0.00ns)   --->   "%tmp_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 7" [./layer.h:106]   --->   Operation 2606 'bitselect' 'tmp_1895' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2607 [1/1] (0.12ns)   --->   "%xor_ln106_1194 = xor i1 %tmp_1895, i1 1" [./layer.h:106]   --->   Operation 2607 'xor' 'xor_ln106_1194' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1589)   --->   "%xor_ln106_1195 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_1194" [./layer.h:106]   --->   Operation 2608 'xor' 'xor_ln106_1195' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_1896 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 7" [./layer.h:106]   --->   Operation 2609 'bitselect' 'tmp_1896' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2610 [1/1] (0.12ns)   --->   "%xor_ln106_1196 = xor i1 %tmp_1896, i1 1" [./layer.h:106]   --->   Operation 2610 'xor' 'xor_ln106_1196' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1589)   --->   "%xor_ln106_1197 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_1196" [./layer.h:106]   --->   Operation 2611 'xor' 'xor_ln106_1197' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_1897 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 7" [./layer.h:106]   --->   Operation 2612 'bitselect' 'tmp_1897' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2613 [1/1] (0.12ns)   --->   "%xor_ln106_1198 = xor i1 %tmp_1897, i1 1" [./layer.h:106]   --->   Operation 2613 'xor' 'xor_ln106_1198' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1590)   --->   "%xor_ln106_1199 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_1198" [./layer.h:106]   --->   Operation 2614 'xor' 'xor_ln106_1199' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_1898 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 7" [./layer.h:106]   --->   Operation 2615 'bitselect' 'tmp_1898' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2616 [1/1] (0.12ns)   --->   "%xor_ln106_1200 = xor i1 %tmp_1898, i1 1" [./layer.h:106]   --->   Operation 2616 'xor' 'xor_ln106_1200' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2617 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1590)   --->   "%xor_ln106_1201 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_1200" [./layer.h:106]   --->   Operation 2617 'xor' 'xor_ln106_1201' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_1899 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 7" [./layer.h:106]   --->   Operation 2618 'bitselect' 'tmp_1899' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2619 [1/1] (0.12ns)   --->   "%xor_ln106_1202 = xor i1 %tmp_1899, i1 1" [./layer.h:106]   --->   Operation 2619 'xor' 'xor_ln106_1202' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1592)   --->   "%xor_ln106_1203 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_1202" [./layer.h:106]   --->   Operation 2620 'xor' 'xor_ln106_1203' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2621 [1/1] (0.00ns)   --->   "%tmp_1900 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 7" [./layer.h:106]   --->   Operation 2621 'bitselect' 'tmp_1900' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2622 [1/1] (0.12ns)   --->   "%xor_ln106_1204 = xor i1 %tmp_1900, i1 1" [./layer.h:106]   --->   Operation 2622 'xor' 'xor_ln106_1204' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1592)   --->   "%xor_ln106_1205 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_1204" [./layer.h:106]   --->   Operation 2623 'xor' 'xor_ln106_1205' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2624 [1/1] (0.00ns)   --->   "%tmp_1901 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 7" [./layer.h:106]   --->   Operation 2624 'bitselect' 'tmp_1901' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2625 [1/1] (0.12ns)   --->   "%xor_ln106_1206 = xor i1 %tmp_1901, i1 1" [./layer.h:106]   --->   Operation 2625 'xor' 'xor_ln106_1206' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2626 [1/1] (0.12ns)   --->   "%xor_ln106_1207 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_1206" [./layer.h:106]   --->   Operation 2626 'xor' 'xor_ln106_1207' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_1902 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 7" [./layer.h:106]   --->   Operation 2627 'bitselect' 'tmp_1902' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2628 [1/1] (0.12ns)   --->   "%xor_ln106_1208 = xor i1 %tmp_1902, i1 1" [./layer.h:106]   --->   Operation 2628 'xor' 'xor_ln106_1208' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2629 [1/1] (0.12ns)   --->   "%xor_ln106_1209 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_1208" [./layer.h:106]   --->   Operation 2629 'xor' 'xor_ln106_1209' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2630 [1/1] (0.00ns)   --->   "%tmp_1903 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 7" [./layer.h:106]   --->   Operation 2630 'bitselect' 'tmp_1903' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2631 [1/1] (0.12ns)   --->   "%xor_ln106_1210 = xor i1 %tmp_1903, i1 1" [./layer.h:106]   --->   Operation 2631 'xor' 'xor_ln106_1210' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2632 [1/1] (0.12ns)   --->   "%xor_ln106_1211 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_1210" [./layer.h:106]   --->   Operation 2632 'xor' 'xor_ln106_1211' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_1904 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 7" [./layer.h:106]   --->   Operation 2633 'bitselect' 'tmp_1904' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_1905 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 7" [./layer.h:106]   --->   Operation 2634 'bitselect' 'tmp_1905' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2635 [1/1] (0.12ns)   --->   "%xor_ln106_1214 = xor i1 %tmp_1905, i1 1" [./layer.h:106]   --->   Operation 2635 'xor' 'xor_ln106_1214' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1475)   --->   "%zext_ln886_1479 = zext i1 %xor_ln106_1056"   --->   Operation 2636 'zext' 'zext_ln886_1479' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1475)   --->   "%zext_ln886_1480 = zext i1 %xor_ln106_1057"   --->   Operation 2637 'zext' 'zext_ln886_1480' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1476)   --->   "%zext_ln886_1481 = zext i1 %xor_ln106_1058"   --->   Operation 2638 'zext' 'zext_ln886_1481' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1476)   --->   "%zext_ln886_1482 = zext i1 %xor_ln106_1059"   --->   Operation 2639 'zext' 'zext_ln886_1482' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1478)   --->   "%zext_ln886_1483 = zext i1 %xor_ln106_1060"   --->   Operation 2640 'zext' 'zext_ln886_1483' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1478)   --->   "%zext_ln886_1484 = zext i1 %xor_ln106_1061"   --->   Operation 2641 'zext' 'zext_ln886_1484' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2642 [1/1] (0.00ns)   --->   "%zext_ln886_1485 = zext i1 %xor_ln106_1062"   --->   Operation 2642 'zext' 'zext_ln886_1485' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2643 [1/1] (0.00ns)   --->   "%zext_ln886_1486 = zext i1 %xor_ln106_1063"   --->   Operation 2643 'zext' 'zext_ln886_1486' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln886_1487 = zext i1 %xor_ln106_1064"   --->   Operation 2644 'zext' 'zext_ln886_1487' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2645 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1483)   --->   "%zext_ln886_1488 = zext i1 %xor_ln106_1065"   --->   Operation 2645 'zext' 'zext_ln886_1488' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2646 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1483)   --->   "%zext_ln886_1489 = zext i1 %xor_ln106_1066"   --->   Operation 2646 'zext' 'zext_ln886_1489' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1484)   --->   "%zext_ln886_1490 = zext i1 %xor_ln106_1067"   --->   Operation 2647 'zext' 'zext_ln886_1490' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1484)   --->   "%zext_ln886_1491 = zext i1 %xor_ln106_1068"   --->   Operation 2648 'zext' 'zext_ln886_1491' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1486)   --->   "%zext_ln886_1492 = zext i1 %xor_ln106_1069"   --->   Operation 2649 'zext' 'zext_ln886_1492' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1486)   --->   "%zext_ln886_1493 = zext i1 %xor_ln106_1070"   --->   Operation 2650 'zext' 'zext_ln886_1493' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2651 [1/1] (0.00ns)   --->   "%zext_ln886_1494 = zext i1 %xor_ln106_1071"   --->   Operation 2651 'zext' 'zext_ln886_1494' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2652 [1/1] (0.00ns)   --->   "%zext_ln886_1495 = zext i1 %xor_ln106_1072"   --->   Operation 2652 'zext' 'zext_ln886_1495' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2653 [1/1] (0.00ns)   --->   "%zext_ln886_1496 = zext i1 %xor_ln106_1073"   --->   Operation 2653 'zext' 'zext_ln886_1496' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1492)   --->   "%zext_ln886_1497 = zext i1 %xor_ln106_1074"   --->   Operation 2654 'zext' 'zext_ln886_1497' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1492)   --->   "%zext_ln886_1498 = zext i1 %xor_ln106_1075"   --->   Operation 2655 'zext' 'zext_ln886_1498' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1493)   --->   "%zext_ln886_1499 = zext i1 %xor_ln106_1076"   --->   Operation 2656 'zext' 'zext_ln886_1499' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1493)   --->   "%zext_ln886_1500 = zext i1 %xor_ln106_1077"   --->   Operation 2657 'zext' 'zext_ln886_1500' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1495)   --->   "%zext_ln886_1501 = zext i1 %xor_ln106_1078"   --->   Operation 2658 'zext' 'zext_ln886_1501' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1495)   --->   "%zext_ln886_1502 = zext i1 %xor_ln106_1079"   --->   Operation 2659 'zext' 'zext_ln886_1502' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2660 [1/1] (0.00ns)   --->   "%zext_ln886_1503 = zext i1 %xor_ln106_1080"   --->   Operation 2660 'zext' 'zext_ln886_1503' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln886_1504 = zext i1 %xor_ln106_1081"   --->   Operation 2661 'zext' 'zext_ln886_1504' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln886_1505 = zext i1 %xor_ln106_1082"   --->   Operation 2662 'zext' 'zext_ln886_1505' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln886_1530 = zext i1 %xor_ln106_1107"   --->   Operation 2663 'zext' 'zext_ln886_1530' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2664 [1/1] (0.00ns)   --->   "%zext_ln886_1531 = zext i1 %xor_ln106_1108"   --->   Operation 2664 'zext' 'zext_ln886_1531' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2665 [1/1] (0.00ns)   --->   "%zext_ln886_1532 = zext i1 %xor_ln106_1109"   --->   Operation 2665 'zext' 'zext_ln886_1532' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1527)   --->   "%zext_ln886_1533 = zext i1 %xor_ln106_1110"   --->   Operation 2666 'zext' 'zext_ln886_1533' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1527)   --->   "%zext_ln886_1534 = zext i1 %xor_ln106_1111"   --->   Operation 2667 'zext' 'zext_ln886_1534' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1528)   --->   "%zext_ln886_1535 = zext i1 %xor_ln106_1112"   --->   Operation 2668 'zext' 'zext_ln886_1535' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1528)   --->   "%zext_ln886_1536 = zext i1 %xor_ln106_1113"   --->   Operation 2669 'zext' 'zext_ln886_1536' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1530)   --->   "%zext_ln886_1537 = zext i1 %xor_ln106_1114"   --->   Operation 2670 'zext' 'zext_ln886_1537' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1530)   --->   "%zext_ln886_1538 = zext i1 %xor_ln106_1115"   --->   Operation 2671 'zext' 'zext_ln886_1538' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2672 [1/1] (0.00ns)   --->   "%zext_ln886_1539 = zext i1 %xor_ln106_1116"   --->   Operation 2672 'zext' 'zext_ln886_1539' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln886_1540 = zext i1 %xor_ln106_1117"   --->   Operation 2673 'zext' 'zext_ln886_1540' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2674 [1/1] (0.00ns)   --->   "%zext_ln886_1541 = zext i1 %xor_ln106_1118"   --->   Operation 2674 'zext' 'zext_ln886_1541' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1535)   --->   "%zext_ln886_1542 = zext i1 %xor_ln106_1119"   --->   Operation 2675 'zext' 'zext_ln886_1542' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1535)   --->   "%zext_ln886_1543 = zext i1 %xor_ln106_1120"   --->   Operation 2676 'zext' 'zext_ln886_1543' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1536)   --->   "%zext_ln886_1544 = zext i1 %xor_ln106_1121"   --->   Operation 2677 'zext' 'zext_ln886_1544' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1536)   --->   "%zext_ln886_1545 = zext i1 %xor_ln106_1122"   --->   Operation 2678 'zext' 'zext_ln886_1545' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1538)   --->   "%zext_ln886_1546 = zext i1 %xor_ln106_1123"   --->   Operation 2679 'zext' 'zext_ln886_1546' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1538)   --->   "%zext_ln886_1547 = zext i1 %xor_ln106_1124"   --->   Operation 2680 'zext' 'zext_ln886_1547' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln886_1548 = zext i1 %xor_ln106_1125"   --->   Operation 2681 'zext' 'zext_ln886_1548' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln886_1549 = zext i1 %xor_ln106_1126"   --->   Operation 2682 'zext' 'zext_ln886_1549' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln886_1550 = zext i1 %xor_ln106_1127"   --->   Operation 2683 'zext' 'zext_ln886_1550' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1546)   --->   "%zext_ln886_1551 = zext i1 %xor_ln106_1128"   --->   Operation 2684 'zext' 'zext_ln886_1551' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1546)   --->   "%zext_ln886_1552 = zext i1 %xor_ln106_1129"   --->   Operation 2685 'zext' 'zext_ln886_1552' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1547)   --->   "%zext_ln886_1553 = zext i1 %xor_ln106_1130"   --->   Operation 2686 'zext' 'zext_ln886_1553' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1547)   --->   "%zext_ln886_1554 = zext i1 %xor_ln106_1131"   --->   Operation 2687 'zext' 'zext_ln886_1554' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1571)   --->   "%zext_ln886_1578 = zext i1 %xor_ln106_1159"   --->   Operation 2688 'zext' 'zext_ln886_1578' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1571)   --->   "%zext_ln886_1579 = zext i1 %xor_ln106_1161"   --->   Operation 2689 'zext' 'zext_ln886_1579' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1572)   --->   "%zext_ln886_1580 = zext i1 %xor_ln106_1163"   --->   Operation 2690 'zext' 'zext_ln886_1580' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1572)   --->   "%zext_ln886_1581 = zext i1 %xor_ln106_1165"   --->   Operation 2691 'zext' 'zext_ln886_1581' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1574)   --->   "%zext_ln886_1582 = zext i1 %xor_ln106_1167"   --->   Operation 2692 'zext' 'zext_ln886_1582' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1574)   --->   "%zext_ln886_1583 = zext i1 %xor_ln106_1169"   --->   Operation 2693 'zext' 'zext_ln886_1583' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2694 [1/1] (0.00ns)   --->   "%zext_ln886_1584 = zext i1 %xor_ln106_1171"   --->   Operation 2694 'zext' 'zext_ln886_1584' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln886_1585 = zext i1 %xor_ln106_1173"   --->   Operation 2695 'zext' 'zext_ln886_1585' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln886_1586 = zext i1 %xor_ln106_1175"   --->   Operation 2696 'zext' 'zext_ln886_1586' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1581)   --->   "%zext_ln886_1587 = zext i1 %xor_ln106_1177"   --->   Operation 2697 'zext' 'zext_ln886_1587' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1581)   --->   "%zext_ln886_1588 = zext i1 %xor_ln106_1179"   --->   Operation 2698 'zext' 'zext_ln886_1588' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1582)   --->   "%zext_ln886_1589 = zext i1 %xor_ln106_1181"   --->   Operation 2699 'zext' 'zext_ln886_1589' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1582)   --->   "%zext_ln886_1590 = zext i1 %xor_ln106_1183"   --->   Operation 2700 'zext' 'zext_ln886_1590' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1584)   --->   "%zext_ln886_1591 = zext i1 %xor_ln106_1185"   --->   Operation 2701 'zext' 'zext_ln886_1591' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1584)   --->   "%zext_ln886_1592 = zext i1 %xor_ln106_1187"   --->   Operation 2702 'zext' 'zext_ln886_1592' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln886_1593 = zext i1 %xor_ln106_1189"   --->   Operation 2703 'zext' 'zext_ln886_1593' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln886_1594 = zext i1 %xor_ln106_1191"   --->   Operation 2704 'zext' 'zext_ln886_1594' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln886_1595 = zext i1 %xor_ln106_1193"   --->   Operation 2705 'zext' 'zext_ln886_1595' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1589)   --->   "%zext_ln886_1596 = zext i1 %xor_ln106_1195"   --->   Operation 2706 'zext' 'zext_ln886_1596' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1589)   --->   "%zext_ln886_1597 = zext i1 %xor_ln106_1197"   --->   Operation 2707 'zext' 'zext_ln886_1597' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1590)   --->   "%zext_ln886_1598 = zext i1 %xor_ln106_1199"   --->   Operation 2708 'zext' 'zext_ln886_1598' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1590)   --->   "%zext_ln886_1599 = zext i1 %xor_ln106_1201"   --->   Operation 2709 'zext' 'zext_ln886_1599' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1592)   --->   "%zext_ln886_1600 = zext i1 %xor_ln106_1203"   --->   Operation 2710 'zext' 'zext_ln886_1600' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1592)   --->   "%zext_ln886_1601 = zext i1 %xor_ln106_1205"   --->   Operation 2711 'zext' 'zext_ln886_1601' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2712 [1/1] (0.00ns)   --->   "%zext_ln886_1602 = zext i1 %xor_ln106_1207"   --->   Operation 2712 'zext' 'zext_ln886_1602' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2713 [1/1] (0.00ns)   --->   "%zext_ln886_1603 = zext i1 %xor_ln106_1209"   --->   Operation 2713 'zext' 'zext_ln886_1603' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2714 [1/1] (0.00ns)   --->   "%zext_ln886_1604 = zext i1 %xor_ln106_1211"   --->   Operation 2714 'zext' 'zext_ln886_1604' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2715 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1475 = add i2 %zext_ln886_1480, i2 %zext_ln886_1479"   --->   Operation 2715 'add' 'add_ln1715_1475' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln1715_1400 = zext i2 %add_ln1715_1475"   --->   Operation 2716 'zext' 'zext_ln1715_1400' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2717 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1476 = add i2 %zext_ln886_1481, i2 %zext_ln886_1482"   --->   Operation 2717 'add' 'add_ln1715_1476' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2718 [1/1] (0.00ns)   --->   "%zext_ln1715_1401 = zext i2 %add_ln1715_1476"   --->   Operation 2718 'zext' 'zext_ln1715_1401' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2719 [1/1] (0.43ns)   --->   "%add_ln1715_1477 = add i3 %zext_ln1715_1401, i3 %zext_ln1715_1400"   --->   Operation 2719 'add' 'add_ln1715_1477' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2720 [1/1] (0.00ns)   --->   "%zext_ln1715_1402 = zext i3 %add_ln1715_1477"   --->   Operation 2720 'zext' 'zext_ln1715_1402' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2721 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1478 = add i2 %zext_ln886_1483, i2 %zext_ln886_1484"   --->   Operation 2721 'add' 'add_ln1715_1478' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln1715_1403 = zext i2 %add_ln1715_1478"   --->   Operation 2722 'zext' 'zext_ln1715_1403' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1479 = add i2 %zext_ln886_1486, i2 %zext_ln886_1487"   --->   Operation 2723 'add' 'add_ln1715_1479' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2724 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1480 = add i2 %add_ln1715_1479, i2 %zext_ln886_1485"   --->   Operation 2724 'add' 'add_ln1715_1480' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln1715_1404 = zext i2 %add_ln1715_1480"   --->   Operation 2725 'zext' 'zext_ln1715_1404' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2726 [1/1] (0.43ns)   --->   "%add_ln1715_1481 = add i3 %zext_ln1715_1404, i3 %zext_ln1715_1403"   --->   Operation 2726 'add' 'add_ln1715_1481' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2727 [1/1] (0.00ns)   --->   "%zext_ln1715_1405 = zext i3 %add_ln1715_1481"   --->   Operation 2727 'zext' 'zext_ln1715_1405' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2728 [1/1] (0.57ns)   --->   "%add_ln1715_1482 = add i4 %zext_ln1715_1405, i4 %zext_ln1715_1402"   --->   Operation 2728 'add' 'add_ln1715_1482' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2729 [1/1] (0.00ns)   --->   "%zext_ln1715_1406 = zext i4 %add_ln1715_1482"   --->   Operation 2729 'zext' 'zext_ln1715_1406' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2730 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1483 = add i2 %zext_ln886_1488, i2 %zext_ln886_1489"   --->   Operation 2730 'add' 'add_ln1715_1483' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2731 [1/1] (0.00ns)   --->   "%zext_ln1715_1407 = zext i2 %add_ln1715_1483"   --->   Operation 2731 'zext' 'zext_ln1715_1407' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2732 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1484 = add i2 %zext_ln886_1490, i2 %zext_ln886_1491"   --->   Operation 2732 'add' 'add_ln1715_1484' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln1715_1408 = zext i2 %add_ln1715_1484"   --->   Operation 2733 'zext' 'zext_ln1715_1408' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2734 [1/1] (0.43ns)   --->   "%add_ln1715_1485 = add i3 %zext_ln1715_1408, i3 %zext_ln1715_1407"   --->   Operation 2734 'add' 'add_ln1715_1485' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln1715_1409 = zext i3 %add_ln1715_1485"   --->   Operation 2735 'zext' 'zext_ln1715_1409' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2736 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1486 = add i2 %zext_ln886_1492, i2 %zext_ln886_1493"   --->   Operation 2736 'add' 'add_ln1715_1486' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2737 [1/1] (0.00ns)   --->   "%zext_ln1715_1410 = zext i2 %add_ln1715_1486"   --->   Operation 2737 'zext' 'zext_ln1715_1410' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1487 = add i2 %zext_ln886_1495, i2 %zext_ln886_1496"   --->   Operation 2738 'add' 'add_ln1715_1487' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2739 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1488 = add i2 %add_ln1715_1487, i2 %zext_ln886_1494"   --->   Operation 2739 'add' 'add_ln1715_1488' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln1715_1411 = zext i2 %add_ln1715_1488"   --->   Operation 2740 'zext' 'zext_ln1715_1411' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2741 [1/1] (0.43ns)   --->   "%add_ln1715_1489 = add i3 %zext_ln1715_1411, i3 %zext_ln1715_1410"   --->   Operation 2741 'add' 'add_ln1715_1489' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2742 [1/1] (0.00ns)   --->   "%zext_ln1715_1412 = zext i3 %add_ln1715_1489"   --->   Operation 2742 'zext' 'zext_ln1715_1412' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2743 [1/1] (0.57ns)   --->   "%add_ln1715_1490 = add i4 %zext_ln1715_1412, i4 %zext_ln1715_1409"   --->   Operation 2743 'add' 'add_ln1715_1490' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln1715_1413 = zext i4 %add_ln1715_1490"   --->   Operation 2744 'zext' 'zext_ln1715_1413' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2745 [1/1] (0.70ns)   --->   "%add_ln1715_1491 = add i5 %zext_ln1715_1413, i5 %zext_ln1715_1406"   --->   Operation 2745 'add' 'add_ln1715_1491' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2746 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1492 = add i2 %zext_ln886_1497, i2 %zext_ln886_1498"   --->   Operation 2746 'add' 'add_ln1715_1492' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2747 [1/1] (0.00ns)   --->   "%zext_ln1715_1415 = zext i2 %add_ln1715_1492"   --->   Operation 2747 'zext' 'zext_ln1715_1415' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2748 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1493 = add i2 %zext_ln886_1499, i2 %zext_ln886_1500"   --->   Operation 2748 'add' 'add_ln1715_1493' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2749 [1/1] (0.00ns)   --->   "%zext_ln1715_1416 = zext i2 %add_ln1715_1493"   --->   Operation 2749 'zext' 'zext_ln1715_1416' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2750 [1/1] (0.43ns)   --->   "%add_ln1715_1494 = add i3 %zext_ln1715_1416, i3 %zext_ln1715_1415"   --->   Operation 2750 'add' 'add_ln1715_1494' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2751 [1/1] (0.00ns)   --->   "%zext_ln1715_1417 = zext i3 %add_ln1715_1494"   --->   Operation 2751 'zext' 'zext_ln1715_1417' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2752 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1495 = add i2 %zext_ln886_1501, i2 %zext_ln886_1502"   --->   Operation 2752 'add' 'add_ln1715_1495' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln1715_1418 = zext i2 %add_ln1715_1495"   --->   Operation 2753 'zext' 'zext_ln1715_1418' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1496 = add i2 %zext_ln886_1504, i2 %zext_ln886_1505"   --->   Operation 2754 'add' 'add_ln1715_1496' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2755 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1497 = add i2 %add_ln1715_1496, i2 %zext_ln886_1503"   --->   Operation 2755 'add' 'add_ln1715_1497' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2756 [1/1] (0.00ns)   --->   "%zext_ln1715_1419 = zext i2 %add_ln1715_1497"   --->   Operation 2756 'zext' 'zext_ln1715_1419' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2757 [1/1] (0.43ns)   --->   "%add_ln1715_1498 = add i3 %zext_ln1715_1419, i3 %zext_ln1715_1418"   --->   Operation 2757 'add' 'add_ln1715_1498' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2758 [1/1] (0.00ns)   --->   "%zext_ln1715_1420 = zext i3 %add_ln1715_1498"   --->   Operation 2758 'zext' 'zext_ln1715_1420' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2759 [1/1] (0.57ns)   --->   "%add_ln1715_1499 = add i4 %zext_ln1715_1420, i4 %zext_ln1715_1417"   --->   Operation 2759 'add' 'add_ln1715_1499' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1522 = add i2 %zext_ln886_1531, i2 %zext_ln886_1532"   --->   Operation 2760 'add' 'add_ln1715_1522' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2761 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1523 = add i2 %add_ln1715_1522, i2 %zext_ln886_1530"   --->   Operation 2761 'add' 'add_ln1715_1523' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2762 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1527 = add i2 %zext_ln886_1533, i2 %zext_ln886_1534"   --->   Operation 2762 'add' 'add_ln1715_1527' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2763 [1/1] (0.00ns)   --->   "%zext_ln1715_1446 = zext i2 %add_ln1715_1527"   --->   Operation 2763 'zext' 'zext_ln1715_1446' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2764 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1528 = add i2 %zext_ln886_1535, i2 %zext_ln886_1536"   --->   Operation 2764 'add' 'add_ln1715_1528' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2765 [1/1] (0.00ns)   --->   "%zext_ln1715_1447 = zext i2 %add_ln1715_1528"   --->   Operation 2765 'zext' 'zext_ln1715_1447' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2766 [1/1] (0.43ns)   --->   "%add_ln1715_1529 = add i3 %zext_ln1715_1447, i3 %zext_ln1715_1446"   --->   Operation 2766 'add' 'add_ln1715_1529' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2767 [1/1] (0.00ns)   --->   "%zext_ln1715_1448 = zext i3 %add_ln1715_1529"   --->   Operation 2767 'zext' 'zext_ln1715_1448' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2768 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1530 = add i2 %zext_ln886_1537, i2 %zext_ln886_1538"   --->   Operation 2768 'add' 'add_ln1715_1530' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2769 [1/1] (0.00ns)   --->   "%zext_ln1715_1449 = zext i2 %add_ln1715_1530"   --->   Operation 2769 'zext' 'zext_ln1715_1449' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1531 = add i2 %zext_ln886_1540, i2 %zext_ln886_1541"   --->   Operation 2770 'add' 'add_ln1715_1531' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2771 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1532 = add i2 %add_ln1715_1531, i2 %zext_ln886_1539"   --->   Operation 2771 'add' 'add_ln1715_1532' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln1715_1450 = zext i2 %add_ln1715_1532"   --->   Operation 2772 'zext' 'zext_ln1715_1450' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2773 [1/1] (0.43ns)   --->   "%add_ln1715_1533 = add i3 %zext_ln1715_1450, i3 %zext_ln1715_1449"   --->   Operation 2773 'add' 'add_ln1715_1533' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln1715_1451 = zext i3 %add_ln1715_1533"   --->   Operation 2774 'zext' 'zext_ln1715_1451' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2775 [1/1] (0.57ns)   --->   "%add_ln1715_1534 = add i4 %zext_ln1715_1451, i4 %zext_ln1715_1448"   --->   Operation 2775 'add' 'add_ln1715_1534' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2776 [1/1] (0.00ns)   --->   "%zext_ln1715_1452 = zext i4 %add_ln1715_1534"   --->   Operation 2776 'zext' 'zext_ln1715_1452' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2777 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1535 = add i2 %zext_ln886_1542, i2 %zext_ln886_1543"   --->   Operation 2777 'add' 'add_ln1715_1535' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2778 [1/1] (0.00ns)   --->   "%zext_ln1715_1453 = zext i2 %add_ln1715_1535"   --->   Operation 2778 'zext' 'zext_ln1715_1453' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2779 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1536 = add i2 %zext_ln886_1544, i2 %zext_ln886_1545"   --->   Operation 2779 'add' 'add_ln1715_1536' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2780 [1/1] (0.00ns)   --->   "%zext_ln1715_1454 = zext i2 %add_ln1715_1536"   --->   Operation 2780 'zext' 'zext_ln1715_1454' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2781 [1/1] (0.43ns)   --->   "%add_ln1715_1537 = add i3 %zext_ln1715_1454, i3 %zext_ln1715_1453"   --->   Operation 2781 'add' 'add_ln1715_1537' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln1715_1455 = zext i3 %add_ln1715_1537"   --->   Operation 2782 'zext' 'zext_ln1715_1455' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2783 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1538 = add i2 %zext_ln886_1546, i2 %zext_ln886_1547"   --->   Operation 2783 'add' 'add_ln1715_1538' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2784 [1/1] (0.00ns)   --->   "%zext_ln1715_1456 = zext i2 %add_ln1715_1538"   --->   Operation 2784 'zext' 'zext_ln1715_1456' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1539 = add i2 %zext_ln886_1549, i2 %zext_ln886_1550"   --->   Operation 2785 'add' 'add_ln1715_1539' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2786 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1540 = add i2 %add_ln1715_1539, i2 %zext_ln886_1548"   --->   Operation 2786 'add' 'add_ln1715_1540' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln1715_1457 = zext i2 %add_ln1715_1540"   --->   Operation 2787 'zext' 'zext_ln1715_1457' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2788 [1/1] (0.43ns)   --->   "%add_ln1715_1541 = add i3 %zext_ln1715_1457, i3 %zext_ln1715_1456"   --->   Operation 2788 'add' 'add_ln1715_1541' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln1715_1458 = zext i3 %add_ln1715_1541"   --->   Operation 2789 'zext' 'zext_ln1715_1458' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2790 [1/1] (0.57ns)   --->   "%add_ln1715_1542 = add i4 %zext_ln1715_1458, i4 %zext_ln1715_1455"   --->   Operation 2790 'add' 'add_ln1715_1542' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2791 [1/1] (0.00ns)   --->   "%zext_ln1715_1459 = zext i4 %add_ln1715_1542"   --->   Operation 2791 'zext' 'zext_ln1715_1459' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2792 [1/1] (0.70ns)   --->   "%add_ln1715_1543 = add i5 %zext_ln1715_1459, i5 %zext_ln1715_1452"   --->   Operation 2792 'add' 'add_ln1715_1543' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2793 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1546 = add i2 %zext_ln886_1551, i2 %zext_ln886_1552"   --->   Operation 2793 'add' 'add_ln1715_1546' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln1715_1463 = zext i2 %add_ln1715_1546"   --->   Operation 2794 'zext' 'zext_ln1715_1463' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2795 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1547 = add i2 %zext_ln886_1553, i2 %zext_ln886_1554"   --->   Operation 2795 'add' 'add_ln1715_1547' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2796 [1/1] (0.00ns)   --->   "%zext_ln1715_1464 = zext i2 %add_ln1715_1547"   --->   Operation 2796 'zext' 'zext_ln1715_1464' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2797 [1/1] (0.43ns)   --->   "%add_ln1715_1548 = add i3 %zext_ln1715_1464, i3 %zext_ln1715_1463"   --->   Operation 2797 'add' 'add_ln1715_1548' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2798 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1571 = add i2 %zext_ln886_1578, i2 %zext_ln886_1579"   --->   Operation 2798 'add' 'add_ln1715_1571' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln1715_1485 = zext i2 %add_ln1715_1571"   --->   Operation 2799 'zext' 'zext_ln1715_1485' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2800 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1572 = add i2 %zext_ln886_1580, i2 %zext_ln886_1581"   --->   Operation 2800 'add' 'add_ln1715_1572' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2801 [1/1] (0.00ns)   --->   "%zext_ln1715_1486 = zext i2 %add_ln1715_1572"   --->   Operation 2801 'zext' 'zext_ln1715_1486' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2802 [1/1] (0.43ns)   --->   "%add_ln1715_1573 = add i3 %zext_ln1715_1486, i3 %zext_ln1715_1485"   --->   Operation 2802 'add' 'add_ln1715_1573' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2803 [1/1] (0.00ns)   --->   "%zext_ln1715_1487 = zext i3 %add_ln1715_1573"   --->   Operation 2803 'zext' 'zext_ln1715_1487' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2804 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1574 = add i2 %zext_ln886_1582, i2 %zext_ln886_1583"   --->   Operation 2804 'add' 'add_ln1715_1574' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2805 [1/1] (0.00ns)   --->   "%zext_ln1715_1488 = zext i2 %add_ln1715_1574"   --->   Operation 2805 'zext' 'zext_ln1715_1488' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1575 = add i2 %zext_ln886_1585, i2 %zext_ln886_1586"   --->   Operation 2806 'add' 'add_ln1715_1575' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2807 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1576 = add i2 %add_ln1715_1575, i2 %zext_ln886_1584"   --->   Operation 2807 'add' 'add_ln1715_1576' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln1715_1489 = zext i2 %add_ln1715_1576"   --->   Operation 2808 'zext' 'zext_ln1715_1489' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2809 [1/1] (0.43ns)   --->   "%add_ln1715_1577 = add i3 %zext_ln1715_1489, i3 %zext_ln1715_1488"   --->   Operation 2809 'add' 'add_ln1715_1577' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2810 [1/1] (0.00ns)   --->   "%zext_ln1715_1490 = zext i3 %add_ln1715_1577"   --->   Operation 2810 'zext' 'zext_ln1715_1490' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2811 [1/1] (0.57ns)   --->   "%add_ln1715_1578 = add i4 %zext_ln1715_1490, i4 %zext_ln1715_1487"   --->   Operation 2811 'add' 'add_ln1715_1578' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2812 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1581 = add i2 %zext_ln886_1587, i2 %zext_ln886_1588"   --->   Operation 2812 'add' 'add_ln1715_1581' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2813 [1/1] (0.00ns)   --->   "%zext_ln1715_1494 = zext i2 %add_ln1715_1581"   --->   Operation 2813 'zext' 'zext_ln1715_1494' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2814 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1582 = add i2 %zext_ln886_1589, i2 %zext_ln886_1590"   --->   Operation 2814 'add' 'add_ln1715_1582' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln1715_1495 = zext i2 %add_ln1715_1582"   --->   Operation 2815 'zext' 'zext_ln1715_1495' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2816 [1/1] (0.43ns)   --->   "%add_ln1715_1583 = add i3 %zext_ln1715_1495, i3 %zext_ln1715_1494"   --->   Operation 2816 'add' 'add_ln1715_1583' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln1715_1496 = zext i3 %add_ln1715_1583"   --->   Operation 2817 'zext' 'zext_ln1715_1496' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2818 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1584 = add i2 %zext_ln886_1591, i2 %zext_ln886_1592"   --->   Operation 2818 'add' 'add_ln1715_1584' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2819 [1/1] (0.00ns)   --->   "%zext_ln1715_1497 = zext i2 %add_ln1715_1584"   --->   Operation 2819 'zext' 'zext_ln1715_1497' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2820 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1585 = add i2 %zext_ln886_1594, i2 %zext_ln886_1595"   --->   Operation 2820 'add' 'add_ln1715_1585' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2821 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1586 = add i2 %add_ln1715_1585, i2 %zext_ln886_1593"   --->   Operation 2821 'add' 'add_ln1715_1586' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2822 [1/1] (0.00ns)   --->   "%zext_ln1715_1498 = zext i2 %add_ln1715_1586"   --->   Operation 2822 'zext' 'zext_ln1715_1498' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2823 [1/1] (0.43ns)   --->   "%add_ln1715_1587 = add i3 %zext_ln1715_1498, i3 %zext_ln1715_1497"   --->   Operation 2823 'add' 'add_ln1715_1587' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2824 [1/1] (0.00ns)   --->   "%zext_ln1715_1499 = zext i3 %add_ln1715_1587"   --->   Operation 2824 'zext' 'zext_ln1715_1499' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2825 [1/1] (0.57ns)   --->   "%add_ln1715_1588 = add i4 %zext_ln1715_1499, i4 %zext_ln1715_1496"   --->   Operation 2825 'add' 'add_ln1715_1588' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln1715_1500 = zext i4 %add_ln1715_1588"   --->   Operation 2826 'zext' 'zext_ln1715_1500' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2827 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1589 = add i2 %zext_ln886_1596, i2 %zext_ln886_1597"   --->   Operation 2827 'add' 'add_ln1715_1589' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2828 [1/1] (0.00ns)   --->   "%zext_ln1715_1501 = zext i2 %add_ln1715_1589"   --->   Operation 2828 'zext' 'zext_ln1715_1501' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2829 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1590 = add i2 %zext_ln886_1598, i2 %zext_ln886_1599"   --->   Operation 2829 'add' 'add_ln1715_1590' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2830 [1/1] (0.00ns)   --->   "%zext_ln1715_1502 = zext i2 %add_ln1715_1590"   --->   Operation 2830 'zext' 'zext_ln1715_1502' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2831 [1/1] (0.43ns)   --->   "%add_ln1715_1591 = add i3 %zext_ln1715_1502, i3 %zext_ln1715_1501"   --->   Operation 2831 'add' 'add_ln1715_1591' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln1715_1503 = zext i3 %add_ln1715_1591"   --->   Operation 2832 'zext' 'zext_ln1715_1503' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2833 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1592 = add i2 %zext_ln886_1600, i2 %zext_ln886_1601"   --->   Operation 2833 'add' 'add_ln1715_1592' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2834 [1/1] (0.00ns)   --->   "%zext_ln1715_1504 = zext i2 %add_ln1715_1592"   --->   Operation 2834 'zext' 'zext_ln1715_1504' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1593 = add i2 %zext_ln886_1603, i2 %zext_ln886_1604"   --->   Operation 2835 'add' 'add_ln1715_1593' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2836 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1594 = add i2 %add_ln1715_1593, i2 %zext_ln886_1602"   --->   Operation 2836 'add' 'add_ln1715_1594' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln1715_1505 = zext i2 %add_ln1715_1594"   --->   Operation 2837 'zext' 'zext_ln1715_1505' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2838 [1/1] (0.43ns)   --->   "%add_ln1715_1595 = add i3 %zext_ln1715_1505, i3 %zext_ln1715_1504"   --->   Operation 2838 'add' 'add_ln1715_1595' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln1715_1506 = zext i3 %add_ln1715_1595"   --->   Operation 2839 'zext' 'zext_ln1715_1506' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2840 [1/1] (0.57ns)   --->   "%add_ln1715_1596 = add i4 %zext_ln1715_1506, i4 %zext_ln1715_1503"   --->   Operation 2840 'add' 'add_ln1715_1596' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2841 [1/1] (0.00ns)   --->   "%zext_ln1715_1507 = zext i4 %add_ln1715_1596"   --->   Operation 2841 'zext' 'zext_ln1715_1507' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2842 [1/1] (0.70ns)   --->   "%add_ln1715_1597 = add i5 %zext_ln1715_1507, i5 %zext_ln1715_1500"   --->   Operation 2842 'add' 'add_ln1715_1597' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1617)   --->   "%xor_ln106_1248 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_960" [./layer.h:106]   --->   Operation 2843 'xor' 'xor_ln106_1248' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1617)   --->   "%xor_ln106_1249 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_962" [./layer.h:106]   --->   Operation 2844 'xor' 'xor_ln106_1249' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1618)   --->   "%xor_ln106_1250 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_964" [./layer.h:106]   --->   Operation 2845 'xor' 'xor_ln106_1250' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1618)   --->   "%xor_ln106_1251 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_966" [./layer.h:106]   --->   Operation 2846 'xor' 'xor_ln106_1251' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1620)   --->   "%xor_ln106_1252 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_968" [./layer.h:106]   --->   Operation 2847 'xor' 'xor_ln106_1252' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1620)   --->   "%xor_ln106_1253 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_970" [./layer.h:106]   --->   Operation 2848 'xor' 'xor_ln106_1253' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2849 [1/1] (0.12ns)   --->   "%xor_ln106_1254 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_972" [./layer.h:106]   --->   Operation 2849 'xor' 'xor_ln106_1254' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2850 [1/1] (0.12ns)   --->   "%xor_ln106_1255 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_974" [./layer.h:106]   --->   Operation 2850 'xor' 'xor_ln106_1255' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2851 [1/1] (0.12ns)   --->   "%xor_ln106_1256 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_976" [./layer.h:106]   --->   Operation 2851 'xor' 'xor_ln106_1256' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1625)   --->   "%xor_ln106_1257 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_978" [./layer.h:106]   --->   Operation 2852 'xor' 'xor_ln106_1257' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1625)   --->   "%xor_ln106_1258 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_980" [./layer.h:106]   --->   Operation 2853 'xor' 'xor_ln106_1258' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1626)   --->   "%xor_ln106_1259 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_982" [./layer.h:106]   --->   Operation 2854 'xor' 'xor_ln106_1259' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1626)   --->   "%xor_ln106_1260 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_984" [./layer.h:106]   --->   Operation 2855 'xor' 'xor_ln106_1260' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1628)   --->   "%xor_ln106_1261 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_986" [./layer.h:106]   --->   Operation 2856 'xor' 'xor_ln106_1261' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1628)   --->   "%xor_ln106_1262 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_988" [./layer.h:106]   --->   Operation 2857 'xor' 'xor_ln106_1262' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2858 [1/1] (0.12ns)   --->   "%xor_ln106_1263 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_990" [./layer.h:106]   --->   Operation 2858 'xor' 'xor_ln106_1263' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2859 [1/1] (0.12ns)   --->   "%xor_ln106_1264 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_992" [./layer.h:106]   --->   Operation 2859 'xor' 'xor_ln106_1264' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2860 [1/1] (0.12ns)   --->   "%xor_ln106_1265 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_994" [./layer.h:106]   --->   Operation 2860 'xor' 'xor_ln106_1265' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1634)   --->   "%xor_ln106_1266 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_996" [./layer.h:106]   --->   Operation 2861 'xor' 'xor_ln106_1266' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1634)   --->   "%xor_ln106_1267 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_998" [./layer.h:106]   --->   Operation 2862 'xor' 'xor_ln106_1267' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1635)   --->   "%xor_ln106_1268 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_1000" [./layer.h:106]   --->   Operation 2863 'xor' 'xor_ln106_1268' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1635)   --->   "%xor_ln106_1269 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_1002" [./layer.h:106]   --->   Operation 2864 'xor' 'xor_ln106_1269' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1637)   --->   "%xor_ln106_1270 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_1004" [./layer.h:106]   --->   Operation 2865 'xor' 'xor_ln106_1270' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1637)   --->   "%xor_ln106_1271 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_1006" [./layer.h:106]   --->   Operation 2866 'xor' 'xor_ln106_1271' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2867 [1/1] (0.12ns)   --->   "%xor_ln106_1272 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_1008" [./layer.h:106]   --->   Operation 2867 'xor' 'xor_ln106_1272' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2868 [1/1] (0.12ns)   --->   "%xor_ln106_1273 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_1010" [./layer.h:106]   --->   Operation 2868 'xor' 'xor_ln106_1273' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2869 [1/1] (0.12ns)   --->   "%xor_ln106_1274 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_1012" [./layer.h:106]   --->   Operation 2869 'xor' 'xor_ln106_1274' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2870 [1/1] (0.12ns)   --->   "%xor_ln106_1299 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_1158" [./layer.h:106]   --->   Operation 2870 'xor' 'xor_ln106_1299' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2871 [1/1] (0.12ns)   --->   "%xor_ln106_1300 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_1160" [./layer.h:106]   --->   Operation 2871 'xor' 'xor_ln106_1300' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2872 [1/1] (0.12ns)   --->   "%xor_ln106_1301 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_1162" [./layer.h:106]   --->   Operation 2872 'xor' 'xor_ln106_1301' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1669)   --->   "%xor_ln106_1302 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_1164" [./layer.h:106]   --->   Operation 2873 'xor' 'xor_ln106_1302' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1669)   --->   "%xor_ln106_1303 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_1166" [./layer.h:106]   --->   Operation 2874 'xor' 'xor_ln106_1303' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1670)   --->   "%xor_ln106_1304 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_1168" [./layer.h:106]   --->   Operation 2875 'xor' 'xor_ln106_1304' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1670)   --->   "%xor_ln106_1305 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_1170" [./layer.h:106]   --->   Operation 2876 'xor' 'xor_ln106_1305' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1672)   --->   "%xor_ln106_1306 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_1172" [./layer.h:106]   --->   Operation 2877 'xor' 'xor_ln106_1306' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1672)   --->   "%xor_ln106_1307 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_1174" [./layer.h:106]   --->   Operation 2878 'xor' 'xor_ln106_1307' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2879 [1/1] (0.12ns)   --->   "%xor_ln106_1308 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_1176" [./layer.h:106]   --->   Operation 2879 'xor' 'xor_ln106_1308' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2880 [1/1] (0.12ns)   --->   "%xor_ln106_1309 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_1178" [./layer.h:106]   --->   Operation 2880 'xor' 'xor_ln106_1309' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2881 [1/1] (0.12ns)   --->   "%xor_ln106_1310 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_1180" [./layer.h:106]   --->   Operation 2881 'xor' 'xor_ln106_1310' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1677)   --->   "%xor_ln106_1311 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_1182" [./layer.h:106]   --->   Operation 2882 'xor' 'xor_ln106_1311' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1677)   --->   "%xor_ln106_1312 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_1184" [./layer.h:106]   --->   Operation 2883 'xor' 'xor_ln106_1312' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1678)   --->   "%xor_ln106_1313 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_1186" [./layer.h:106]   --->   Operation 2884 'xor' 'xor_ln106_1313' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1678)   --->   "%xor_ln106_1314 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_1188" [./layer.h:106]   --->   Operation 2885 'xor' 'xor_ln106_1314' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1680)   --->   "%xor_ln106_1315 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_1190" [./layer.h:106]   --->   Operation 2886 'xor' 'xor_ln106_1315' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1680)   --->   "%xor_ln106_1316 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_1192" [./layer.h:106]   --->   Operation 2887 'xor' 'xor_ln106_1316' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2888 [1/1] (0.12ns)   --->   "%xor_ln106_1317 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_1194" [./layer.h:106]   --->   Operation 2888 'xor' 'xor_ln106_1317' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2889 [1/1] (0.12ns)   --->   "%xor_ln106_1318 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_1196" [./layer.h:106]   --->   Operation 2889 'xor' 'xor_ln106_1318' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2890 [1/1] (0.12ns)   --->   "%xor_ln106_1319 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_1198" [./layer.h:106]   --->   Operation 2890 'xor' 'xor_ln106_1319' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1688)   --->   "%xor_ln106_1320 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_1200" [./layer.h:106]   --->   Operation 2891 'xor' 'xor_ln106_1320' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1688)   --->   "%xor_ln106_1321 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_1202" [./layer.h:106]   --->   Operation 2892 'xor' 'xor_ln106_1321' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1689)   --->   "%xor_ln106_1322 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_1204" [./layer.h:106]   --->   Operation 2893 'xor' 'xor_ln106_1322' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1689)   --->   "%xor_ln106_1323 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_1206" [./layer.h:106]   --->   Operation 2894 'xor' 'xor_ln106_1323' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2895 [1/1] (0.00ns)   --->   "%tmp_1922 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 8" [./layer.h:106]   --->   Operation 2895 'bitselect' 'tmp_1922' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2896 [1/1] (0.12ns)   --->   "%xor_ln106_1344 = xor i1 %tmp_1922, i1 1" [./layer.h:106]   --->   Operation 2896 'xor' 'xor_ln106_1344' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_1923 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 8" [./layer.h:106]   --->   Operation 2897 'bitselect' 'tmp_1923' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2898 [1/1] (0.00ns)   --->   "%tmp_1924 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 8" [./layer.h:106]   --->   Operation 2898 'bitselect' 'tmp_1924' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_1925 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 8" [./layer.h:106]   --->   Operation 2899 'bitselect' 'tmp_1925' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2900 [1/1] (0.12ns)   --->   "%xor_ln106_1350 = xor i1 %tmp_1925, i1 1" [./layer.h:106]   --->   Operation 2900 'xor' 'xor_ln106_1350' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1713)   --->   "%xor_ln106_1351 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_1350" [./layer.h:106]   --->   Operation 2901 'xor' 'xor_ln106_1351' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_1926 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 8" [./layer.h:106]   --->   Operation 2902 'bitselect' 'tmp_1926' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2903 [1/1] (0.12ns)   --->   "%xor_ln106_1352 = xor i1 %tmp_1926, i1 1" [./layer.h:106]   --->   Operation 2903 'xor' 'xor_ln106_1352' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1713)   --->   "%xor_ln106_1353 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_1352" [./layer.h:106]   --->   Operation 2904 'xor' 'xor_ln106_1353' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2905 [1/1] (0.00ns)   --->   "%tmp_1927 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 8" [./layer.h:106]   --->   Operation 2905 'bitselect' 'tmp_1927' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2906 [1/1] (0.12ns)   --->   "%xor_ln106_1354 = xor i1 %tmp_1927, i1 1" [./layer.h:106]   --->   Operation 2906 'xor' 'xor_ln106_1354' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1714)   --->   "%xor_ln106_1355 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_1354" [./layer.h:106]   --->   Operation 2907 'xor' 'xor_ln106_1355' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2908 [1/1] (0.00ns)   --->   "%tmp_1928 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 8" [./layer.h:106]   --->   Operation 2908 'bitselect' 'tmp_1928' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2909 [1/1] (0.12ns)   --->   "%xor_ln106_1356 = xor i1 %tmp_1928, i1 1" [./layer.h:106]   --->   Operation 2909 'xor' 'xor_ln106_1356' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1714)   --->   "%xor_ln106_1357 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_1356" [./layer.h:106]   --->   Operation 2910 'xor' 'xor_ln106_1357' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2911 [1/1] (0.00ns)   --->   "%tmp_1929 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 8" [./layer.h:106]   --->   Operation 2911 'bitselect' 'tmp_1929' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2912 [1/1] (0.12ns)   --->   "%xor_ln106_1358 = xor i1 %tmp_1929, i1 1" [./layer.h:106]   --->   Operation 2912 'xor' 'xor_ln106_1358' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1716)   --->   "%xor_ln106_1359 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_1358" [./layer.h:106]   --->   Operation 2913 'xor' 'xor_ln106_1359' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_1930 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 8" [./layer.h:106]   --->   Operation 2914 'bitselect' 'tmp_1930' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2915 [1/1] (0.12ns)   --->   "%xor_ln106_1360 = xor i1 %tmp_1930, i1 1" [./layer.h:106]   --->   Operation 2915 'xor' 'xor_ln106_1360' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1716)   --->   "%xor_ln106_1361 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_1360" [./layer.h:106]   --->   Operation 2916 'xor' 'xor_ln106_1361' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2917 [1/1] (0.00ns)   --->   "%tmp_1931 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 8" [./layer.h:106]   --->   Operation 2917 'bitselect' 'tmp_1931' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2918 [1/1] (0.12ns)   --->   "%xor_ln106_1362 = xor i1 %tmp_1931, i1 1" [./layer.h:106]   --->   Operation 2918 'xor' 'xor_ln106_1362' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2919 [1/1] (0.12ns)   --->   "%xor_ln106_1363 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_1362" [./layer.h:106]   --->   Operation 2919 'xor' 'xor_ln106_1363' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_1932 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 8" [./layer.h:106]   --->   Operation 2920 'bitselect' 'tmp_1932' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2921 [1/1] (0.12ns)   --->   "%xor_ln106_1364 = xor i1 %tmp_1932, i1 1" [./layer.h:106]   --->   Operation 2921 'xor' 'xor_ln106_1364' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2922 [1/1] (0.12ns)   --->   "%xor_ln106_1365 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_1364" [./layer.h:106]   --->   Operation 2922 'xor' 'xor_ln106_1365' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_1933 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 8" [./layer.h:106]   --->   Operation 2923 'bitselect' 'tmp_1933' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2924 [1/1] (0.12ns)   --->   "%xor_ln106_1366 = xor i1 %tmp_1933, i1 1" [./layer.h:106]   --->   Operation 2924 'xor' 'xor_ln106_1366' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2925 [1/1] (0.12ns)   --->   "%xor_ln106_1367 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_1366" [./layer.h:106]   --->   Operation 2925 'xor' 'xor_ln106_1367' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_1934 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 8" [./layer.h:106]   --->   Operation 2926 'bitselect' 'tmp_1934' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2927 [1/1] (0.12ns)   --->   "%xor_ln106_1368 = xor i1 %tmp_1934, i1 1" [./layer.h:106]   --->   Operation 2927 'xor' 'xor_ln106_1368' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1723)   --->   "%xor_ln106_1369 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_1368" [./layer.h:106]   --->   Operation 2928 'xor' 'xor_ln106_1369' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_1935 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 8" [./layer.h:106]   --->   Operation 2929 'bitselect' 'tmp_1935' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2930 [1/1] (0.12ns)   --->   "%xor_ln106_1370 = xor i1 %tmp_1935, i1 1" [./layer.h:106]   --->   Operation 2930 'xor' 'xor_ln106_1370' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1723)   --->   "%xor_ln106_1371 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_1370" [./layer.h:106]   --->   Operation 2931 'xor' 'xor_ln106_1371' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2932 [1/1] (0.00ns)   --->   "%tmp_1936 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 8" [./layer.h:106]   --->   Operation 2932 'bitselect' 'tmp_1936' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2933 [1/1] (0.12ns)   --->   "%xor_ln106_1372 = xor i1 %tmp_1936, i1 1" [./layer.h:106]   --->   Operation 2933 'xor' 'xor_ln106_1372' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1724)   --->   "%xor_ln106_1373 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_1372" [./layer.h:106]   --->   Operation 2934 'xor' 'xor_ln106_1373' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2935 [1/1] (0.00ns)   --->   "%tmp_1937 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 8" [./layer.h:106]   --->   Operation 2935 'bitselect' 'tmp_1937' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2936 [1/1] (0.12ns)   --->   "%xor_ln106_1374 = xor i1 %tmp_1937, i1 1" [./layer.h:106]   --->   Operation 2936 'xor' 'xor_ln106_1374' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1724)   --->   "%xor_ln106_1375 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_1374" [./layer.h:106]   --->   Operation 2937 'xor' 'xor_ln106_1375' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_1938 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 8" [./layer.h:106]   --->   Operation 2938 'bitselect' 'tmp_1938' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2939 [1/1] (0.12ns)   --->   "%xor_ln106_1376 = xor i1 %tmp_1938, i1 1" [./layer.h:106]   --->   Operation 2939 'xor' 'xor_ln106_1376' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1726)   --->   "%xor_ln106_1377 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_1376" [./layer.h:106]   --->   Operation 2940 'xor' 'xor_ln106_1377' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_1939 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 8" [./layer.h:106]   --->   Operation 2941 'bitselect' 'tmp_1939' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2942 [1/1] (0.12ns)   --->   "%xor_ln106_1378 = xor i1 %tmp_1939, i1 1" [./layer.h:106]   --->   Operation 2942 'xor' 'xor_ln106_1378' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1726)   --->   "%xor_ln106_1379 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_1378" [./layer.h:106]   --->   Operation 2943 'xor' 'xor_ln106_1379' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2944 [1/1] (0.00ns)   --->   "%tmp_1940 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 8" [./layer.h:106]   --->   Operation 2944 'bitselect' 'tmp_1940' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2945 [1/1] (0.12ns)   --->   "%xor_ln106_1380 = xor i1 %tmp_1940, i1 1" [./layer.h:106]   --->   Operation 2945 'xor' 'xor_ln106_1380' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2946 [1/1] (0.12ns)   --->   "%xor_ln106_1381 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_1380" [./layer.h:106]   --->   Operation 2946 'xor' 'xor_ln106_1381' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_1941 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 8" [./layer.h:106]   --->   Operation 2947 'bitselect' 'tmp_1941' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2948 [1/1] (0.12ns)   --->   "%xor_ln106_1382 = xor i1 %tmp_1941, i1 1" [./layer.h:106]   --->   Operation 2948 'xor' 'xor_ln106_1382' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2949 [1/1] (0.12ns)   --->   "%xor_ln106_1383 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_1382" [./layer.h:106]   --->   Operation 2949 'xor' 'xor_ln106_1383' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2950 [1/1] (0.00ns)   --->   "%tmp_1942 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 8" [./layer.h:106]   --->   Operation 2950 'bitselect' 'tmp_1942' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2951 [1/1] (0.12ns)   --->   "%xor_ln106_1384 = xor i1 %tmp_1942, i1 1" [./layer.h:106]   --->   Operation 2951 'xor' 'xor_ln106_1384' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2952 [1/1] (0.12ns)   --->   "%xor_ln106_1385 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_1384" [./layer.h:106]   --->   Operation 2952 'xor' 'xor_ln106_1385' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2953 [1/1] (0.00ns)   --->   "%tmp_1943 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 8" [./layer.h:106]   --->   Operation 2953 'bitselect' 'tmp_1943' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2954 [1/1] (0.12ns)   --->   "%xor_ln106_1386 = xor i1 %tmp_1943, i1 1" [./layer.h:106]   --->   Operation 2954 'xor' 'xor_ln106_1386' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1731)   --->   "%xor_ln106_1387 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_1386" [./layer.h:106]   --->   Operation 2955 'xor' 'xor_ln106_1387' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_1944 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 8" [./layer.h:106]   --->   Operation 2956 'bitselect' 'tmp_1944' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2957 [1/1] (0.12ns)   --->   "%xor_ln106_1388 = xor i1 %tmp_1944, i1 1" [./layer.h:106]   --->   Operation 2957 'xor' 'xor_ln106_1388' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1731)   --->   "%xor_ln106_1389 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_1388" [./layer.h:106]   --->   Operation 2958 'xor' 'xor_ln106_1389' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_1945 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 8" [./layer.h:106]   --->   Operation 2959 'bitselect' 'tmp_1945' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2960 [1/1] (0.12ns)   --->   "%xor_ln106_1390 = xor i1 %tmp_1945, i1 1" [./layer.h:106]   --->   Operation 2960 'xor' 'xor_ln106_1390' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1732)   --->   "%xor_ln106_1391 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_1390" [./layer.h:106]   --->   Operation 2961 'xor' 'xor_ln106_1391' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2962 [1/1] (0.00ns)   --->   "%tmp_1946 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 8" [./layer.h:106]   --->   Operation 2962 'bitselect' 'tmp_1946' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2963 [1/1] (0.12ns)   --->   "%xor_ln106_1392 = xor i1 %tmp_1946, i1 1" [./layer.h:106]   --->   Operation 2963 'xor' 'xor_ln106_1392' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1732)   --->   "%xor_ln106_1393 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_1392" [./layer.h:106]   --->   Operation 2964 'xor' 'xor_ln106_1393' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2965 [1/1] (0.00ns)   --->   "%tmp_1947 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 8" [./layer.h:106]   --->   Operation 2965 'bitselect' 'tmp_1947' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2966 [1/1] (0.12ns)   --->   "%xor_ln106_1394 = xor i1 %tmp_1947, i1 1" [./layer.h:106]   --->   Operation 2966 'xor' 'xor_ln106_1394' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1734)   --->   "%xor_ln106_1395 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_1394" [./layer.h:106]   --->   Operation 2967 'xor' 'xor_ln106_1395' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_1948 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 8" [./layer.h:106]   --->   Operation 2968 'bitselect' 'tmp_1948' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2969 [1/1] (0.12ns)   --->   "%xor_ln106_1396 = xor i1 %tmp_1948, i1 1" [./layer.h:106]   --->   Operation 2969 'xor' 'xor_ln106_1396' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1734)   --->   "%xor_ln106_1397 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_1396" [./layer.h:106]   --->   Operation 2970 'xor' 'xor_ln106_1397' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2971 [1/1] (0.00ns)   --->   "%tmp_1949 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 8" [./layer.h:106]   --->   Operation 2971 'bitselect' 'tmp_1949' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2972 [1/1] (0.12ns)   --->   "%xor_ln106_1398 = xor i1 %tmp_1949, i1 1" [./layer.h:106]   --->   Operation 2972 'xor' 'xor_ln106_1398' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2973 [1/1] (0.12ns)   --->   "%xor_ln106_1399 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_1398" [./layer.h:106]   --->   Operation 2973 'xor' 'xor_ln106_1399' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2974 [1/1] (0.00ns)   --->   "%tmp_1950 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 8" [./layer.h:106]   --->   Operation 2974 'bitselect' 'tmp_1950' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2975 [1/1] (0.12ns)   --->   "%xor_ln106_1400 = xor i1 %tmp_1950, i1 1" [./layer.h:106]   --->   Operation 2975 'xor' 'xor_ln106_1400' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2976 [1/1] (0.12ns)   --->   "%xor_ln106_1401 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_1400" [./layer.h:106]   --->   Operation 2976 'xor' 'xor_ln106_1401' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2977 [1/1] (0.00ns)   --->   "%tmp_1951 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 8" [./layer.h:106]   --->   Operation 2977 'bitselect' 'tmp_1951' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2978 [1/1] (0.12ns)   --->   "%xor_ln106_1402 = xor i1 %tmp_1951, i1 1" [./layer.h:106]   --->   Operation 2978 'xor' 'xor_ln106_1402' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2979 [1/1] (0.12ns)   --->   "%xor_ln106_1403 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_1402" [./layer.h:106]   --->   Operation 2979 'xor' 'xor_ln106_1403' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_1952 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 8" [./layer.h:106]   --->   Operation 2980 'bitselect' 'tmp_1952' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_1953 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 8" [./layer.h:106]   --->   Operation 2981 'bitselect' 'tmp_1953' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1617)   --->   "%zext_ln886_1622 = zext i1 %xor_ln106_1248"   --->   Operation 2982 'zext' 'zext_ln886_1622' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1617)   --->   "%zext_ln886_1623 = zext i1 %xor_ln106_1249"   --->   Operation 2983 'zext' 'zext_ln886_1623' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1618)   --->   "%zext_ln886_1624 = zext i1 %xor_ln106_1250"   --->   Operation 2984 'zext' 'zext_ln886_1624' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1618)   --->   "%zext_ln886_1625 = zext i1 %xor_ln106_1251"   --->   Operation 2985 'zext' 'zext_ln886_1625' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1620)   --->   "%zext_ln886_1626 = zext i1 %xor_ln106_1252"   --->   Operation 2986 'zext' 'zext_ln886_1626' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1620)   --->   "%zext_ln886_1627 = zext i1 %xor_ln106_1253"   --->   Operation 2987 'zext' 'zext_ln886_1627' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln886_1628 = zext i1 %xor_ln106_1254"   --->   Operation 2988 'zext' 'zext_ln886_1628' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2989 [1/1] (0.00ns)   --->   "%zext_ln886_1629 = zext i1 %xor_ln106_1255"   --->   Operation 2989 'zext' 'zext_ln886_1629' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2990 [1/1] (0.00ns)   --->   "%zext_ln886_1630 = zext i1 %xor_ln106_1256"   --->   Operation 2990 'zext' 'zext_ln886_1630' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1625)   --->   "%zext_ln886_1631 = zext i1 %xor_ln106_1257"   --->   Operation 2991 'zext' 'zext_ln886_1631' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1625)   --->   "%zext_ln886_1632 = zext i1 %xor_ln106_1258"   --->   Operation 2992 'zext' 'zext_ln886_1632' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2993 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1626)   --->   "%zext_ln886_1633 = zext i1 %xor_ln106_1259"   --->   Operation 2993 'zext' 'zext_ln886_1633' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2994 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1626)   --->   "%zext_ln886_1634 = zext i1 %xor_ln106_1260"   --->   Operation 2994 'zext' 'zext_ln886_1634' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2995 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1628)   --->   "%zext_ln886_1635 = zext i1 %xor_ln106_1261"   --->   Operation 2995 'zext' 'zext_ln886_1635' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1628)   --->   "%zext_ln886_1636 = zext i1 %xor_ln106_1262"   --->   Operation 2996 'zext' 'zext_ln886_1636' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln886_1637 = zext i1 %xor_ln106_1263"   --->   Operation 2997 'zext' 'zext_ln886_1637' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2998 [1/1] (0.00ns)   --->   "%zext_ln886_1638 = zext i1 %xor_ln106_1264"   --->   Operation 2998 'zext' 'zext_ln886_1638' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 2999 [1/1] (0.00ns)   --->   "%zext_ln886_1639 = zext i1 %xor_ln106_1265"   --->   Operation 2999 'zext' 'zext_ln886_1639' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1634)   --->   "%zext_ln886_1640 = zext i1 %xor_ln106_1266"   --->   Operation 3000 'zext' 'zext_ln886_1640' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1634)   --->   "%zext_ln886_1641 = zext i1 %xor_ln106_1267"   --->   Operation 3001 'zext' 'zext_ln886_1641' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1635)   --->   "%zext_ln886_1642 = zext i1 %xor_ln106_1268"   --->   Operation 3002 'zext' 'zext_ln886_1642' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1635)   --->   "%zext_ln886_1643 = zext i1 %xor_ln106_1269"   --->   Operation 3003 'zext' 'zext_ln886_1643' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1637)   --->   "%zext_ln886_1644 = zext i1 %xor_ln106_1270"   --->   Operation 3004 'zext' 'zext_ln886_1644' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1637)   --->   "%zext_ln886_1645 = zext i1 %xor_ln106_1271"   --->   Operation 3005 'zext' 'zext_ln886_1645' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln886_1646 = zext i1 %xor_ln106_1272"   --->   Operation 3006 'zext' 'zext_ln886_1646' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln886_1647 = zext i1 %xor_ln106_1273"   --->   Operation 3007 'zext' 'zext_ln886_1647' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln886_1648 = zext i1 %xor_ln106_1274"   --->   Operation 3008 'zext' 'zext_ln886_1648' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3009 [1/1] (0.00ns)   --->   "%zext_ln886_1673 = zext i1 %xor_ln106_1299"   --->   Operation 3009 'zext' 'zext_ln886_1673' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln886_1674 = zext i1 %xor_ln106_1300"   --->   Operation 3010 'zext' 'zext_ln886_1674' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3011 [1/1] (0.00ns)   --->   "%zext_ln886_1675 = zext i1 %xor_ln106_1301"   --->   Operation 3011 'zext' 'zext_ln886_1675' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1669)   --->   "%zext_ln886_1676 = zext i1 %xor_ln106_1302"   --->   Operation 3012 'zext' 'zext_ln886_1676' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1669)   --->   "%zext_ln886_1677 = zext i1 %xor_ln106_1303"   --->   Operation 3013 'zext' 'zext_ln886_1677' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1670)   --->   "%zext_ln886_1678 = zext i1 %xor_ln106_1304"   --->   Operation 3014 'zext' 'zext_ln886_1678' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1670)   --->   "%zext_ln886_1679 = zext i1 %xor_ln106_1305"   --->   Operation 3015 'zext' 'zext_ln886_1679' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1672)   --->   "%zext_ln886_1680 = zext i1 %xor_ln106_1306"   --->   Operation 3016 'zext' 'zext_ln886_1680' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1672)   --->   "%zext_ln886_1681 = zext i1 %xor_ln106_1307"   --->   Operation 3017 'zext' 'zext_ln886_1681' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln886_1682 = zext i1 %xor_ln106_1308"   --->   Operation 3018 'zext' 'zext_ln886_1682' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln886_1683 = zext i1 %xor_ln106_1309"   --->   Operation 3019 'zext' 'zext_ln886_1683' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3020 [1/1] (0.00ns)   --->   "%zext_ln886_1684 = zext i1 %xor_ln106_1310"   --->   Operation 3020 'zext' 'zext_ln886_1684' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1677)   --->   "%zext_ln886_1685 = zext i1 %xor_ln106_1311"   --->   Operation 3021 'zext' 'zext_ln886_1685' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1677)   --->   "%zext_ln886_1686 = zext i1 %xor_ln106_1312"   --->   Operation 3022 'zext' 'zext_ln886_1686' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1678)   --->   "%zext_ln886_1687 = zext i1 %xor_ln106_1313"   --->   Operation 3023 'zext' 'zext_ln886_1687' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1678)   --->   "%zext_ln886_1688 = zext i1 %xor_ln106_1314"   --->   Operation 3024 'zext' 'zext_ln886_1688' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1680)   --->   "%zext_ln886_1689 = zext i1 %xor_ln106_1315"   --->   Operation 3025 'zext' 'zext_ln886_1689' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1680)   --->   "%zext_ln886_1690 = zext i1 %xor_ln106_1316"   --->   Operation 3026 'zext' 'zext_ln886_1690' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln886_1691 = zext i1 %xor_ln106_1317"   --->   Operation 3027 'zext' 'zext_ln886_1691' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3028 [1/1] (0.00ns)   --->   "%zext_ln886_1692 = zext i1 %xor_ln106_1318"   --->   Operation 3028 'zext' 'zext_ln886_1692' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3029 [1/1] (0.00ns)   --->   "%zext_ln886_1693 = zext i1 %xor_ln106_1319"   --->   Operation 3029 'zext' 'zext_ln886_1693' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1688)   --->   "%zext_ln886_1694 = zext i1 %xor_ln106_1320"   --->   Operation 3030 'zext' 'zext_ln886_1694' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1688)   --->   "%zext_ln886_1695 = zext i1 %xor_ln106_1321"   --->   Operation 3031 'zext' 'zext_ln886_1695' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1689)   --->   "%zext_ln886_1696 = zext i1 %xor_ln106_1322"   --->   Operation 3032 'zext' 'zext_ln886_1696' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1689)   --->   "%zext_ln886_1697 = zext i1 %xor_ln106_1323"   --->   Operation 3033 'zext' 'zext_ln886_1697' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1713)   --->   "%zext_ln886_1721 = zext i1 %xor_ln106_1351"   --->   Operation 3034 'zext' 'zext_ln886_1721' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1713)   --->   "%zext_ln886_1722 = zext i1 %xor_ln106_1353"   --->   Operation 3035 'zext' 'zext_ln886_1722' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1714)   --->   "%zext_ln886_1723 = zext i1 %xor_ln106_1355"   --->   Operation 3036 'zext' 'zext_ln886_1723' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1714)   --->   "%zext_ln886_1724 = zext i1 %xor_ln106_1357"   --->   Operation 3037 'zext' 'zext_ln886_1724' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1716)   --->   "%zext_ln886_1725 = zext i1 %xor_ln106_1359"   --->   Operation 3038 'zext' 'zext_ln886_1725' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1716)   --->   "%zext_ln886_1726 = zext i1 %xor_ln106_1361"   --->   Operation 3039 'zext' 'zext_ln886_1726' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln886_1727 = zext i1 %xor_ln106_1363"   --->   Operation 3040 'zext' 'zext_ln886_1727' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3041 [1/1] (0.00ns)   --->   "%zext_ln886_1728 = zext i1 %xor_ln106_1365"   --->   Operation 3041 'zext' 'zext_ln886_1728' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3042 [1/1] (0.00ns)   --->   "%zext_ln886_1729 = zext i1 %xor_ln106_1367"   --->   Operation 3042 'zext' 'zext_ln886_1729' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1723)   --->   "%zext_ln886_1730 = zext i1 %xor_ln106_1369"   --->   Operation 3043 'zext' 'zext_ln886_1730' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1723)   --->   "%zext_ln886_1731 = zext i1 %xor_ln106_1371"   --->   Operation 3044 'zext' 'zext_ln886_1731' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1724)   --->   "%zext_ln886_1732 = zext i1 %xor_ln106_1373"   --->   Operation 3045 'zext' 'zext_ln886_1732' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1724)   --->   "%zext_ln886_1733 = zext i1 %xor_ln106_1375"   --->   Operation 3046 'zext' 'zext_ln886_1733' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1726)   --->   "%zext_ln886_1734 = zext i1 %xor_ln106_1377"   --->   Operation 3047 'zext' 'zext_ln886_1734' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1726)   --->   "%zext_ln886_1735 = zext i1 %xor_ln106_1379"   --->   Operation 3048 'zext' 'zext_ln886_1735' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln886_1736 = zext i1 %xor_ln106_1381"   --->   Operation 3049 'zext' 'zext_ln886_1736' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln886_1737 = zext i1 %xor_ln106_1383"   --->   Operation 3050 'zext' 'zext_ln886_1737' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3051 [1/1] (0.00ns)   --->   "%zext_ln886_1738 = zext i1 %xor_ln106_1385"   --->   Operation 3051 'zext' 'zext_ln886_1738' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3052 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1731)   --->   "%zext_ln886_1739 = zext i1 %xor_ln106_1387"   --->   Operation 3052 'zext' 'zext_ln886_1739' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1731)   --->   "%zext_ln886_1740 = zext i1 %xor_ln106_1389"   --->   Operation 3053 'zext' 'zext_ln886_1740' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1732)   --->   "%zext_ln886_1741 = zext i1 %xor_ln106_1391"   --->   Operation 3054 'zext' 'zext_ln886_1741' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1732)   --->   "%zext_ln886_1742 = zext i1 %xor_ln106_1393"   --->   Operation 3055 'zext' 'zext_ln886_1742' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1734)   --->   "%zext_ln886_1743 = zext i1 %xor_ln106_1395"   --->   Operation 3056 'zext' 'zext_ln886_1743' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1734)   --->   "%zext_ln886_1744 = zext i1 %xor_ln106_1397"   --->   Operation 3057 'zext' 'zext_ln886_1744' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3058 [1/1] (0.00ns)   --->   "%zext_ln886_1745 = zext i1 %xor_ln106_1399"   --->   Operation 3058 'zext' 'zext_ln886_1745' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3059 [1/1] (0.00ns)   --->   "%zext_ln886_1746 = zext i1 %xor_ln106_1401"   --->   Operation 3059 'zext' 'zext_ln886_1746' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln886_1747 = zext i1 %xor_ln106_1403"   --->   Operation 3060 'zext' 'zext_ln886_1747' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3061 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1617 = add i2 %zext_ln886_1623, i2 %zext_ln886_1622"   --->   Operation 3061 'add' 'add_ln1715_1617' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3062 [1/1] (0.00ns)   --->   "%zext_ln1715_1527 = zext i2 %add_ln1715_1617"   --->   Operation 3062 'zext' 'zext_ln1715_1527' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3063 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1618 = add i2 %zext_ln886_1624, i2 %zext_ln886_1625"   --->   Operation 3063 'add' 'add_ln1715_1618' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3064 [1/1] (0.00ns)   --->   "%zext_ln1715_1528 = zext i2 %add_ln1715_1618"   --->   Operation 3064 'zext' 'zext_ln1715_1528' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3065 [1/1] (0.43ns)   --->   "%add_ln1715_1619 = add i3 %zext_ln1715_1528, i3 %zext_ln1715_1527"   --->   Operation 3065 'add' 'add_ln1715_1619' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3066 [1/1] (0.00ns)   --->   "%zext_ln1715_1529 = zext i3 %add_ln1715_1619"   --->   Operation 3066 'zext' 'zext_ln1715_1529' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3067 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1620 = add i2 %zext_ln886_1626, i2 %zext_ln886_1627"   --->   Operation 3067 'add' 'add_ln1715_1620' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3068 [1/1] (0.00ns)   --->   "%zext_ln1715_1530 = zext i2 %add_ln1715_1620"   --->   Operation 3068 'zext' 'zext_ln1715_1530' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1621 = add i2 %zext_ln886_1629, i2 %zext_ln886_1630"   --->   Operation 3069 'add' 'add_ln1715_1621' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3070 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1622 = add i2 %add_ln1715_1621, i2 %zext_ln886_1628"   --->   Operation 3070 'add' 'add_ln1715_1622' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3071 [1/1] (0.00ns)   --->   "%zext_ln1715_1531 = zext i2 %add_ln1715_1622"   --->   Operation 3071 'zext' 'zext_ln1715_1531' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3072 [1/1] (0.43ns)   --->   "%add_ln1715_1623 = add i3 %zext_ln1715_1531, i3 %zext_ln1715_1530"   --->   Operation 3072 'add' 'add_ln1715_1623' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln1715_1532 = zext i3 %add_ln1715_1623"   --->   Operation 3073 'zext' 'zext_ln1715_1532' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3074 [1/1] (0.57ns)   --->   "%add_ln1715_1624 = add i4 %zext_ln1715_1532, i4 %zext_ln1715_1529"   --->   Operation 3074 'add' 'add_ln1715_1624' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3075 [1/1] (0.00ns)   --->   "%zext_ln1715_1533 = zext i4 %add_ln1715_1624"   --->   Operation 3075 'zext' 'zext_ln1715_1533' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3076 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1625 = add i2 %zext_ln886_1631, i2 %zext_ln886_1632"   --->   Operation 3076 'add' 'add_ln1715_1625' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln1715_1534 = zext i2 %add_ln1715_1625"   --->   Operation 3077 'zext' 'zext_ln1715_1534' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3078 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1626 = add i2 %zext_ln886_1633, i2 %zext_ln886_1634"   --->   Operation 3078 'add' 'add_ln1715_1626' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln1715_1535 = zext i2 %add_ln1715_1626"   --->   Operation 3079 'zext' 'zext_ln1715_1535' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3080 [1/1] (0.43ns)   --->   "%add_ln1715_1627 = add i3 %zext_ln1715_1535, i3 %zext_ln1715_1534"   --->   Operation 3080 'add' 'add_ln1715_1627' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3081 [1/1] (0.00ns)   --->   "%zext_ln1715_1536 = zext i3 %add_ln1715_1627"   --->   Operation 3081 'zext' 'zext_ln1715_1536' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3082 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1628 = add i2 %zext_ln886_1635, i2 %zext_ln886_1636"   --->   Operation 3082 'add' 'add_ln1715_1628' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln1715_1537 = zext i2 %add_ln1715_1628"   --->   Operation 3083 'zext' 'zext_ln1715_1537' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1629 = add i2 %zext_ln886_1638, i2 %zext_ln886_1639"   --->   Operation 3084 'add' 'add_ln1715_1629' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3085 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1630 = add i2 %add_ln1715_1629, i2 %zext_ln886_1637"   --->   Operation 3085 'add' 'add_ln1715_1630' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln1715_1538 = zext i2 %add_ln1715_1630"   --->   Operation 3086 'zext' 'zext_ln1715_1538' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3087 [1/1] (0.43ns)   --->   "%add_ln1715_1631 = add i3 %zext_ln1715_1538, i3 %zext_ln1715_1537"   --->   Operation 3087 'add' 'add_ln1715_1631' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln1715_1539 = zext i3 %add_ln1715_1631"   --->   Operation 3088 'zext' 'zext_ln1715_1539' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3089 [1/1] (0.57ns)   --->   "%add_ln1715_1632 = add i4 %zext_ln1715_1539, i4 %zext_ln1715_1536"   --->   Operation 3089 'add' 'add_ln1715_1632' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3090 [1/1] (0.00ns)   --->   "%zext_ln1715_1540 = zext i4 %add_ln1715_1632"   --->   Operation 3090 'zext' 'zext_ln1715_1540' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3091 [1/1] (0.70ns)   --->   "%add_ln1715_1633 = add i5 %zext_ln1715_1540, i5 %zext_ln1715_1533"   --->   Operation 3091 'add' 'add_ln1715_1633' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3092 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1634 = add i2 %zext_ln886_1640, i2 %zext_ln886_1641"   --->   Operation 3092 'add' 'add_ln1715_1634' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3093 [1/1] (0.00ns)   --->   "%zext_ln1715_1542 = zext i2 %add_ln1715_1634"   --->   Operation 3093 'zext' 'zext_ln1715_1542' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3094 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1635 = add i2 %zext_ln886_1642, i2 %zext_ln886_1643"   --->   Operation 3094 'add' 'add_ln1715_1635' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln1715_1543 = zext i2 %add_ln1715_1635"   --->   Operation 3095 'zext' 'zext_ln1715_1543' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3096 [1/1] (0.43ns)   --->   "%add_ln1715_1636 = add i3 %zext_ln1715_1543, i3 %zext_ln1715_1542"   --->   Operation 3096 'add' 'add_ln1715_1636' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln1715_1544 = zext i3 %add_ln1715_1636"   --->   Operation 3097 'zext' 'zext_ln1715_1544' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3098 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1637 = add i2 %zext_ln886_1644, i2 %zext_ln886_1645"   --->   Operation 3098 'add' 'add_ln1715_1637' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln1715_1545 = zext i2 %add_ln1715_1637"   --->   Operation 3099 'zext' 'zext_ln1715_1545' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1638 = add i2 %zext_ln886_1647, i2 %zext_ln886_1648"   --->   Operation 3100 'add' 'add_ln1715_1638' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3101 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1639 = add i2 %add_ln1715_1638, i2 %zext_ln886_1646"   --->   Operation 3101 'add' 'add_ln1715_1639' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln1715_1546 = zext i2 %add_ln1715_1639"   --->   Operation 3102 'zext' 'zext_ln1715_1546' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3103 [1/1] (0.43ns)   --->   "%add_ln1715_1640 = add i3 %zext_ln1715_1546, i3 %zext_ln1715_1545"   --->   Operation 3103 'add' 'add_ln1715_1640' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3104 [1/1] (0.00ns)   --->   "%zext_ln1715_1547 = zext i3 %add_ln1715_1640"   --->   Operation 3104 'zext' 'zext_ln1715_1547' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3105 [1/1] (0.57ns)   --->   "%add_ln1715_1641 = add i4 %zext_ln1715_1547, i4 %zext_ln1715_1544"   --->   Operation 3105 'add' 'add_ln1715_1641' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1664 = add i2 %zext_ln886_1674, i2 %zext_ln886_1675"   --->   Operation 3106 'add' 'add_ln1715_1664' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3107 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1665 = add i2 %add_ln1715_1664, i2 %zext_ln886_1673"   --->   Operation 3107 'add' 'add_ln1715_1665' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3108 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1669 = add i2 %zext_ln886_1676, i2 %zext_ln886_1677"   --->   Operation 3108 'add' 'add_ln1715_1669' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3109 [1/1] (0.00ns)   --->   "%zext_ln1715_1573 = zext i2 %add_ln1715_1669"   --->   Operation 3109 'zext' 'zext_ln1715_1573' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3110 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1670 = add i2 %zext_ln886_1678, i2 %zext_ln886_1679"   --->   Operation 3110 'add' 'add_ln1715_1670' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3111 [1/1] (0.00ns)   --->   "%zext_ln1715_1574 = zext i2 %add_ln1715_1670"   --->   Operation 3111 'zext' 'zext_ln1715_1574' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3112 [1/1] (0.43ns)   --->   "%add_ln1715_1671 = add i3 %zext_ln1715_1574, i3 %zext_ln1715_1573"   --->   Operation 3112 'add' 'add_ln1715_1671' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3113 [1/1] (0.00ns)   --->   "%zext_ln1715_1575 = zext i3 %add_ln1715_1671"   --->   Operation 3113 'zext' 'zext_ln1715_1575' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3114 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1672 = add i2 %zext_ln886_1680, i2 %zext_ln886_1681"   --->   Operation 3114 'add' 'add_ln1715_1672' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln1715_1576 = zext i2 %add_ln1715_1672"   --->   Operation 3115 'zext' 'zext_ln1715_1576' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1673 = add i2 %zext_ln886_1683, i2 %zext_ln886_1684"   --->   Operation 3116 'add' 'add_ln1715_1673' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3117 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1674 = add i2 %add_ln1715_1673, i2 %zext_ln886_1682"   --->   Operation 3117 'add' 'add_ln1715_1674' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3118 [1/1] (0.00ns)   --->   "%zext_ln1715_1577 = zext i2 %add_ln1715_1674"   --->   Operation 3118 'zext' 'zext_ln1715_1577' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3119 [1/1] (0.43ns)   --->   "%add_ln1715_1675 = add i3 %zext_ln1715_1577, i3 %zext_ln1715_1576"   --->   Operation 3119 'add' 'add_ln1715_1675' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3120 [1/1] (0.00ns)   --->   "%zext_ln1715_1578 = zext i3 %add_ln1715_1675"   --->   Operation 3120 'zext' 'zext_ln1715_1578' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3121 [1/1] (0.57ns)   --->   "%add_ln1715_1676 = add i4 %zext_ln1715_1578, i4 %zext_ln1715_1575"   --->   Operation 3121 'add' 'add_ln1715_1676' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3122 [1/1] (0.00ns)   --->   "%zext_ln1715_1579 = zext i4 %add_ln1715_1676"   --->   Operation 3122 'zext' 'zext_ln1715_1579' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3123 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1677 = add i2 %zext_ln886_1685, i2 %zext_ln886_1686"   --->   Operation 3123 'add' 'add_ln1715_1677' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3124 [1/1] (0.00ns)   --->   "%zext_ln1715_1580 = zext i2 %add_ln1715_1677"   --->   Operation 3124 'zext' 'zext_ln1715_1580' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3125 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1678 = add i2 %zext_ln886_1687, i2 %zext_ln886_1688"   --->   Operation 3125 'add' 'add_ln1715_1678' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln1715_1581 = zext i2 %add_ln1715_1678"   --->   Operation 3126 'zext' 'zext_ln1715_1581' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3127 [1/1] (0.43ns)   --->   "%add_ln1715_1679 = add i3 %zext_ln1715_1581, i3 %zext_ln1715_1580"   --->   Operation 3127 'add' 'add_ln1715_1679' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3128 [1/1] (0.00ns)   --->   "%zext_ln1715_1582 = zext i3 %add_ln1715_1679"   --->   Operation 3128 'zext' 'zext_ln1715_1582' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3129 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1680 = add i2 %zext_ln886_1689, i2 %zext_ln886_1690"   --->   Operation 3129 'add' 'add_ln1715_1680' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3130 [1/1] (0.00ns)   --->   "%zext_ln1715_1583 = zext i2 %add_ln1715_1680"   --->   Operation 3130 'zext' 'zext_ln1715_1583' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1681 = add i2 %zext_ln886_1692, i2 %zext_ln886_1693"   --->   Operation 3131 'add' 'add_ln1715_1681' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3132 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1682 = add i2 %add_ln1715_1681, i2 %zext_ln886_1691"   --->   Operation 3132 'add' 'add_ln1715_1682' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3133 [1/1] (0.00ns)   --->   "%zext_ln1715_1584 = zext i2 %add_ln1715_1682"   --->   Operation 3133 'zext' 'zext_ln1715_1584' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3134 [1/1] (0.43ns)   --->   "%add_ln1715_1683 = add i3 %zext_ln1715_1584, i3 %zext_ln1715_1583"   --->   Operation 3134 'add' 'add_ln1715_1683' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3135 [1/1] (0.00ns)   --->   "%zext_ln1715_1585 = zext i3 %add_ln1715_1683"   --->   Operation 3135 'zext' 'zext_ln1715_1585' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3136 [1/1] (0.57ns)   --->   "%add_ln1715_1684 = add i4 %zext_ln1715_1585, i4 %zext_ln1715_1582"   --->   Operation 3136 'add' 'add_ln1715_1684' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln1715_1586 = zext i4 %add_ln1715_1684"   --->   Operation 3137 'zext' 'zext_ln1715_1586' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3138 [1/1] (0.70ns)   --->   "%add_ln1715_1685 = add i5 %zext_ln1715_1586, i5 %zext_ln1715_1579"   --->   Operation 3138 'add' 'add_ln1715_1685' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3139 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1688 = add i2 %zext_ln886_1694, i2 %zext_ln886_1695"   --->   Operation 3139 'add' 'add_ln1715_1688' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3140 [1/1] (0.00ns)   --->   "%zext_ln1715_1590 = zext i2 %add_ln1715_1688"   --->   Operation 3140 'zext' 'zext_ln1715_1590' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3141 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1689 = add i2 %zext_ln886_1696, i2 %zext_ln886_1697"   --->   Operation 3141 'add' 'add_ln1715_1689' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3142 [1/1] (0.00ns)   --->   "%zext_ln1715_1591 = zext i2 %add_ln1715_1689"   --->   Operation 3142 'zext' 'zext_ln1715_1591' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3143 [1/1] (0.43ns)   --->   "%add_ln1715_1690 = add i3 %zext_ln1715_1591, i3 %zext_ln1715_1590"   --->   Operation 3143 'add' 'add_ln1715_1690' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3144 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1713 = add i2 %zext_ln886_1721, i2 %zext_ln886_1722"   --->   Operation 3144 'add' 'add_ln1715_1713' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln1715_1612 = zext i2 %add_ln1715_1713"   --->   Operation 3145 'zext' 'zext_ln1715_1612' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3146 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1714 = add i2 %zext_ln886_1723, i2 %zext_ln886_1724"   --->   Operation 3146 'add' 'add_ln1715_1714' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3147 [1/1] (0.00ns)   --->   "%zext_ln1715_1613 = zext i2 %add_ln1715_1714"   --->   Operation 3147 'zext' 'zext_ln1715_1613' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3148 [1/1] (0.43ns)   --->   "%add_ln1715_1715 = add i3 %zext_ln1715_1613, i3 %zext_ln1715_1612"   --->   Operation 3148 'add' 'add_ln1715_1715' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3149 [1/1] (0.00ns)   --->   "%zext_ln1715_1614 = zext i3 %add_ln1715_1715"   --->   Operation 3149 'zext' 'zext_ln1715_1614' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3150 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1716 = add i2 %zext_ln886_1725, i2 %zext_ln886_1726"   --->   Operation 3150 'add' 'add_ln1715_1716' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3151 [1/1] (0.00ns)   --->   "%zext_ln1715_1615 = zext i2 %add_ln1715_1716"   --->   Operation 3151 'zext' 'zext_ln1715_1615' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1717 = add i2 %zext_ln886_1728, i2 %zext_ln886_1729"   --->   Operation 3152 'add' 'add_ln1715_1717' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3153 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1718 = add i2 %add_ln1715_1717, i2 %zext_ln886_1727"   --->   Operation 3153 'add' 'add_ln1715_1718' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3154 [1/1] (0.00ns)   --->   "%zext_ln1715_1616 = zext i2 %add_ln1715_1718"   --->   Operation 3154 'zext' 'zext_ln1715_1616' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3155 [1/1] (0.43ns)   --->   "%add_ln1715_1719 = add i3 %zext_ln1715_1616, i3 %zext_ln1715_1615"   --->   Operation 3155 'add' 'add_ln1715_1719' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3156 [1/1] (0.00ns)   --->   "%zext_ln1715_1617 = zext i3 %add_ln1715_1719"   --->   Operation 3156 'zext' 'zext_ln1715_1617' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3157 [1/1] (0.57ns)   --->   "%add_ln1715_1720 = add i4 %zext_ln1715_1617, i4 %zext_ln1715_1614"   --->   Operation 3157 'add' 'add_ln1715_1720' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3158 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1723 = add i2 %zext_ln886_1730, i2 %zext_ln886_1731"   --->   Operation 3158 'add' 'add_ln1715_1723' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3159 [1/1] (0.00ns)   --->   "%zext_ln1715_1621 = zext i2 %add_ln1715_1723"   --->   Operation 3159 'zext' 'zext_ln1715_1621' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3160 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1724 = add i2 %zext_ln886_1732, i2 %zext_ln886_1733"   --->   Operation 3160 'add' 'add_ln1715_1724' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln1715_1622 = zext i2 %add_ln1715_1724"   --->   Operation 3161 'zext' 'zext_ln1715_1622' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3162 [1/1] (0.43ns)   --->   "%add_ln1715_1725 = add i3 %zext_ln1715_1622, i3 %zext_ln1715_1621"   --->   Operation 3162 'add' 'add_ln1715_1725' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3163 [1/1] (0.00ns)   --->   "%zext_ln1715_1623 = zext i3 %add_ln1715_1725"   --->   Operation 3163 'zext' 'zext_ln1715_1623' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3164 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1726 = add i2 %zext_ln886_1734, i2 %zext_ln886_1735"   --->   Operation 3164 'add' 'add_ln1715_1726' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln1715_1624 = zext i2 %add_ln1715_1726"   --->   Operation 3165 'zext' 'zext_ln1715_1624' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1727 = add i2 %zext_ln886_1737, i2 %zext_ln886_1738"   --->   Operation 3166 'add' 'add_ln1715_1727' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3167 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1728 = add i2 %add_ln1715_1727, i2 %zext_ln886_1736"   --->   Operation 3167 'add' 'add_ln1715_1728' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3168 [1/1] (0.00ns)   --->   "%zext_ln1715_1625 = zext i2 %add_ln1715_1728"   --->   Operation 3168 'zext' 'zext_ln1715_1625' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3169 [1/1] (0.43ns)   --->   "%add_ln1715_1729 = add i3 %zext_ln1715_1625, i3 %zext_ln1715_1624"   --->   Operation 3169 'add' 'add_ln1715_1729' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3170 [1/1] (0.00ns)   --->   "%zext_ln1715_1626 = zext i3 %add_ln1715_1729"   --->   Operation 3170 'zext' 'zext_ln1715_1626' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3171 [1/1] (0.57ns)   --->   "%add_ln1715_1730 = add i4 %zext_ln1715_1626, i4 %zext_ln1715_1623"   --->   Operation 3171 'add' 'add_ln1715_1730' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln1715_1627 = zext i4 %add_ln1715_1730"   --->   Operation 3172 'zext' 'zext_ln1715_1627' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3173 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1731 = add i2 %zext_ln886_1739, i2 %zext_ln886_1740"   --->   Operation 3173 'add' 'add_ln1715_1731' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3174 [1/1] (0.00ns)   --->   "%zext_ln1715_1628 = zext i2 %add_ln1715_1731"   --->   Operation 3174 'zext' 'zext_ln1715_1628' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3175 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1732 = add i2 %zext_ln886_1741, i2 %zext_ln886_1742"   --->   Operation 3175 'add' 'add_ln1715_1732' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3176 [1/1] (0.00ns)   --->   "%zext_ln1715_1629 = zext i2 %add_ln1715_1732"   --->   Operation 3176 'zext' 'zext_ln1715_1629' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3177 [1/1] (0.43ns)   --->   "%add_ln1715_1733 = add i3 %zext_ln1715_1629, i3 %zext_ln1715_1628"   --->   Operation 3177 'add' 'add_ln1715_1733' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3178 [1/1] (0.00ns)   --->   "%zext_ln1715_1630 = zext i3 %add_ln1715_1733"   --->   Operation 3178 'zext' 'zext_ln1715_1630' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3179 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1734 = add i2 %zext_ln886_1743, i2 %zext_ln886_1744"   --->   Operation 3179 'add' 'add_ln1715_1734' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3180 [1/1] (0.00ns)   --->   "%zext_ln1715_1631 = zext i2 %add_ln1715_1734"   --->   Operation 3180 'zext' 'zext_ln1715_1631' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1735 = add i2 %zext_ln886_1746, i2 %zext_ln886_1747"   --->   Operation 3181 'add' 'add_ln1715_1735' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3182 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1736 = add i2 %add_ln1715_1735, i2 %zext_ln886_1745"   --->   Operation 3182 'add' 'add_ln1715_1736' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3183 [1/1] (0.00ns)   --->   "%zext_ln1715_1632 = zext i2 %add_ln1715_1736"   --->   Operation 3183 'zext' 'zext_ln1715_1632' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3184 [1/1] (0.43ns)   --->   "%add_ln1715_1737 = add i3 %zext_ln1715_1632, i3 %zext_ln1715_1631"   --->   Operation 3184 'add' 'add_ln1715_1737' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3185 [1/1] (0.00ns)   --->   "%zext_ln1715_1633 = zext i3 %add_ln1715_1737"   --->   Operation 3185 'zext' 'zext_ln1715_1633' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3186 [1/1] (0.57ns)   --->   "%add_ln1715_1738 = add i4 %zext_ln1715_1633, i4 %zext_ln1715_1630"   --->   Operation 3186 'add' 'add_ln1715_1738' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln1715_1634 = zext i4 %add_ln1715_1738"   --->   Operation 3187 'zext' 'zext_ln1715_1634' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3188 [1/1] (0.70ns)   --->   "%add_ln1715_1739 = add i5 %zext_ln1715_1634, i5 %zext_ln1715_1627"   --->   Operation 3188 'add' 'add_ln1715_1739' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3189 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1759)   --->   "%xor_ln106_1440 = xor i1 %p_ZL7w_conv2_0_0_0_load, i1 %xor_ln106_1152" [./layer.h:106]   --->   Operation 3189 'xor' 'xor_ln106_1440' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1759)   --->   "%xor_ln106_1441 = xor i1 %p_ZL7w_conv2_1_0_0_load, i1 %xor_ln106_1154" [./layer.h:106]   --->   Operation 3190 'xor' 'xor_ln106_1441' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1760)   --->   "%xor_ln106_1442 = xor i1 %p_ZL7w_conv2_2_0_0_load, i1 %xor_ln106_1156" [./layer.h:106]   --->   Operation 3191 'xor' 'xor_ln106_1442' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1760)   --->   "%xor_ln106_1443 = xor i1 %p_ZL7w_conv2_3_0_0_load, i1 %xor_ln106_1158" [./layer.h:106]   --->   Operation 3192 'xor' 'xor_ln106_1443' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1762)   --->   "%xor_ln106_1444 = xor i1 %p_ZL7w_conv2_4_0_0_load, i1 %xor_ln106_1160" [./layer.h:106]   --->   Operation 3193 'xor' 'xor_ln106_1444' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1762)   --->   "%xor_ln106_1445 = xor i1 %p_ZL7w_conv2_5_0_0_load, i1 %xor_ln106_1162" [./layer.h:106]   --->   Operation 3194 'xor' 'xor_ln106_1445' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3195 [1/1] (0.12ns)   --->   "%xor_ln106_1446 = xor i1 %p_ZL7w_conv2_6_0_0_load, i1 %xor_ln106_1164" [./layer.h:106]   --->   Operation 3195 'xor' 'xor_ln106_1446' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3196 [1/1] (0.12ns)   --->   "%xor_ln106_1447 = xor i1 %p_ZL7w_conv2_7_0_0_load, i1 %xor_ln106_1166" [./layer.h:106]   --->   Operation 3196 'xor' 'xor_ln106_1447' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3197 [1/1] (0.12ns)   --->   "%xor_ln106_1448 = xor i1 %p_ZL7w_conv2_8_0_0_load, i1 %xor_ln106_1168" [./layer.h:106]   --->   Operation 3197 'xor' 'xor_ln106_1448' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1767)   --->   "%xor_ln106_1449 = xor i1 %p_ZL7w_conv2_9_0_0_load, i1 %xor_ln106_1170" [./layer.h:106]   --->   Operation 3198 'xor' 'xor_ln106_1449' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1767)   --->   "%xor_ln106_1450 = xor i1 %p_ZL7w_conv2_10_0_0_load, i1 %xor_ln106_1172" [./layer.h:106]   --->   Operation 3199 'xor' 'xor_ln106_1450' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1768)   --->   "%xor_ln106_1451 = xor i1 %p_ZL7w_conv2_11_0_0_load, i1 %xor_ln106_1174" [./layer.h:106]   --->   Operation 3200 'xor' 'xor_ln106_1451' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1768)   --->   "%xor_ln106_1452 = xor i1 %p_ZL7w_conv2_12_0_0_load, i1 %xor_ln106_1176" [./layer.h:106]   --->   Operation 3201 'xor' 'xor_ln106_1452' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1770)   --->   "%xor_ln106_1453 = xor i1 %p_ZL7w_conv2_13_0_0_load, i1 %xor_ln106_1178" [./layer.h:106]   --->   Operation 3202 'xor' 'xor_ln106_1453' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1770)   --->   "%xor_ln106_1454 = xor i1 %p_ZL7w_conv2_14_0_0_load, i1 %xor_ln106_1180" [./layer.h:106]   --->   Operation 3203 'xor' 'xor_ln106_1454' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3204 [1/1] (0.12ns)   --->   "%xor_ln106_1455 = xor i1 %p_ZL7w_conv2_15_0_0_load, i1 %xor_ln106_1182" [./layer.h:106]   --->   Operation 3204 'xor' 'xor_ln106_1455' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3205 [1/1] (0.12ns)   --->   "%xor_ln106_1456 = xor i1 %p_ZL7w_conv2_0_1_0_load, i1 %xor_ln106_1184" [./layer.h:106]   --->   Operation 3205 'xor' 'xor_ln106_1456' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3206 [1/1] (0.12ns)   --->   "%xor_ln106_1457 = xor i1 %p_ZL7w_conv2_1_1_0_load, i1 %xor_ln106_1186" [./layer.h:106]   --->   Operation 3206 'xor' 'xor_ln106_1457' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1776)   --->   "%xor_ln106_1458 = xor i1 %p_ZL7w_conv2_2_1_0_load, i1 %xor_ln106_1188" [./layer.h:106]   --->   Operation 3207 'xor' 'xor_ln106_1458' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1776)   --->   "%xor_ln106_1459 = xor i1 %p_ZL7w_conv2_3_1_0_load, i1 %xor_ln106_1190" [./layer.h:106]   --->   Operation 3208 'xor' 'xor_ln106_1459' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1777)   --->   "%xor_ln106_1460 = xor i1 %p_ZL7w_conv2_4_1_0_load, i1 %xor_ln106_1192" [./layer.h:106]   --->   Operation 3209 'xor' 'xor_ln106_1460' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1777)   --->   "%xor_ln106_1461 = xor i1 %p_ZL7w_conv2_5_1_0_load, i1 %xor_ln106_1194" [./layer.h:106]   --->   Operation 3210 'xor' 'xor_ln106_1461' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1779)   --->   "%xor_ln106_1462 = xor i1 %p_ZL7w_conv2_6_1_0_load, i1 %xor_ln106_1196" [./layer.h:106]   --->   Operation 3211 'xor' 'xor_ln106_1462' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1779)   --->   "%xor_ln106_1463 = xor i1 %p_ZL7w_conv2_7_1_0_load, i1 %xor_ln106_1198" [./layer.h:106]   --->   Operation 3212 'xor' 'xor_ln106_1463' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3213 [1/1] (0.12ns)   --->   "%xor_ln106_1464 = xor i1 %p_ZL7w_conv2_8_1_0_load, i1 %xor_ln106_1200" [./layer.h:106]   --->   Operation 3213 'xor' 'xor_ln106_1464' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3214 [1/1] (0.12ns)   --->   "%xor_ln106_1465 = xor i1 %p_ZL7w_conv2_9_1_0_load, i1 %xor_ln106_1202" [./layer.h:106]   --->   Operation 3214 'xor' 'xor_ln106_1465' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3215 [1/1] (0.12ns)   --->   "%xor_ln106_1466 = xor i1 %p_ZL7w_conv2_10_1_0_load, i1 %xor_ln106_1204" [./layer.h:106]   --->   Operation 3215 'xor' 'xor_ln106_1466' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3216 [1/1] (0.12ns)   --->   "%xor_ln106_1491 = xor i1 %p_ZL7w_conv2_3_0_1_load, i1 %xor_ln106_1350" [./layer.h:106]   --->   Operation 3216 'xor' 'xor_ln106_1491' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3217 [1/1] (0.12ns)   --->   "%xor_ln106_1492 = xor i1 %p_ZL7w_conv2_4_0_1_load, i1 %xor_ln106_1352" [./layer.h:106]   --->   Operation 3217 'xor' 'xor_ln106_1492' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3218 [1/1] (0.12ns)   --->   "%xor_ln106_1493 = xor i1 %p_ZL7w_conv2_5_0_1_load, i1 %xor_ln106_1354" [./layer.h:106]   --->   Operation 3218 'xor' 'xor_ln106_1493' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1811)   --->   "%xor_ln106_1494 = xor i1 %p_ZL7w_conv2_6_0_1_load, i1 %xor_ln106_1356" [./layer.h:106]   --->   Operation 3219 'xor' 'xor_ln106_1494' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1811)   --->   "%xor_ln106_1495 = xor i1 %p_ZL7w_conv2_7_0_1_load, i1 %xor_ln106_1358" [./layer.h:106]   --->   Operation 3220 'xor' 'xor_ln106_1495' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1812)   --->   "%xor_ln106_1496 = xor i1 %p_ZL7w_conv2_8_0_1_load, i1 %xor_ln106_1360" [./layer.h:106]   --->   Operation 3221 'xor' 'xor_ln106_1496' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1812)   --->   "%xor_ln106_1497 = xor i1 %p_ZL7w_conv2_9_0_1_load, i1 %xor_ln106_1362" [./layer.h:106]   --->   Operation 3222 'xor' 'xor_ln106_1497' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1814)   --->   "%xor_ln106_1498 = xor i1 %p_ZL7w_conv2_10_0_1_load, i1 %xor_ln106_1364" [./layer.h:106]   --->   Operation 3223 'xor' 'xor_ln106_1498' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1814)   --->   "%xor_ln106_1499 = xor i1 %p_ZL7w_conv2_11_0_1_load, i1 %xor_ln106_1366" [./layer.h:106]   --->   Operation 3224 'xor' 'xor_ln106_1499' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3225 [1/1] (0.12ns)   --->   "%xor_ln106_1500 = xor i1 %p_ZL7w_conv2_12_0_1_load, i1 %xor_ln106_1368" [./layer.h:106]   --->   Operation 3225 'xor' 'xor_ln106_1500' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3226 [1/1] (0.12ns)   --->   "%xor_ln106_1501 = xor i1 %p_ZL7w_conv2_13_0_1_load, i1 %xor_ln106_1370" [./layer.h:106]   --->   Operation 3226 'xor' 'xor_ln106_1501' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3227 [1/1] (0.12ns)   --->   "%xor_ln106_1502 = xor i1 %p_ZL7w_conv2_14_0_1_load, i1 %xor_ln106_1372" [./layer.h:106]   --->   Operation 3227 'xor' 'xor_ln106_1502' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1819)   --->   "%xor_ln106_1503 = xor i1 %p_ZL7w_conv2_15_0_1_load, i1 %xor_ln106_1374" [./layer.h:106]   --->   Operation 3228 'xor' 'xor_ln106_1503' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1819)   --->   "%xor_ln106_1504 = xor i1 %p_ZL7w_conv2_0_1_1_load, i1 %xor_ln106_1376" [./layer.h:106]   --->   Operation 3229 'xor' 'xor_ln106_1504' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1820)   --->   "%xor_ln106_1505 = xor i1 %p_ZL7w_conv2_1_1_1_load, i1 %xor_ln106_1378" [./layer.h:106]   --->   Operation 3230 'xor' 'xor_ln106_1505' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1820)   --->   "%xor_ln106_1506 = xor i1 %p_ZL7w_conv2_2_1_1_load, i1 %xor_ln106_1380" [./layer.h:106]   --->   Operation 3231 'xor' 'xor_ln106_1506' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1822)   --->   "%xor_ln106_1507 = xor i1 %p_ZL7w_conv2_3_1_1_load, i1 %xor_ln106_1382" [./layer.h:106]   --->   Operation 3232 'xor' 'xor_ln106_1507' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1822)   --->   "%xor_ln106_1508 = xor i1 %p_ZL7w_conv2_4_1_1_load, i1 %xor_ln106_1384" [./layer.h:106]   --->   Operation 3233 'xor' 'xor_ln106_1508' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3234 [1/1] (0.12ns)   --->   "%xor_ln106_1509 = xor i1 %p_ZL7w_conv2_5_1_1_load, i1 %xor_ln106_1386" [./layer.h:106]   --->   Operation 3234 'xor' 'xor_ln106_1509' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3235 [1/1] (0.12ns)   --->   "%xor_ln106_1510 = xor i1 %p_ZL7w_conv2_6_1_1_load, i1 %xor_ln106_1388" [./layer.h:106]   --->   Operation 3235 'xor' 'xor_ln106_1510' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3236 [1/1] (0.12ns)   --->   "%xor_ln106_1511 = xor i1 %p_ZL7w_conv2_7_1_1_load, i1 %xor_ln106_1390" [./layer.h:106]   --->   Operation 3236 'xor' 'xor_ln106_1511' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1830)   --->   "%xor_ln106_1512 = xor i1 %p_ZL7w_conv2_8_1_1_load, i1 %xor_ln106_1392" [./layer.h:106]   --->   Operation 3237 'xor' 'xor_ln106_1512' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1830)   --->   "%xor_ln106_1513 = xor i1 %p_ZL7w_conv2_9_1_1_load, i1 %xor_ln106_1394" [./layer.h:106]   --->   Operation 3238 'xor' 'xor_ln106_1513' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1831)   --->   "%xor_ln106_1514 = xor i1 %p_ZL7w_conv2_10_1_1_load, i1 %xor_ln106_1396" [./layer.h:106]   --->   Operation 3239 'xor' 'xor_ln106_1514' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1831)   --->   "%xor_ln106_1515 = xor i1 %p_ZL7w_conv2_11_1_1_load, i1 %xor_ln106_1398" [./layer.h:106]   --->   Operation 3240 'xor' 'xor_ln106_1515' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1833)   --->   "%xor_ln106_1516 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_1400" [./layer.h:106]   --->   Operation 3241 'xor' 'xor_ln106_1516' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1833)   --->   "%xor_ln106_1517 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_1402" [./layer.h:106]   --->   Operation 3242 'xor' 'xor_ln106_1517' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1537)   --->   "%tmp_1970 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load, i10 9" [./layer.h:106]   --->   Operation 3243 'bitselect' 'tmp_1970' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1537)   --->   "%xor_ln106_1536 = xor i1 %tmp_1970, i1 1" [./layer.h:106]   --->   Operation 3244 'xor' 'xor_ln106_1536' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3245 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1537 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_1536" [./layer.h:106]   --->   Operation 3245 'xor' 'xor_ln106_1537' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1539)   --->   "%tmp_1971 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load, i10 9" [./layer.h:106]   --->   Operation 3246 'bitselect' 'tmp_1971' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1539)   --->   "%xor_ln106_1538 = xor i1 %tmp_1971, i1 1" [./layer.h:106]   --->   Operation 3247 'xor' 'xor_ln106_1538' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3248 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1539 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_1538" [./layer.h:106]   --->   Operation 3248 'xor' 'xor_ln106_1539' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1541)   --->   "%tmp_1972 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load, i10 9" [./layer.h:106]   --->   Operation 3249 'bitselect' 'tmp_1972' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1541)   --->   "%xor_ln106_1540 = xor i1 %tmp_1972, i1 1" [./layer.h:106]   --->   Operation 3250 'xor' 'xor_ln106_1540' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3251 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1541 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_1540" [./layer.h:106]   --->   Operation 3251 'xor' 'xor_ln106_1541' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%tmp_1973 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load, i10 9" [./layer.h:106]   --->   Operation 3252 'bitselect' 'tmp_1973' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%xor_ln106_1542 = xor i1 %tmp_1973, i1 1" [./layer.h:106]   --->   Operation 3253 'xor' 'xor_ln106_1542' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%xor_ln106_1543 = xor i1 %p_ZL7w_conv2_3_0_2_load, i1 %xor_ln106_1542" [./layer.h:106]   --->   Operation 3254 'xor' 'xor_ln106_1543' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%tmp_1974 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load, i10 9" [./layer.h:106]   --->   Operation 3255 'bitselect' 'tmp_1974' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%xor_ln106_1544 = xor i1 %tmp_1974, i1 1" [./layer.h:106]   --->   Operation 3256 'xor' 'xor_ln106_1544' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%xor_ln106_1545 = xor i1 %p_ZL7w_conv2_4_0_2_load, i1 %xor_ln106_1544" [./layer.h:106]   --->   Operation 3257 'xor' 'xor_ln106_1545' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%tmp_1975 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load, i10 9" [./layer.h:106]   --->   Operation 3258 'bitselect' 'tmp_1975' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%xor_ln106_1546 = xor i1 %tmp_1975, i1 1" [./layer.h:106]   --->   Operation 3259 'xor' 'xor_ln106_1546' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%xor_ln106_1547 = xor i1 %p_ZL7w_conv2_5_0_2_load, i1 %xor_ln106_1546" [./layer.h:106]   --->   Operation 3260 'xor' 'xor_ln106_1547' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%tmp_1976 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load, i10 9" [./layer.h:106]   --->   Operation 3261 'bitselect' 'tmp_1976' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%xor_ln106_1548 = xor i1 %tmp_1976, i1 1" [./layer.h:106]   --->   Operation 3262 'xor' 'xor_ln106_1548' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%xor_ln106_1549 = xor i1 %p_ZL7w_conv2_6_0_2_load, i1 %xor_ln106_1548" [./layer.h:106]   --->   Operation 3263 'xor' 'xor_ln106_1549' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%tmp_1977 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load, i10 9" [./layer.h:106]   --->   Operation 3264 'bitselect' 'tmp_1977' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%xor_ln106_1550 = xor i1 %tmp_1977, i1 1" [./layer.h:106]   --->   Operation 3265 'xor' 'xor_ln106_1550' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%xor_ln106_1551 = xor i1 %p_ZL7w_conv2_7_0_2_load, i1 %xor_ln106_1550" [./layer.h:106]   --->   Operation 3266 'xor' 'xor_ln106_1551' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%tmp_1978 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load, i10 9" [./layer.h:106]   --->   Operation 3267 'bitselect' 'tmp_1978' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%xor_ln106_1552 = xor i1 %tmp_1978, i1 1" [./layer.h:106]   --->   Operation 3268 'xor' 'xor_ln106_1552' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3269 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%xor_ln106_1553 = xor i1 %p_ZL7w_conv2_8_0_2_load, i1 %xor_ln106_1552" [./layer.h:106]   --->   Operation 3269 'xor' 'xor_ln106_1553' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3270 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1555)   --->   "%tmp_1979 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load, i10 9" [./layer.h:106]   --->   Operation 3270 'bitselect' 'tmp_1979' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1555)   --->   "%xor_ln106_1554 = xor i1 %tmp_1979, i1 1" [./layer.h:106]   --->   Operation 3271 'xor' 'xor_ln106_1554' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3272 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1555 = xor i1 %p_ZL7w_conv2_9_0_2_load, i1 %xor_ln106_1554" [./layer.h:106]   --->   Operation 3272 'xor' 'xor_ln106_1555' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1557)   --->   "%tmp_1980 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load, i10 9" [./layer.h:106]   --->   Operation 3273 'bitselect' 'tmp_1980' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1557)   --->   "%xor_ln106_1556 = xor i1 %tmp_1980, i1 1" [./layer.h:106]   --->   Operation 3274 'xor' 'xor_ln106_1556' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3275 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1557 = xor i1 %p_ZL7w_conv2_10_0_2_load, i1 %xor_ln106_1556" [./layer.h:106]   --->   Operation 3275 'xor' 'xor_ln106_1557' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1559)   --->   "%tmp_1981 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load, i10 9" [./layer.h:106]   --->   Operation 3276 'bitselect' 'tmp_1981' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3277 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1559)   --->   "%xor_ln106_1558 = xor i1 %tmp_1981, i1 1" [./layer.h:106]   --->   Operation 3277 'xor' 'xor_ln106_1558' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3278 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1559 = xor i1 %p_ZL7w_conv2_11_0_2_load, i1 %xor_ln106_1558" [./layer.h:106]   --->   Operation 3278 'xor' 'xor_ln106_1559' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%tmp_1982 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load, i10 9" [./layer.h:106]   --->   Operation 3279 'bitselect' 'tmp_1982' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%xor_ln106_1560 = xor i1 %tmp_1982, i1 1" [./layer.h:106]   --->   Operation 3280 'xor' 'xor_ln106_1560' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%xor_ln106_1561 = xor i1 %p_ZL7w_conv2_12_0_2_load, i1 %xor_ln106_1560" [./layer.h:106]   --->   Operation 3281 'xor' 'xor_ln106_1561' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%tmp_1983 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load, i10 9" [./layer.h:106]   --->   Operation 3282 'bitselect' 'tmp_1983' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%xor_ln106_1562 = xor i1 %tmp_1983, i1 1" [./layer.h:106]   --->   Operation 3283 'xor' 'xor_ln106_1562' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%xor_ln106_1563 = xor i1 %p_ZL7w_conv2_13_0_2_load, i1 %xor_ln106_1562" [./layer.h:106]   --->   Operation 3284 'xor' 'xor_ln106_1563' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%tmp_1984 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load, i10 9" [./layer.h:106]   --->   Operation 3285 'bitselect' 'tmp_1984' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%xor_ln106_1564 = xor i1 %tmp_1984, i1 1" [./layer.h:106]   --->   Operation 3286 'xor' 'xor_ln106_1564' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%xor_ln106_1565 = xor i1 %p_ZL7w_conv2_14_0_2_load, i1 %xor_ln106_1564" [./layer.h:106]   --->   Operation 3287 'xor' 'xor_ln106_1565' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%tmp_1985 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load, i10 9" [./layer.h:106]   --->   Operation 3288 'bitselect' 'tmp_1985' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3289 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%xor_ln106_1566 = xor i1 %tmp_1985, i1 1" [./layer.h:106]   --->   Operation 3289 'xor' 'xor_ln106_1566' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%xor_ln106_1567 = xor i1 %p_ZL7w_conv2_15_0_2_load, i1 %xor_ln106_1566" [./layer.h:106]   --->   Operation 3290 'xor' 'xor_ln106_1567' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3291 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%tmp_1986 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_1, i10 9" [./layer.h:106]   --->   Operation 3291 'bitselect' 'tmp_1986' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%xor_ln106_1568 = xor i1 %tmp_1986, i1 1" [./layer.h:106]   --->   Operation 3292 'xor' 'xor_ln106_1568' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%xor_ln106_1569 = xor i1 %p_ZL7w_conv2_0_1_2_load, i1 %xor_ln106_1568" [./layer.h:106]   --->   Operation 3293 'xor' 'xor_ln106_1569' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%tmp_1987 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_1, i10 9" [./layer.h:106]   --->   Operation 3294 'bitselect' 'tmp_1987' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3295 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%xor_ln106_1570 = xor i1 %tmp_1987, i1 1" [./layer.h:106]   --->   Operation 3295 'xor' 'xor_ln106_1570' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3296 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%xor_ln106_1571 = xor i1 %p_ZL7w_conv2_1_1_2_load, i1 %xor_ln106_1570" [./layer.h:106]   --->   Operation 3296 'xor' 'xor_ln106_1571' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1573)   --->   "%tmp_1988 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_1, i10 9" [./layer.h:106]   --->   Operation 3297 'bitselect' 'tmp_1988' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1573)   --->   "%xor_ln106_1572 = xor i1 %tmp_1988, i1 1" [./layer.h:106]   --->   Operation 3298 'xor' 'xor_ln106_1572' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3299 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1573 = xor i1 %p_ZL7w_conv2_2_1_2_load, i1 %xor_ln106_1572" [./layer.h:106]   --->   Operation 3299 'xor' 'xor_ln106_1573' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1575)   --->   "%tmp_1989 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_1, i10 9" [./layer.h:106]   --->   Operation 3300 'bitselect' 'tmp_1989' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1575)   --->   "%xor_ln106_1574 = xor i1 %tmp_1989, i1 1" [./layer.h:106]   --->   Operation 3301 'xor' 'xor_ln106_1574' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3302 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1575 = xor i1 %p_ZL7w_conv2_3_1_2_load, i1 %xor_ln106_1574" [./layer.h:106]   --->   Operation 3302 'xor' 'xor_ln106_1575' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1577)   --->   "%tmp_1990 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_1, i10 9" [./layer.h:106]   --->   Operation 3303 'bitselect' 'tmp_1990' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1577)   --->   "%xor_ln106_1576 = xor i1 %tmp_1990, i1 1" [./layer.h:106]   --->   Operation 3304 'xor' 'xor_ln106_1576' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3305 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1577 = xor i1 %p_ZL7w_conv2_4_1_2_load, i1 %xor_ln106_1576" [./layer.h:106]   --->   Operation 3305 'xor' 'xor_ln106_1577' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%tmp_1991 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_1, i10 9" [./layer.h:106]   --->   Operation 3306 'bitselect' 'tmp_1991' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3307 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%xor_ln106_1578 = xor i1 %tmp_1991, i1 1" [./layer.h:106]   --->   Operation 3307 'xor' 'xor_ln106_1578' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%xor_ln106_1579 = xor i1 %p_ZL7w_conv2_5_1_2_load, i1 %xor_ln106_1578" [./layer.h:106]   --->   Operation 3308 'xor' 'xor_ln106_1579' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%tmp_1992 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_1, i10 9" [./layer.h:106]   --->   Operation 3309 'bitselect' 'tmp_1992' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%xor_ln106_1580 = xor i1 %tmp_1992, i1 1" [./layer.h:106]   --->   Operation 3310 'xor' 'xor_ln106_1580' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%xor_ln106_1581 = xor i1 %p_ZL7w_conv2_6_1_2_load, i1 %xor_ln106_1580" [./layer.h:106]   --->   Operation 3311 'xor' 'xor_ln106_1581' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%tmp_1993 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_1, i10 9" [./layer.h:106]   --->   Operation 3312 'bitselect' 'tmp_1993' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%xor_ln106_1582 = xor i1 %tmp_1993, i1 1" [./layer.h:106]   --->   Operation 3313 'xor' 'xor_ln106_1582' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%xor_ln106_1583 = xor i1 %p_ZL7w_conv2_7_1_2_load, i1 %xor_ln106_1582" [./layer.h:106]   --->   Operation 3314 'xor' 'xor_ln106_1583' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%tmp_1994 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_1, i10 9" [./layer.h:106]   --->   Operation 3315 'bitselect' 'tmp_1994' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%xor_ln106_1584 = xor i1 %tmp_1994, i1 1" [./layer.h:106]   --->   Operation 3316 'xor' 'xor_ln106_1584' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%xor_ln106_1585 = xor i1 %p_ZL7w_conv2_8_1_2_load, i1 %xor_ln106_1584" [./layer.h:106]   --->   Operation 3317 'xor' 'xor_ln106_1585' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%tmp_1995 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_1, i10 9" [./layer.h:106]   --->   Operation 3318 'bitselect' 'tmp_1995' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%xor_ln106_1586 = xor i1 %tmp_1995, i1 1" [./layer.h:106]   --->   Operation 3319 'xor' 'xor_ln106_1586' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%xor_ln106_1587 = xor i1 %p_ZL7w_conv2_9_1_2_load, i1 %xor_ln106_1586" [./layer.h:106]   --->   Operation 3320 'xor' 'xor_ln106_1587' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%tmp_1996 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_1, i10 9" [./layer.h:106]   --->   Operation 3321 'bitselect' 'tmp_1996' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%xor_ln106_1588 = xor i1 %tmp_1996, i1 1" [./layer.h:106]   --->   Operation 3322 'xor' 'xor_ln106_1588' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%xor_ln106_1589 = xor i1 %p_ZL7w_conv2_10_1_2_load, i1 %xor_ln106_1588" [./layer.h:106]   --->   Operation 3323 'xor' 'xor_ln106_1589' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1591)   --->   "%tmp_1997 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_1, i10 9" [./layer.h:106]   --->   Operation 3324 'bitselect' 'tmp_1997' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1591)   --->   "%xor_ln106_1590 = xor i1 %tmp_1997, i1 1" [./layer.h:106]   --->   Operation 3325 'xor' 'xor_ln106_1590' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3326 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1591 = xor i1 %p_ZL7w_conv2_11_1_2_load, i1 %xor_ln106_1590" [./layer.h:106]   --->   Operation 3326 'xor' 'xor_ln106_1591' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1593)   --->   "%tmp_1998 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_1, i10 9" [./layer.h:106]   --->   Operation 3327 'bitselect' 'tmp_1998' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1593)   --->   "%xor_ln106_1592 = xor i1 %tmp_1998, i1 1" [./layer.h:106]   --->   Operation 3328 'xor' 'xor_ln106_1592' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3329 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1593 = xor i1 %p_ZL7w_conv2_12_1_2_load, i1 %xor_ln106_1592" [./layer.h:106]   --->   Operation 3329 'xor' 'xor_ln106_1593' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1595)   --->   "%tmp_1999 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_1, i10 9" [./layer.h:106]   --->   Operation 3330 'bitselect' 'tmp_1999' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1595)   --->   "%xor_ln106_1594 = xor i1 %tmp_1999, i1 1" [./layer.h:106]   --->   Operation 3331 'xor' 'xor_ln106_1594' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3332 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1595 = xor i1 %p_ZL7w_conv2_13_1_2_load, i1 %xor_ln106_1594" [./layer.h:106]   --->   Operation 3332 'xor' 'xor_ln106_1595' <Predicate = (!icmp_ln97)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%tmp_2000 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_1, i10 9" [./layer.h:106]   --->   Operation 3333 'bitselect' 'tmp_2000' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%xor_ln106_1596 = xor i1 %tmp_2000, i1 1" [./layer.h:106]   --->   Operation 3334 'xor' 'xor_ln106_1596' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%xor_ln106_1597 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_1596" [./layer.h:106]   --->   Operation 3335 'xor' 'xor_ln106_1597' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%tmp_2001 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_1, i10 9" [./layer.h:106]   --->   Operation 3336 'bitselect' 'tmp_2001' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%xor_ln106_1598 = xor i1 %tmp_2001, i1 1" [./layer.h:106]   --->   Operation 3337 'xor' 'xor_ln106_1598' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%xor_ln106_1599 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_1598" [./layer.h:106]   --->   Operation 3338 'xor' 'xor_ln106_1599' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1759)   --->   "%zext_ln886_1765 = zext i1 %xor_ln106_1440"   --->   Operation 3339 'zext' 'zext_ln886_1765' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1759)   --->   "%zext_ln886_1766 = zext i1 %xor_ln106_1441"   --->   Operation 3340 'zext' 'zext_ln886_1766' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1760)   --->   "%zext_ln886_1767 = zext i1 %xor_ln106_1442"   --->   Operation 3341 'zext' 'zext_ln886_1767' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1760)   --->   "%zext_ln886_1768 = zext i1 %xor_ln106_1443"   --->   Operation 3342 'zext' 'zext_ln886_1768' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1762)   --->   "%zext_ln886_1769 = zext i1 %xor_ln106_1444"   --->   Operation 3343 'zext' 'zext_ln886_1769' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1762)   --->   "%zext_ln886_1770 = zext i1 %xor_ln106_1445"   --->   Operation 3344 'zext' 'zext_ln886_1770' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln886_1771 = zext i1 %xor_ln106_1446"   --->   Operation 3345 'zext' 'zext_ln886_1771' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln886_1772 = zext i1 %xor_ln106_1447"   --->   Operation 3346 'zext' 'zext_ln886_1772' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3347 [1/1] (0.00ns)   --->   "%zext_ln886_1773 = zext i1 %xor_ln106_1448"   --->   Operation 3347 'zext' 'zext_ln886_1773' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1767)   --->   "%zext_ln886_1774 = zext i1 %xor_ln106_1449"   --->   Operation 3348 'zext' 'zext_ln886_1774' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1767)   --->   "%zext_ln886_1775 = zext i1 %xor_ln106_1450"   --->   Operation 3349 'zext' 'zext_ln886_1775' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1768)   --->   "%zext_ln886_1776 = zext i1 %xor_ln106_1451"   --->   Operation 3350 'zext' 'zext_ln886_1776' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1768)   --->   "%zext_ln886_1777 = zext i1 %xor_ln106_1452"   --->   Operation 3351 'zext' 'zext_ln886_1777' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1770)   --->   "%zext_ln886_1778 = zext i1 %xor_ln106_1453"   --->   Operation 3352 'zext' 'zext_ln886_1778' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1770)   --->   "%zext_ln886_1779 = zext i1 %xor_ln106_1454"   --->   Operation 3353 'zext' 'zext_ln886_1779' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3354 [1/1] (0.00ns)   --->   "%zext_ln886_1780 = zext i1 %xor_ln106_1455"   --->   Operation 3354 'zext' 'zext_ln886_1780' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3355 [1/1] (0.00ns)   --->   "%zext_ln886_1781 = zext i1 %xor_ln106_1456"   --->   Operation 3355 'zext' 'zext_ln886_1781' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln886_1782 = zext i1 %xor_ln106_1457"   --->   Operation 3356 'zext' 'zext_ln886_1782' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1776)   --->   "%zext_ln886_1783 = zext i1 %xor_ln106_1458"   --->   Operation 3357 'zext' 'zext_ln886_1783' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1776)   --->   "%zext_ln886_1784 = zext i1 %xor_ln106_1459"   --->   Operation 3358 'zext' 'zext_ln886_1784' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1777)   --->   "%zext_ln886_1785 = zext i1 %xor_ln106_1460"   --->   Operation 3359 'zext' 'zext_ln886_1785' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1777)   --->   "%zext_ln886_1786 = zext i1 %xor_ln106_1461"   --->   Operation 3360 'zext' 'zext_ln886_1786' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1779)   --->   "%zext_ln886_1787 = zext i1 %xor_ln106_1462"   --->   Operation 3361 'zext' 'zext_ln886_1787' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1779)   --->   "%zext_ln886_1788 = zext i1 %xor_ln106_1463"   --->   Operation 3362 'zext' 'zext_ln886_1788' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln886_1789 = zext i1 %xor_ln106_1464"   --->   Operation 3363 'zext' 'zext_ln886_1789' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.00ns)   --->   "%zext_ln886_1790 = zext i1 %xor_ln106_1465"   --->   Operation 3364 'zext' 'zext_ln886_1790' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3365 [1/1] (0.00ns)   --->   "%zext_ln886_1791 = zext i1 %xor_ln106_1466"   --->   Operation 3365 'zext' 'zext_ln886_1791' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3366 [1/1] (0.00ns)   --->   "%zext_ln886_1816 = zext i1 %xor_ln106_1491"   --->   Operation 3366 'zext' 'zext_ln886_1816' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3367 [1/1] (0.00ns)   --->   "%zext_ln886_1817 = zext i1 %xor_ln106_1492"   --->   Operation 3367 'zext' 'zext_ln886_1817' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3368 [1/1] (0.00ns)   --->   "%zext_ln886_1818 = zext i1 %xor_ln106_1493"   --->   Operation 3368 'zext' 'zext_ln886_1818' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1811)   --->   "%zext_ln886_1819 = zext i1 %xor_ln106_1494"   --->   Operation 3369 'zext' 'zext_ln886_1819' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1811)   --->   "%zext_ln886_1820 = zext i1 %xor_ln106_1495"   --->   Operation 3370 'zext' 'zext_ln886_1820' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1812)   --->   "%zext_ln886_1821 = zext i1 %xor_ln106_1496"   --->   Operation 3371 'zext' 'zext_ln886_1821' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3372 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1812)   --->   "%zext_ln886_1822 = zext i1 %xor_ln106_1497"   --->   Operation 3372 'zext' 'zext_ln886_1822' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1814)   --->   "%zext_ln886_1823 = zext i1 %xor_ln106_1498"   --->   Operation 3373 'zext' 'zext_ln886_1823' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3374 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1814)   --->   "%zext_ln886_1824 = zext i1 %xor_ln106_1499"   --->   Operation 3374 'zext' 'zext_ln886_1824' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln886_1825 = zext i1 %xor_ln106_1500"   --->   Operation 3375 'zext' 'zext_ln886_1825' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln886_1826 = zext i1 %xor_ln106_1501"   --->   Operation 3376 'zext' 'zext_ln886_1826' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln886_1827 = zext i1 %xor_ln106_1502"   --->   Operation 3377 'zext' 'zext_ln886_1827' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1819)   --->   "%zext_ln886_1828 = zext i1 %xor_ln106_1503"   --->   Operation 3378 'zext' 'zext_ln886_1828' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1819)   --->   "%zext_ln886_1829 = zext i1 %xor_ln106_1504"   --->   Operation 3379 'zext' 'zext_ln886_1829' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1820)   --->   "%zext_ln886_1830 = zext i1 %xor_ln106_1505"   --->   Operation 3380 'zext' 'zext_ln886_1830' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1820)   --->   "%zext_ln886_1831 = zext i1 %xor_ln106_1506"   --->   Operation 3381 'zext' 'zext_ln886_1831' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1822)   --->   "%zext_ln886_1832 = zext i1 %xor_ln106_1507"   --->   Operation 3382 'zext' 'zext_ln886_1832' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1822)   --->   "%zext_ln886_1833 = zext i1 %xor_ln106_1508"   --->   Operation 3383 'zext' 'zext_ln886_1833' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3384 [1/1] (0.00ns)   --->   "%zext_ln886_1834 = zext i1 %xor_ln106_1509"   --->   Operation 3384 'zext' 'zext_ln886_1834' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3385 [1/1] (0.00ns)   --->   "%zext_ln886_1835 = zext i1 %xor_ln106_1510"   --->   Operation 3385 'zext' 'zext_ln886_1835' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (0.00ns)   --->   "%zext_ln886_1836 = zext i1 %xor_ln106_1511"   --->   Operation 3386 'zext' 'zext_ln886_1836' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1830)   --->   "%zext_ln886_1837 = zext i1 %xor_ln106_1512"   --->   Operation 3387 'zext' 'zext_ln886_1837' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1830)   --->   "%zext_ln886_1838 = zext i1 %xor_ln106_1513"   --->   Operation 3388 'zext' 'zext_ln886_1838' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3389 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1831)   --->   "%zext_ln886_1839 = zext i1 %xor_ln106_1514"   --->   Operation 3389 'zext' 'zext_ln886_1839' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1831)   --->   "%zext_ln886_1840 = zext i1 %xor_ln106_1515"   --->   Operation 3390 'zext' 'zext_ln886_1840' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1833)   --->   "%zext_ln886_1841 = zext i1 %xor_ln106_1516"   --->   Operation 3391 'zext' 'zext_ln886_1841' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1833)   --->   "%zext_ln886_1842 = zext i1 %xor_ln106_1517"   --->   Operation 3392 'zext' 'zext_ln886_1842' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.00ns)   --->   "%zext_ln886_1861 = zext i1 %xor_ln106_1537"   --->   Operation 3393 'zext' 'zext_ln886_1861' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3394 [1/1] (0.00ns)   --->   "%zext_ln886_1862 = zext i1 %xor_ln106_1539"   --->   Operation 3394 'zext' 'zext_ln886_1862' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln886_1863 = zext i1 %xor_ln106_1541"   --->   Operation 3395 'zext' 'zext_ln886_1863' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3396 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%zext_ln886_1864 = zext i1 %xor_ln106_1543"   --->   Operation 3396 'zext' 'zext_ln886_1864' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1855)   --->   "%zext_ln886_1865 = zext i1 %xor_ln106_1545"   --->   Operation 3397 'zext' 'zext_ln886_1865' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%zext_ln886_1866 = zext i1 %xor_ln106_1547"   --->   Operation 3398 'zext' 'zext_ln886_1866' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1856)   --->   "%zext_ln886_1867 = zext i1 %xor_ln106_1549"   --->   Operation 3399 'zext' 'zext_ln886_1867' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%zext_ln886_1868 = zext i1 %xor_ln106_1551"   --->   Operation 3400 'zext' 'zext_ln886_1868' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1858)   --->   "%zext_ln886_1869 = zext i1 %xor_ln106_1553"   --->   Operation 3401 'zext' 'zext_ln886_1869' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns)   --->   "%zext_ln886_1870 = zext i1 %xor_ln106_1555"   --->   Operation 3402 'zext' 'zext_ln886_1870' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln886_1871 = zext i1 %xor_ln106_1557"   --->   Operation 3403 'zext' 'zext_ln886_1871' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3404 [1/1] (0.00ns)   --->   "%zext_ln886_1872 = zext i1 %xor_ln106_1559"   --->   Operation 3404 'zext' 'zext_ln886_1872' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%zext_ln886_1873 = zext i1 %xor_ln106_1561"   --->   Operation 3405 'zext' 'zext_ln886_1873' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1865)   --->   "%zext_ln886_1874 = zext i1 %xor_ln106_1563"   --->   Operation 3406 'zext' 'zext_ln886_1874' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%zext_ln886_1875 = zext i1 %xor_ln106_1565"   --->   Operation 3407 'zext' 'zext_ln886_1875' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1866)   --->   "%zext_ln886_1876 = zext i1 %xor_ln106_1567"   --->   Operation 3408 'zext' 'zext_ln886_1876' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%zext_ln886_1877 = zext i1 %xor_ln106_1569"   --->   Operation 3409 'zext' 'zext_ln886_1877' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1868)   --->   "%zext_ln886_1878 = zext i1 %xor_ln106_1571"   --->   Operation 3410 'zext' 'zext_ln886_1878' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln886_1879 = zext i1 %xor_ln106_1573"   --->   Operation 3411 'zext' 'zext_ln886_1879' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3412 [1/1] (0.00ns)   --->   "%zext_ln886_1880 = zext i1 %xor_ln106_1575"   --->   Operation 3412 'zext' 'zext_ln886_1880' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3413 [1/1] (0.00ns)   --->   "%zext_ln886_1881 = zext i1 %xor_ln106_1577"   --->   Operation 3413 'zext' 'zext_ln886_1881' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%zext_ln886_1882 = zext i1 %xor_ln106_1579"   --->   Operation 3414 'zext' 'zext_ln886_1882' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3415 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1873)   --->   "%zext_ln886_1883 = zext i1 %xor_ln106_1581"   --->   Operation 3415 'zext' 'zext_ln886_1883' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3416 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%zext_ln886_1884 = zext i1 %xor_ln106_1583"   --->   Operation 3416 'zext' 'zext_ln886_1884' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3417 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1874)   --->   "%zext_ln886_1885 = zext i1 %xor_ln106_1585"   --->   Operation 3417 'zext' 'zext_ln886_1885' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%zext_ln886_1886 = zext i1 %xor_ln106_1587"   --->   Operation 3418 'zext' 'zext_ln886_1886' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3419 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1876)   --->   "%zext_ln886_1887 = zext i1 %xor_ln106_1589"   --->   Operation 3419 'zext' 'zext_ln886_1887' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3420 [1/1] (0.00ns)   --->   "%zext_ln886_1888 = zext i1 %xor_ln106_1591"   --->   Operation 3420 'zext' 'zext_ln886_1888' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln886_1889 = zext i1 %xor_ln106_1593"   --->   Operation 3421 'zext' 'zext_ln886_1889' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln886_1890 = zext i1 %xor_ln106_1595"   --->   Operation 3422 'zext' 'zext_ln886_1890' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%zext_ln886_1891 = zext i1 %xor_ln106_1597"   --->   Operation 3423 'zext' 'zext_ln886_1891' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1882)   --->   "%zext_ln886_1892 = zext i1 %xor_ln106_1599"   --->   Operation 3424 'zext' 'zext_ln886_1892' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3425 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1759 = add i2 %zext_ln886_1766, i2 %zext_ln886_1765"   --->   Operation 3425 'add' 'add_ln1715_1759' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln1715_1654 = zext i2 %add_ln1715_1759"   --->   Operation 3426 'zext' 'zext_ln1715_1654' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3427 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1760 = add i2 %zext_ln886_1767, i2 %zext_ln886_1768"   --->   Operation 3427 'add' 'add_ln1715_1760' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3428 [1/1] (0.00ns)   --->   "%zext_ln1715_1655 = zext i2 %add_ln1715_1760"   --->   Operation 3428 'zext' 'zext_ln1715_1655' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3429 [1/1] (0.43ns)   --->   "%add_ln1715_1761 = add i3 %zext_ln1715_1655, i3 %zext_ln1715_1654"   --->   Operation 3429 'add' 'add_ln1715_1761' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3430 [1/1] (0.00ns)   --->   "%zext_ln1715_1656 = zext i3 %add_ln1715_1761"   --->   Operation 3430 'zext' 'zext_ln1715_1656' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3431 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1762 = add i2 %zext_ln886_1769, i2 %zext_ln886_1770"   --->   Operation 3431 'add' 'add_ln1715_1762' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln1715_1657 = zext i2 %add_ln1715_1762"   --->   Operation 3432 'zext' 'zext_ln1715_1657' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1763 = add i2 %zext_ln886_1772, i2 %zext_ln886_1773"   --->   Operation 3433 'add' 'add_ln1715_1763' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3434 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1764 = add i2 %add_ln1715_1763, i2 %zext_ln886_1771"   --->   Operation 3434 'add' 'add_ln1715_1764' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln1715_1658 = zext i2 %add_ln1715_1764"   --->   Operation 3435 'zext' 'zext_ln1715_1658' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3436 [1/1] (0.43ns)   --->   "%add_ln1715_1765 = add i3 %zext_ln1715_1658, i3 %zext_ln1715_1657"   --->   Operation 3436 'add' 'add_ln1715_1765' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln1715_1659 = zext i3 %add_ln1715_1765"   --->   Operation 3437 'zext' 'zext_ln1715_1659' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3438 [1/1] (0.57ns)   --->   "%add_ln1715_1766 = add i4 %zext_ln1715_1659, i4 %zext_ln1715_1656"   --->   Operation 3438 'add' 'add_ln1715_1766' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln1715_1660 = zext i4 %add_ln1715_1766"   --->   Operation 3439 'zext' 'zext_ln1715_1660' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3440 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1767 = add i2 %zext_ln886_1774, i2 %zext_ln886_1775"   --->   Operation 3440 'add' 'add_ln1715_1767' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3441 [1/1] (0.00ns)   --->   "%zext_ln1715_1661 = zext i2 %add_ln1715_1767"   --->   Operation 3441 'zext' 'zext_ln1715_1661' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3442 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1768 = add i2 %zext_ln886_1776, i2 %zext_ln886_1777"   --->   Operation 3442 'add' 'add_ln1715_1768' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln1715_1662 = zext i2 %add_ln1715_1768"   --->   Operation 3443 'zext' 'zext_ln1715_1662' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3444 [1/1] (0.43ns)   --->   "%add_ln1715_1769 = add i3 %zext_ln1715_1662, i3 %zext_ln1715_1661"   --->   Operation 3444 'add' 'add_ln1715_1769' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln1715_1663 = zext i3 %add_ln1715_1769"   --->   Operation 3445 'zext' 'zext_ln1715_1663' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3446 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1770 = add i2 %zext_ln886_1778, i2 %zext_ln886_1779"   --->   Operation 3446 'add' 'add_ln1715_1770' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3447 [1/1] (0.00ns)   --->   "%zext_ln1715_1664 = zext i2 %add_ln1715_1770"   --->   Operation 3447 'zext' 'zext_ln1715_1664' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1771 = add i2 %zext_ln886_1781, i2 %zext_ln886_1782"   --->   Operation 3448 'add' 'add_ln1715_1771' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3449 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1772 = add i2 %add_ln1715_1771, i2 %zext_ln886_1780"   --->   Operation 3449 'add' 'add_ln1715_1772' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3450 [1/1] (0.00ns)   --->   "%zext_ln1715_1665 = zext i2 %add_ln1715_1772"   --->   Operation 3450 'zext' 'zext_ln1715_1665' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3451 [1/1] (0.43ns)   --->   "%add_ln1715_1773 = add i3 %zext_ln1715_1665, i3 %zext_ln1715_1664"   --->   Operation 3451 'add' 'add_ln1715_1773' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln1715_1666 = zext i3 %add_ln1715_1773"   --->   Operation 3452 'zext' 'zext_ln1715_1666' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3453 [1/1] (0.57ns)   --->   "%add_ln1715_1774 = add i4 %zext_ln1715_1666, i4 %zext_ln1715_1663"   --->   Operation 3453 'add' 'add_ln1715_1774' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3454 [1/1] (0.00ns)   --->   "%zext_ln1715_1667 = zext i4 %add_ln1715_1774"   --->   Operation 3454 'zext' 'zext_ln1715_1667' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3455 [1/1] (0.70ns)   --->   "%add_ln1715_1775 = add i5 %zext_ln1715_1667, i5 %zext_ln1715_1660"   --->   Operation 3455 'add' 'add_ln1715_1775' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3456 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1776 = add i2 %zext_ln886_1783, i2 %zext_ln886_1784"   --->   Operation 3456 'add' 'add_ln1715_1776' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3457 [1/1] (0.00ns)   --->   "%zext_ln1715_1669 = zext i2 %add_ln1715_1776"   --->   Operation 3457 'zext' 'zext_ln1715_1669' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3458 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1777 = add i2 %zext_ln886_1785, i2 %zext_ln886_1786"   --->   Operation 3458 'add' 'add_ln1715_1777' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3459 [1/1] (0.00ns)   --->   "%zext_ln1715_1670 = zext i2 %add_ln1715_1777"   --->   Operation 3459 'zext' 'zext_ln1715_1670' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3460 [1/1] (0.43ns)   --->   "%add_ln1715_1778 = add i3 %zext_ln1715_1670, i3 %zext_ln1715_1669"   --->   Operation 3460 'add' 'add_ln1715_1778' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3461 [1/1] (0.00ns)   --->   "%zext_ln1715_1671 = zext i3 %add_ln1715_1778"   --->   Operation 3461 'zext' 'zext_ln1715_1671' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3462 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1779 = add i2 %zext_ln886_1787, i2 %zext_ln886_1788"   --->   Operation 3462 'add' 'add_ln1715_1779' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3463 [1/1] (0.00ns)   --->   "%zext_ln1715_1672 = zext i2 %add_ln1715_1779"   --->   Operation 3463 'zext' 'zext_ln1715_1672' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1780 = add i2 %zext_ln886_1790, i2 %zext_ln886_1791"   --->   Operation 3464 'add' 'add_ln1715_1780' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3465 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1781 = add i2 %add_ln1715_1780, i2 %zext_ln886_1789"   --->   Operation 3465 'add' 'add_ln1715_1781' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3466 [1/1] (0.00ns)   --->   "%zext_ln1715_1673 = zext i2 %add_ln1715_1781"   --->   Operation 3466 'zext' 'zext_ln1715_1673' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3467 [1/1] (0.43ns)   --->   "%add_ln1715_1782 = add i3 %zext_ln1715_1673, i3 %zext_ln1715_1672"   --->   Operation 3467 'add' 'add_ln1715_1782' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3468 [1/1] (0.00ns)   --->   "%zext_ln1715_1674 = zext i3 %add_ln1715_1782"   --->   Operation 3468 'zext' 'zext_ln1715_1674' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3469 [1/1] (0.57ns)   --->   "%add_ln1715_1783 = add i4 %zext_ln1715_1674, i4 %zext_ln1715_1671"   --->   Operation 3469 'add' 'add_ln1715_1783' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1806 = add i2 %zext_ln886_1817, i2 %zext_ln886_1818"   --->   Operation 3470 'add' 'add_ln1715_1806' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3471 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1807 = add i2 %add_ln1715_1806, i2 %zext_ln886_1816"   --->   Operation 3471 'add' 'add_ln1715_1807' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3472 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1811 = add i2 %zext_ln886_1819, i2 %zext_ln886_1820"   --->   Operation 3472 'add' 'add_ln1715_1811' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3473 [1/1] (0.00ns)   --->   "%zext_ln1715_1700 = zext i2 %add_ln1715_1811"   --->   Operation 3473 'zext' 'zext_ln1715_1700' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3474 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1812 = add i2 %zext_ln886_1821, i2 %zext_ln886_1822"   --->   Operation 3474 'add' 'add_ln1715_1812' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3475 [1/1] (0.00ns)   --->   "%zext_ln1715_1701 = zext i2 %add_ln1715_1812"   --->   Operation 3475 'zext' 'zext_ln1715_1701' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3476 [1/1] (0.43ns)   --->   "%add_ln1715_1813 = add i3 %zext_ln1715_1701, i3 %zext_ln1715_1700"   --->   Operation 3476 'add' 'add_ln1715_1813' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln1715_1702 = zext i3 %add_ln1715_1813"   --->   Operation 3477 'zext' 'zext_ln1715_1702' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3478 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1814 = add i2 %zext_ln886_1823, i2 %zext_ln886_1824"   --->   Operation 3478 'add' 'add_ln1715_1814' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3479 [1/1] (0.00ns)   --->   "%zext_ln1715_1703 = zext i2 %add_ln1715_1814"   --->   Operation 3479 'zext' 'zext_ln1715_1703' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1815 = add i2 %zext_ln886_1826, i2 %zext_ln886_1827"   --->   Operation 3480 'add' 'add_ln1715_1815' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3481 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1816 = add i2 %add_ln1715_1815, i2 %zext_ln886_1825"   --->   Operation 3481 'add' 'add_ln1715_1816' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3482 [1/1] (0.00ns)   --->   "%zext_ln1715_1704 = zext i2 %add_ln1715_1816"   --->   Operation 3482 'zext' 'zext_ln1715_1704' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3483 [1/1] (0.43ns)   --->   "%add_ln1715_1817 = add i3 %zext_ln1715_1704, i3 %zext_ln1715_1703"   --->   Operation 3483 'add' 'add_ln1715_1817' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3484 [1/1] (0.00ns)   --->   "%zext_ln1715_1705 = zext i3 %add_ln1715_1817"   --->   Operation 3484 'zext' 'zext_ln1715_1705' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3485 [1/1] (0.57ns)   --->   "%add_ln1715_1818 = add i4 %zext_ln1715_1705, i4 %zext_ln1715_1702"   --->   Operation 3485 'add' 'add_ln1715_1818' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln1715_1706 = zext i4 %add_ln1715_1818"   --->   Operation 3486 'zext' 'zext_ln1715_1706' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3487 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1819 = add i2 %zext_ln886_1828, i2 %zext_ln886_1829"   --->   Operation 3487 'add' 'add_ln1715_1819' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3488 [1/1] (0.00ns)   --->   "%zext_ln1715_1707 = zext i2 %add_ln1715_1819"   --->   Operation 3488 'zext' 'zext_ln1715_1707' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3489 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1820 = add i2 %zext_ln886_1830, i2 %zext_ln886_1831"   --->   Operation 3489 'add' 'add_ln1715_1820' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3490 [1/1] (0.00ns)   --->   "%zext_ln1715_1708 = zext i2 %add_ln1715_1820"   --->   Operation 3490 'zext' 'zext_ln1715_1708' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3491 [1/1] (0.43ns)   --->   "%add_ln1715_1821 = add i3 %zext_ln1715_1708, i3 %zext_ln1715_1707"   --->   Operation 3491 'add' 'add_ln1715_1821' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3492 [1/1] (0.00ns)   --->   "%zext_ln1715_1709 = zext i3 %add_ln1715_1821"   --->   Operation 3492 'zext' 'zext_ln1715_1709' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3493 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1822 = add i2 %zext_ln886_1832, i2 %zext_ln886_1833"   --->   Operation 3493 'add' 'add_ln1715_1822' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3494 [1/1] (0.00ns)   --->   "%zext_ln1715_1710 = zext i2 %add_ln1715_1822"   --->   Operation 3494 'zext' 'zext_ln1715_1710' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1823 = add i2 %zext_ln886_1835, i2 %zext_ln886_1836"   --->   Operation 3495 'add' 'add_ln1715_1823' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3496 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1824 = add i2 %add_ln1715_1823, i2 %zext_ln886_1834"   --->   Operation 3496 'add' 'add_ln1715_1824' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3497 [1/1] (0.00ns)   --->   "%zext_ln1715_1711 = zext i2 %add_ln1715_1824"   --->   Operation 3497 'zext' 'zext_ln1715_1711' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3498 [1/1] (0.43ns)   --->   "%add_ln1715_1825 = add i3 %zext_ln1715_1711, i3 %zext_ln1715_1710"   --->   Operation 3498 'add' 'add_ln1715_1825' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3499 [1/1] (0.00ns)   --->   "%zext_ln1715_1712 = zext i3 %add_ln1715_1825"   --->   Operation 3499 'zext' 'zext_ln1715_1712' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3500 [1/1] (0.57ns)   --->   "%add_ln1715_1826 = add i4 %zext_ln1715_1712, i4 %zext_ln1715_1709"   --->   Operation 3500 'add' 'add_ln1715_1826' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3501 [1/1] (0.00ns)   --->   "%zext_ln1715_1713 = zext i4 %add_ln1715_1826"   --->   Operation 3501 'zext' 'zext_ln1715_1713' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3502 [1/1] (0.70ns)   --->   "%add_ln1715_1827 = add i5 %zext_ln1715_1713, i5 %zext_ln1715_1706"   --->   Operation 3502 'add' 'add_ln1715_1827' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3503 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1830 = add i2 %zext_ln886_1837, i2 %zext_ln886_1838"   --->   Operation 3503 'add' 'add_ln1715_1830' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3504 [1/1] (0.00ns)   --->   "%zext_ln1715_1717 = zext i2 %add_ln1715_1830"   --->   Operation 3504 'zext' 'zext_ln1715_1717' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3505 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1831 = add i2 %zext_ln886_1839, i2 %zext_ln886_1840"   --->   Operation 3505 'add' 'add_ln1715_1831' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3506 [1/1] (0.00ns)   --->   "%zext_ln1715_1718 = zext i2 %add_ln1715_1831"   --->   Operation 3506 'zext' 'zext_ln1715_1718' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3507 [1/1] (0.43ns)   --->   "%add_ln1715_1832 = add i3 %zext_ln1715_1718, i3 %zext_ln1715_1717"   --->   Operation 3507 'add' 'add_ln1715_1832' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3508 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1833 = add i2 %zext_ln886_1841, i2 %zext_ln886_1842"   --->   Operation 3508 'add' 'add_ln1715_1833' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1851 = add i2 %zext_ln886_1862, i2 %zext_ln886_1863"   --->   Operation 3509 'add' 'add_ln1715_1851' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3510 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1852 = add i2 %add_ln1715_1851, i2 %zext_ln886_1861"   --->   Operation 3510 'add' 'add_ln1715_1852' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3511 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1855 = add i2 %zext_ln886_1864, i2 %zext_ln886_1865"   --->   Operation 3511 'add' 'add_ln1715_1855' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3512 [1/1] (0.00ns)   --->   "%zext_ln1715_1739 = zext i2 %add_ln1715_1855"   --->   Operation 3512 'zext' 'zext_ln1715_1739' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3513 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1856 = add i2 %zext_ln886_1866, i2 %zext_ln886_1867"   --->   Operation 3513 'add' 'add_ln1715_1856' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3514 [1/1] (0.00ns)   --->   "%zext_ln1715_1740 = zext i2 %add_ln1715_1856"   --->   Operation 3514 'zext' 'zext_ln1715_1740' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3515 [1/1] (0.43ns)   --->   "%add_ln1715_1857 = add i3 %zext_ln1715_1740, i3 %zext_ln1715_1739"   --->   Operation 3515 'add' 'add_ln1715_1857' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3516 [1/1] (0.00ns)   --->   "%zext_ln1715_1741 = zext i3 %add_ln1715_1857"   --->   Operation 3516 'zext' 'zext_ln1715_1741' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3517 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1858 = add i2 %zext_ln886_1868, i2 %zext_ln886_1869"   --->   Operation 3517 'add' 'add_ln1715_1858' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3518 [1/1] (0.00ns)   --->   "%zext_ln1715_1742 = zext i2 %add_ln1715_1858"   --->   Operation 3518 'zext' 'zext_ln1715_1742' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1859 = add i2 %zext_ln886_1871, i2 %zext_ln886_1872"   --->   Operation 3519 'add' 'add_ln1715_1859' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3520 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1860 = add i2 %add_ln1715_1859, i2 %zext_ln886_1870"   --->   Operation 3520 'add' 'add_ln1715_1860' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3521 [1/1] (0.00ns)   --->   "%zext_ln1715_1743 = zext i2 %add_ln1715_1860"   --->   Operation 3521 'zext' 'zext_ln1715_1743' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3522 [1/1] (0.43ns)   --->   "%add_ln1715_1861 = add i3 %zext_ln1715_1743, i3 %zext_ln1715_1742"   --->   Operation 3522 'add' 'add_ln1715_1861' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln1715_1744 = zext i3 %add_ln1715_1861"   --->   Operation 3523 'zext' 'zext_ln1715_1744' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3524 [1/1] (0.57ns)   --->   "%add_ln1715_1862 = add i4 %zext_ln1715_1744, i4 %zext_ln1715_1741"   --->   Operation 3524 'add' 'add_ln1715_1862' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3525 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1865 = add i2 %zext_ln886_1873, i2 %zext_ln886_1874"   --->   Operation 3525 'add' 'add_ln1715_1865' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3526 [1/1] (0.00ns)   --->   "%zext_ln1715_1748 = zext i2 %add_ln1715_1865"   --->   Operation 3526 'zext' 'zext_ln1715_1748' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3527 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1866 = add i2 %zext_ln886_1875, i2 %zext_ln886_1876"   --->   Operation 3527 'add' 'add_ln1715_1866' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln1715_1749 = zext i2 %add_ln1715_1866"   --->   Operation 3528 'zext' 'zext_ln1715_1749' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3529 [1/1] (0.43ns)   --->   "%add_ln1715_1867 = add i3 %zext_ln1715_1749, i3 %zext_ln1715_1748"   --->   Operation 3529 'add' 'add_ln1715_1867' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3530 [1/1] (0.00ns)   --->   "%zext_ln1715_1750 = zext i3 %add_ln1715_1867"   --->   Operation 3530 'zext' 'zext_ln1715_1750' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3531 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1868 = add i2 %zext_ln886_1877, i2 %zext_ln886_1878"   --->   Operation 3531 'add' 'add_ln1715_1868' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln1715_1751 = zext i2 %add_ln1715_1868"   --->   Operation 3532 'zext' 'zext_ln1715_1751' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1869 = add i2 %zext_ln886_1880, i2 %zext_ln886_1881"   --->   Operation 3533 'add' 'add_ln1715_1869' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3534 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1870 = add i2 %add_ln1715_1869, i2 %zext_ln886_1879"   --->   Operation 3534 'add' 'add_ln1715_1870' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3535 [1/1] (0.00ns)   --->   "%zext_ln1715_1752 = zext i2 %add_ln1715_1870"   --->   Operation 3535 'zext' 'zext_ln1715_1752' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3536 [1/1] (0.43ns)   --->   "%add_ln1715_1871 = add i3 %zext_ln1715_1752, i3 %zext_ln1715_1751"   --->   Operation 3536 'add' 'add_ln1715_1871' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3537 [1/1] (0.00ns)   --->   "%zext_ln1715_1753 = zext i3 %add_ln1715_1871"   --->   Operation 3537 'zext' 'zext_ln1715_1753' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.57ns)   --->   "%add_ln1715_1872 = add i4 %zext_ln1715_1753, i4 %zext_ln1715_1750"   --->   Operation 3538 'add' 'add_ln1715_1872' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3539 [1/1] (0.00ns)   --->   "%zext_ln1715_1754 = zext i4 %add_ln1715_1872"   --->   Operation 3539 'zext' 'zext_ln1715_1754' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3540 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1873 = add i2 %zext_ln886_1882, i2 %zext_ln886_1883"   --->   Operation 3540 'add' 'add_ln1715_1873' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3541 [1/1] (0.00ns)   --->   "%zext_ln1715_1755 = zext i2 %add_ln1715_1873"   --->   Operation 3541 'zext' 'zext_ln1715_1755' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3542 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1874 = add i2 %zext_ln886_1884, i2 %zext_ln886_1885"   --->   Operation 3542 'add' 'add_ln1715_1874' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3543 [1/1] (0.00ns)   --->   "%zext_ln1715_1756 = zext i2 %add_ln1715_1874"   --->   Operation 3543 'zext' 'zext_ln1715_1756' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3544 [1/1] (0.43ns)   --->   "%add_ln1715_1875 = add i3 %zext_ln1715_1756, i3 %zext_ln1715_1755"   --->   Operation 3544 'add' 'add_ln1715_1875' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln1715_1757 = zext i3 %add_ln1715_1875"   --->   Operation 3545 'zext' 'zext_ln1715_1757' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1876 = add i2 %zext_ln886_1886, i2 %zext_ln886_1887"   --->   Operation 3546 'add' 'add_ln1715_1876' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3547 [1/1] (0.00ns)   --->   "%zext_ln1715_1758 = zext i2 %add_ln1715_1876"   --->   Operation 3547 'zext' 'zext_ln1715_1758' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1877 = add i2 %zext_ln886_1889, i2 %zext_ln886_1890"   --->   Operation 3548 'add' 'add_ln1715_1877' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3549 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1878 = add i2 %add_ln1715_1877, i2 %zext_ln886_1888"   --->   Operation 3549 'add' 'add_ln1715_1878' <Predicate = (!icmp_ln97)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3550 [1/1] (0.00ns)   --->   "%zext_ln1715_1759 = zext i2 %add_ln1715_1878"   --->   Operation 3550 'zext' 'zext_ln1715_1759' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3551 [1/1] (0.43ns)   --->   "%add_ln1715_1879 = add i3 %zext_ln1715_1759, i3 %zext_ln1715_1758"   --->   Operation 3551 'add' 'add_ln1715_1879' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3552 [1/1] (0.00ns)   --->   "%zext_ln1715_1760 = zext i3 %add_ln1715_1879"   --->   Operation 3552 'zext' 'zext_ln1715_1760' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3553 [1/1] (0.57ns)   --->   "%add_ln1715_1880 = add i4 %zext_ln1715_1760, i4 %zext_ln1715_1757"   --->   Operation 3553 'add' 'add_ln1715_1880' <Predicate = (!icmp_ln97)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3554 [1/1] (0.00ns)   --->   "%zext_ln1715_1761 = zext i4 %add_ln1715_1880"   --->   Operation 3554 'zext' 'zext_ln1715_1761' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_2 : Operation 3555 [1/1] (0.70ns)   --->   "%add_ln1715_1881 = add i5 %zext_ln1715_1761, i5 %zext_ln1715_1754"   --->   Operation 3555 'add' 'add_ln1715_1881' <Predicate = (!icmp_ln97)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3556 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1882 = add i2 %zext_ln886_1891, i2 %zext_ln886_1892"   --->   Operation 3556 'add' 'add_ln1715_1882' <Predicate = (!icmp_ln97)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3557 [1/1] (0.38ns)   --->   "%store_ln98 = store i9 %add_ln97_1, i9 %indvar_flatten" [./layer.h:98]   --->   Operation 3557 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.38>
ST_2 : Operation 3558 [1/1] (0.38ns)   --->   "%store_ln98 = store i6 %select_ln97_3, i6 %n" [./layer.h:98]   --->   Operation 3558 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.38>
ST_2 : Operation 3559 [1/1] (0.38ns)   --->   "%store_ln98 = store i4 %indvars_iv_next, i4 %y" [./layer.h:98]   --->   Operation 3559 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.38>
ST_2 : Operation 3560 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc.7.2.2" [./layer.h:98]   --->   Operation 3560 'br' 'br_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.02>
ST_3 : Operation 3561 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_1_VITIS_LOOP_98_2_str"   --->   Operation 3561 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3562 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 3562 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i5 %threshold_conv2_V_load" [./layer.h:97]   --->   Operation 3563 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3564 [1/1] (0.00ns)   --->   "%specpipeline_ln99 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:99]   --->   Operation 3564 'specpipeline' 'specpipeline_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3565 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./layer.h:98]   --->   Operation 3565 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%trunc_ln106_31 = trunc i10 %input_15_load_1" [./layer.h:106]   --->   Operation 3566 'trunc' 'trunc_ln106_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%xor_ln106_62 = xor i1 %trunc_ln106_31, i1 1" [./layer.h:106]   --->   Operation 3567 'xor' 'xor_ln106_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3568 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%xor_ln106_63 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_62" [./layer.h:106]   --->   Operation 3568 'xor' 'xor_ln106_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3569 [1/2] (0.68ns)   --->   "%input_0_load_2 = load i4 %input_0_addr_2" [./layer.h:106]   --->   Operation 3569 'load' 'input_0_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%trunc_ln106_32 = trunc i10 %input_0_load_2" [./layer.h:106]   --->   Operation 3570 'trunc' 'trunc_ln106_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%xor_ln106_64 = xor i1 %trunc_ln106_32, i1 1" [./layer.h:106]   --->   Operation 3571 'xor' 'xor_ln106_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3572 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%xor_ln106_65 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_64" [./layer.h:106]   --->   Operation 3572 'xor' 'xor_ln106_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3573 [1/2] (0.68ns)   --->   "%input_1_load_2 = load i4 %input_1_addr_2" [./layer.h:106]   --->   Operation 3573 'load' 'input_1_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_67)   --->   "%trunc_ln106_33 = trunc i10 %input_1_load_2" [./layer.h:106]   --->   Operation 3574 'trunc' 'trunc_ln106_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_67)   --->   "%xor_ln106_66 = xor i1 %trunc_ln106_33, i1 1" [./layer.h:106]   --->   Operation 3575 'xor' 'xor_ln106_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3576 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_67 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_66" [./layer.h:106]   --->   Operation 3576 'xor' 'xor_ln106_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3577 [1/2] (0.68ns)   --->   "%input_2_load_2 = load i4 %input_2_addr_2" [./layer.h:106]   --->   Operation 3577 'load' 'input_2_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_69)   --->   "%trunc_ln106_34 = trunc i10 %input_2_load_2" [./layer.h:106]   --->   Operation 3578 'trunc' 'trunc_ln106_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_69)   --->   "%xor_ln106_68 = xor i1 %trunc_ln106_34, i1 1" [./layer.h:106]   --->   Operation 3579 'xor' 'xor_ln106_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3580 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_69 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_68" [./layer.h:106]   --->   Operation 3580 'xor' 'xor_ln106_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3581 [1/2] (0.68ns)   --->   "%input_3_load_2 = load i4 %input_3_addr_2" [./layer.h:106]   --->   Operation 3581 'load' 'input_3_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_71)   --->   "%trunc_ln106_35 = trunc i10 %input_3_load_2" [./layer.h:106]   --->   Operation 3582 'trunc' 'trunc_ln106_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_71)   --->   "%xor_ln106_70 = xor i1 %trunc_ln106_35, i1 1" [./layer.h:106]   --->   Operation 3583 'xor' 'xor_ln106_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3584 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_71 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_70" [./layer.h:106]   --->   Operation 3584 'xor' 'xor_ln106_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3585 [1/2] (0.68ns)   --->   "%input_4_load_2 = load i4 %input_4_addr_2" [./layer.h:106]   --->   Operation 3585 'load' 'input_4_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%trunc_ln106_36 = trunc i10 %input_4_load_2" [./layer.h:106]   --->   Operation 3586 'trunc' 'trunc_ln106_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%xor_ln106_72 = xor i1 %trunc_ln106_36, i1 1" [./layer.h:106]   --->   Operation 3587 'xor' 'xor_ln106_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%xor_ln106_73 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_72" [./layer.h:106]   --->   Operation 3588 'xor' 'xor_ln106_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3589 [1/2] (0.68ns)   --->   "%input_5_load_2 = load i4 %input_5_addr_2" [./layer.h:106]   --->   Operation 3589 'load' 'input_5_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%trunc_ln106_37 = trunc i10 %input_5_load_2" [./layer.h:106]   --->   Operation 3590 'trunc' 'trunc_ln106_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%xor_ln106_74 = xor i1 %trunc_ln106_37, i1 1" [./layer.h:106]   --->   Operation 3591 'xor' 'xor_ln106_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%xor_ln106_75 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_74" [./layer.h:106]   --->   Operation 3592 'xor' 'xor_ln106_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3593 [1/2] (0.68ns)   --->   "%input_6_load_2 = load i4 %input_6_addr_2" [./layer.h:106]   --->   Operation 3593 'load' 'input_6_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%trunc_ln106_38 = trunc i10 %input_6_load_2" [./layer.h:106]   --->   Operation 3594 'trunc' 'trunc_ln106_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%xor_ln106_76 = xor i1 %trunc_ln106_38, i1 1" [./layer.h:106]   --->   Operation 3595 'xor' 'xor_ln106_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3596 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%xor_ln106_77 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_76" [./layer.h:106]   --->   Operation 3596 'xor' 'xor_ln106_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3597 [1/2] (0.68ns)   --->   "%input_7_load_2 = load i4 %input_7_addr_2" [./layer.h:106]   --->   Operation 3597 'load' 'input_7_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%trunc_ln106_39 = trunc i10 %input_7_load_2" [./layer.h:106]   --->   Operation 3598 'trunc' 'trunc_ln106_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%xor_ln106_78 = xor i1 %trunc_ln106_39, i1 1" [./layer.h:106]   --->   Operation 3599 'xor' 'xor_ln106_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%xor_ln106_79 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_78" [./layer.h:106]   --->   Operation 3600 'xor' 'xor_ln106_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3601 [1/2] (0.68ns)   --->   "%input_8_load_2 = load i4 %input_8_addr_2" [./layer.h:106]   --->   Operation 3601 'load' 'input_8_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%trunc_ln106_40 = trunc i10 %input_8_load_2" [./layer.h:106]   --->   Operation 3602 'trunc' 'trunc_ln106_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%xor_ln106_80 = xor i1 %trunc_ln106_40, i1 1" [./layer.h:106]   --->   Operation 3603 'xor' 'xor_ln106_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%xor_ln106_81 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_80" [./layer.h:106]   --->   Operation 3604 'xor' 'xor_ln106_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3605 [1/2] (0.68ns)   --->   "%input_9_load_2 = load i4 %input_9_addr_2" [./layer.h:106]   --->   Operation 3605 'load' 'input_9_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%trunc_ln106_41 = trunc i10 %input_9_load_2" [./layer.h:106]   --->   Operation 3606 'trunc' 'trunc_ln106_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%xor_ln106_82 = xor i1 %trunc_ln106_41, i1 1" [./layer.h:106]   --->   Operation 3607 'xor' 'xor_ln106_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%xor_ln106_83 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_82" [./layer.h:106]   --->   Operation 3608 'xor' 'xor_ln106_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3609 [1/2] (0.68ns)   --->   "%input_10_load_2 = load i4 %input_10_addr_2" [./layer.h:106]   --->   Operation 3609 'load' 'input_10_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_85)   --->   "%trunc_ln106_42 = trunc i10 %input_10_load_2" [./layer.h:106]   --->   Operation 3610 'trunc' 'trunc_ln106_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_85)   --->   "%xor_ln106_84 = xor i1 %trunc_ln106_42, i1 1" [./layer.h:106]   --->   Operation 3611 'xor' 'xor_ln106_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3612 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_85 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_84" [./layer.h:106]   --->   Operation 3612 'xor' 'xor_ln106_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3613 [1/2] (0.68ns)   --->   "%input_11_load_2 = load i4 %input_11_addr_2" [./layer.h:106]   --->   Operation 3613 'load' 'input_11_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_87)   --->   "%trunc_ln106_43 = trunc i10 %input_11_load_2" [./layer.h:106]   --->   Operation 3614 'trunc' 'trunc_ln106_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_87)   --->   "%xor_ln106_86 = xor i1 %trunc_ln106_43, i1 1" [./layer.h:106]   --->   Operation 3615 'xor' 'xor_ln106_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3616 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_87 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_86" [./layer.h:106]   --->   Operation 3616 'xor' 'xor_ln106_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3617 [1/2] (0.68ns)   --->   "%input_12_load_2 = load i4 %input_12_addr_2" [./layer.h:106]   --->   Operation 3617 'load' 'input_12_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_89)   --->   "%trunc_ln106_44 = trunc i10 %input_12_load_2" [./layer.h:106]   --->   Operation 3618 'trunc' 'trunc_ln106_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_89)   --->   "%xor_ln106_88 = xor i1 %trunc_ln106_44, i1 1" [./layer.h:106]   --->   Operation 3619 'xor' 'xor_ln106_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3620 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_89 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_88" [./layer.h:106]   --->   Operation 3620 'xor' 'xor_ln106_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3621 [1/2] (0.68ns)   --->   "%input_13_load_2 = load i4 %input_13_addr_2" [./layer.h:106]   --->   Operation 3621 'load' 'input_13_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%trunc_ln106_45 = trunc i10 %input_13_load_2" [./layer.h:106]   --->   Operation 3622 'trunc' 'trunc_ln106_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3623 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%xor_ln106_90 = xor i1 %trunc_ln106_45, i1 1" [./layer.h:106]   --->   Operation 3623 'xor' 'xor_ln106_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%xor_ln106_91 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_90" [./layer.h:106]   --->   Operation 3624 'xor' 'xor_ln106_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3625 [1/2] (0.68ns)   --->   "%input_14_load_2 = load i4 %input_14_addr_2" [./layer.h:106]   --->   Operation 3625 'load' 'input_14_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%trunc_ln106_46 = trunc i10 %input_14_load_2" [./layer.h:106]   --->   Operation 3626 'trunc' 'trunc_ln106_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%xor_ln106_92 = xor i1 %trunc_ln106_46, i1 1" [./layer.h:106]   --->   Operation 3627 'xor' 'xor_ln106_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%xor_ln106_93 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_92" [./layer.h:106]   --->   Operation 3628 'xor' 'xor_ln106_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3629 [1/2] (0.68ns)   --->   "%input_15_load_2 = load i4 %input_15_addr_2" [./layer.h:106]   --->   Operation 3629 'load' 'input_15_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_3 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_809)   --->   "%trunc_ln106_47 = trunc i10 %input_15_load_2" [./layer.h:106]   --->   Operation 3630 'trunc' 'trunc_ln106_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_809)   --->   "%xor_ln106_94 = xor i1 %trunc_ln106_47, i1 1" [./layer.h:106]   --->   Operation 3631 'xor' 'xor_ln106_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_809)   --->   "%xor_ln106_95 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_94" [./layer.h:106]   --->   Operation 3632 'xor' 'xor_ln106_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_809)   --->   "%xor_ln106_97 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_96" [./layer.h:106]   --->   Operation 3633 'xor' 'xor_ln106_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3634 [1/1] (0.12ns)   --->   "%xor_ln106_152 = xor i1 %tmp_1614, i1 1" [./layer.h:106]   --->   Operation 3634 'xor' 'xor_ln106_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_839)   --->   "%xor_ln106_153 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_152" [./layer.h:106]   --->   Operation 3635 'xor' 'xor_ln106_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3636 [1/1] (0.12ns)   --->   "%xor_ln106_154 = xor i1 %tmp_1615, i1 1" [./layer.h:106]   --->   Operation 3636 'xor' 'xor_ln106_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_839)   --->   "%xor_ln106_155 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_154" [./layer.h:106]   --->   Operation 3637 'xor' 'xor_ln106_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3638 [1/1] (0.12ns)   --->   "%xor_ln106_156 = xor i1 %tmp_1616, i1 1" [./layer.h:106]   --->   Operation 3638 'xor' 'xor_ln106_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3639 [1/1] (0.12ns)   --->   "%xor_ln106_157 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_156" [./layer.h:106]   --->   Operation 3639 'xor' 'xor_ln106_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3640 [1/1] (0.12ns)   --->   "%xor_ln106_159 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_158" [./layer.h:106]   --->   Operation 3640 'xor' 'xor_ln106_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3641 [1/1] (0.00ns)   --->   "%tmp_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 1" [./layer.h:106]   --->   Operation 3641 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3642 [1/1] (0.12ns)   --->   "%xor_ln106_160 = xor i1 %tmp_1618, i1 1" [./layer.h:106]   --->   Operation 3642 'xor' 'xor_ln106_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3643 [1/1] (0.12ns)   --->   "%xor_ln106_161 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_160" [./layer.h:106]   --->   Operation 3643 'xor' 'xor_ln106_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3644 [1/1] (0.00ns)   --->   "%tmp_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 1" [./layer.h:106]   --->   Operation 3644 'bitselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3645 [1/1] (0.12ns)   --->   "%xor_ln106_162 = xor i1 %tmp_1619, i1 1" [./layer.h:106]   --->   Operation 3645 'xor' 'xor_ln106_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_844)   --->   "%xor_ln106_163 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_162" [./layer.h:106]   --->   Operation 3646 'xor' 'xor_ln106_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 1" [./layer.h:106]   --->   Operation 3647 'bitselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3648 [1/1] (0.12ns)   --->   "%xor_ln106_164 = xor i1 %tmp_1620, i1 1" [./layer.h:106]   --->   Operation 3648 'xor' 'xor_ln106_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_844)   --->   "%xor_ln106_165 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_164" [./layer.h:106]   --->   Operation 3649 'xor' 'xor_ln106_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 1" [./layer.h:106]   --->   Operation 3650 'bitselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3651 [1/1] (0.12ns)   --->   "%xor_ln106_166 = xor i1 %tmp_1621, i1 1" [./layer.h:106]   --->   Operation 3651 'xor' 'xor_ln106_166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3652 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_845)   --->   "%xor_ln106_167 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_166" [./layer.h:106]   --->   Operation 3652 'xor' 'xor_ln106_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3653 [1/1] (0.00ns)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 1" [./layer.h:106]   --->   Operation 3653 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3654 [1/1] (0.12ns)   --->   "%xor_ln106_168 = xor i1 %tmp_1622, i1 1" [./layer.h:106]   --->   Operation 3654 'xor' 'xor_ln106_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_845)   --->   "%xor_ln106_169 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_168" [./layer.h:106]   --->   Operation 3655 'xor' 'xor_ln106_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3656 [1/1] (0.00ns)   --->   "%tmp_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 1" [./layer.h:106]   --->   Operation 3656 'bitselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3657 [1/1] (0.12ns)   --->   "%xor_ln106_170 = xor i1 %tmp_1623, i1 1" [./layer.h:106]   --->   Operation 3657 'xor' 'xor_ln106_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_847)   --->   "%xor_ln106_171 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_170" [./layer.h:106]   --->   Operation 3658 'xor' 'xor_ln106_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3659 [1/1] (0.00ns)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 1" [./layer.h:106]   --->   Operation 3659 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3660 [1/1] (0.12ns)   --->   "%xor_ln106_172 = xor i1 %tmp_1624, i1 1" [./layer.h:106]   --->   Operation 3660 'xor' 'xor_ln106_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_847)   --->   "%xor_ln106_173 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_172" [./layer.h:106]   --->   Operation 3661 'xor' 'xor_ln106_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3662 [1/1] (0.00ns)   --->   "%tmp_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 1" [./layer.h:106]   --->   Operation 3662 'bitselect' 'tmp_1625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3663 [1/1] (0.12ns)   --->   "%xor_ln106_174 = xor i1 %tmp_1625, i1 1" [./layer.h:106]   --->   Operation 3663 'xor' 'xor_ln106_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3664 [1/1] (0.12ns)   --->   "%xor_ln106_175 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_174" [./layer.h:106]   --->   Operation 3664 'xor' 'xor_ln106_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3665 [1/1] (0.00ns)   --->   "%tmp_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 1" [./layer.h:106]   --->   Operation 3665 'bitselect' 'tmp_1626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3666 [1/1] (0.12ns)   --->   "%xor_ln106_176 = xor i1 %tmp_1626, i1 1" [./layer.h:106]   --->   Operation 3666 'xor' 'xor_ln106_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3667 [1/1] (0.12ns)   --->   "%xor_ln106_177 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_176" [./layer.h:106]   --->   Operation 3667 'xor' 'xor_ln106_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3668 [1/1] (0.00ns)   --->   "%tmp_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 1" [./layer.h:106]   --->   Operation 3668 'bitselect' 'tmp_1627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3669 [1/1] (0.12ns)   --->   "%xor_ln106_178 = xor i1 %tmp_1627, i1 1" [./layer.h:106]   --->   Operation 3669 'xor' 'xor_ln106_178' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3670 [1/1] (0.12ns)   --->   "%xor_ln106_179 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_178" [./layer.h:106]   --->   Operation 3670 'xor' 'xor_ln106_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3671 [1/1] (0.00ns)   --->   "%tmp_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 1" [./layer.h:106]   --->   Operation 3671 'bitselect' 'tmp_1628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3672 [1/1] (0.12ns)   --->   "%xor_ln106_180 = xor i1 %tmp_1628, i1 1" [./layer.h:106]   --->   Operation 3672 'xor' 'xor_ln106_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_853)   --->   "%xor_ln106_181 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_180" [./layer.h:106]   --->   Operation 3673 'xor' 'xor_ln106_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3674 [1/1] (0.00ns)   --->   "%tmp_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 1" [./layer.h:106]   --->   Operation 3674 'bitselect' 'tmp_1629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3675 [1/1] (0.12ns)   --->   "%xor_ln106_182 = xor i1 %tmp_1629, i1 1" [./layer.h:106]   --->   Operation 3675 'xor' 'xor_ln106_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_853)   --->   "%xor_ln106_183 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_182" [./layer.h:106]   --->   Operation 3676 'xor' 'xor_ln106_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3677 [1/1] (0.00ns)   --->   "%tmp_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 1" [./layer.h:106]   --->   Operation 3677 'bitselect' 'tmp_1630' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3678 [1/1] (0.12ns)   --->   "%xor_ln106_184 = xor i1 %tmp_1630, i1 1" [./layer.h:106]   --->   Operation 3678 'xor' 'xor_ln106_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_854)   --->   "%xor_ln106_185 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_184" [./layer.h:106]   --->   Operation 3679 'xor' 'xor_ln106_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 1" [./layer.h:106]   --->   Operation 3680 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3681 [1/1] (0.12ns)   --->   "%xor_ln106_186 = xor i1 %tmp_1631, i1 1" [./layer.h:106]   --->   Operation 3681 'xor' 'xor_ln106_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_854)   --->   "%xor_ln106_187 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_186" [./layer.h:106]   --->   Operation 3682 'xor' 'xor_ln106_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3683 [1/1] (0.00ns)   --->   "%tmp_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 1" [./layer.h:106]   --->   Operation 3683 'bitselect' 'tmp_1632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3684 [1/1] (0.12ns)   --->   "%xor_ln106_188 = xor i1 %tmp_1632, i1 1" [./layer.h:106]   --->   Operation 3684 'xor' 'xor_ln106_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_856)   --->   "%xor_ln106_189 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_188" [./layer.h:106]   --->   Operation 3685 'xor' 'xor_ln106_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3686 [1/1] (0.00ns)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 1" [./layer.h:106]   --->   Operation 3686 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3687 [1/1] (0.12ns)   --->   "%xor_ln106_190 = xor i1 %tmp_1633, i1 1" [./layer.h:106]   --->   Operation 3687 'xor' 'xor_ln106_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_856)   --->   "%xor_ln106_191 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_190" [./layer.h:106]   --->   Operation 3688 'xor' 'xor_ln106_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3689 [1/1] (0.12ns)   --->   "%xor_ln106_193 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_192" [./layer.h:106]   --->   Operation 3689 'xor' 'xor_ln106_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3690 [1/1] (0.12ns)   --->   "%xor_ln106_195 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_194" [./layer.h:106]   --->   Operation 3690 'xor' 'xor_ln106_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3691 [1/1] (0.12ns)   --->   "%xor_ln106_197 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_196" [./layer.h:106]   --->   Operation 3691 'xor' 'xor_ln106_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3692 [1/1] (0.12ns)   --->   "%xor_ln106_252 = xor i1 %tmp_1664, i1 1" [./layer.h:106]   --->   Operation 3692 'xor' 'xor_ln106_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_888)   --->   "%xor_ln106_253 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_252" [./layer.h:106]   --->   Operation 3693 'xor' 'xor_ln106_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3694 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_888)   --->   "%xor_ln106_255 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_254" [./layer.h:106]   --->   Operation 3694 'xor' 'xor_ln106_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3695 [1/1] (0.00ns)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 2" [./layer.h:106]   --->   Operation 3695 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3696 [1/1] (0.12ns)   --->   "%xor_ln106_256 = xor i1 %tmp_1666, i1 1" [./layer.h:106]   --->   Operation 3696 'xor' 'xor_ln106_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_889)   --->   "%xor_ln106_257 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_256" [./layer.h:106]   --->   Operation 3697 'xor' 'xor_ln106_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3698 [1/1] (0.00ns)   --->   "%tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 2" [./layer.h:106]   --->   Operation 3698 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3699 [1/1] (0.12ns)   --->   "%xor_ln106_258 = xor i1 %tmp_1667, i1 1" [./layer.h:106]   --->   Operation 3699 'xor' 'xor_ln106_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_889)   --->   "%xor_ln106_259 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_258" [./layer.h:106]   --->   Operation 3700 'xor' 'xor_ln106_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3701 [1/1] (0.00ns)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 2" [./layer.h:106]   --->   Operation 3701 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3702 [1/1] (0.12ns)   --->   "%xor_ln106_260 = xor i1 %tmp_1668, i1 1" [./layer.h:106]   --->   Operation 3702 'xor' 'xor_ln106_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3703 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_891)   --->   "%xor_ln106_261 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_260" [./layer.h:106]   --->   Operation 3703 'xor' 'xor_ln106_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3704 [1/1] (0.00ns)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 2" [./layer.h:106]   --->   Operation 3704 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3705 [1/1] (0.12ns)   --->   "%xor_ln106_262 = xor i1 %tmp_1669, i1 1" [./layer.h:106]   --->   Operation 3705 'xor' 'xor_ln106_262' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_891)   --->   "%xor_ln106_263 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_262" [./layer.h:106]   --->   Operation 3706 'xor' 'xor_ln106_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3707 [1/1] (0.00ns)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 2" [./layer.h:106]   --->   Operation 3707 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3708 [1/1] (0.12ns)   --->   "%xor_ln106_264 = xor i1 %tmp_1670, i1 1" [./layer.h:106]   --->   Operation 3708 'xor' 'xor_ln106_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3709 [1/1] (0.12ns)   --->   "%xor_ln106_265 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_264" [./layer.h:106]   --->   Operation 3709 'xor' 'xor_ln106_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3710 [1/1] (0.00ns)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 2" [./layer.h:106]   --->   Operation 3710 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3711 [1/1] (0.12ns)   --->   "%xor_ln106_266 = xor i1 %tmp_1671, i1 1" [./layer.h:106]   --->   Operation 3711 'xor' 'xor_ln106_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3712 [1/1] (0.12ns)   --->   "%xor_ln106_267 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_266" [./layer.h:106]   --->   Operation 3712 'xor' 'xor_ln106_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 2" [./layer.h:106]   --->   Operation 3713 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3714 [1/1] (0.12ns)   --->   "%xor_ln106_268 = xor i1 %tmp_1672, i1 1" [./layer.h:106]   --->   Operation 3714 'xor' 'xor_ln106_268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3715 [1/1] (0.12ns)   --->   "%xor_ln106_269 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_268" [./layer.h:106]   --->   Operation 3715 'xor' 'xor_ln106_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3716 [1/1] (0.00ns)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 2" [./layer.h:106]   --->   Operation 3716 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3717 [1/1] (0.12ns)   --->   "%xor_ln106_270 = xor i1 %tmp_1673, i1 1" [./layer.h:106]   --->   Operation 3717 'xor' 'xor_ln106_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_896)   --->   "%xor_ln106_271 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_270" [./layer.h:106]   --->   Operation 3718 'xor' 'xor_ln106_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3719 [1/1] (0.00ns)   --->   "%tmp_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 2" [./layer.h:106]   --->   Operation 3719 'bitselect' 'tmp_1674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3720 [1/1] (0.12ns)   --->   "%xor_ln106_272 = xor i1 %tmp_1674, i1 1" [./layer.h:106]   --->   Operation 3720 'xor' 'xor_ln106_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_896)   --->   "%xor_ln106_273 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_272" [./layer.h:106]   --->   Operation 3721 'xor' 'xor_ln106_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3722 [1/1] (0.00ns)   --->   "%tmp_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 2" [./layer.h:106]   --->   Operation 3722 'bitselect' 'tmp_1675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3723 [1/1] (0.12ns)   --->   "%xor_ln106_274 = xor i1 %tmp_1675, i1 1" [./layer.h:106]   --->   Operation 3723 'xor' 'xor_ln106_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_897)   --->   "%xor_ln106_275 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_274" [./layer.h:106]   --->   Operation 3724 'xor' 'xor_ln106_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3725 [1/1] (0.00ns)   --->   "%tmp_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 2" [./layer.h:106]   --->   Operation 3725 'bitselect' 'tmp_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3726 [1/1] (0.12ns)   --->   "%xor_ln106_276 = xor i1 %tmp_1676, i1 1" [./layer.h:106]   --->   Operation 3726 'xor' 'xor_ln106_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_897)   --->   "%xor_ln106_277 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_276" [./layer.h:106]   --->   Operation 3727 'xor' 'xor_ln106_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3728 [1/1] (0.00ns)   --->   "%tmp_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 2" [./layer.h:106]   --->   Operation 3728 'bitselect' 'tmp_1677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3729 [1/1] (0.12ns)   --->   "%xor_ln106_278 = xor i1 %tmp_1677, i1 1" [./layer.h:106]   --->   Operation 3729 'xor' 'xor_ln106_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_899)   --->   "%xor_ln106_279 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_278" [./layer.h:106]   --->   Operation 3730 'xor' 'xor_ln106_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3731 [1/1] (0.00ns)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 2" [./layer.h:106]   --->   Operation 3731 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3732 [1/1] (0.12ns)   --->   "%xor_ln106_280 = xor i1 %tmp_1678, i1 1" [./layer.h:106]   --->   Operation 3732 'xor' 'xor_ln106_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_899)   --->   "%xor_ln106_281 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_280" [./layer.h:106]   --->   Operation 3733 'xor' 'xor_ln106_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3734 [1/1] (0.00ns)   --->   "%tmp_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 2" [./layer.h:106]   --->   Operation 3734 'bitselect' 'tmp_1679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3735 [1/1] (0.12ns)   --->   "%xor_ln106_282 = xor i1 %tmp_1679, i1 1" [./layer.h:106]   --->   Operation 3735 'xor' 'xor_ln106_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3736 [1/1] (0.12ns)   --->   "%xor_ln106_283 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_282" [./layer.h:106]   --->   Operation 3736 'xor' 'xor_ln106_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3737 [1/1] (0.00ns)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 2" [./layer.h:106]   --->   Operation 3737 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3738 [1/1] (0.12ns)   --->   "%xor_ln106_284 = xor i1 %tmp_1680, i1 1" [./layer.h:106]   --->   Operation 3738 'xor' 'xor_ln106_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3739 [1/1] (0.12ns)   --->   "%xor_ln106_285 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_284" [./layer.h:106]   --->   Operation 3739 'xor' 'xor_ln106_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3740 [1/1] (0.00ns)   --->   "%tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 2" [./layer.h:106]   --->   Operation 3740 'bitselect' 'tmp_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3741 [1/1] (0.12ns)   --->   "%xor_ln106_286 = xor i1 %tmp_1681, i1 1" [./layer.h:106]   --->   Operation 3741 'xor' 'xor_ln106_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3742 [1/1] (0.12ns)   --->   "%xor_ln106_287 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_286" [./layer.h:106]   --->   Operation 3742 'xor' 'xor_ln106_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%zext_ln886_795 = zext i1 %xor_ln106_63"   --->   Operation 3743 'zext' 'zext_ln886_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_793)   --->   "%zext_ln886_796 = zext i1 %xor_ln106_65"   --->   Operation 3744 'zext' 'zext_ln886_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln886_797 = zext i1 %xor_ln106_67"   --->   Operation 3745 'zext' 'zext_ln886_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3746 [1/1] (0.00ns)   --->   "%zext_ln886_798 = zext i1 %xor_ln106_69"   --->   Operation 3746 'zext' 'zext_ln886_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3747 [1/1] (0.00ns)   --->   "%zext_ln886_799 = zext i1 %xor_ln106_71"   --->   Operation 3747 'zext' 'zext_ln886_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%zext_ln886_800 = zext i1 %xor_ln106_73"   --->   Operation 3748 'zext' 'zext_ln886_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_800)   --->   "%zext_ln886_801 = zext i1 %xor_ln106_75"   --->   Operation 3749 'zext' 'zext_ln886_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%zext_ln886_802 = zext i1 %xor_ln106_77"   --->   Operation 3750 'zext' 'zext_ln886_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_801)   --->   "%zext_ln886_803 = zext i1 %xor_ln106_79"   --->   Operation 3751 'zext' 'zext_ln886_803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%zext_ln886_804 = zext i1 %xor_ln106_81"   --->   Operation 3752 'zext' 'zext_ln886_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_803)   --->   "%zext_ln886_805 = zext i1 %xor_ln106_83"   --->   Operation 3753 'zext' 'zext_ln886_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3754 [1/1] (0.00ns)   --->   "%zext_ln886_806 = zext i1 %xor_ln106_85"   --->   Operation 3754 'zext' 'zext_ln886_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3755 [1/1] (0.00ns)   --->   "%zext_ln886_807 = zext i1 %xor_ln106_87"   --->   Operation 3755 'zext' 'zext_ln886_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln886_808 = zext i1 %xor_ln106_89"   --->   Operation 3756 'zext' 'zext_ln886_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%zext_ln886_809 = zext i1 %xor_ln106_91"   --->   Operation 3757 'zext' 'zext_ln886_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_808)   --->   "%zext_ln886_810 = zext i1 %xor_ln106_93"   --->   Operation 3758 'zext' 'zext_ln886_810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_809)   --->   "%zext_ln886_811 = zext i1 %xor_ln106_95"   --->   Operation 3759 'zext' 'zext_ln886_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_809)   --->   "%zext_ln886_812 = zext i1 %xor_ln106_97"   --->   Operation 3760 'zext' 'zext_ln886_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_839)   --->   "%zext_ln886_840 = zext i1 %xor_ln106_153"   --->   Operation 3761 'zext' 'zext_ln886_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_839)   --->   "%zext_ln886_841 = zext i1 %xor_ln106_155"   --->   Operation 3762 'zext' 'zext_ln886_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3763 [1/1] (0.00ns)   --->   "%zext_ln886_842 = zext i1 %xor_ln106_157"   --->   Operation 3763 'zext' 'zext_ln886_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3764 [1/1] (0.00ns)   --->   "%zext_ln886_843 = zext i1 %xor_ln106_159"   --->   Operation 3764 'zext' 'zext_ln886_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3765 [1/1] (0.00ns)   --->   "%zext_ln886_844 = zext i1 %xor_ln106_161"   --->   Operation 3765 'zext' 'zext_ln886_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_844)   --->   "%zext_ln886_845 = zext i1 %xor_ln106_163"   --->   Operation 3766 'zext' 'zext_ln886_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_844)   --->   "%zext_ln886_846 = zext i1 %xor_ln106_165"   --->   Operation 3767 'zext' 'zext_ln886_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_845)   --->   "%zext_ln886_847 = zext i1 %xor_ln106_167"   --->   Operation 3768 'zext' 'zext_ln886_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_845)   --->   "%zext_ln886_848 = zext i1 %xor_ln106_169"   --->   Operation 3769 'zext' 'zext_ln886_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_847)   --->   "%zext_ln886_849 = zext i1 %xor_ln106_171"   --->   Operation 3770 'zext' 'zext_ln886_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3771 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_847)   --->   "%zext_ln886_850 = zext i1 %xor_ln106_173"   --->   Operation 3771 'zext' 'zext_ln886_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3772 [1/1] (0.00ns)   --->   "%zext_ln886_851 = zext i1 %xor_ln106_175"   --->   Operation 3772 'zext' 'zext_ln886_851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3773 [1/1] (0.00ns)   --->   "%zext_ln886_852 = zext i1 %xor_ln106_177"   --->   Operation 3773 'zext' 'zext_ln886_852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln886_853 = zext i1 %xor_ln106_179"   --->   Operation 3774 'zext' 'zext_ln886_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_853)   --->   "%zext_ln886_854 = zext i1 %xor_ln106_181"   --->   Operation 3775 'zext' 'zext_ln886_854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_853)   --->   "%zext_ln886_855 = zext i1 %xor_ln106_183"   --->   Operation 3776 'zext' 'zext_ln886_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3777 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_854)   --->   "%zext_ln886_856 = zext i1 %xor_ln106_185"   --->   Operation 3777 'zext' 'zext_ln886_856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_854)   --->   "%zext_ln886_857 = zext i1 %xor_ln106_187"   --->   Operation 3778 'zext' 'zext_ln886_857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_856)   --->   "%zext_ln886_858 = zext i1 %xor_ln106_189"   --->   Operation 3779 'zext' 'zext_ln886_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_856)   --->   "%zext_ln886_859 = zext i1 %xor_ln106_191"   --->   Operation 3780 'zext' 'zext_ln886_859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3781 [1/1] (0.00ns)   --->   "%zext_ln886_860 = zext i1 %xor_ln106_193"   --->   Operation 3781 'zext' 'zext_ln886_860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3782 [1/1] (0.00ns)   --->   "%zext_ln886_861 = zext i1 %xor_ln106_195"   --->   Operation 3782 'zext' 'zext_ln886_861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3783 [1/1] (0.00ns)   --->   "%zext_ln886_862 = zext i1 %xor_ln106_197"   --->   Operation 3783 'zext' 'zext_ln886_862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_888)   --->   "%zext_ln886_890 = zext i1 %xor_ln106_253"   --->   Operation 3784 'zext' 'zext_ln886_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_888)   --->   "%zext_ln886_891 = zext i1 %xor_ln106_255"   --->   Operation 3785 'zext' 'zext_ln886_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_889)   --->   "%zext_ln886_892 = zext i1 %xor_ln106_257"   --->   Operation 3786 'zext' 'zext_ln886_892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_889)   --->   "%zext_ln886_893 = zext i1 %xor_ln106_259"   --->   Operation 3787 'zext' 'zext_ln886_893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_891)   --->   "%zext_ln886_894 = zext i1 %xor_ln106_261"   --->   Operation 3788 'zext' 'zext_ln886_894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3789 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_891)   --->   "%zext_ln886_895 = zext i1 %xor_ln106_263"   --->   Operation 3789 'zext' 'zext_ln886_895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3790 [1/1] (0.00ns)   --->   "%zext_ln886_896 = zext i1 %xor_ln106_265"   --->   Operation 3790 'zext' 'zext_ln886_896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3791 [1/1] (0.00ns)   --->   "%zext_ln886_897 = zext i1 %xor_ln106_267"   --->   Operation 3791 'zext' 'zext_ln886_897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln886_898 = zext i1 %xor_ln106_269"   --->   Operation 3792 'zext' 'zext_ln886_898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3793 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_896)   --->   "%zext_ln886_899 = zext i1 %xor_ln106_271"   --->   Operation 3793 'zext' 'zext_ln886_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_896)   --->   "%zext_ln886_900 = zext i1 %xor_ln106_273"   --->   Operation 3794 'zext' 'zext_ln886_900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_897)   --->   "%zext_ln886_901 = zext i1 %xor_ln106_275"   --->   Operation 3795 'zext' 'zext_ln886_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_897)   --->   "%zext_ln886_902 = zext i1 %xor_ln106_277"   --->   Operation 3796 'zext' 'zext_ln886_902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_899)   --->   "%zext_ln886_903 = zext i1 %xor_ln106_279"   --->   Operation 3797 'zext' 'zext_ln886_903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_899)   --->   "%zext_ln886_904 = zext i1 %xor_ln106_281"   --->   Operation 3798 'zext' 'zext_ln886_904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3799 [1/1] (0.00ns)   --->   "%zext_ln886_905 = zext i1 %xor_ln106_283"   --->   Operation 3799 'zext' 'zext_ln886_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3800 [1/1] (0.00ns)   --->   "%zext_ln886_906 = zext i1 %xor_ln106_285"   --->   Operation 3800 'zext' 'zext_ln886_906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3801 [1/1] (0.00ns)   --->   "%zext_ln1715 = zext i1 %xor_ln106_287"   --->   Operation 3801 'zext' 'zext_ln1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3802 [1/1] (0.00ns)   --->   "%zext_ln1715_779 = zext i5 %add_ln1715_781"   --->   Operation 3802 'zext' 'zext_ln1715_779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3803 [1/1] (0.00ns)   --->   "%zext_ln1715_786 = zext i4 %add_ln1715_789"   --->   Operation 3803 'zext' 'zext_ln1715_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3804 [1/1] (0.00ns)   --->   "%zext_ln1715_789 = zext i3 %add_ln1715_792"   --->   Operation 3804 'zext' 'zext_ln1715_789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3805 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_793 = add i2 %zext_ln886_795, i2 %zext_ln886_796"   --->   Operation 3805 'add' 'add_ln1715_793' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3806 [1/1] (0.00ns)   --->   "%zext_ln1715_790 = zext i2 %add_ln1715_793"   --->   Operation 3806 'zext' 'zext_ln1715_790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_794 = add i2 %zext_ln886_798, i2 %zext_ln886_799"   --->   Operation 3807 'add' 'add_ln1715_794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3808 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_795 = add i2 %add_ln1715_794, i2 %zext_ln886_797"   --->   Operation 3808 'add' 'add_ln1715_795' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln1715_791 = zext i2 %add_ln1715_795"   --->   Operation 3809 'zext' 'zext_ln1715_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3810 [1/1] (0.43ns)   --->   "%add_ln1715_796 = add i3 %zext_ln1715_791, i3 %zext_ln1715_790"   --->   Operation 3810 'add' 'add_ln1715_796' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3811 [1/1] (0.00ns)   --->   "%zext_ln1715_792 = zext i3 %add_ln1715_796"   --->   Operation 3811 'zext' 'zext_ln1715_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3812 [1/1] (0.57ns)   --->   "%add_ln1715_797 = add i4 %zext_ln1715_792, i4 %zext_ln1715_789"   --->   Operation 3812 'add' 'add_ln1715_797' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3813 [1/1] (0.00ns)   --->   "%zext_ln1715_793 = zext i4 %add_ln1715_797"   --->   Operation 3813 'zext' 'zext_ln1715_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3814 [1/1] (0.70ns)   --->   "%add_ln1715_798 = add i5 %zext_ln1715_793, i5 %zext_ln1715_786"   --->   Operation 3814 'add' 'add_ln1715_798' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3815 [1/1] (0.00ns)   --->   "%zext_ln1715_794 = zext i5 %add_ln1715_798"   --->   Operation 3815 'zext' 'zext_ln1715_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3816 [1/1] (0.70ns)   --->   "%add_ln1715_799 = add i6 %zext_ln1715_794, i6 %zext_ln1715_779"   --->   Operation 3816 'add' 'add_ln1715_799' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3817 [1/1] (0.00ns)   --->   "%zext_ln1715_795 = zext i6 %add_ln1715_799"   --->   Operation 3817 'zext' 'zext_ln1715_795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3818 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_800 = add i2 %zext_ln886_800, i2 %zext_ln886_801"   --->   Operation 3818 'add' 'add_ln1715_800' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3819 [1/1] (0.00ns)   --->   "%zext_ln1715_796 = zext i2 %add_ln1715_800"   --->   Operation 3819 'zext' 'zext_ln1715_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3820 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_801 = add i2 %zext_ln886_802, i2 %zext_ln886_803"   --->   Operation 3820 'add' 'add_ln1715_801' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln1715_797 = zext i2 %add_ln1715_801"   --->   Operation 3821 'zext' 'zext_ln1715_797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3822 [1/1] (0.43ns)   --->   "%add_ln1715_802 = add i3 %zext_ln1715_797, i3 %zext_ln1715_796"   --->   Operation 3822 'add' 'add_ln1715_802' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln1715_798 = zext i3 %add_ln1715_802"   --->   Operation 3823 'zext' 'zext_ln1715_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3824 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_803 = add i2 %zext_ln886_804, i2 %zext_ln886_805"   --->   Operation 3824 'add' 'add_ln1715_803' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln1715_799 = zext i2 %add_ln1715_803"   --->   Operation 3825 'zext' 'zext_ln1715_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_804 = add i2 %zext_ln886_807, i2 %zext_ln886_808"   --->   Operation 3826 'add' 'add_ln1715_804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3827 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_805 = add i2 %add_ln1715_804, i2 %zext_ln886_806"   --->   Operation 3827 'add' 'add_ln1715_805' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3828 [1/1] (0.00ns)   --->   "%zext_ln1715_800 = zext i2 %add_ln1715_805"   --->   Operation 3828 'zext' 'zext_ln1715_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3829 [1/1] (0.43ns)   --->   "%add_ln1715_806 = add i3 %zext_ln1715_800, i3 %zext_ln1715_799"   --->   Operation 3829 'add' 'add_ln1715_806' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3830 [1/1] (0.00ns)   --->   "%zext_ln1715_801 = zext i3 %add_ln1715_806"   --->   Operation 3830 'zext' 'zext_ln1715_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3831 [1/1] (0.57ns)   --->   "%add_ln1715_807 = add i4 %zext_ln1715_801, i4 %zext_ln1715_798"   --->   Operation 3831 'add' 'add_ln1715_807' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3832 [1/1] (0.00ns)   --->   "%zext_ln1715_802 = zext i4 %add_ln1715_807"   --->   Operation 3832 'zext' 'zext_ln1715_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3833 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_808 = add i2 %zext_ln886_809, i2 %zext_ln886_810"   --->   Operation 3833 'add' 'add_ln1715_808' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln1715_803 = zext i2 %add_ln1715_808"   --->   Operation 3834 'zext' 'zext_ln1715_803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3835 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_809 = add i2 %zext_ln886_811, i2 %zext_ln886_812"   --->   Operation 3835 'add' 'add_ln1715_809' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3836 [1/1] (0.00ns)   --->   "%zext_ln1715_804 = zext i2 %add_ln1715_809"   --->   Operation 3836 'zext' 'zext_ln1715_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3837 [1/1] (0.43ns)   --->   "%add_ln1715_810 = add i3 %zext_ln1715_804, i3 %zext_ln1715_803"   --->   Operation 3837 'add' 'add_ln1715_810' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3838 [1/1] (0.00ns)   --->   "%zext_ln1715_805 = zext i3 %add_ln1715_810"   --->   Operation 3838 'zext' 'zext_ln1715_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3839 [1/1] (0.00ns)   --->   "%zext_ln1715_808 = zext i3 %add_ln1715_814"   --->   Operation 3839 'zext' 'zext_ln1715_808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3840 [1/1] (0.57ns)   --->   "%add_ln1715_815 = add i4 %zext_ln1715_808, i4 %zext_ln1715_805"   --->   Operation 3840 'add' 'add_ln1715_815' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3841 [1/1] (0.00ns)   --->   "%zext_ln1715_809 = zext i4 %add_ln1715_815"   --->   Operation 3841 'zext' 'zext_ln1715_809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3842 [1/1] (0.70ns)   --->   "%add_ln1715_816 = add i5 %zext_ln1715_809, i5 %zext_ln1715_802"   --->   Operation 3842 'add' 'add_ln1715_816' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3843 [1/1] (0.00ns)   --->   "%zext_ln1715_810 = zext i5 %add_ln1715_816"   --->   Operation 3843 'zext' 'zext_ln1715_810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3844 [1/1] (0.00ns)   --->   "%zext_ln1715_825 = zext i5 %add_ln1715_833"   --->   Operation 3844 'zext' 'zext_ln1715_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3845 [1/1] (0.70ns)   --->   "%add_ln1715_834 = add i6 %zext_ln1715_825, i6 %zext_ln1715_810"   --->   Operation 3845 'add' 'add_ln1715_834' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3846 [1/1] (0.00ns)   --->   "%zext_ln1715_826 = zext i6 %add_ln1715_834"   --->   Operation 3846 'zext' 'zext_ln1715_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3847 [1/1] (0.70ns)   --->   "%add_ln1715_835 = add i7 %zext_ln1715_826, i7 %zext_ln1715_795"   --->   Operation 3847 'add' 'add_ln1715_835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3848 [1/1] (0.00ns)   --->   "%zext_ln1715_827 = zext i7 %add_ln1715_835"   --->   Operation 3848 'zext' 'zext_ln1715_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3849 [1/1] (0.00ns)   --->   "%zext_ln1715_830 = zext i3 %add_ln1715_838"   --->   Operation 3849 'zext' 'zext_ln1715_830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3850 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_839 = add i2 %zext_ln886_840, i2 %zext_ln886_841"   --->   Operation 3850 'add' 'add_ln1715_839' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3851 [1/1] (0.00ns)   --->   "%zext_ln1715_831 = zext i2 %add_ln1715_839"   --->   Operation 3851 'zext' 'zext_ln1715_831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_840 = add i2 %zext_ln886_843, i2 %zext_ln886_844"   --->   Operation 3852 'add' 'add_ln1715_840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3853 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_841 = add i2 %add_ln1715_840, i2 %zext_ln886_842"   --->   Operation 3853 'add' 'add_ln1715_841' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3854 [1/1] (0.00ns)   --->   "%zext_ln1715_832 = zext i2 %add_ln1715_841"   --->   Operation 3854 'zext' 'zext_ln1715_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3855 [1/1] (0.43ns)   --->   "%add_ln1715_842 = add i3 %zext_ln1715_832, i3 %zext_ln1715_831"   --->   Operation 3855 'add' 'add_ln1715_842' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln1715_833 = zext i3 %add_ln1715_842"   --->   Operation 3856 'zext' 'zext_ln1715_833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3857 [1/1] (0.57ns)   --->   "%add_ln1715_843 = add i4 %zext_ln1715_833, i4 %zext_ln1715_830"   --->   Operation 3857 'add' 'add_ln1715_843' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3858 [1/1] (0.00ns)   --->   "%zext_ln1715_834 = zext i4 %add_ln1715_843"   --->   Operation 3858 'zext' 'zext_ln1715_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3859 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_844 = add i2 %zext_ln886_845, i2 %zext_ln886_846"   --->   Operation 3859 'add' 'add_ln1715_844' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3860 [1/1] (0.00ns)   --->   "%zext_ln1715_835 = zext i2 %add_ln1715_844"   --->   Operation 3860 'zext' 'zext_ln1715_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3861 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_845 = add i2 %zext_ln886_847, i2 %zext_ln886_848"   --->   Operation 3861 'add' 'add_ln1715_845' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln1715_836 = zext i2 %add_ln1715_845"   --->   Operation 3862 'zext' 'zext_ln1715_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3863 [1/1] (0.43ns)   --->   "%add_ln1715_846 = add i3 %zext_ln1715_836, i3 %zext_ln1715_835"   --->   Operation 3863 'add' 'add_ln1715_846' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3864 [1/1] (0.00ns)   --->   "%zext_ln1715_837 = zext i3 %add_ln1715_846"   --->   Operation 3864 'zext' 'zext_ln1715_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3865 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_847 = add i2 %zext_ln886_849, i2 %zext_ln886_850"   --->   Operation 3865 'add' 'add_ln1715_847' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3866 [1/1] (0.00ns)   --->   "%zext_ln1715_838 = zext i2 %add_ln1715_847"   --->   Operation 3866 'zext' 'zext_ln1715_838' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_848 = add i2 %zext_ln886_852, i2 %zext_ln886_853"   --->   Operation 3867 'add' 'add_ln1715_848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3868 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_849 = add i2 %add_ln1715_848, i2 %zext_ln886_851"   --->   Operation 3868 'add' 'add_ln1715_849' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln1715_839 = zext i2 %add_ln1715_849"   --->   Operation 3869 'zext' 'zext_ln1715_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3870 [1/1] (0.43ns)   --->   "%add_ln1715_850 = add i3 %zext_ln1715_839, i3 %zext_ln1715_838"   --->   Operation 3870 'add' 'add_ln1715_850' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3871 [1/1] (0.00ns)   --->   "%zext_ln1715_840 = zext i3 %add_ln1715_850"   --->   Operation 3871 'zext' 'zext_ln1715_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3872 [1/1] (0.57ns)   --->   "%add_ln1715_851 = add i4 %zext_ln1715_840, i4 %zext_ln1715_837"   --->   Operation 3872 'add' 'add_ln1715_851' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3873 [1/1] (0.00ns)   --->   "%zext_ln1715_841 = zext i4 %add_ln1715_851"   --->   Operation 3873 'zext' 'zext_ln1715_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3874 [1/1] (0.70ns)   --->   "%add_ln1715_852 = add i5 %zext_ln1715_841, i5 %zext_ln1715_834"   --->   Operation 3874 'add' 'add_ln1715_852' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3875 [1/1] (0.00ns)   --->   "%zext_ln1715_842 = zext i5 %add_ln1715_852"   --->   Operation 3875 'zext' 'zext_ln1715_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3876 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_853 = add i2 %zext_ln886_854, i2 %zext_ln886_855"   --->   Operation 3876 'add' 'add_ln1715_853' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3877 [1/1] (0.00ns)   --->   "%zext_ln1715_843 = zext i2 %add_ln1715_853"   --->   Operation 3877 'zext' 'zext_ln1715_843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3878 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_854 = add i2 %zext_ln886_856, i2 %zext_ln886_857"   --->   Operation 3878 'add' 'add_ln1715_854' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3879 [1/1] (0.00ns)   --->   "%zext_ln1715_844 = zext i2 %add_ln1715_854"   --->   Operation 3879 'zext' 'zext_ln1715_844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3880 [1/1] (0.43ns)   --->   "%add_ln1715_855 = add i3 %zext_ln1715_844, i3 %zext_ln1715_843"   --->   Operation 3880 'add' 'add_ln1715_855' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3881 [1/1] (0.00ns)   --->   "%zext_ln1715_845 = zext i3 %add_ln1715_855"   --->   Operation 3881 'zext' 'zext_ln1715_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3882 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_856 = add i2 %zext_ln886_858, i2 %zext_ln886_859"   --->   Operation 3882 'add' 'add_ln1715_856' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3883 [1/1] (0.00ns)   --->   "%zext_ln1715_846 = zext i2 %add_ln1715_856"   --->   Operation 3883 'zext' 'zext_ln1715_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_857 = add i2 %zext_ln886_861, i2 %zext_ln886_862"   --->   Operation 3884 'add' 'add_ln1715_857' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3885 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_858 = add i2 %add_ln1715_857, i2 %zext_ln886_860"   --->   Operation 3885 'add' 'add_ln1715_858' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3886 [1/1] (0.00ns)   --->   "%zext_ln1715_847 = zext i2 %add_ln1715_858"   --->   Operation 3886 'zext' 'zext_ln1715_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3887 [1/1] (0.43ns)   --->   "%add_ln1715_859 = add i3 %zext_ln1715_847, i3 %zext_ln1715_846"   --->   Operation 3887 'add' 'add_ln1715_859' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3888 [1/1] (0.00ns)   --->   "%zext_ln1715_848 = zext i3 %add_ln1715_859"   --->   Operation 3888 'zext' 'zext_ln1715_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3889 [1/1] (0.57ns)   --->   "%add_ln1715_860 = add i4 %zext_ln1715_848, i4 %zext_ln1715_845"   --->   Operation 3889 'add' 'add_ln1715_860' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3890 [1/1] (0.00ns)   --->   "%zext_ln1715_849 = zext i4 %add_ln1715_860"   --->   Operation 3890 'zext' 'zext_ln1715_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3891 [1/1] (0.00ns)   --->   "%zext_ln1715_856 = zext i4 %add_ln1715_868"   --->   Operation 3891 'zext' 'zext_ln1715_856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3892 [1/1] (0.70ns)   --->   "%add_ln1715_869 = add i5 %zext_ln1715_856, i5 %zext_ln1715_849"   --->   Operation 3892 'add' 'add_ln1715_869' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3893 [1/1] (0.00ns)   --->   "%zext_ln1715_857 = zext i5 %add_ln1715_869"   --->   Operation 3893 'zext' 'zext_ln1715_857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3894 [1/1] (0.70ns)   --->   "%add_ln1715_870 = add i6 %zext_ln1715_857, i6 %zext_ln1715_842"   --->   Operation 3894 'add' 'add_ln1715_870' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln1715_858 = zext i6 %add_ln1715_870"   --->   Operation 3895 'zext' 'zext_ln1715_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln1715_873 = zext i5 %add_ln1715_887"   --->   Operation 3896 'zext' 'zext_ln1715_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3897 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_888 = add i2 %zext_ln886_890, i2 %zext_ln886_891"   --->   Operation 3897 'add' 'add_ln1715_888' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3898 [1/1] (0.00ns)   --->   "%zext_ln1715_874 = zext i2 %add_ln1715_888"   --->   Operation 3898 'zext' 'zext_ln1715_874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3899 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_889 = add i2 %zext_ln886_892, i2 %zext_ln886_893"   --->   Operation 3899 'add' 'add_ln1715_889' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln1715_875 = zext i2 %add_ln1715_889"   --->   Operation 3900 'zext' 'zext_ln1715_875' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3901 [1/1] (0.43ns)   --->   "%add_ln1715_890 = add i3 %zext_ln1715_875, i3 %zext_ln1715_874"   --->   Operation 3901 'add' 'add_ln1715_890' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3902 [1/1] (0.00ns)   --->   "%zext_ln1715_876 = zext i3 %add_ln1715_890"   --->   Operation 3902 'zext' 'zext_ln1715_876' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3903 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_891 = add i2 %zext_ln886_894, i2 %zext_ln886_895"   --->   Operation 3903 'add' 'add_ln1715_891' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3904 [1/1] (0.00ns)   --->   "%zext_ln1715_877 = zext i2 %add_ln1715_891"   --->   Operation 3904 'zext' 'zext_ln1715_877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3905 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_892 = add i2 %zext_ln886_897, i2 %zext_ln886_898"   --->   Operation 3905 'add' 'add_ln1715_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3906 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_893 = add i2 %add_ln1715_892, i2 %zext_ln886_896"   --->   Operation 3906 'add' 'add_ln1715_893' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3907 [1/1] (0.00ns)   --->   "%zext_ln1715_878 = zext i2 %add_ln1715_893"   --->   Operation 3907 'zext' 'zext_ln1715_878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3908 [1/1] (0.43ns)   --->   "%add_ln1715_894 = add i3 %zext_ln1715_878, i3 %zext_ln1715_877"   --->   Operation 3908 'add' 'add_ln1715_894' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3909 [1/1] (0.00ns)   --->   "%zext_ln1715_879 = zext i3 %add_ln1715_894"   --->   Operation 3909 'zext' 'zext_ln1715_879' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3910 [1/1] (0.57ns)   --->   "%add_ln1715_895 = add i4 %zext_ln1715_879, i4 %zext_ln1715_876"   --->   Operation 3910 'add' 'add_ln1715_895' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln1715_880 = zext i4 %add_ln1715_895"   --->   Operation 3911 'zext' 'zext_ln1715_880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3912 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_896 = add i2 %zext_ln886_899, i2 %zext_ln886_900"   --->   Operation 3912 'add' 'add_ln1715_896' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3913 [1/1] (0.00ns)   --->   "%zext_ln1715_881 = zext i2 %add_ln1715_896"   --->   Operation 3913 'zext' 'zext_ln1715_881' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3914 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_897 = add i2 %zext_ln886_901, i2 %zext_ln886_902"   --->   Operation 3914 'add' 'add_ln1715_897' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3915 [1/1] (0.00ns)   --->   "%zext_ln1715_882 = zext i2 %add_ln1715_897"   --->   Operation 3915 'zext' 'zext_ln1715_882' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3916 [1/1] (0.43ns)   --->   "%add_ln1715_898 = add i3 %zext_ln1715_882, i3 %zext_ln1715_881"   --->   Operation 3916 'add' 'add_ln1715_898' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3917 [1/1] (0.00ns)   --->   "%zext_ln1715_883 = zext i3 %add_ln1715_898"   --->   Operation 3917 'zext' 'zext_ln1715_883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3918 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_899 = add i2 %zext_ln886_903, i2 %zext_ln886_904"   --->   Operation 3918 'add' 'add_ln1715_899' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3919 [1/1] (0.00ns)   --->   "%zext_ln1715_884 = zext i2 %add_ln1715_899"   --->   Operation 3919 'zext' 'zext_ln1715_884' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_900 = add i2 %zext_ln886_906, i2 %zext_ln1715"   --->   Operation 3920 'add' 'add_ln1715_900' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3921 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_901 = add i2 %add_ln1715_900, i2 %zext_ln886_905"   --->   Operation 3921 'add' 'add_ln1715_901' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3922 [1/1] (0.00ns)   --->   "%zext_ln1715_885 = zext i2 %add_ln1715_901"   --->   Operation 3922 'zext' 'zext_ln1715_885' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3923 [1/1] (0.43ns)   --->   "%add_ln1715_902 = add i3 %zext_ln1715_885, i3 %zext_ln1715_884"   --->   Operation 3923 'add' 'add_ln1715_902' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3924 [1/1] (0.00ns)   --->   "%zext_ln1715_886 = zext i3 %add_ln1715_902"   --->   Operation 3924 'zext' 'zext_ln1715_886' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3925 [1/1] (0.57ns)   --->   "%add_ln1715_903 = add i4 %zext_ln1715_886, i4 %zext_ln1715_883"   --->   Operation 3925 'add' 'add_ln1715_903' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln1715_887 = zext i4 %add_ln1715_903"   --->   Operation 3926 'zext' 'zext_ln1715_887' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3927 [1/1] (0.70ns)   --->   "%add_ln1715_904 = add i5 %zext_ln1715_887, i5 %zext_ln1715_880"   --->   Operation 3927 'add' 'add_ln1715_904' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln1715_888 = zext i5 %add_ln1715_904"   --->   Operation 3928 'zext' 'zext_ln1715_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3929 [1/1] (0.70ns)   --->   "%add_ln1715_905 = add i6 %zext_ln1715_888, i6 %zext_ln1715_873"   --->   Operation 3929 'add' 'add_ln1715_905' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3930 [1/1] (0.00ns)   --->   "%zext_ln1715_889 = zext i6 %add_ln1715_905"   --->   Operation 3930 'zext' 'zext_ln1715_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3931 [1/1] (0.70ns)   --->   "%add_ln1715_906 = add i7 %zext_ln1715_889, i7 %zext_ln1715_858"   --->   Operation 3931 'add' 'add_ln1715_906' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln1715_890 = zext i7 %add_ln1715_906"   --->   Operation 3932 'zext' 'zext_ln1715_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3933 [1/1] (0.70ns)   --->   "%add_ln1715 = add i8 %zext_ln1715_890, i8 %zext_ln1715_827"   --->   Operation 3933 'add' 'add_ln1715' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3934 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715, i1 0"   --->   Operation 3934 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3935 [1/1] (0.71ns)   --->   "%accum_V = add i9 %r_V, i9 368"   --->   Operation 3935 'add' 'accum_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3936 [1/1] (0.59ns)   --->   "%icmp_ln1081 = icmp_sgt  i9 %accum_V, i9 %sext_ln97"   --->   Operation 3936 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_932)   --->   "%xor_ln106_315 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_150" [./layer.h:106]   --->   Operation 3937 'xor' 'xor_ln106_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_932)   --->   "%xor_ln106_316 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_152" [./layer.h:106]   --->   Operation 3938 'xor' 'xor_ln106_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3939 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_933)   --->   "%xor_ln106_317 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_154" [./layer.h:106]   --->   Operation 3939 'xor' 'xor_ln106_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_933)   --->   "%xor_ln106_318 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_156" [./layer.h:106]   --->   Operation 3940 'xor' 'xor_ln106_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_935)   --->   "%xor_ln106_319 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_158" [./layer.h:106]   --->   Operation 3941 'xor' 'xor_ln106_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_935)   --->   "%xor_ln106_320 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_160" [./layer.h:106]   --->   Operation 3942 'xor' 'xor_ln106_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3943 [1/1] (0.12ns)   --->   "%xor_ln106_321 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_162" [./layer.h:106]   --->   Operation 3943 'xor' 'xor_ln106_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3944 [1/1] (0.12ns)   --->   "%xor_ln106_322 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_164" [./layer.h:106]   --->   Operation 3944 'xor' 'xor_ln106_322' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3945 [1/1] (0.12ns)   --->   "%xor_ln106_323 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_166" [./layer.h:106]   --->   Operation 3945 'xor' 'xor_ln106_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_942)   --->   "%xor_ln106_324 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_168" [./layer.h:106]   --->   Operation 3946 'xor' 'xor_ln106_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_942)   --->   "%xor_ln106_325 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_170" [./layer.h:106]   --->   Operation 3947 'xor' 'xor_ln106_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_943)   --->   "%xor_ln106_326 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_172" [./layer.h:106]   --->   Operation 3948 'xor' 'xor_ln106_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_943)   --->   "%xor_ln106_327 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_174" [./layer.h:106]   --->   Operation 3949 'xor' 'xor_ln106_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_945)   --->   "%xor_ln106_328 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_176" [./layer.h:106]   --->   Operation 3950 'xor' 'xor_ln106_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_945)   --->   "%xor_ln106_329 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_178" [./layer.h:106]   --->   Operation 3951 'xor' 'xor_ln106_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3952 [1/1] (0.12ns)   --->   "%xor_ln106_330 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_180" [./layer.h:106]   --->   Operation 3952 'xor' 'xor_ln106_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3953 [1/1] (0.12ns)   --->   "%xor_ln106_331 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_182" [./layer.h:106]   --->   Operation 3953 'xor' 'xor_ln106_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3954 [1/1] (0.12ns)   --->   "%xor_ln106_332 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_184" [./layer.h:106]   --->   Operation 3954 'xor' 'xor_ln106_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_950)   --->   "%xor_ln106_333 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_186" [./layer.h:106]   --->   Operation 3955 'xor' 'xor_ln106_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_950)   --->   "%xor_ln106_334 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_188" [./layer.h:106]   --->   Operation 3956 'xor' 'xor_ln106_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_951)   --->   "%xor_ln106_335 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_190" [./layer.h:106]   --->   Operation 3957 'xor' 'xor_ln106_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_951)   --->   "%xor_ln106_336 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_192" [./layer.h:106]   --->   Operation 3958 'xor' 'xor_ln106_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_953)   --->   "%xor_ln106_337 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_194" [./layer.h:106]   --->   Operation 3959 'xor' 'xor_ln106_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_953)   --->   "%xor_ln106_338 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_196" [./layer.h:106]   --->   Operation 3960 'xor' 'xor_ln106_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_981)   --->   "%xor_ln106_364 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_248" [./layer.h:106]   --->   Operation 3961 'xor' 'xor_ln106_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_981)   --->   "%xor_ln106_365 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_250" [./layer.h:106]   --->   Operation 3962 'xor' 'xor_ln106_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3963 [1/1] (0.12ns)   --->   "%xor_ln106_366 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_252" [./layer.h:106]   --->   Operation 3963 'xor' 'xor_ln106_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3964 [1/1] (0.12ns)   --->   "%xor_ln106_367 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_254" [./layer.h:106]   --->   Operation 3964 'xor' 'xor_ln106_367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3965 [1/1] (0.12ns)   --->   "%xor_ln106_368 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_256" [./layer.h:106]   --->   Operation 3965 'xor' 'xor_ln106_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3966 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_986)   --->   "%xor_ln106_369 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_258" [./layer.h:106]   --->   Operation 3966 'xor' 'xor_ln106_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_986)   --->   "%xor_ln106_370 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_260" [./layer.h:106]   --->   Operation 3967 'xor' 'xor_ln106_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_987)   --->   "%xor_ln106_371 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_262" [./layer.h:106]   --->   Operation 3968 'xor' 'xor_ln106_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3969 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_987)   --->   "%xor_ln106_372 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_264" [./layer.h:106]   --->   Operation 3969 'xor' 'xor_ln106_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_989)   --->   "%xor_ln106_373 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_266" [./layer.h:106]   --->   Operation 3970 'xor' 'xor_ln106_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_989)   --->   "%xor_ln106_374 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_268" [./layer.h:106]   --->   Operation 3971 'xor' 'xor_ln106_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3972 [1/1] (0.12ns)   --->   "%xor_ln106_375 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_270" [./layer.h:106]   --->   Operation 3972 'xor' 'xor_ln106_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3973 [1/1] (0.12ns)   --->   "%xor_ln106_376 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_272" [./layer.h:106]   --->   Operation 3973 'xor' 'xor_ln106_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3974 [1/1] (0.12ns)   --->   "%xor_ln106_377 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_274" [./layer.h:106]   --->   Operation 3974 'xor' 'xor_ln106_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_995)   --->   "%xor_ln106_378 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_276" [./layer.h:106]   --->   Operation 3975 'xor' 'xor_ln106_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_995)   --->   "%xor_ln106_379 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_278" [./layer.h:106]   --->   Operation 3976 'xor' 'xor_ln106_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_996)   --->   "%xor_ln106_380 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_280" [./layer.h:106]   --->   Operation 3977 'xor' 'xor_ln106_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_996)   --->   "%xor_ln106_381 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_282" [./layer.h:106]   --->   Operation 3978 'xor' 'xor_ln106_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_998)   --->   "%xor_ln106_382 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_284" [./layer.h:106]   --->   Operation 3979 'xor' 'xor_ln106_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_998)   --->   "%xor_ln106_383 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_286" [./layer.h:106]   --->   Operation 3980 'xor' 'xor_ln106_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3981 [1/1] (0.12ns)   --->   "%xor_ln106_385 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_384" [./layer.h:106]   --->   Operation 3981 'xor' 'xor_ln106_385' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3982 [1/1] (0.12ns)   --->   "%xor_ln106_387 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_386" [./layer.h:106]   --->   Operation 3982 'xor' 'xor_ln106_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3983 [1/1] (0.12ns)   --->   "%xor_ln106_389 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_388" [./layer.h:106]   --->   Operation 3983 'xor' 'xor_ln106_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3984 [1/1] (0.12ns)   --->   "%xor_ln106_444 = xor i1 %tmp_1712, i1 1" [./layer.h:106]   --->   Operation 3984 'xor' 'xor_ln106_444' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1030)   --->   "%xor_ln106_445 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_444" [./layer.h:106]   --->   Operation 3985 'xor' 'xor_ln106_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1030)   --->   "%xor_ln106_447 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_446" [./layer.h:106]   --->   Operation 3986 'xor' 'xor_ln106_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3987 [1/1] (0.00ns)   --->   "%tmp_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 3" [./layer.h:106]   --->   Operation 3987 'bitselect' 'tmp_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3988 [1/1] (0.12ns)   --->   "%xor_ln106_448 = xor i1 %tmp_1714, i1 1" [./layer.h:106]   --->   Operation 3988 'xor' 'xor_ln106_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1031)   --->   "%xor_ln106_449 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_448" [./layer.h:106]   --->   Operation 3989 'xor' 'xor_ln106_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3990 [1/1] (0.00ns)   --->   "%tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 3" [./layer.h:106]   --->   Operation 3990 'bitselect' 'tmp_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3991 [1/1] (0.12ns)   --->   "%xor_ln106_450 = xor i1 %tmp_1715, i1 1" [./layer.h:106]   --->   Operation 3991 'xor' 'xor_ln106_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1031)   --->   "%xor_ln106_451 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_450" [./layer.h:106]   --->   Operation 3992 'xor' 'xor_ln106_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3993 [1/1] (0.00ns)   --->   "%tmp_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 3" [./layer.h:106]   --->   Operation 3993 'bitselect' 'tmp_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3994 [1/1] (0.12ns)   --->   "%xor_ln106_452 = xor i1 %tmp_1716, i1 1" [./layer.h:106]   --->   Operation 3994 'xor' 'xor_ln106_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1033)   --->   "%xor_ln106_453 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_452" [./layer.h:106]   --->   Operation 3995 'xor' 'xor_ln106_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3996 [1/1] (0.00ns)   --->   "%tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 3" [./layer.h:106]   --->   Operation 3996 'bitselect' 'tmp_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3997 [1/1] (0.12ns)   --->   "%xor_ln106_454 = xor i1 %tmp_1717, i1 1" [./layer.h:106]   --->   Operation 3997 'xor' 'xor_ln106_454' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1033)   --->   "%xor_ln106_455 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_454" [./layer.h:106]   --->   Operation 3998 'xor' 'xor_ln106_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3999 [1/1] (0.00ns)   --->   "%tmp_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 3" [./layer.h:106]   --->   Operation 3999 'bitselect' 'tmp_1718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4000 [1/1] (0.12ns)   --->   "%xor_ln106_456 = xor i1 %tmp_1718, i1 1" [./layer.h:106]   --->   Operation 4000 'xor' 'xor_ln106_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4001 [1/1] (0.12ns)   --->   "%xor_ln106_457 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_456" [./layer.h:106]   --->   Operation 4001 'xor' 'xor_ln106_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4002 [1/1] (0.00ns)   --->   "%tmp_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 3" [./layer.h:106]   --->   Operation 4002 'bitselect' 'tmp_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4003 [1/1] (0.12ns)   --->   "%xor_ln106_458 = xor i1 %tmp_1719, i1 1" [./layer.h:106]   --->   Operation 4003 'xor' 'xor_ln106_458' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4004 [1/1] (0.12ns)   --->   "%xor_ln106_459 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_458" [./layer.h:106]   --->   Operation 4004 'xor' 'xor_ln106_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4005 [1/1] (0.00ns)   --->   "%tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 3" [./layer.h:106]   --->   Operation 4005 'bitselect' 'tmp_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4006 [1/1] (0.12ns)   --->   "%xor_ln106_460 = xor i1 %tmp_1720, i1 1" [./layer.h:106]   --->   Operation 4006 'xor' 'xor_ln106_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4007 [1/1] (0.12ns)   --->   "%xor_ln106_461 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_460" [./layer.h:106]   --->   Operation 4007 'xor' 'xor_ln106_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4008 [1/1] (0.00ns)   --->   "%tmp_1721 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 3" [./layer.h:106]   --->   Operation 4008 'bitselect' 'tmp_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4009 [1/1] (0.12ns)   --->   "%xor_ln106_462 = xor i1 %tmp_1721, i1 1" [./layer.h:106]   --->   Operation 4009 'xor' 'xor_ln106_462' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1038)   --->   "%xor_ln106_463 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_462" [./layer.h:106]   --->   Operation 4010 'xor' 'xor_ln106_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4011 [1/1] (0.00ns)   --->   "%tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 3" [./layer.h:106]   --->   Operation 4011 'bitselect' 'tmp_1722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4012 [1/1] (0.12ns)   --->   "%xor_ln106_464 = xor i1 %tmp_1722, i1 1" [./layer.h:106]   --->   Operation 4012 'xor' 'xor_ln106_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1038)   --->   "%xor_ln106_465 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_464" [./layer.h:106]   --->   Operation 4013 'xor' 'xor_ln106_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4014 [1/1] (0.00ns)   --->   "%tmp_1723 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 3" [./layer.h:106]   --->   Operation 4014 'bitselect' 'tmp_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4015 [1/1] (0.12ns)   --->   "%xor_ln106_466 = xor i1 %tmp_1723, i1 1" [./layer.h:106]   --->   Operation 4015 'xor' 'xor_ln106_466' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1039)   --->   "%xor_ln106_467 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_466" [./layer.h:106]   --->   Operation 4016 'xor' 'xor_ln106_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4017 [1/1] (0.00ns)   --->   "%tmp_1724 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 3" [./layer.h:106]   --->   Operation 4017 'bitselect' 'tmp_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4018 [1/1] (0.12ns)   --->   "%xor_ln106_468 = xor i1 %tmp_1724, i1 1" [./layer.h:106]   --->   Operation 4018 'xor' 'xor_ln106_468' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1039)   --->   "%xor_ln106_469 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_468" [./layer.h:106]   --->   Operation 4019 'xor' 'xor_ln106_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4020 [1/1] (0.00ns)   --->   "%tmp_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 3" [./layer.h:106]   --->   Operation 4020 'bitselect' 'tmp_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4021 [1/1] (0.12ns)   --->   "%xor_ln106_470 = xor i1 %tmp_1725, i1 1" [./layer.h:106]   --->   Operation 4021 'xor' 'xor_ln106_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1041)   --->   "%xor_ln106_471 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_470" [./layer.h:106]   --->   Operation 4022 'xor' 'xor_ln106_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4023 [1/1] (0.00ns)   --->   "%tmp_1726 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 3" [./layer.h:106]   --->   Operation 4023 'bitselect' 'tmp_1726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4024 [1/1] (0.12ns)   --->   "%xor_ln106_472 = xor i1 %tmp_1726, i1 1" [./layer.h:106]   --->   Operation 4024 'xor' 'xor_ln106_472' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1041)   --->   "%xor_ln106_473 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_472" [./layer.h:106]   --->   Operation 4025 'xor' 'xor_ln106_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4026 [1/1] (0.00ns)   --->   "%tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 3" [./layer.h:106]   --->   Operation 4026 'bitselect' 'tmp_1727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4027 [1/1] (0.12ns)   --->   "%xor_ln106_474 = xor i1 %tmp_1727, i1 1" [./layer.h:106]   --->   Operation 4027 'xor' 'xor_ln106_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4028 [1/1] (0.12ns)   --->   "%xor_ln106_475 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_474" [./layer.h:106]   --->   Operation 4028 'xor' 'xor_ln106_475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4029 [1/1] (0.00ns)   --->   "%tmp_1728 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 3" [./layer.h:106]   --->   Operation 4029 'bitselect' 'tmp_1728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4030 [1/1] (0.12ns)   --->   "%xor_ln106_476 = xor i1 %tmp_1728, i1 1" [./layer.h:106]   --->   Operation 4030 'xor' 'xor_ln106_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4031 [1/1] (0.12ns)   --->   "%xor_ln106_477 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_476" [./layer.h:106]   --->   Operation 4031 'xor' 'xor_ln106_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4032 [1/1] (0.00ns)   --->   "%tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 3" [./layer.h:106]   --->   Operation 4032 'bitselect' 'tmp_1729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4033 [1/1] (0.12ns)   --->   "%xor_ln106_478 = xor i1 %tmp_1729, i1 1" [./layer.h:106]   --->   Operation 4033 'xor' 'xor_ln106_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4034 [1/1] (0.12ns)   --->   "%xor_ln106_479 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_478" [./layer.h:106]   --->   Operation 4034 'xor' 'xor_ln106_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_932)   --->   "%zext_ln886_934 = zext i1 %xor_ln106_315"   --->   Operation 4035 'zext' 'zext_ln886_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_932)   --->   "%zext_ln886_935 = zext i1 %xor_ln106_316"   --->   Operation 4036 'zext' 'zext_ln886_935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_933)   --->   "%zext_ln886_936 = zext i1 %xor_ln106_317"   --->   Operation 4037 'zext' 'zext_ln886_936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_933)   --->   "%zext_ln886_937 = zext i1 %xor_ln106_318"   --->   Operation 4038 'zext' 'zext_ln886_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_935)   --->   "%zext_ln886_938 = zext i1 %xor_ln106_319"   --->   Operation 4039 'zext' 'zext_ln886_938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_935)   --->   "%zext_ln886_939 = zext i1 %xor_ln106_320"   --->   Operation 4040 'zext' 'zext_ln886_939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4041 [1/1] (0.00ns)   --->   "%zext_ln886_940 = zext i1 %xor_ln106_321"   --->   Operation 4041 'zext' 'zext_ln886_940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4042 [1/1] (0.00ns)   --->   "%zext_ln886_941 = zext i1 %xor_ln106_322"   --->   Operation 4042 'zext' 'zext_ln886_941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4043 [1/1] (0.00ns)   --->   "%zext_ln886_942 = zext i1 %xor_ln106_323"   --->   Operation 4043 'zext' 'zext_ln886_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4044 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_942)   --->   "%zext_ln886_943 = zext i1 %xor_ln106_324"   --->   Operation 4044 'zext' 'zext_ln886_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_942)   --->   "%zext_ln886_944 = zext i1 %xor_ln106_325"   --->   Operation 4045 'zext' 'zext_ln886_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_943)   --->   "%zext_ln886_945 = zext i1 %xor_ln106_326"   --->   Operation 4046 'zext' 'zext_ln886_945' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_943)   --->   "%zext_ln886_946 = zext i1 %xor_ln106_327"   --->   Operation 4047 'zext' 'zext_ln886_946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_945)   --->   "%zext_ln886_947 = zext i1 %xor_ln106_328"   --->   Operation 4048 'zext' 'zext_ln886_947' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_945)   --->   "%zext_ln886_948 = zext i1 %xor_ln106_329"   --->   Operation 4049 'zext' 'zext_ln886_948' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4050 [1/1] (0.00ns)   --->   "%zext_ln886_949 = zext i1 %xor_ln106_330"   --->   Operation 4050 'zext' 'zext_ln886_949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4051 [1/1] (0.00ns)   --->   "%zext_ln886_950 = zext i1 %xor_ln106_331"   --->   Operation 4051 'zext' 'zext_ln886_950' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4052 [1/1] (0.00ns)   --->   "%zext_ln886_951 = zext i1 %xor_ln106_332"   --->   Operation 4052 'zext' 'zext_ln886_951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_950)   --->   "%zext_ln886_952 = zext i1 %xor_ln106_333"   --->   Operation 4053 'zext' 'zext_ln886_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_950)   --->   "%zext_ln886_953 = zext i1 %xor_ln106_334"   --->   Operation 4054 'zext' 'zext_ln886_953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_951)   --->   "%zext_ln886_954 = zext i1 %xor_ln106_335"   --->   Operation 4055 'zext' 'zext_ln886_954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_951)   --->   "%zext_ln886_955 = zext i1 %xor_ln106_336"   --->   Operation 4056 'zext' 'zext_ln886_955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4057 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_953)   --->   "%zext_ln886_956 = zext i1 %xor_ln106_337"   --->   Operation 4057 'zext' 'zext_ln886_956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_953)   --->   "%zext_ln886_957 = zext i1 %xor_ln106_338"   --->   Operation 4058 'zext' 'zext_ln886_957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_981)   --->   "%zext_ln886_983 = zext i1 %xor_ln106_364"   --->   Operation 4059 'zext' 'zext_ln886_983' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_981)   --->   "%zext_ln886_984 = zext i1 %xor_ln106_365"   --->   Operation 4060 'zext' 'zext_ln886_984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4061 [1/1] (0.00ns)   --->   "%zext_ln886_985 = zext i1 %xor_ln106_366"   --->   Operation 4061 'zext' 'zext_ln886_985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4062 [1/1] (0.00ns)   --->   "%zext_ln886_986 = zext i1 %xor_ln106_367"   --->   Operation 4062 'zext' 'zext_ln886_986' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4063 [1/1] (0.00ns)   --->   "%zext_ln886_987 = zext i1 %xor_ln106_368"   --->   Operation 4063 'zext' 'zext_ln886_987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_986)   --->   "%zext_ln886_988 = zext i1 %xor_ln106_369"   --->   Operation 4064 'zext' 'zext_ln886_988' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4065 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_986)   --->   "%zext_ln886_989 = zext i1 %xor_ln106_370"   --->   Operation 4065 'zext' 'zext_ln886_989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_987)   --->   "%zext_ln886_990 = zext i1 %xor_ln106_371"   --->   Operation 4066 'zext' 'zext_ln886_990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_987)   --->   "%zext_ln886_991 = zext i1 %xor_ln106_372"   --->   Operation 4067 'zext' 'zext_ln886_991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4068 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_989)   --->   "%zext_ln886_992 = zext i1 %xor_ln106_373"   --->   Operation 4068 'zext' 'zext_ln886_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4069 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_989)   --->   "%zext_ln886_993 = zext i1 %xor_ln106_374"   --->   Operation 4069 'zext' 'zext_ln886_993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4070 [1/1] (0.00ns)   --->   "%zext_ln886_994 = zext i1 %xor_ln106_375"   --->   Operation 4070 'zext' 'zext_ln886_994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4071 [1/1] (0.00ns)   --->   "%zext_ln886_995 = zext i1 %xor_ln106_376"   --->   Operation 4071 'zext' 'zext_ln886_995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4072 [1/1] (0.00ns)   --->   "%zext_ln886_996 = zext i1 %xor_ln106_377"   --->   Operation 4072 'zext' 'zext_ln886_996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4073 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_995)   --->   "%zext_ln886_997 = zext i1 %xor_ln106_378"   --->   Operation 4073 'zext' 'zext_ln886_997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4074 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_995)   --->   "%zext_ln886_998 = zext i1 %xor_ln106_379"   --->   Operation 4074 'zext' 'zext_ln886_998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_996)   --->   "%zext_ln886_999 = zext i1 %xor_ln106_380"   --->   Operation 4075 'zext' 'zext_ln886_999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_996)   --->   "%zext_ln886_1000 = zext i1 %xor_ln106_381"   --->   Operation 4076 'zext' 'zext_ln886_1000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4077 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_998)   --->   "%zext_ln886_1001 = zext i1 %xor_ln106_382"   --->   Operation 4077 'zext' 'zext_ln886_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_998)   --->   "%zext_ln886_1002 = zext i1 %xor_ln106_383"   --->   Operation 4078 'zext' 'zext_ln886_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4079 [1/1] (0.00ns)   --->   "%zext_ln886_1003 = zext i1 %xor_ln106_385"   --->   Operation 4079 'zext' 'zext_ln886_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4080 [1/1] (0.00ns)   --->   "%zext_ln886_1004 = zext i1 %xor_ln106_387"   --->   Operation 4080 'zext' 'zext_ln886_1004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4081 [1/1] (0.00ns)   --->   "%zext_ln886_1005 = zext i1 %xor_ln106_389"   --->   Operation 4081 'zext' 'zext_ln886_1005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1030)   --->   "%zext_ln886_1033 = zext i1 %xor_ln106_445"   --->   Operation 4082 'zext' 'zext_ln886_1033' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1030)   --->   "%zext_ln886_1034 = zext i1 %xor_ln106_447"   --->   Operation 4083 'zext' 'zext_ln886_1034' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1031)   --->   "%zext_ln886_1035 = zext i1 %xor_ln106_449"   --->   Operation 4084 'zext' 'zext_ln886_1035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1031)   --->   "%zext_ln886_1036 = zext i1 %xor_ln106_451"   --->   Operation 4085 'zext' 'zext_ln886_1036' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1033)   --->   "%zext_ln886_1037 = zext i1 %xor_ln106_453"   --->   Operation 4086 'zext' 'zext_ln886_1037' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1033)   --->   "%zext_ln886_1038 = zext i1 %xor_ln106_455"   --->   Operation 4087 'zext' 'zext_ln886_1038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4088 [1/1] (0.00ns)   --->   "%zext_ln886_1039 = zext i1 %xor_ln106_457"   --->   Operation 4088 'zext' 'zext_ln886_1039' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4089 [1/1] (0.00ns)   --->   "%zext_ln886_1040 = zext i1 %xor_ln106_459"   --->   Operation 4089 'zext' 'zext_ln886_1040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4090 [1/1] (0.00ns)   --->   "%zext_ln886_1041 = zext i1 %xor_ln106_461"   --->   Operation 4090 'zext' 'zext_ln886_1041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1038)   --->   "%zext_ln886_1042 = zext i1 %xor_ln106_463"   --->   Operation 4091 'zext' 'zext_ln886_1042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1038)   --->   "%zext_ln886_1043 = zext i1 %xor_ln106_465"   --->   Operation 4092 'zext' 'zext_ln886_1043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1039)   --->   "%zext_ln886_1044 = zext i1 %xor_ln106_467"   --->   Operation 4093 'zext' 'zext_ln886_1044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1039)   --->   "%zext_ln886_1045 = zext i1 %xor_ln106_469"   --->   Operation 4094 'zext' 'zext_ln886_1045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1041)   --->   "%zext_ln886_1046 = zext i1 %xor_ln106_471"   --->   Operation 4095 'zext' 'zext_ln886_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1041)   --->   "%zext_ln886_1047 = zext i1 %xor_ln106_473"   --->   Operation 4096 'zext' 'zext_ln886_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4097 [1/1] (0.00ns)   --->   "%zext_ln886_1048 = zext i1 %xor_ln106_475"   --->   Operation 4097 'zext' 'zext_ln886_1048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4098 [1/1] (0.00ns)   --->   "%zext_ln886_1049 = zext i1 %xor_ln106_477"   --->   Operation 4098 'zext' 'zext_ln886_1049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln1715_891 = zext i1 %xor_ln106_479"   --->   Operation 4099 'zext' 'zext_ln1715_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4100 [1/1] (0.00ns)   --->   "%zext_ln1715_906 = zext i5 %add_ln1715_923"   --->   Operation 4100 'zext' 'zext_ln1715_906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4101 [1/1] (0.00ns)   --->   "%zext_ln1715_913 = zext i4 %add_ln1715_931"   --->   Operation 4101 'zext' 'zext_ln1715_913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4102 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_932 = add i2 %zext_ln886_934, i2 %zext_ln886_935"   --->   Operation 4102 'add' 'add_ln1715_932' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4103 [1/1] (0.00ns)   --->   "%zext_ln1715_914 = zext i2 %add_ln1715_932"   --->   Operation 4103 'zext' 'zext_ln1715_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4104 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_933 = add i2 %zext_ln886_936, i2 %zext_ln886_937"   --->   Operation 4104 'add' 'add_ln1715_933' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4105 [1/1] (0.00ns)   --->   "%zext_ln1715_915 = zext i2 %add_ln1715_933"   --->   Operation 4105 'zext' 'zext_ln1715_915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4106 [1/1] (0.43ns)   --->   "%add_ln1715_934 = add i3 %zext_ln1715_915, i3 %zext_ln1715_914"   --->   Operation 4106 'add' 'add_ln1715_934' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4107 [1/1] (0.00ns)   --->   "%zext_ln1715_916 = zext i3 %add_ln1715_934"   --->   Operation 4107 'zext' 'zext_ln1715_916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4108 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_935 = add i2 %zext_ln886_938, i2 %zext_ln886_939"   --->   Operation 4108 'add' 'add_ln1715_935' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4109 [1/1] (0.00ns)   --->   "%zext_ln1715_917 = zext i2 %add_ln1715_935"   --->   Operation 4109 'zext' 'zext_ln1715_917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_936 = add i2 %zext_ln886_941, i2 %zext_ln886_942"   --->   Operation 4110 'add' 'add_ln1715_936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4111 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_937 = add i2 %add_ln1715_936, i2 %zext_ln886_940"   --->   Operation 4111 'add' 'add_ln1715_937' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4112 [1/1] (0.00ns)   --->   "%zext_ln1715_918 = zext i2 %add_ln1715_937"   --->   Operation 4112 'zext' 'zext_ln1715_918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4113 [1/1] (0.43ns)   --->   "%add_ln1715_938 = add i3 %zext_ln1715_918, i3 %zext_ln1715_917"   --->   Operation 4113 'add' 'add_ln1715_938' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4114 [1/1] (0.00ns)   --->   "%zext_ln1715_919 = zext i3 %add_ln1715_938"   --->   Operation 4114 'zext' 'zext_ln1715_919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4115 [1/1] (0.57ns)   --->   "%add_ln1715_939 = add i4 %zext_ln1715_919, i4 %zext_ln1715_916"   --->   Operation 4115 'add' 'add_ln1715_939' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4116 [1/1] (0.00ns)   --->   "%zext_ln1715_920 = zext i4 %add_ln1715_939"   --->   Operation 4116 'zext' 'zext_ln1715_920' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4117 [1/1] (0.70ns)   --->   "%add_ln1715_940 = add i5 %zext_ln1715_920, i5 %zext_ln1715_913"   --->   Operation 4117 'add' 'add_ln1715_940' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4118 [1/1] (0.00ns)   --->   "%zext_ln1715_921 = zext i5 %add_ln1715_940"   --->   Operation 4118 'zext' 'zext_ln1715_921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4119 [1/1] (0.70ns)   --->   "%add_ln1715_941 = add i6 %zext_ln1715_921, i6 %zext_ln1715_906"   --->   Operation 4119 'add' 'add_ln1715_941' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4120 [1/1] (0.00ns)   --->   "%zext_ln1715_922 = zext i6 %add_ln1715_941"   --->   Operation 4120 'zext' 'zext_ln1715_922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4121 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_942 = add i2 %zext_ln886_943, i2 %zext_ln886_944"   --->   Operation 4121 'add' 'add_ln1715_942' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4122 [1/1] (0.00ns)   --->   "%zext_ln1715_923 = zext i2 %add_ln1715_942"   --->   Operation 4122 'zext' 'zext_ln1715_923' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4123 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_943 = add i2 %zext_ln886_945, i2 %zext_ln886_946"   --->   Operation 4123 'add' 'add_ln1715_943' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4124 [1/1] (0.00ns)   --->   "%zext_ln1715_924 = zext i2 %add_ln1715_943"   --->   Operation 4124 'zext' 'zext_ln1715_924' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4125 [1/1] (0.43ns)   --->   "%add_ln1715_944 = add i3 %zext_ln1715_924, i3 %zext_ln1715_923"   --->   Operation 4125 'add' 'add_ln1715_944' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4126 [1/1] (0.00ns)   --->   "%zext_ln1715_925 = zext i3 %add_ln1715_944"   --->   Operation 4126 'zext' 'zext_ln1715_925' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4127 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_945 = add i2 %zext_ln886_947, i2 %zext_ln886_948"   --->   Operation 4127 'add' 'add_ln1715_945' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4128 [1/1] (0.00ns)   --->   "%zext_ln1715_926 = zext i2 %add_ln1715_945"   --->   Operation 4128 'zext' 'zext_ln1715_926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_946 = add i2 %zext_ln886_950, i2 %zext_ln886_951"   --->   Operation 4129 'add' 'add_ln1715_946' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4130 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_947 = add i2 %add_ln1715_946, i2 %zext_ln886_949"   --->   Operation 4130 'add' 'add_ln1715_947' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln1715_927 = zext i2 %add_ln1715_947"   --->   Operation 4131 'zext' 'zext_ln1715_927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4132 [1/1] (0.43ns)   --->   "%add_ln1715_948 = add i3 %zext_ln1715_927, i3 %zext_ln1715_926"   --->   Operation 4132 'add' 'add_ln1715_948' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4133 [1/1] (0.00ns)   --->   "%zext_ln1715_928 = zext i3 %add_ln1715_948"   --->   Operation 4133 'zext' 'zext_ln1715_928' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4134 [1/1] (0.57ns)   --->   "%add_ln1715_949 = add i4 %zext_ln1715_928, i4 %zext_ln1715_925"   --->   Operation 4134 'add' 'add_ln1715_949' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4135 [1/1] (0.00ns)   --->   "%zext_ln1715_929 = zext i4 %add_ln1715_949"   --->   Operation 4135 'zext' 'zext_ln1715_929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4136 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_950 = add i2 %zext_ln886_952, i2 %zext_ln886_953"   --->   Operation 4136 'add' 'add_ln1715_950' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4137 [1/1] (0.00ns)   --->   "%zext_ln1715_930 = zext i2 %add_ln1715_950"   --->   Operation 4137 'zext' 'zext_ln1715_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4138 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_951 = add i2 %zext_ln886_954, i2 %zext_ln886_955"   --->   Operation 4138 'add' 'add_ln1715_951' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4139 [1/1] (0.00ns)   --->   "%zext_ln1715_931 = zext i2 %add_ln1715_951"   --->   Operation 4139 'zext' 'zext_ln1715_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4140 [1/1] (0.43ns)   --->   "%add_ln1715_952 = add i3 %zext_ln1715_931, i3 %zext_ln1715_930"   --->   Operation 4140 'add' 'add_ln1715_952' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln1715_932 = zext i3 %add_ln1715_952"   --->   Operation 4141 'zext' 'zext_ln1715_932' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4142 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_953 = add i2 %zext_ln886_956, i2 %zext_ln886_957"   --->   Operation 4142 'add' 'add_ln1715_953' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4143 [1/1] (0.00ns)   --->   "%zext_ln1715_933 = zext i2 %add_ln1715_953"   --->   Operation 4143 'zext' 'zext_ln1715_933' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4144 [1/1] (0.00ns)   --->   "%zext_ln1715_934 = zext i2 %add_ln1715_955"   --->   Operation 4144 'zext' 'zext_ln1715_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4145 [1/1] (0.43ns)   --->   "%add_ln1715_956 = add i3 %zext_ln1715_934, i3 %zext_ln1715_933"   --->   Operation 4145 'add' 'add_ln1715_956' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4146 [1/1] (0.00ns)   --->   "%zext_ln1715_935 = zext i3 %add_ln1715_956"   --->   Operation 4146 'zext' 'zext_ln1715_935' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4147 [1/1] (0.57ns)   --->   "%add_ln1715_957 = add i4 %zext_ln1715_935, i4 %zext_ln1715_932"   --->   Operation 4147 'add' 'add_ln1715_957' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4148 [1/1] (0.00ns)   --->   "%zext_ln1715_936 = zext i4 %add_ln1715_957"   --->   Operation 4148 'zext' 'zext_ln1715_936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4149 [1/1] (0.70ns)   --->   "%add_ln1715_958 = add i5 %zext_ln1715_936, i5 %zext_ln1715_929"   --->   Operation 4149 'add' 'add_ln1715_958' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln1715_937 = zext i5 %add_ln1715_958"   --->   Operation 4150 'zext' 'zext_ln1715_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4151 [1/1] (0.00ns)   --->   "%zext_ln1715_952 = zext i5 %add_ln1715_975"   --->   Operation 4151 'zext' 'zext_ln1715_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4152 [1/1] (0.70ns)   --->   "%add_ln1715_976 = add i6 %zext_ln1715_952, i6 %zext_ln1715_937"   --->   Operation 4152 'add' 'add_ln1715_976' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4153 [1/1] (0.00ns)   --->   "%zext_ln1715_953 = zext i6 %add_ln1715_976"   --->   Operation 4153 'zext' 'zext_ln1715_953' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4154 [1/1] (0.70ns)   --->   "%add_ln1715_977 = add i7 %zext_ln1715_953, i7 %zext_ln1715_922"   --->   Operation 4154 'add' 'add_ln1715_977' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln1715_954 = zext i7 %add_ln1715_977"   --->   Operation 4155 'zext' 'zext_ln1715_954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4156 [1/1] (0.00ns)   --->   "%zext_ln1715_957 = zext i3 %add_ln1715_980"   --->   Operation 4156 'zext' 'zext_ln1715_957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4157 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_981 = add i2 %zext_ln886_983, i2 %zext_ln886_984"   --->   Operation 4157 'add' 'add_ln1715_981' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln1715_958 = zext i2 %add_ln1715_981"   --->   Operation 4158 'zext' 'zext_ln1715_958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_982 = add i2 %zext_ln886_986, i2 %zext_ln886_987"   --->   Operation 4159 'add' 'add_ln1715_982' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4160 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_983 = add i2 %add_ln1715_982, i2 %zext_ln886_985"   --->   Operation 4160 'add' 'add_ln1715_983' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4161 [1/1] (0.00ns)   --->   "%zext_ln1715_959 = zext i2 %add_ln1715_983"   --->   Operation 4161 'zext' 'zext_ln1715_959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4162 [1/1] (0.43ns)   --->   "%add_ln1715_984 = add i3 %zext_ln1715_959, i3 %zext_ln1715_958"   --->   Operation 4162 'add' 'add_ln1715_984' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4163 [1/1] (0.00ns)   --->   "%zext_ln1715_960 = zext i3 %add_ln1715_984"   --->   Operation 4163 'zext' 'zext_ln1715_960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4164 [1/1] (0.57ns)   --->   "%add_ln1715_985 = add i4 %zext_ln1715_960, i4 %zext_ln1715_957"   --->   Operation 4164 'add' 'add_ln1715_985' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln1715_961 = zext i4 %add_ln1715_985"   --->   Operation 4165 'zext' 'zext_ln1715_961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4166 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_986 = add i2 %zext_ln886_988, i2 %zext_ln886_989"   --->   Operation 4166 'add' 'add_ln1715_986' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4167 [1/1] (0.00ns)   --->   "%zext_ln1715_962 = zext i2 %add_ln1715_986"   --->   Operation 4167 'zext' 'zext_ln1715_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4168 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_987 = add i2 %zext_ln886_990, i2 %zext_ln886_991"   --->   Operation 4168 'add' 'add_ln1715_987' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4169 [1/1] (0.00ns)   --->   "%zext_ln1715_963 = zext i2 %add_ln1715_987"   --->   Operation 4169 'zext' 'zext_ln1715_963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4170 [1/1] (0.43ns)   --->   "%add_ln1715_988 = add i3 %zext_ln1715_963, i3 %zext_ln1715_962"   --->   Operation 4170 'add' 'add_ln1715_988' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4171 [1/1] (0.00ns)   --->   "%zext_ln1715_964 = zext i3 %add_ln1715_988"   --->   Operation 4171 'zext' 'zext_ln1715_964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4172 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_989 = add i2 %zext_ln886_992, i2 %zext_ln886_993"   --->   Operation 4172 'add' 'add_ln1715_989' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4173 [1/1] (0.00ns)   --->   "%zext_ln1715_965 = zext i2 %add_ln1715_989"   --->   Operation 4173 'zext' 'zext_ln1715_965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_990 = add i2 %zext_ln886_995, i2 %zext_ln886_996"   --->   Operation 4174 'add' 'add_ln1715_990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4175 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_991 = add i2 %add_ln1715_990, i2 %zext_ln886_994"   --->   Operation 4175 'add' 'add_ln1715_991' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4176 [1/1] (0.00ns)   --->   "%zext_ln1715_966 = zext i2 %add_ln1715_991"   --->   Operation 4176 'zext' 'zext_ln1715_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4177 [1/1] (0.43ns)   --->   "%add_ln1715_992 = add i3 %zext_ln1715_966, i3 %zext_ln1715_965"   --->   Operation 4177 'add' 'add_ln1715_992' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4178 [1/1] (0.00ns)   --->   "%zext_ln1715_967 = zext i3 %add_ln1715_992"   --->   Operation 4178 'zext' 'zext_ln1715_967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4179 [1/1] (0.57ns)   --->   "%add_ln1715_993 = add i4 %zext_ln1715_967, i4 %zext_ln1715_964"   --->   Operation 4179 'add' 'add_ln1715_993' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4180 [1/1] (0.00ns)   --->   "%zext_ln1715_968 = zext i4 %add_ln1715_993"   --->   Operation 4180 'zext' 'zext_ln1715_968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4181 [1/1] (0.70ns)   --->   "%add_ln1715_994 = add i5 %zext_ln1715_968, i5 %zext_ln1715_961"   --->   Operation 4181 'add' 'add_ln1715_994' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4182 [1/1] (0.00ns)   --->   "%zext_ln1715_969 = zext i5 %add_ln1715_994"   --->   Operation 4182 'zext' 'zext_ln1715_969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4183 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_995 = add i2 %zext_ln886_997, i2 %zext_ln886_998"   --->   Operation 4183 'add' 'add_ln1715_995' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4184 [1/1] (0.00ns)   --->   "%zext_ln1715_970 = zext i2 %add_ln1715_995"   --->   Operation 4184 'zext' 'zext_ln1715_970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4185 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_996 = add i2 %zext_ln886_999, i2 %zext_ln886_1000"   --->   Operation 4185 'add' 'add_ln1715_996' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4186 [1/1] (0.00ns)   --->   "%zext_ln1715_971 = zext i2 %add_ln1715_996"   --->   Operation 4186 'zext' 'zext_ln1715_971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4187 [1/1] (0.43ns)   --->   "%add_ln1715_997 = add i3 %zext_ln1715_971, i3 %zext_ln1715_970"   --->   Operation 4187 'add' 'add_ln1715_997' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln1715_972 = zext i3 %add_ln1715_997"   --->   Operation 4188 'zext' 'zext_ln1715_972' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4189 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_998 = add i2 %zext_ln886_1001, i2 %zext_ln886_1002"   --->   Operation 4189 'add' 'add_ln1715_998' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4190 [1/1] (0.00ns)   --->   "%zext_ln1715_973 = zext i2 %add_ln1715_998"   --->   Operation 4190 'zext' 'zext_ln1715_973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_999 = add i2 %zext_ln886_1004, i2 %zext_ln886_1005"   --->   Operation 4191 'add' 'add_ln1715_999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4192 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1000 = add i2 %add_ln1715_999, i2 %zext_ln886_1003"   --->   Operation 4192 'add' 'add_ln1715_1000' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4193 [1/1] (0.00ns)   --->   "%zext_ln1715_974 = zext i2 %add_ln1715_1000"   --->   Operation 4193 'zext' 'zext_ln1715_974' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4194 [1/1] (0.43ns)   --->   "%add_ln1715_1001 = add i3 %zext_ln1715_974, i3 %zext_ln1715_973"   --->   Operation 4194 'add' 'add_ln1715_1001' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln1715_975 = zext i3 %add_ln1715_1001"   --->   Operation 4195 'zext' 'zext_ln1715_975' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4196 [1/1] (0.57ns)   --->   "%add_ln1715_1002 = add i4 %zext_ln1715_975, i4 %zext_ln1715_972"   --->   Operation 4196 'add' 'add_ln1715_1002' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4197 [1/1] (0.00ns)   --->   "%zext_ln1715_976 = zext i4 %add_ln1715_1002"   --->   Operation 4197 'zext' 'zext_ln1715_976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4198 [1/1] (0.00ns)   --->   "%zext_ln1715_983 = zext i4 %add_ln1715_1010"   --->   Operation 4198 'zext' 'zext_ln1715_983' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4199 [1/1] (0.70ns)   --->   "%add_ln1715_1011 = add i5 %zext_ln1715_983, i5 %zext_ln1715_976"   --->   Operation 4199 'add' 'add_ln1715_1011' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4200 [1/1] (0.00ns)   --->   "%zext_ln1715_984 = zext i5 %add_ln1715_1011"   --->   Operation 4200 'zext' 'zext_ln1715_984' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4201 [1/1] (0.70ns)   --->   "%add_ln1715_1012 = add i6 %zext_ln1715_984, i6 %zext_ln1715_969"   --->   Operation 4201 'add' 'add_ln1715_1012' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4202 [1/1] (0.00ns)   --->   "%zext_ln1715_985 = zext i6 %add_ln1715_1012"   --->   Operation 4202 'zext' 'zext_ln1715_985' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4203 [1/1] (0.00ns)   --->   "%zext_ln1715_1000 = zext i5 %add_ln1715_1029"   --->   Operation 4203 'zext' 'zext_ln1715_1000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4204 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1030 = add i2 %zext_ln886_1033, i2 %zext_ln886_1034"   --->   Operation 4204 'add' 'add_ln1715_1030' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4205 [1/1] (0.00ns)   --->   "%zext_ln1715_1001 = zext i2 %add_ln1715_1030"   --->   Operation 4205 'zext' 'zext_ln1715_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4206 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1031 = add i2 %zext_ln886_1035, i2 %zext_ln886_1036"   --->   Operation 4206 'add' 'add_ln1715_1031' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4207 [1/1] (0.00ns)   --->   "%zext_ln1715_1002 = zext i2 %add_ln1715_1031"   --->   Operation 4207 'zext' 'zext_ln1715_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4208 [1/1] (0.43ns)   --->   "%add_ln1715_1032 = add i3 %zext_ln1715_1002, i3 %zext_ln1715_1001"   --->   Operation 4208 'add' 'add_ln1715_1032' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln1715_1003 = zext i3 %add_ln1715_1032"   --->   Operation 4209 'zext' 'zext_ln1715_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4210 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1033 = add i2 %zext_ln886_1037, i2 %zext_ln886_1038"   --->   Operation 4210 'add' 'add_ln1715_1033' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4211 [1/1] (0.00ns)   --->   "%zext_ln1715_1004 = zext i2 %add_ln1715_1033"   --->   Operation 4211 'zext' 'zext_ln1715_1004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1034 = add i2 %zext_ln886_1040, i2 %zext_ln886_1041"   --->   Operation 4212 'add' 'add_ln1715_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4213 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1035 = add i2 %add_ln1715_1034, i2 %zext_ln886_1039"   --->   Operation 4213 'add' 'add_ln1715_1035' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4214 [1/1] (0.00ns)   --->   "%zext_ln1715_1005 = zext i2 %add_ln1715_1035"   --->   Operation 4214 'zext' 'zext_ln1715_1005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4215 [1/1] (0.43ns)   --->   "%add_ln1715_1036 = add i3 %zext_ln1715_1005, i3 %zext_ln1715_1004"   --->   Operation 4215 'add' 'add_ln1715_1036' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4216 [1/1] (0.00ns)   --->   "%zext_ln1715_1006 = zext i3 %add_ln1715_1036"   --->   Operation 4216 'zext' 'zext_ln1715_1006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4217 [1/1] (0.57ns)   --->   "%add_ln1715_1037 = add i4 %zext_ln1715_1006, i4 %zext_ln1715_1003"   --->   Operation 4217 'add' 'add_ln1715_1037' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4218 [1/1] (0.00ns)   --->   "%zext_ln1715_1007 = zext i4 %add_ln1715_1037"   --->   Operation 4218 'zext' 'zext_ln1715_1007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4219 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1038 = add i2 %zext_ln886_1042, i2 %zext_ln886_1043"   --->   Operation 4219 'add' 'add_ln1715_1038' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln1715_1008 = zext i2 %add_ln1715_1038"   --->   Operation 4220 'zext' 'zext_ln1715_1008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4221 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1039 = add i2 %zext_ln886_1044, i2 %zext_ln886_1045"   --->   Operation 4221 'add' 'add_ln1715_1039' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4222 [1/1] (0.00ns)   --->   "%zext_ln1715_1009 = zext i2 %add_ln1715_1039"   --->   Operation 4222 'zext' 'zext_ln1715_1009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4223 [1/1] (0.43ns)   --->   "%add_ln1715_1040 = add i3 %zext_ln1715_1009, i3 %zext_ln1715_1008"   --->   Operation 4223 'add' 'add_ln1715_1040' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4224 [1/1] (0.00ns)   --->   "%zext_ln1715_1010 = zext i3 %add_ln1715_1040"   --->   Operation 4224 'zext' 'zext_ln1715_1010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4225 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1041 = add i2 %zext_ln886_1046, i2 %zext_ln886_1047"   --->   Operation 4225 'add' 'add_ln1715_1041' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4226 [1/1] (0.00ns)   --->   "%zext_ln1715_1011 = zext i2 %add_ln1715_1041"   --->   Operation 4226 'zext' 'zext_ln1715_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1042 = add i2 %zext_ln886_1049, i2 %zext_ln1715_891"   --->   Operation 4227 'add' 'add_ln1715_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4228 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1043 = add i2 %add_ln1715_1042, i2 %zext_ln886_1048"   --->   Operation 4228 'add' 'add_ln1715_1043' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4229 [1/1] (0.00ns)   --->   "%zext_ln1715_1012 = zext i2 %add_ln1715_1043"   --->   Operation 4229 'zext' 'zext_ln1715_1012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4230 [1/1] (0.43ns)   --->   "%add_ln1715_1044 = add i3 %zext_ln1715_1012, i3 %zext_ln1715_1011"   --->   Operation 4230 'add' 'add_ln1715_1044' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4231 [1/1] (0.00ns)   --->   "%zext_ln1715_1013 = zext i3 %add_ln1715_1044"   --->   Operation 4231 'zext' 'zext_ln1715_1013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4232 [1/1] (0.57ns)   --->   "%add_ln1715_1045 = add i4 %zext_ln1715_1013, i4 %zext_ln1715_1010"   --->   Operation 4232 'add' 'add_ln1715_1045' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln1715_1014 = zext i4 %add_ln1715_1045"   --->   Operation 4233 'zext' 'zext_ln1715_1014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4234 [1/1] (0.70ns)   --->   "%add_ln1715_1046 = add i5 %zext_ln1715_1014, i5 %zext_ln1715_1007"   --->   Operation 4234 'add' 'add_ln1715_1046' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4235 [1/1] (0.00ns)   --->   "%zext_ln1715_1015 = zext i5 %add_ln1715_1046"   --->   Operation 4235 'zext' 'zext_ln1715_1015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4236 [1/1] (0.70ns)   --->   "%add_ln1715_1047 = add i6 %zext_ln1715_1015, i6 %zext_ln1715_1000"   --->   Operation 4236 'add' 'add_ln1715_1047' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4237 [1/1] (0.00ns)   --->   "%zext_ln1715_1016 = zext i6 %add_ln1715_1047"   --->   Operation 4237 'zext' 'zext_ln1715_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4238 [1/1] (0.70ns)   --->   "%add_ln1715_1048 = add i7 %zext_ln1715_1016, i7 %zext_ln1715_985"   --->   Operation 4238 'add' 'add_ln1715_1048' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln1715_1017 = zext i7 %add_ln1715_1048"   --->   Operation 4239 'zext' 'zext_ln1715_1017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4240 [1/1] (0.70ns)   --->   "%add_ln1715_1 = add i8 %zext_ln1715_1017, i8 %zext_ln1715_954"   --->   Operation 4240 'add' 'add_ln1715_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4241 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_1, i1 0"   --->   Operation 4241 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4242 [1/1] (0.71ns)   --->   "%accum_V_1 = add i9 %r_V_1, i9 368"   --->   Operation 4242 'add' 'accum_V_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4243 [1/1] (0.59ns)   --->   "%icmp_ln1081_1 = icmp_sgt  i9 %accum_V_1, i9 %sext_ln97"   --->   Operation 4243 'icmp' 'icmp_ln1081_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1074)   --->   "%xor_ln106_507 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_246" [./layer.h:106]   --->   Operation 4244 'xor' 'xor_ln106_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1074)   --->   "%xor_ln106_508 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_248" [./layer.h:106]   --->   Operation 4245 'xor' 'xor_ln106_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1075)   --->   "%xor_ln106_509 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_250" [./layer.h:106]   --->   Operation 4246 'xor' 'xor_ln106_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1075)   --->   "%xor_ln106_510 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_252" [./layer.h:106]   --->   Operation 4247 'xor' 'xor_ln106_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1077)   --->   "%xor_ln106_511 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_254" [./layer.h:106]   --->   Operation 4248 'xor' 'xor_ln106_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1077)   --->   "%xor_ln106_512 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_256" [./layer.h:106]   --->   Operation 4249 'xor' 'xor_ln106_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4250 [1/1] (0.12ns)   --->   "%xor_ln106_513 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_258" [./layer.h:106]   --->   Operation 4250 'xor' 'xor_ln106_513' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4251 [1/1] (0.12ns)   --->   "%xor_ln106_514 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_260" [./layer.h:106]   --->   Operation 4251 'xor' 'xor_ln106_514' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4252 [1/1] (0.12ns)   --->   "%xor_ln106_515 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_262" [./layer.h:106]   --->   Operation 4252 'xor' 'xor_ln106_515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1084)   --->   "%xor_ln106_516 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_264" [./layer.h:106]   --->   Operation 4253 'xor' 'xor_ln106_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1084)   --->   "%xor_ln106_517 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_266" [./layer.h:106]   --->   Operation 4254 'xor' 'xor_ln106_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1085)   --->   "%xor_ln106_518 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_268" [./layer.h:106]   --->   Operation 4255 'xor' 'xor_ln106_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1085)   --->   "%xor_ln106_519 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_270" [./layer.h:106]   --->   Operation 4256 'xor' 'xor_ln106_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1087)   --->   "%xor_ln106_520 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_272" [./layer.h:106]   --->   Operation 4257 'xor' 'xor_ln106_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1087)   --->   "%xor_ln106_521 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_274" [./layer.h:106]   --->   Operation 4258 'xor' 'xor_ln106_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4259 [1/1] (0.12ns)   --->   "%xor_ln106_522 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_276" [./layer.h:106]   --->   Operation 4259 'xor' 'xor_ln106_522' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4260 [1/1] (0.12ns)   --->   "%xor_ln106_523 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_278" [./layer.h:106]   --->   Operation 4260 'xor' 'xor_ln106_523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4261 [1/1] (0.12ns)   --->   "%xor_ln106_524 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_280" [./layer.h:106]   --->   Operation 4261 'xor' 'xor_ln106_524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1092)   --->   "%xor_ln106_525 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_282" [./layer.h:106]   --->   Operation 4262 'xor' 'xor_ln106_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1092)   --->   "%xor_ln106_526 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_284" [./layer.h:106]   --->   Operation 4263 'xor' 'xor_ln106_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1093)   --->   "%xor_ln106_527 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_286" [./layer.h:106]   --->   Operation 4264 'xor' 'xor_ln106_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1093)   --->   "%xor_ln106_528 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_384" [./layer.h:106]   --->   Operation 4265 'xor' 'xor_ln106_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1095)   --->   "%xor_ln106_529 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_386" [./layer.h:106]   --->   Operation 4266 'xor' 'xor_ln106_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1095)   --->   "%xor_ln106_530 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_388" [./layer.h:106]   --->   Operation 4267 'xor' 'xor_ln106_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1123)   --->   "%xor_ln106_556 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_440" [./layer.h:106]   --->   Operation 4268 'xor' 'xor_ln106_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1123)   --->   "%xor_ln106_557 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_442" [./layer.h:106]   --->   Operation 4269 'xor' 'xor_ln106_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4270 [1/1] (0.12ns)   --->   "%xor_ln106_558 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_444" [./layer.h:106]   --->   Operation 4270 'xor' 'xor_ln106_558' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4271 [1/1] (0.12ns)   --->   "%xor_ln106_559 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_446" [./layer.h:106]   --->   Operation 4271 'xor' 'xor_ln106_559' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4272 [1/1] (0.12ns)   --->   "%xor_ln106_560 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_448" [./layer.h:106]   --->   Operation 4272 'xor' 'xor_ln106_560' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1128)   --->   "%xor_ln106_561 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_450" [./layer.h:106]   --->   Operation 4273 'xor' 'xor_ln106_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1128)   --->   "%xor_ln106_562 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_452" [./layer.h:106]   --->   Operation 4274 'xor' 'xor_ln106_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1129)   --->   "%xor_ln106_563 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_454" [./layer.h:106]   --->   Operation 4275 'xor' 'xor_ln106_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1129)   --->   "%xor_ln106_564 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_456" [./layer.h:106]   --->   Operation 4276 'xor' 'xor_ln106_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1131)   --->   "%xor_ln106_565 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_458" [./layer.h:106]   --->   Operation 4277 'xor' 'xor_ln106_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1131)   --->   "%xor_ln106_566 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_460" [./layer.h:106]   --->   Operation 4278 'xor' 'xor_ln106_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4279 [1/1] (0.12ns)   --->   "%xor_ln106_567 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_462" [./layer.h:106]   --->   Operation 4279 'xor' 'xor_ln106_567' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4280 [1/1] (0.12ns)   --->   "%xor_ln106_568 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_464" [./layer.h:106]   --->   Operation 4280 'xor' 'xor_ln106_568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4281 [1/1] (0.12ns)   --->   "%xor_ln106_569 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_466" [./layer.h:106]   --->   Operation 4281 'xor' 'xor_ln106_569' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1137)   --->   "%xor_ln106_570 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_468" [./layer.h:106]   --->   Operation 4282 'xor' 'xor_ln106_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1137)   --->   "%xor_ln106_571 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_470" [./layer.h:106]   --->   Operation 4283 'xor' 'xor_ln106_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1138)   --->   "%xor_ln106_572 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_472" [./layer.h:106]   --->   Operation 4284 'xor' 'xor_ln106_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1138)   --->   "%xor_ln106_573 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_474" [./layer.h:106]   --->   Operation 4285 'xor' 'xor_ln106_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1140)   --->   "%xor_ln106_574 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_476" [./layer.h:106]   --->   Operation 4286 'xor' 'xor_ln106_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1140)   --->   "%xor_ln106_575 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_478" [./layer.h:106]   --->   Operation 4287 'xor' 'xor_ln106_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4288 [1/1] (0.12ns)   --->   "%xor_ln106_577 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_576" [./layer.h:106]   --->   Operation 4288 'xor' 'xor_ln106_577' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4289 [1/1] (0.12ns)   --->   "%xor_ln106_579 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_578" [./layer.h:106]   --->   Operation 4289 'xor' 'xor_ln106_579' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4290 [1/1] (0.12ns)   --->   "%xor_ln106_581 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_580" [./layer.h:106]   --->   Operation 4290 'xor' 'xor_ln106_581' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4291 [1/1] (0.12ns)   --->   "%xor_ln106_636 = xor i1 %tmp_1760, i1 1" [./layer.h:106]   --->   Operation 4291 'xor' 'xor_ln106_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1172)   --->   "%xor_ln106_637 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_636" [./layer.h:106]   --->   Operation 4292 'xor' 'xor_ln106_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4293 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1172)   --->   "%xor_ln106_639 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_638" [./layer.h:106]   --->   Operation 4293 'xor' 'xor_ln106_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4294 [1/1] (0.00ns)   --->   "%tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 4" [./layer.h:106]   --->   Operation 4294 'bitselect' 'tmp_1762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4295 [1/1] (0.12ns)   --->   "%xor_ln106_640 = xor i1 %tmp_1762, i1 1" [./layer.h:106]   --->   Operation 4295 'xor' 'xor_ln106_640' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4296 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1173)   --->   "%xor_ln106_641 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_640" [./layer.h:106]   --->   Operation 4296 'xor' 'xor_ln106_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_1763 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 4" [./layer.h:106]   --->   Operation 4297 'bitselect' 'tmp_1763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4298 [1/1] (0.12ns)   --->   "%xor_ln106_642 = xor i1 %tmp_1763, i1 1" [./layer.h:106]   --->   Operation 4298 'xor' 'xor_ln106_642' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1173)   --->   "%xor_ln106_643 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_642" [./layer.h:106]   --->   Operation 4299 'xor' 'xor_ln106_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4300 [1/1] (0.00ns)   --->   "%tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 4" [./layer.h:106]   --->   Operation 4300 'bitselect' 'tmp_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4301 [1/1] (0.12ns)   --->   "%xor_ln106_644 = xor i1 %tmp_1764, i1 1" [./layer.h:106]   --->   Operation 4301 'xor' 'xor_ln106_644' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1175)   --->   "%xor_ln106_645 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_644" [./layer.h:106]   --->   Operation 4302 'xor' 'xor_ln106_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4303 [1/1] (0.00ns)   --->   "%tmp_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 4" [./layer.h:106]   --->   Operation 4303 'bitselect' 'tmp_1765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4304 [1/1] (0.12ns)   --->   "%xor_ln106_646 = xor i1 %tmp_1765, i1 1" [./layer.h:106]   --->   Operation 4304 'xor' 'xor_ln106_646' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1175)   --->   "%xor_ln106_647 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_646" [./layer.h:106]   --->   Operation 4305 'xor' 'xor_ln106_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4306 [1/1] (0.00ns)   --->   "%tmp_1766 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 4" [./layer.h:106]   --->   Operation 4306 'bitselect' 'tmp_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4307 [1/1] (0.12ns)   --->   "%xor_ln106_648 = xor i1 %tmp_1766, i1 1" [./layer.h:106]   --->   Operation 4307 'xor' 'xor_ln106_648' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4308 [1/1] (0.12ns)   --->   "%xor_ln106_649 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_648" [./layer.h:106]   --->   Operation 4308 'xor' 'xor_ln106_649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4309 [1/1] (0.00ns)   --->   "%tmp_1767 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 4" [./layer.h:106]   --->   Operation 4309 'bitselect' 'tmp_1767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4310 [1/1] (0.12ns)   --->   "%xor_ln106_650 = xor i1 %tmp_1767, i1 1" [./layer.h:106]   --->   Operation 4310 'xor' 'xor_ln106_650' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4311 [1/1] (0.12ns)   --->   "%xor_ln106_651 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_650" [./layer.h:106]   --->   Operation 4311 'xor' 'xor_ln106_651' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4312 [1/1] (0.00ns)   --->   "%tmp_1768 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 4" [./layer.h:106]   --->   Operation 4312 'bitselect' 'tmp_1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4313 [1/1] (0.12ns)   --->   "%xor_ln106_652 = xor i1 %tmp_1768, i1 1" [./layer.h:106]   --->   Operation 4313 'xor' 'xor_ln106_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4314 [1/1] (0.12ns)   --->   "%xor_ln106_653 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_652" [./layer.h:106]   --->   Operation 4314 'xor' 'xor_ln106_653' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4315 [1/1] (0.00ns)   --->   "%tmp_1769 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 4" [./layer.h:106]   --->   Operation 4315 'bitselect' 'tmp_1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4316 [1/1] (0.12ns)   --->   "%xor_ln106_654 = xor i1 %tmp_1769, i1 1" [./layer.h:106]   --->   Operation 4316 'xor' 'xor_ln106_654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1180)   --->   "%xor_ln106_655 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_654" [./layer.h:106]   --->   Operation 4317 'xor' 'xor_ln106_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4318 [1/1] (0.00ns)   --->   "%tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 4" [./layer.h:106]   --->   Operation 4318 'bitselect' 'tmp_1770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4319 [1/1] (0.12ns)   --->   "%xor_ln106_656 = xor i1 %tmp_1770, i1 1" [./layer.h:106]   --->   Operation 4319 'xor' 'xor_ln106_656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1180)   --->   "%xor_ln106_657 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_656" [./layer.h:106]   --->   Operation 4320 'xor' 'xor_ln106_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4321 [1/1] (0.00ns)   --->   "%tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 4" [./layer.h:106]   --->   Operation 4321 'bitselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4322 [1/1] (0.12ns)   --->   "%xor_ln106_658 = xor i1 %tmp_1771, i1 1" [./layer.h:106]   --->   Operation 4322 'xor' 'xor_ln106_658' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1181)   --->   "%xor_ln106_659 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_658" [./layer.h:106]   --->   Operation 4323 'xor' 'xor_ln106_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4324 [1/1] (0.00ns)   --->   "%tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 4" [./layer.h:106]   --->   Operation 4324 'bitselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4325 [1/1] (0.12ns)   --->   "%xor_ln106_660 = xor i1 %tmp_1772, i1 1" [./layer.h:106]   --->   Operation 4325 'xor' 'xor_ln106_660' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1181)   --->   "%xor_ln106_661 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_660" [./layer.h:106]   --->   Operation 4326 'xor' 'xor_ln106_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4327 [1/1] (0.00ns)   --->   "%tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 4" [./layer.h:106]   --->   Operation 4327 'bitselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4328 [1/1] (0.12ns)   --->   "%xor_ln106_662 = xor i1 %tmp_1773, i1 1" [./layer.h:106]   --->   Operation 4328 'xor' 'xor_ln106_662' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1183)   --->   "%xor_ln106_663 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_662" [./layer.h:106]   --->   Operation 4329 'xor' 'xor_ln106_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4330 [1/1] (0.00ns)   --->   "%tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 4" [./layer.h:106]   --->   Operation 4330 'bitselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4331 [1/1] (0.12ns)   --->   "%xor_ln106_664 = xor i1 %tmp_1774, i1 1" [./layer.h:106]   --->   Operation 4331 'xor' 'xor_ln106_664' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1183)   --->   "%xor_ln106_665 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_664" [./layer.h:106]   --->   Operation 4332 'xor' 'xor_ln106_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4333 [1/1] (0.00ns)   --->   "%tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 4" [./layer.h:106]   --->   Operation 4333 'bitselect' 'tmp_1775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4334 [1/1] (0.12ns)   --->   "%xor_ln106_666 = xor i1 %tmp_1775, i1 1" [./layer.h:106]   --->   Operation 4334 'xor' 'xor_ln106_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4335 [1/1] (0.12ns)   --->   "%xor_ln106_667 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_666" [./layer.h:106]   --->   Operation 4335 'xor' 'xor_ln106_667' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4336 [1/1] (0.00ns)   --->   "%tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 4" [./layer.h:106]   --->   Operation 4336 'bitselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4337 [1/1] (0.12ns)   --->   "%xor_ln106_668 = xor i1 %tmp_1776, i1 1" [./layer.h:106]   --->   Operation 4337 'xor' 'xor_ln106_668' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4338 [1/1] (0.12ns)   --->   "%xor_ln106_669 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_668" [./layer.h:106]   --->   Operation 4338 'xor' 'xor_ln106_669' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4339 [1/1] (0.00ns)   --->   "%tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 4" [./layer.h:106]   --->   Operation 4339 'bitselect' 'tmp_1777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4340 [1/1] (0.12ns)   --->   "%xor_ln106_670 = xor i1 %tmp_1777, i1 1" [./layer.h:106]   --->   Operation 4340 'xor' 'xor_ln106_670' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4341 [1/1] (0.12ns)   --->   "%xor_ln106_671 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_670" [./layer.h:106]   --->   Operation 4341 'xor' 'xor_ln106_671' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1074)   --->   "%zext_ln886_1077 = zext i1 %xor_ln106_507"   --->   Operation 4342 'zext' 'zext_ln886_1077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1074)   --->   "%zext_ln886_1078 = zext i1 %xor_ln106_508"   --->   Operation 4343 'zext' 'zext_ln886_1078' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1075)   --->   "%zext_ln886_1079 = zext i1 %xor_ln106_509"   --->   Operation 4344 'zext' 'zext_ln886_1079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1075)   --->   "%zext_ln886_1080 = zext i1 %xor_ln106_510"   --->   Operation 4345 'zext' 'zext_ln886_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1077)   --->   "%zext_ln886_1081 = zext i1 %xor_ln106_511"   --->   Operation 4346 'zext' 'zext_ln886_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1077)   --->   "%zext_ln886_1082 = zext i1 %xor_ln106_512"   --->   Operation 4347 'zext' 'zext_ln886_1082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4348 [1/1] (0.00ns)   --->   "%zext_ln886_1083 = zext i1 %xor_ln106_513"   --->   Operation 4348 'zext' 'zext_ln886_1083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4349 [1/1] (0.00ns)   --->   "%zext_ln886_1084 = zext i1 %xor_ln106_514"   --->   Operation 4349 'zext' 'zext_ln886_1084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4350 [1/1] (0.00ns)   --->   "%zext_ln886_1085 = zext i1 %xor_ln106_515"   --->   Operation 4350 'zext' 'zext_ln886_1085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1084)   --->   "%zext_ln886_1086 = zext i1 %xor_ln106_516"   --->   Operation 4351 'zext' 'zext_ln886_1086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1084)   --->   "%zext_ln886_1087 = zext i1 %xor_ln106_517"   --->   Operation 4352 'zext' 'zext_ln886_1087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1085)   --->   "%zext_ln886_1088 = zext i1 %xor_ln106_518"   --->   Operation 4353 'zext' 'zext_ln886_1088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1085)   --->   "%zext_ln886_1089 = zext i1 %xor_ln106_519"   --->   Operation 4354 'zext' 'zext_ln886_1089' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1087)   --->   "%zext_ln886_1090 = zext i1 %xor_ln106_520"   --->   Operation 4355 'zext' 'zext_ln886_1090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4356 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1087)   --->   "%zext_ln886_1091 = zext i1 %xor_ln106_521"   --->   Operation 4356 'zext' 'zext_ln886_1091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4357 [1/1] (0.00ns)   --->   "%zext_ln886_1092 = zext i1 %xor_ln106_522"   --->   Operation 4357 'zext' 'zext_ln886_1092' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4358 [1/1] (0.00ns)   --->   "%zext_ln886_1093 = zext i1 %xor_ln106_523"   --->   Operation 4358 'zext' 'zext_ln886_1093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4359 [1/1] (0.00ns)   --->   "%zext_ln886_1094 = zext i1 %xor_ln106_524"   --->   Operation 4359 'zext' 'zext_ln886_1094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1092)   --->   "%zext_ln886_1095 = zext i1 %xor_ln106_525"   --->   Operation 4360 'zext' 'zext_ln886_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1092)   --->   "%zext_ln886_1096 = zext i1 %xor_ln106_526"   --->   Operation 4361 'zext' 'zext_ln886_1096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1093)   --->   "%zext_ln886_1097 = zext i1 %xor_ln106_527"   --->   Operation 4362 'zext' 'zext_ln886_1097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4363 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1093)   --->   "%zext_ln886_1098 = zext i1 %xor_ln106_528"   --->   Operation 4363 'zext' 'zext_ln886_1098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1095)   --->   "%zext_ln886_1099 = zext i1 %xor_ln106_529"   --->   Operation 4364 'zext' 'zext_ln886_1099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4365 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1095)   --->   "%zext_ln886_1100 = zext i1 %xor_ln106_530"   --->   Operation 4365 'zext' 'zext_ln886_1100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1123)   --->   "%zext_ln886_1126 = zext i1 %xor_ln106_556"   --->   Operation 4366 'zext' 'zext_ln886_1126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4367 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1123)   --->   "%zext_ln886_1127 = zext i1 %xor_ln106_557"   --->   Operation 4367 'zext' 'zext_ln886_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4368 [1/1] (0.00ns)   --->   "%zext_ln886_1128 = zext i1 %xor_ln106_558"   --->   Operation 4368 'zext' 'zext_ln886_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4369 [1/1] (0.00ns)   --->   "%zext_ln886_1129 = zext i1 %xor_ln106_559"   --->   Operation 4369 'zext' 'zext_ln886_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4370 [1/1] (0.00ns)   --->   "%zext_ln886_1130 = zext i1 %xor_ln106_560"   --->   Operation 4370 'zext' 'zext_ln886_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1128)   --->   "%zext_ln886_1131 = zext i1 %xor_ln106_561"   --->   Operation 4371 'zext' 'zext_ln886_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4372 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1128)   --->   "%zext_ln886_1132 = zext i1 %xor_ln106_562"   --->   Operation 4372 'zext' 'zext_ln886_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1129)   --->   "%zext_ln886_1133 = zext i1 %xor_ln106_563"   --->   Operation 4373 'zext' 'zext_ln886_1133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1129)   --->   "%zext_ln886_1134 = zext i1 %xor_ln106_564"   --->   Operation 4374 'zext' 'zext_ln886_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1131)   --->   "%zext_ln886_1135 = zext i1 %xor_ln106_565"   --->   Operation 4375 'zext' 'zext_ln886_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1131)   --->   "%zext_ln886_1136 = zext i1 %xor_ln106_566"   --->   Operation 4376 'zext' 'zext_ln886_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln886_1137 = zext i1 %xor_ln106_567"   --->   Operation 4377 'zext' 'zext_ln886_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4378 [1/1] (0.00ns)   --->   "%zext_ln886_1138 = zext i1 %xor_ln106_568"   --->   Operation 4378 'zext' 'zext_ln886_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4379 [1/1] (0.00ns)   --->   "%zext_ln886_1139 = zext i1 %xor_ln106_569"   --->   Operation 4379 'zext' 'zext_ln886_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1137)   --->   "%zext_ln886_1140 = zext i1 %xor_ln106_570"   --->   Operation 4380 'zext' 'zext_ln886_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1137)   --->   "%zext_ln886_1141 = zext i1 %xor_ln106_571"   --->   Operation 4381 'zext' 'zext_ln886_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1138)   --->   "%zext_ln886_1142 = zext i1 %xor_ln106_572"   --->   Operation 4382 'zext' 'zext_ln886_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1138)   --->   "%zext_ln886_1143 = zext i1 %xor_ln106_573"   --->   Operation 4383 'zext' 'zext_ln886_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1140)   --->   "%zext_ln886_1144 = zext i1 %xor_ln106_574"   --->   Operation 4384 'zext' 'zext_ln886_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1140)   --->   "%zext_ln886_1145 = zext i1 %xor_ln106_575"   --->   Operation 4385 'zext' 'zext_ln886_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4386 [1/1] (0.00ns)   --->   "%zext_ln886_1146 = zext i1 %xor_ln106_577"   --->   Operation 4386 'zext' 'zext_ln886_1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4387 [1/1] (0.00ns)   --->   "%zext_ln886_1147 = zext i1 %xor_ln106_579"   --->   Operation 4387 'zext' 'zext_ln886_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4388 [1/1] (0.00ns)   --->   "%zext_ln886_1148 = zext i1 %xor_ln106_581"   --->   Operation 4388 'zext' 'zext_ln886_1148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1172)   --->   "%zext_ln886_1176 = zext i1 %xor_ln106_637"   --->   Operation 4389 'zext' 'zext_ln886_1176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1172)   --->   "%zext_ln886_1177 = zext i1 %xor_ln106_639"   --->   Operation 4390 'zext' 'zext_ln886_1177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1173)   --->   "%zext_ln886_1178 = zext i1 %xor_ln106_641"   --->   Operation 4391 'zext' 'zext_ln886_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1173)   --->   "%zext_ln886_1179 = zext i1 %xor_ln106_643"   --->   Operation 4392 'zext' 'zext_ln886_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1175)   --->   "%zext_ln886_1180 = zext i1 %xor_ln106_645"   --->   Operation 4393 'zext' 'zext_ln886_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1175)   --->   "%zext_ln886_1181 = zext i1 %xor_ln106_647"   --->   Operation 4394 'zext' 'zext_ln886_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln886_1182 = zext i1 %xor_ln106_649"   --->   Operation 4395 'zext' 'zext_ln886_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4396 [1/1] (0.00ns)   --->   "%zext_ln886_1183 = zext i1 %xor_ln106_651"   --->   Operation 4396 'zext' 'zext_ln886_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4397 [1/1] (0.00ns)   --->   "%zext_ln886_1184 = zext i1 %xor_ln106_653"   --->   Operation 4397 'zext' 'zext_ln886_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1180)   --->   "%zext_ln886_1185 = zext i1 %xor_ln106_655"   --->   Operation 4398 'zext' 'zext_ln886_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1180)   --->   "%zext_ln886_1186 = zext i1 %xor_ln106_657"   --->   Operation 4399 'zext' 'zext_ln886_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1181)   --->   "%zext_ln886_1187 = zext i1 %xor_ln106_659"   --->   Operation 4400 'zext' 'zext_ln886_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1181)   --->   "%zext_ln886_1188 = zext i1 %xor_ln106_661"   --->   Operation 4401 'zext' 'zext_ln886_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1183)   --->   "%zext_ln886_1189 = zext i1 %xor_ln106_663"   --->   Operation 4402 'zext' 'zext_ln886_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1183)   --->   "%zext_ln886_1190 = zext i1 %xor_ln106_665"   --->   Operation 4403 'zext' 'zext_ln886_1190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln886_1191 = zext i1 %xor_ln106_667"   --->   Operation 4404 'zext' 'zext_ln886_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4405 [1/1] (0.00ns)   --->   "%zext_ln886_1192 = zext i1 %xor_ln106_669"   --->   Operation 4405 'zext' 'zext_ln886_1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4406 [1/1] (0.00ns)   --->   "%zext_ln1715_1018 = zext i1 %xor_ln106_671"   --->   Operation 4406 'zext' 'zext_ln1715_1018' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4407 [1/1] (0.00ns)   --->   "%zext_ln1715_1033 = zext i5 %add_ln1715_1065"   --->   Operation 4407 'zext' 'zext_ln1715_1033' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4408 [1/1] (0.00ns)   --->   "%zext_ln1715_1040 = zext i4 %add_ln1715_1073"   --->   Operation 4408 'zext' 'zext_ln1715_1040' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4409 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1074 = add i2 %zext_ln886_1077, i2 %zext_ln886_1078"   --->   Operation 4409 'add' 'add_ln1715_1074' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4410 [1/1] (0.00ns)   --->   "%zext_ln1715_1041 = zext i2 %add_ln1715_1074"   --->   Operation 4410 'zext' 'zext_ln1715_1041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4411 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1075 = add i2 %zext_ln886_1079, i2 %zext_ln886_1080"   --->   Operation 4411 'add' 'add_ln1715_1075' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4412 [1/1] (0.00ns)   --->   "%zext_ln1715_1042 = zext i2 %add_ln1715_1075"   --->   Operation 4412 'zext' 'zext_ln1715_1042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4413 [1/1] (0.43ns)   --->   "%add_ln1715_1076 = add i3 %zext_ln1715_1042, i3 %zext_ln1715_1041"   --->   Operation 4413 'add' 'add_ln1715_1076' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4414 [1/1] (0.00ns)   --->   "%zext_ln1715_1043 = zext i3 %add_ln1715_1076"   --->   Operation 4414 'zext' 'zext_ln1715_1043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4415 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1077 = add i2 %zext_ln886_1081, i2 %zext_ln886_1082"   --->   Operation 4415 'add' 'add_ln1715_1077' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4416 [1/1] (0.00ns)   --->   "%zext_ln1715_1044 = zext i2 %add_ln1715_1077"   --->   Operation 4416 'zext' 'zext_ln1715_1044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1078 = add i2 %zext_ln886_1084, i2 %zext_ln886_1085"   --->   Operation 4417 'add' 'add_ln1715_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4418 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1079 = add i2 %add_ln1715_1078, i2 %zext_ln886_1083"   --->   Operation 4418 'add' 'add_ln1715_1079' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4419 [1/1] (0.00ns)   --->   "%zext_ln1715_1045 = zext i2 %add_ln1715_1079"   --->   Operation 4419 'zext' 'zext_ln1715_1045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4420 [1/1] (0.43ns)   --->   "%add_ln1715_1080 = add i3 %zext_ln1715_1045, i3 %zext_ln1715_1044"   --->   Operation 4420 'add' 'add_ln1715_1080' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4421 [1/1] (0.00ns)   --->   "%zext_ln1715_1046 = zext i3 %add_ln1715_1080"   --->   Operation 4421 'zext' 'zext_ln1715_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4422 [1/1] (0.57ns)   --->   "%add_ln1715_1081 = add i4 %zext_ln1715_1046, i4 %zext_ln1715_1043"   --->   Operation 4422 'add' 'add_ln1715_1081' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln1715_1047 = zext i4 %add_ln1715_1081"   --->   Operation 4423 'zext' 'zext_ln1715_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4424 [1/1] (0.70ns)   --->   "%add_ln1715_1082 = add i5 %zext_ln1715_1047, i5 %zext_ln1715_1040"   --->   Operation 4424 'add' 'add_ln1715_1082' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4425 [1/1] (0.00ns)   --->   "%zext_ln1715_1048 = zext i5 %add_ln1715_1082"   --->   Operation 4425 'zext' 'zext_ln1715_1048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4426 [1/1] (0.70ns)   --->   "%add_ln1715_1083 = add i6 %zext_ln1715_1048, i6 %zext_ln1715_1033"   --->   Operation 4426 'add' 'add_ln1715_1083' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4427 [1/1] (0.00ns)   --->   "%zext_ln1715_1049 = zext i6 %add_ln1715_1083"   --->   Operation 4427 'zext' 'zext_ln1715_1049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4428 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1084 = add i2 %zext_ln886_1086, i2 %zext_ln886_1087"   --->   Operation 4428 'add' 'add_ln1715_1084' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4429 [1/1] (0.00ns)   --->   "%zext_ln1715_1050 = zext i2 %add_ln1715_1084"   --->   Operation 4429 'zext' 'zext_ln1715_1050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4430 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1085 = add i2 %zext_ln886_1088, i2 %zext_ln886_1089"   --->   Operation 4430 'add' 'add_ln1715_1085' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4431 [1/1] (0.00ns)   --->   "%zext_ln1715_1051 = zext i2 %add_ln1715_1085"   --->   Operation 4431 'zext' 'zext_ln1715_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4432 [1/1] (0.43ns)   --->   "%add_ln1715_1086 = add i3 %zext_ln1715_1051, i3 %zext_ln1715_1050"   --->   Operation 4432 'add' 'add_ln1715_1086' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4433 [1/1] (0.00ns)   --->   "%zext_ln1715_1052 = zext i3 %add_ln1715_1086"   --->   Operation 4433 'zext' 'zext_ln1715_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4434 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1087 = add i2 %zext_ln886_1090, i2 %zext_ln886_1091"   --->   Operation 4434 'add' 'add_ln1715_1087' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4435 [1/1] (0.00ns)   --->   "%zext_ln1715_1053 = zext i2 %add_ln1715_1087"   --->   Operation 4435 'zext' 'zext_ln1715_1053' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1088 = add i2 %zext_ln886_1093, i2 %zext_ln886_1094"   --->   Operation 4436 'add' 'add_ln1715_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4437 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1089 = add i2 %add_ln1715_1088, i2 %zext_ln886_1092"   --->   Operation 4437 'add' 'add_ln1715_1089' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4438 [1/1] (0.00ns)   --->   "%zext_ln1715_1054 = zext i2 %add_ln1715_1089"   --->   Operation 4438 'zext' 'zext_ln1715_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4439 [1/1] (0.43ns)   --->   "%add_ln1715_1090 = add i3 %zext_ln1715_1054, i3 %zext_ln1715_1053"   --->   Operation 4439 'add' 'add_ln1715_1090' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4440 [1/1] (0.00ns)   --->   "%zext_ln1715_1055 = zext i3 %add_ln1715_1090"   --->   Operation 4440 'zext' 'zext_ln1715_1055' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4441 [1/1] (0.57ns)   --->   "%add_ln1715_1091 = add i4 %zext_ln1715_1055, i4 %zext_ln1715_1052"   --->   Operation 4441 'add' 'add_ln1715_1091' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4442 [1/1] (0.00ns)   --->   "%zext_ln1715_1056 = zext i4 %add_ln1715_1091"   --->   Operation 4442 'zext' 'zext_ln1715_1056' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4443 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1092 = add i2 %zext_ln886_1095, i2 %zext_ln886_1096"   --->   Operation 4443 'add' 'add_ln1715_1092' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4444 [1/1] (0.00ns)   --->   "%zext_ln1715_1057 = zext i2 %add_ln1715_1092"   --->   Operation 4444 'zext' 'zext_ln1715_1057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4445 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1093 = add i2 %zext_ln886_1097, i2 %zext_ln886_1098"   --->   Operation 4445 'add' 'add_ln1715_1093' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4446 [1/1] (0.00ns)   --->   "%zext_ln1715_1058 = zext i2 %add_ln1715_1093"   --->   Operation 4446 'zext' 'zext_ln1715_1058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4447 [1/1] (0.43ns)   --->   "%add_ln1715_1094 = add i3 %zext_ln1715_1058, i3 %zext_ln1715_1057"   --->   Operation 4447 'add' 'add_ln1715_1094' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4448 [1/1] (0.00ns)   --->   "%zext_ln1715_1059 = zext i3 %add_ln1715_1094"   --->   Operation 4448 'zext' 'zext_ln1715_1059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4449 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1095 = add i2 %zext_ln886_1099, i2 %zext_ln886_1100"   --->   Operation 4449 'add' 'add_ln1715_1095' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4450 [1/1] (0.00ns)   --->   "%zext_ln1715_1060 = zext i2 %add_ln1715_1095"   --->   Operation 4450 'zext' 'zext_ln1715_1060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4451 [1/1] (0.00ns)   --->   "%zext_ln1715_1061 = zext i2 %add_ln1715_1097"   --->   Operation 4451 'zext' 'zext_ln1715_1061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4452 [1/1] (0.43ns)   --->   "%add_ln1715_1098 = add i3 %zext_ln1715_1061, i3 %zext_ln1715_1060"   --->   Operation 4452 'add' 'add_ln1715_1098' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4453 [1/1] (0.00ns)   --->   "%zext_ln1715_1062 = zext i3 %add_ln1715_1098"   --->   Operation 4453 'zext' 'zext_ln1715_1062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4454 [1/1] (0.57ns)   --->   "%add_ln1715_1099 = add i4 %zext_ln1715_1062, i4 %zext_ln1715_1059"   --->   Operation 4454 'add' 'add_ln1715_1099' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4455 [1/1] (0.00ns)   --->   "%zext_ln1715_1063 = zext i4 %add_ln1715_1099"   --->   Operation 4455 'zext' 'zext_ln1715_1063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4456 [1/1] (0.70ns)   --->   "%add_ln1715_1100 = add i5 %zext_ln1715_1063, i5 %zext_ln1715_1056"   --->   Operation 4456 'add' 'add_ln1715_1100' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4457 [1/1] (0.00ns)   --->   "%zext_ln1715_1064 = zext i5 %add_ln1715_1100"   --->   Operation 4457 'zext' 'zext_ln1715_1064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4458 [1/1] (0.00ns)   --->   "%zext_ln1715_1079 = zext i5 %add_ln1715_1117"   --->   Operation 4458 'zext' 'zext_ln1715_1079' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4459 [1/1] (0.70ns)   --->   "%add_ln1715_1118 = add i6 %zext_ln1715_1079, i6 %zext_ln1715_1064"   --->   Operation 4459 'add' 'add_ln1715_1118' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4460 [1/1] (0.00ns)   --->   "%zext_ln1715_1080 = zext i6 %add_ln1715_1118"   --->   Operation 4460 'zext' 'zext_ln1715_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4461 [1/1] (0.70ns)   --->   "%add_ln1715_1119 = add i7 %zext_ln1715_1080, i7 %zext_ln1715_1049"   --->   Operation 4461 'add' 'add_ln1715_1119' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4462 [1/1] (0.00ns)   --->   "%zext_ln1715_1081 = zext i7 %add_ln1715_1119"   --->   Operation 4462 'zext' 'zext_ln1715_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4463 [1/1] (0.00ns)   --->   "%zext_ln1715_1084 = zext i3 %add_ln1715_1122"   --->   Operation 4463 'zext' 'zext_ln1715_1084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4464 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1123 = add i2 %zext_ln886_1126, i2 %zext_ln886_1127"   --->   Operation 4464 'add' 'add_ln1715_1123' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4465 [1/1] (0.00ns)   --->   "%zext_ln1715_1085 = zext i2 %add_ln1715_1123"   --->   Operation 4465 'zext' 'zext_ln1715_1085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1124 = add i2 %zext_ln886_1129, i2 %zext_ln886_1130"   --->   Operation 4466 'add' 'add_ln1715_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4467 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1125 = add i2 %add_ln1715_1124, i2 %zext_ln886_1128"   --->   Operation 4467 'add' 'add_ln1715_1125' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4468 [1/1] (0.00ns)   --->   "%zext_ln1715_1086 = zext i2 %add_ln1715_1125"   --->   Operation 4468 'zext' 'zext_ln1715_1086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4469 [1/1] (0.43ns)   --->   "%add_ln1715_1126 = add i3 %zext_ln1715_1086, i3 %zext_ln1715_1085"   --->   Operation 4469 'add' 'add_ln1715_1126' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln1715_1087 = zext i3 %add_ln1715_1126"   --->   Operation 4470 'zext' 'zext_ln1715_1087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4471 [1/1] (0.57ns)   --->   "%add_ln1715_1127 = add i4 %zext_ln1715_1087, i4 %zext_ln1715_1084"   --->   Operation 4471 'add' 'add_ln1715_1127' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4472 [1/1] (0.00ns)   --->   "%zext_ln1715_1088 = zext i4 %add_ln1715_1127"   --->   Operation 4472 'zext' 'zext_ln1715_1088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4473 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1128 = add i2 %zext_ln886_1131, i2 %zext_ln886_1132"   --->   Operation 4473 'add' 'add_ln1715_1128' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4474 [1/1] (0.00ns)   --->   "%zext_ln1715_1089 = zext i2 %add_ln1715_1128"   --->   Operation 4474 'zext' 'zext_ln1715_1089' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4475 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1129 = add i2 %zext_ln886_1133, i2 %zext_ln886_1134"   --->   Operation 4475 'add' 'add_ln1715_1129' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4476 [1/1] (0.00ns)   --->   "%zext_ln1715_1090 = zext i2 %add_ln1715_1129"   --->   Operation 4476 'zext' 'zext_ln1715_1090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4477 [1/1] (0.43ns)   --->   "%add_ln1715_1130 = add i3 %zext_ln1715_1090, i3 %zext_ln1715_1089"   --->   Operation 4477 'add' 'add_ln1715_1130' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4478 [1/1] (0.00ns)   --->   "%zext_ln1715_1091 = zext i3 %add_ln1715_1130"   --->   Operation 4478 'zext' 'zext_ln1715_1091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4479 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1131 = add i2 %zext_ln886_1135, i2 %zext_ln886_1136"   --->   Operation 4479 'add' 'add_ln1715_1131' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4480 [1/1] (0.00ns)   --->   "%zext_ln1715_1092 = zext i2 %add_ln1715_1131"   --->   Operation 4480 'zext' 'zext_ln1715_1092' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1132 = add i2 %zext_ln886_1138, i2 %zext_ln886_1139"   --->   Operation 4481 'add' 'add_ln1715_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4482 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1133 = add i2 %add_ln1715_1132, i2 %zext_ln886_1137"   --->   Operation 4482 'add' 'add_ln1715_1133' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4483 [1/1] (0.00ns)   --->   "%zext_ln1715_1093 = zext i2 %add_ln1715_1133"   --->   Operation 4483 'zext' 'zext_ln1715_1093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4484 [1/1] (0.43ns)   --->   "%add_ln1715_1134 = add i3 %zext_ln1715_1093, i3 %zext_ln1715_1092"   --->   Operation 4484 'add' 'add_ln1715_1134' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4485 [1/1] (0.00ns)   --->   "%zext_ln1715_1094 = zext i3 %add_ln1715_1134"   --->   Operation 4485 'zext' 'zext_ln1715_1094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4486 [1/1] (0.57ns)   --->   "%add_ln1715_1135 = add i4 %zext_ln1715_1094, i4 %zext_ln1715_1091"   --->   Operation 4486 'add' 'add_ln1715_1135' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4487 [1/1] (0.00ns)   --->   "%zext_ln1715_1095 = zext i4 %add_ln1715_1135"   --->   Operation 4487 'zext' 'zext_ln1715_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4488 [1/1] (0.70ns)   --->   "%add_ln1715_1136 = add i5 %zext_ln1715_1095, i5 %zext_ln1715_1088"   --->   Operation 4488 'add' 'add_ln1715_1136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4489 [1/1] (0.00ns)   --->   "%zext_ln1715_1096 = zext i5 %add_ln1715_1136"   --->   Operation 4489 'zext' 'zext_ln1715_1096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4490 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1137 = add i2 %zext_ln886_1140, i2 %zext_ln886_1141"   --->   Operation 4490 'add' 'add_ln1715_1137' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln1715_1097 = zext i2 %add_ln1715_1137"   --->   Operation 4491 'zext' 'zext_ln1715_1097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4492 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1138 = add i2 %zext_ln886_1142, i2 %zext_ln886_1143"   --->   Operation 4492 'add' 'add_ln1715_1138' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4493 [1/1] (0.00ns)   --->   "%zext_ln1715_1098 = zext i2 %add_ln1715_1138"   --->   Operation 4493 'zext' 'zext_ln1715_1098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4494 [1/1] (0.43ns)   --->   "%add_ln1715_1139 = add i3 %zext_ln1715_1098, i3 %zext_ln1715_1097"   --->   Operation 4494 'add' 'add_ln1715_1139' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4495 [1/1] (0.00ns)   --->   "%zext_ln1715_1099 = zext i3 %add_ln1715_1139"   --->   Operation 4495 'zext' 'zext_ln1715_1099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4496 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1140 = add i2 %zext_ln886_1144, i2 %zext_ln886_1145"   --->   Operation 4496 'add' 'add_ln1715_1140' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4497 [1/1] (0.00ns)   --->   "%zext_ln1715_1100 = zext i2 %add_ln1715_1140"   --->   Operation 4497 'zext' 'zext_ln1715_1100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1141 = add i2 %zext_ln886_1147, i2 %zext_ln886_1148"   --->   Operation 4498 'add' 'add_ln1715_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4499 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1142 = add i2 %add_ln1715_1141, i2 %zext_ln886_1146"   --->   Operation 4499 'add' 'add_ln1715_1142' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4500 [1/1] (0.00ns)   --->   "%zext_ln1715_1101 = zext i2 %add_ln1715_1142"   --->   Operation 4500 'zext' 'zext_ln1715_1101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4501 [1/1] (0.43ns)   --->   "%add_ln1715_1143 = add i3 %zext_ln1715_1101, i3 %zext_ln1715_1100"   --->   Operation 4501 'add' 'add_ln1715_1143' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4502 [1/1] (0.00ns)   --->   "%zext_ln1715_1102 = zext i3 %add_ln1715_1143"   --->   Operation 4502 'zext' 'zext_ln1715_1102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4503 [1/1] (0.57ns)   --->   "%add_ln1715_1144 = add i4 %zext_ln1715_1102, i4 %zext_ln1715_1099"   --->   Operation 4503 'add' 'add_ln1715_1144' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4504 [1/1] (0.00ns)   --->   "%zext_ln1715_1103 = zext i4 %add_ln1715_1144"   --->   Operation 4504 'zext' 'zext_ln1715_1103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4505 [1/1] (0.00ns)   --->   "%zext_ln1715_1110 = zext i4 %add_ln1715_1152"   --->   Operation 4505 'zext' 'zext_ln1715_1110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4506 [1/1] (0.70ns)   --->   "%add_ln1715_1153 = add i5 %zext_ln1715_1110, i5 %zext_ln1715_1103"   --->   Operation 4506 'add' 'add_ln1715_1153' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4507 [1/1] (0.00ns)   --->   "%zext_ln1715_1111 = zext i5 %add_ln1715_1153"   --->   Operation 4507 'zext' 'zext_ln1715_1111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4508 [1/1] (0.70ns)   --->   "%add_ln1715_1154 = add i6 %zext_ln1715_1111, i6 %zext_ln1715_1096"   --->   Operation 4508 'add' 'add_ln1715_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4509 [1/1] (0.00ns)   --->   "%zext_ln1715_1112 = zext i6 %add_ln1715_1154"   --->   Operation 4509 'zext' 'zext_ln1715_1112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4510 [1/1] (0.00ns)   --->   "%zext_ln1715_1127 = zext i5 %add_ln1715_1171"   --->   Operation 4510 'zext' 'zext_ln1715_1127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4511 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1172 = add i2 %zext_ln886_1176, i2 %zext_ln886_1177"   --->   Operation 4511 'add' 'add_ln1715_1172' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4512 [1/1] (0.00ns)   --->   "%zext_ln1715_1128 = zext i2 %add_ln1715_1172"   --->   Operation 4512 'zext' 'zext_ln1715_1128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4513 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1173 = add i2 %zext_ln886_1178, i2 %zext_ln886_1179"   --->   Operation 4513 'add' 'add_ln1715_1173' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4514 [1/1] (0.00ns)   --->   "%zext_ln1715_1129 = zext i2 %add_ln1715_1173"   --->   Operation 4514 'zext' 'zext_ln1715_1129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4515 [1/1] (0.43ns)   --->   "%add_ln1715_1174 = add i3 %zext_ln1715_1129, i3 %zext_ln1715_1128"   --->   Operation 4515 'add' 'add_ln1715_1174' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4516 [1/1] (0.00ns)   --->   "%zext_ln1715_1130 = zext i3 %add_ln1715_1174"   --->   Operation 4516 'zext' 'zext_ln1715_1130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4517 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1175 = add i2 %zext_ln886_1180, i2 %zext_ln886_1181"   --->   Operation 4517 'add' 'add_ln1715_1175' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4518 [1/1] (0.00ns)   --->   "%zext_ln1715_1131 = zext i2 %add_ln1715_1175"   --->   Operation 4518 'zext' 'zext_ln1715_1131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1176 = add i2 %zext_ln886_1183, i2 %zext_ln886_1184"   --->   Operation 4519 'add' 'add_ln1715_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4520 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1177 = add i2 %add_ln1715_1176, i2 %zext_ln886_1182"   --->   Operation 4520 'add' 'add_ln1715_1177' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4521 [1/1] (0.00ns)   --->   "%zext_ln1715_1132 = zext i2 %add_ln1715_1177"   --->   Operation 4521 'zext' 'zext_ln1715_1132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4522 [1/1] (0.43ns)   --->   "%add_ln1715_1178 = add i3 %zext_ln1715_1132, i3 %zext_ln1715_1131"   --->   Operation 4522 'add' 'add_ln1715_1178' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4523 [1/1] (0.00ns)   --->   "%zext_ln1715_1133 = zext i3 %add_ln1715_1178"   --->   Operation 4523 'zext' 'zext_ln1715_1133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4524 [1/1] (0.57ns)   --->   "%add_ln1715_1179 = add i4 %zext_ln1715_1133, i4 %zext_ln1715_1130"   --->   Operation 4524 'add' 'add_ln1715_1179' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4525 [1/1] (0.00ns)   --->   "%zext_ln1715_1134 = zext i4 %add_ln1715_1179"   --->   Operation 4525 'zext' 'zext_ln1715_1134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4526 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1180 = add i2 %zext_ln886_1185, i2 %zext_ln886_1186"   --->   Operation 4526 'add' 'add_ln1715_1180' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4527 [1/1] (0.00ns)   --->   "%zext_ln1715_1135 = zext i2 %add_ln1715_1180"   --->   Operation 4527 'zext' 'zext_ln1715_1135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4528 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1181 = add i2 %zext_ln886_1187, i2 %zext_ln886_1188"   --->   Operation 4528 'add' 'add_ln1715_1181' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4529 [1/1] (0.00ns)   --->   "%zext_ln1715_1136 = zext i2 %add_ln1715_1181"   --->   Operation 4529 'zext' 'zext_ln1715_1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4530 [1/1] (0.43ns)   --->   "%add_ln1715_1182 = add i3 %zext_ln1715_1136, i3 %zext_ln1715_1135"   --->   Operation 4530 'add' 'add_ln1715_1182' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4531 [1/1] (0.00ns)   --->   "%zext_ln1715_1137 = zext i3 %add_ln1715_1182"   --->   Operation 4531 'zext' 'zext_ln1715_1137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4532 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1183 = add i2 %zext_ln886_1189, i2 %zext_ln886_1190"   --->   Operation 4532 'add' 'add_ln1715_1183' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4533 [1/1] (0.00ns)   --->   "%zext_ln1715_1138 = zext i2 %add_ln1715_1183"   --->   Operation 4533 'zext' 'zext_ln1715_1138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1184 = add i2 %zext_ln886_1192, i2 %zext_ln1715_1018"   --->   Operation 4534 'add' 'add_ln1715_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4535 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1185 = add i2 %add_ln1715_1184, i2 %zext_ln886_1191"   --->   Operation 4535 'add' 'add_ln1715_1185' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4536 [1/1] (0.00ns)   --->   "%zext_ln1715_1139 = zext i2 %add_ln1715_1185"   --->   Operation 4536 'zext' 'zext_ln1715_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4537 [1/1] (0.43ns)   --->   "%add_ln1715_1186 = add i3 %zext_ln1715_1139, i3 %zext_ln1715_1138"   --->   Operation 4537 'add' 'add_ln1715_1186' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4538 [1/1] (0.00ns)   --->   "%zext_ln1715_1140 = zext i3 %add_ln1715_1186"   --->   Operation 4538 'zext' 'zext_ln1715_1140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4539 [1/1] (0.57ns)   --->   "%add_ln1715_1187 = add i4 %zext_ln1715_1140, i4 %zext_ln1715_1137"   --->   Operation 4539 'add' 'add_ln1715_1187' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4540 [1/1] (0.00ns)   --->   "%zext_ln1715_1141 = zext i4 %add_ln1715_1187"   --->   Operation 4540 'zext' 'zext_ln1715_1141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4541 [1/1] (0.70ns)   --->   "%add_ln1715_1188 = add i5 %zext_ln1715_1141, i5 %zext_ln1715_1134"   --->   Operation 4541 'add' 'add_ln1715_1188' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln1715_1142 = zext i5 %add_ln1715_1188"   --->   Operation 4542 'zext' 'zext_ln1715_1142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4543 [1/1] (0.70ns)   --->   "%add_ln1715_1189 = add i6 %zext_ln1715_1142, i6 %zext_ln1715_1127"   --->   Operation 4543 'add' 'add_ln1715_1189' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4544 [1/1] (0.00ns)   --->   "%zext_ln1715_1143 = zext i6 %add_ln1715_1189"   --->   Operation 4544 'zext' 'zext_ln1715_1143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4545 [1/1] (0.70ns)   --->   "%add_ln1715_1190 = add i7 %zext_ln1715_1143, i7 %zext_ln1715_1112"   --->   Operation 4545 'add' 'add_ln1715_1190' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4546 [1/1] (0.00ns)   --->   "%zext_ln1715_1144 = zext i7 %add_ln1715_1190"   --->   Operation 4546 'zext' 'zext_ln1715_1144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4547 [1/1] (0.70ns)   --->   "%add_ln1715_2 = add i8 %zext_ln1715_1144, i8 %zext_ln1715_1081"   --->   Operation 4547 'add' 'add_ln1715_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4548 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_2, i1 0"   --->   Operation 4548 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4549 [1/1] (0.71ns)   --->   "%accum_V_2 = add i9 %r_V_2, i9 368"   --->   Operation 4549 'add' 'accum_V_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4550 [1/1] (0.59ns)   --->   "%icmp_ln1081_2 = icmp_sgt  i9 %accum_V_2, i9 %sext_ln97"   --->   Operation 4550 'icmp' 'icmp_ln1081_2' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1216)   --->   "%xor_ln106_699 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_438" [./layer.h:106]   --->   Operation 4551 'xor' 'xor_ln106_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4552 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1216)   --->   "%xor_ln106_700 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_440" [./layer.h:106]   --->   Operation 4552 'xor' 'xor_ln106_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1217)   --->   "%xor_ln106_701 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_442" [./layer.h:106]   --->   Operation 4553 'xor' 'xor_ln106_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1217)   --->   "%xor_ln106_702 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_444" [./layer.h:106]   --->   Operation 4554 'xor' 'xor_ln106_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1219)   --->   "%xor_ln106_703 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_446" [./layer.h:106]   --->   Operation 4555 'xor' 'xor_ln106_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1219)   --->   "%xor_ln106_704 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_448" [./layer.h:106]   --->   Operation 4556 'xor' 'xor_ln106_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4557 [1/1] (0.12ns)   --->   "%xor_ln106_705 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_450" [./layer.h:106]   --->   Operation 4557 'xor' 'xor_ln106_705' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4558 [1/1] (0.12ns)   --->   "%xor_ln106_706 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_452" [./layer.h:106]   --->   Operation 4558 'xor' 'xor_ln106_706' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4559 [1/1] (0.12ns)   --->   "%xor_ln106_707 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_454" [./layer.h:106]   --->   Operation 4559 'xor' 'xor_ln106_707' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1226)   --->   "%xor_ln106_708 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_456" [./layer.h:106]   --->   Operation 4560 'xor' 'xor_ln106_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1226)   --->   "%xor_ln106_709 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_458" [./layer.h:106]   --->   Operation 4561 'xor' 'xor_ln106_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1227)   --->   "%xor_ln106_710 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_460" [./layer.h:106]   --->   Operation 4562 'xor' 'xor_ln106_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1227)   --->   "%xor_ln106_711 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_462" [./layer.h:106]   --->   Operation 4563 'xor' 'xor_ln106_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4564 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1229)   --->   "%xor_ln106_712 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_464" [./layer.h:106]   --->   Operation 4564 'xor' 'xor_ln106_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1229)   --->   "%xor_ln106_713 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_466" [./layer.h:106]   --->   Operation 4565 'xor' 'xor_ln106_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4566 [1/1] (0.12ns)   --->   "%xor_ln106_714 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_468" [./layer.h:106]   --->   Operation 4566 'xor' 'xor_ln106_714' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4567 [1/1] (0.12ns)   --->   "%xor_ln106_715 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_470" [./layer.h:106]   --->   Operation 4567 'xor' 'xor_ln106_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4568 [1/1] (0.12ns)   --->   "%xor_ln106_716 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_472" [./layer.h:106]   --->   Operation 4568 'xor' 'xor_ln106_716' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1234)   --->   "%xor_ln106_717 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_474" [./layer.h:106]   --->   Operation 4569 'xor' 'xor_ln106_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1234)   --->   "%xor_ln106_718 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_476" [./layer.h:106]   --->   Operation 4570 'xor' 'xor_ln106_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1235)   --->   "%xor_ln106_719 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_478" [./layer.h:106]   --->   Operation 4571 'xor' 'xor_ln106_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1235)   --->   "%xor_ln106_720 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_576" [./layer.h:106]   --->   Operation 4572 'xor' 'xor_ln106_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1237)   --->   "%xor_ln106_721 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_578" [./layer.h:106]   --->   Operation 4573 'xor' 'xor_ln106_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1237)   --->   "%xor_ln106_722 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_580" [./layer.h:106]   --->   Operation 4574 'xor' 'xor_ln106_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1265)   --->   "%xor_ln106_748 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_632" [./layer.h:106]   --->   Operation 4575 'xor' 'xor_ln106_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1265)   --->   "%xor_ln106_749 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_634" [./layer.h:106]   --->   Operation 4576 'xor' 'xor_ln106_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4577 [1/1] (0.12ns)   --->   "%xor_ln106_750 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_636" [./layer.h:106]   --->   Operation 4577 'xor' 'xor_ln106_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4578 [1/1] (0.12ns)   --->   "%xor_ln106_751 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_638" [./layer.h:106]   --->   Operation 4578 'xor' 'xor_ln106_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4579 [1/1] (0.12ns)   --->   "%xor_ln106_752 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_640" [./layer.h:106]   --->   Operation 4579 'xor' 'xor_ln106_752' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1270)   --->   "%xor_ln106_753 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_642" [./layer.h:106]   --->   Operation 4580 'xor' 'xor_ln106_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1270)   --->   "%xor_ln106_754 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_644" [./layer.h:106]   --->   Operation 4581 'xor' 'xor_ln106_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1271)   --->   "%xor_ln106_755 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_646" [./layer.h:106]   --->   Operation 4582 'xor' 'xor_ln106_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1271)   --->   "%xor_ln106_756 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_648" [./layer.h:106]   --->   Operation 4583 'xor' 'xor_ln106_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1273)   --->   "%xor_ln106_757 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_650" [./layer.h:106]   --->   Operation 4584 'xor' 'xor_ln106_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1273)   --->   "%xor_ln106_758 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_652" [./layer.h:106]   --->   Operation 4585 'xor' 'xor_ln106_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4586 [1/1] (0.12ns)   --->   "%xor_ln106_759 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_654" [./layer.h:106]   --->   Operation 4586 'xor' 'xor_ln106_759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4587 [1/1] (0.12ns)   --->   "%xor_ln106_760 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_656" [./layer.h:106]   --->   Operation 4587 'xor' 'xor_ln106_760' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4588 [1/1] (0.12ns)   --->   "%xor_ln106_761 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_658" [./layer.h:106]   --->   Operation 4588 'xor' 'xor_ln106_761' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1279)   --->   "%xor_ln106_762 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_660" [./layer.h:106]   --->   Operation 4589 'xor' 'xor_ln106_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1279)   --->   "%xor_ln106_763 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_662" [./layer.h:106]   --->   Operation 4590 'xor' 'xor_ln106_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4591 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1280)   --->   "%xor_ln106_764 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_664" [./layer.h:106]   --->   Operation 4591 'xor' 'xor_ln106_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1280)   --->   "%xor_ln106_765 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_666" [./layer.h:106]   --->   Operation 4592 'xor' 'xor_ln106_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1282)   --->   "%xor_ln106_766 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_668" [./layer.h:106]   --->   Operation 4593 'xor' 'xor_ln106_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1282)   --->   "%xor_ln106_767 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_670" [./layer.h:106]   --->   Operation 4594 'xor' 'xor_ln106_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4595 [1/1] (0.12ns)   --->   "%xor_ln106_769 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_768" [./layer.h:106]   --->   Operation 4595 'xor' 'xor_ln106_769' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4596 [1/1] (0.12ns)   --->   "%xor_ln106_771 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_770" [./layer.h:106]   --->   Operation 4596 'xor' 'xor_ln106_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4597 [1/1] (0.12ns)   --->   "%xor_ln106_773 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_772" [./layer.h:106]   --->   Operation 4597 'xor' 'xor_ln106_773' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4598 [1/1] (0.12ns)   --->   "%xor_ln106_828 = xor i1 %tmp_1808, i1 1" [./layer.h:106]   --->   Operation 4598 'xor' 'xor_ln106_828' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1314)   --->   "%xor_ln106_829 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_828" [./layer.h:106]   --->   Operation 4599 'xor' 'xor_ln106_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1314)   --->   "%xor_ln106_831 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_830" [./layer.h:106]   --->   Operation 4600 'xor' 'xor_ln106_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4601 [1/1] (0.00ns)   --->   "%tmp_1810 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 5" [./layer.h:106]   --->   Operation 4601 'bitselect' 'tmp_1810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4602 [1/1] (0.12ns)   --->   "%xor_ln106_832 = xor i1 %tmp_1810, i1 1" [./layer.h:106]   --->   Operation 4602 'xor' 'xor_ln106_832' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1315)   --->   "%xor_ln106_833 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_832" [./layer.h:106]   --->   Operation 4603 'xor' 'xor_ln106_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4604 [1/1] (0.00ns)   --->   "%tmp_1811 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 5" [./layer.h:106]   --->   Operation 4604 'bitselect' 'tmp_1811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4605 [1/1] (0.12ns)   --->   "%xor_ln106_834 = xor i1 %tmp_1811, i1 1" [./layer.h:106]   --->   Operation 4605 'xor' 'xor_ln106_834' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1315)   --->   "%xor_ln106_835 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_834" [./layer.h:106]   --->   Operation 4606 'xor' 'xor_ln106_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4607 [1/1] (0.00ns)   --->   "%tmp_1812 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 5" [./layer.h:106]   --->   Operation 4607 'bitselect' 'tmp_1812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4608 [1/1] (0.12ns)   --->   "%xor_ln106_836 = xor i1 %tmp_1812, i1 1" [./layer.h:106]   --->   Operation 4608 'xor' 'xor_ln106_836' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1317)   --->   "%xor_ln106_837 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_836" [./layer.h:106]   --->   Operation 4609 'xor' 'xor_ln106_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4610 [1/1] (0.00ns)   --->   "%tmp_1813 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 5" [./layer.h:106]   --->   Operation 4610 'bitselect' 'tmp_1813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4611 [1/1] (0.12ns)   --->   "%xor_ln106_838 = xor i1 %tmp_1813, i1 1" [./layer.h:106]   --->   Operation 4611 'xor' 'xor_ln106_838' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4612 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1317)   --->   "%xor_ln106_839 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_838" [./layer.h:106]   --->   Operation 4612 'xor' 'xor_ln106_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4613 [1/1] (0.00ns)   --->   "%tmp_1814 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 5" [./layer.h:106]   --->   Operation 4613 'bitselect' 'tmp_1814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4614 [1/1] (0.12ns)   --->   "%xor_ln106_840 = xor i1 %tmp_1814, i1 1" [./layer.h:106]   --->   Operation 4614 'xor' 'xor_ln106_840' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4615 [1/1] (0.12ns)   --->   "%xor_ln106_841 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_840" [./layer.h:106]   --->   Operation 4615 'xor' 'xor_ln106_841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4616 [1/1] (0.00ns)   --->   "%tmp_1815 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 5" [./layer.h:106]   --->   Operation 4616 'bitselect' 'tmp_1815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4617 [1/1] (0.12ns)   --->   "%xor_ln106_842 = xor i1 %tmp_1815, i1 1" [./layer.h:106]   --->   Operation 4617 'xor' 'xor_ln106_842' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4618 [1/1] (0.12ns)   --->   "%xor_ln106_843 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_842" [./layer.h:106]   --->   Operation 4618 'xor' 'xor_ln106_843' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4619 [1/1] (0.00ns)   --->   "%tmp_1816 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 5" [./layer.h:106]   --->   Operation 4619 'bitselect' 'tmp_1816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4620 [1/1] (0.12ns)   --->   "%xor_ln106_844 = xor i1 %tmp_1816, i1 1" [./layer.h:106]   --->   Operation 4620 'xor' 'xor_ln106_844' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4621 [1/1] (0.12ns)   --->   "%xor_ln106_845 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_844" [./layer.h:106]   --->   Operation 4621 'xor' 'xor_ln106_845' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4622 [1/1] (0.00ns)   --->   "%tmp_1817 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 5" [./layer.h:106]   --->   Operation 4622 'bitselect' 'tmp_1817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4623 [1/1] (0.12ns)   --->   "%xor_ln106_846 = xor i1 %tmp_1817, i1 1" [./layer.h:106]   --->   Operation 4623 'xor' 'xor_ln106_846' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1322)   --->   "%xor_ln106_847 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_846" [./layer.h:106]   --->   Operation 4624 'xor' 'xor_ln106_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4625 [1/1] (0.00ns)   --->   "%tmp_1818 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 5" [./layer.h:106]   --->   Operation 4625 'bitselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4626 [1/1] (0.12ns)   --->   "%xor_ln106_848 = xor i1 %tmp_1818, i1 1" [./layer.h:106]   --->   Operation 4626 'xor' 'xor_ln106_848' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1322)   --->   "%xor_ln106_849 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_848" [./layer.h:106]   --->   Operation 4627 'xor' 'xor_ln106_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4628 [1/1] (0.00ns)   --->   "%tmp_1819 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 5" [./layer.h:106]   --->   Operation 4628 'bitselect' 'tmp_1819' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4629 [1/1] (0.12ns)   --->   "%xor_ln106_850 = xor i1 %tmp_1819, i1 1" [./layer.h:106]   --->   Operation 4629 'xor' 'xor_ln106_850' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1323)   --->   "%xor_ln106_851 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_850" [./layer.h:106]   --->   Operation 4630 'xor' 'xor_ln106_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4631 [1/1] (0.00ns)   --->   "%tmp_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 5" [./layer.h:106]   --->   Operation 4631 'bitselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4632 [1/1] (0.12ns)   --->   "%xor_ln106_852 = xor i1 %tmp_1820, i1 1" [./layer.h:106]   --->   Operation 4632 'xor' 'xor_ln106_852' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1323)   --->   "%xor_ln106_853 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_852" [./layer.h:106]   --->   Operation 4633 'xor' 'xor_ln106_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4634 [1/1] (0.00ns)   --->   "%tmp_1821 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 5" [./layer.h:106]   --->   Operation 4634 'bitselect' 'tmp_1821' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4635 [1/1] (0.12ns)   --->   "%xor_ln106_854 = xor i1 %tmp_1821, i1 1" [./layer.h:106]   --->   Operation 4635 'xor' 'xor_ln106_854' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1325)   --->   "%xor_ln106_855 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_854" [./layer.h:106]   --->   Operation 4636 'xor' 'xor_ln106_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4637 [1/1] (0.00ns)   --->   "%tmp_1822 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 5" [./layer.h:106]   --->   Operation 4637 'bitselect' 'tmp_1822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4638 [1/1] (0.12ns)   --->   "%xor_ln106_856 = xor i1 %tmp_1822, i1 1" [./layer.h:106]   --->   Operation 4638 'xor' 'xor_ln106_856' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1325)   --->   "%xor_ln106_857 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_856" [./layer.h:106]   --->   Operation 4639 'xor' 'xor_ln106_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4640 [1/1] (0.00ns)   --->   "%tmp_1823 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 5" [./layer.h:106]   --->   Operation 4640 'bitselect' 'tmp_1823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4641 [1/1] (0.12ns)   --->   "%xor_ln106_858 = xor i1 %tmp_1823, i1 1" [./layer.h:106]   --->   Operation 4641 'xor' 'xor_ln106_858' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4642 [1/1] (0.12ns)   --->   "%xor_ln106_859 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_858" [./layer.h:106]   --->   Operation 4642 'xor' 'xor_ln106_859' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4643 [1/1] (0.00ns)   --->   "%tmp_1824 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 5" [./layer.h:106]   --->   Operation 4643 'bitselect' 'tmp_1824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4644 [1/1] (0.12ns)   --->   "%xor_ln106_860 = xor i1 %tmp_1824, i1 1" [./layer.h:106]   --->   Operation 4644 'xor' 'xor_ln106_860' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4645 [1/1] (0.12ns)   --->   "%xor_ln106_861 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_860" [./layer.h:106]   --->   Operation 4645 'xor' 'xor_ln106_861' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4646 [1/1] (0.00ns)   --->   "%tmp_1825 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 5" [./layer.h:106]   --->   Operation 4646 'bitselect' 'tmp_1825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4647 [1/1] (0.12ns)   --->   "%xor_ln106_862 = xor i1 %tmp_1825, i1 1" [./layer.h:106]   --->   Operation 4647 'xor' 'xor_ln106_862' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4648 [1/1] (0.12ns)   --->   "%xor_ln106_863 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_862" [./layer.h:106]   --->   Operation 4648 'xor' 'xor_ln106_863' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1216)   --->   "%zext_ln886_1220 = zext i1 %xor_ln106_699"   --->   Operation 4649 'zext' 'zext_ln886_1220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1216)   --->   "%zext_ln886_1221 = zext i1 %xor_ln106_700"   --->   Operation 4650 'zext' 'zext_ln886_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1217)   --->   "%zext_ln886_1222 = zext i1 %xor_ln106_701"   --->   Operation 4651 'zext' 'zext_ln886_1222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1217)   --->   "%zext_ln886_1223 = zext i1 %xor_ln106_702"   --->   Operation 4652 'zext' 'zext_ln886_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1219)   --->   "%zext_ln886_1224 = zext i1 %xor_ln106_703"   --->   Operation 4653 'zext' 'zext_ln886_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1219)   --->   "%zext_ln886_1225 = zext i1 %xor_ln106_704"   --->   Operation 4654 'zext' 'zext_ln886_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4655 [1/1] (0.00ns)   --->   "%zext_ln886_1226 = zext i1 %xor_ln106_705"   --->   Operation 4655 'zext' 'zext_ln886_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4656 [1/1] (0.00ns)   --->   "%zext_ln886_1227 = zext i1 %xor_ln106_706"   --->   Operation 4656 'zext' 'zext_ln886_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4657 [1/1] (0.00ns)   --->   "%zext_ln886_1228 = zext i1 %xor_ln106_707"   --->   Operation 4657 'zext' 'zext_ln886_1228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1226)   --->   "%zext_ln886_1229 = zext i1 %xor_ln106_708"   --->   Operation 4658 'zext' 'zext_ln886_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1226)   --->   "%zext_ln886_1230 = zext i1 %xor_ln106_709"   --->   Operation 4659 'zext' 'zext_ln886_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1227)   --->   "%zext_ln886_1231 = zext i1 %xor_ln106_710"   --->   Operation 4660 'zext' 'zext_ln886_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1227)   --->   "%zext_ln886_1232 = zext i1 %xor_ln106_711"   --->   Operation 4661 'zext' 'zext_ln886_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1229)   --->   "%zext_ln886_1233 = zext i1 %xor_ln106_712"   --->   Operation 4662 'zext' 'zext_ln886_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1229)   --->   "%zext_ln886_1234 = zext i1 %xor_ln106_713"   --->   Operation 4663 'zext' 'zext_ln886_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4664 [1/1] (0.00ns)   --->   "%zext_ln886_1235 = zext i1 %xor_ln106_714"   --->   Operation 4664 'zext' 'zext_ln886_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4665 [1/1] (0.00ns)   --->   "%zext_ln886_1236 = zext i1 %xor_ln106_715"   --->   Operation 4665 'zext' 'zext_ln886_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4666 [1/1] (0.00ns)   --->   "%zext_ln886_1237 = zext i1 %xor_ln106_716"   --->   Operation 4666 'zext' 'zext_ln886_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1234)   --->   "%zext_ln886_1238 = zext i1 %xor_ln106_717"   --->   Operation 4667 'zext' 'zext_ln886_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4668 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1234)   --->   "%zext_ln886_1239 = zext i1 %xor_ln106_718"   --->   Operation 4668 'zext' 'zext_ln886_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4669 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1235)   --->   "%zext_ln886_1240 = zext i1 %xor_ln106_719"   --->   Operation 4669 'zext' 'zext_ln886_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1235)   --->   "%zext_ln886_1241 = zext i1 %xor_ln106_720"   --->   Operation 4670 'zext' 'zext_ln886_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4671 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1237)   --->   "%zext_ln886_1242 = zext i1 %xor_ln106_721"   --->   Operation 4671 'zext' 'zext_ln886_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4672 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1237)   --->   "%zext_ln886_1243 = zext i1 %xor_ln106_722"   --->   Operation 4672 'zext' 'zext_ln886_1243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1265)   --->   "%zext_ln886_1269 = zext i1 %xor_ln106_748"   --->   Operation 4673 'zext' 'zext_ln886_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4674 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1265)   --->   "%zext_ln886_1270 = zext i1 %xor_ln106_749"   --->   Operation 4674 'zext' 'zext_ln886_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4675 [1/1] (0.00ns)   --->   "%zext_ln886_1271 = zext i1 %xor_ln106_750"   --->   Operation 4675 'zext' 'zext_ln886_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4676 [1/1] (0.00ns)   --->   "%zext_ln886_1272 = zext i1 %xor_ln106_751"   --->   Operation 4676 'zext' 'zext_ln886_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4677 [1/1] (0.00ns)   --->   "%zext_ln886_1273 = zext i1 %xor_ln106_752"   --->   Operation 4677 'zext' 'zext_ln886_1273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1270)   --->   "%zext_ln886_1274 = zext i1 %xor_ln106_753"   --->   Operation 4678 'zext' 'zext_ln886_1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1270)   --->   "%zext_ln886_1275 = zext i1 %xor_ln106_754"   --->   Operation 4679 'zext' 'zext_ln886_1275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1271)   --->   "%zext_ln886_1276 = zext i1 %xor_ln106_755"   --->   Operation 4680 'zext' 'zext_ln886_1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1271)   --->   "%zext_ln886_1277 = zext i1 %xor_ln106_756"   --->   Operation 4681 'zext' 'zext_ln886_1277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1273)   --->   "%zext_ln886_1278 = zext i1 %xor_ln106_757"   --->   Operation 4682 'zext' 'zext_ln886_1278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1273)   --->   "%zext_ln886_1279 = zext i1 %xor_ln106_758"   --->   Operation 4683 'zext' 'zext_ln886_1279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4684 [1/1] (0.00ns)   --->   "%zext_ln886_1280 = zext i1 %xor_ln106_759"   --->   Operation 4684 'zext' 'zext_ln886_1280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4685 [1/1] (0.00ns)   --->   "%zext_ln886_1281 = zext i1 %xor_ln106_760"   --->   Operation 4685 'zext' 'zext_ln886_1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4686 [1/1] (0.00ns)   --->   "%zext_ln886_1282 = zext i1 %xor_ln106_761"   --->   Operation 4686 'zext' 'zext_ln886_1282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1279)   --->   "%zext_ln886_1283 = zext i1 %xor_ln106_762"   --->   Operation 4687 'zext' 'zext_ln886_1283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1279)   --->   "%zext_ln886_1284 = zext i1 %xor_ln106_763"   --->   Operation 4688 'zext' 'zext_ln886_1284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1280)   --->   "%zext_ln886_1285 = zext i1 %xor_ln106_764"   --->   Operation 4689 'zext' 'zext_ln886_1285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1280)   --->   "%zext_ln886_1286 = zext i1 %xor_ln106_765"   --->   Operation 4690 'zext' 'zext_ln886_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1282)   --->   "%zext_ln886_1287 = zext i1 %xor_ln106_766"   --->   Operation 4691 'zext' 'zext_ln886_1287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1282)   --->   "%zext_ln886_1288 = zext i1 %xor_ln106_767"   --->   Operation 4692 'zext' 'zext_ln886_1288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4693 [1/1] (0.00ns)   --->   "%zext_ln886_1289 = zext i1 %xor_ln106_769"   --->   Operation 4693 'zext' 'zext_ln886_1289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4694 [1/1] (0.00ns)   --->   "%zext_ln886_1290 = zext i1 %xor_ln106_771"   --->   Operation 4694 'zext' 'zext_ln886_1290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4695 [1/1] (0.00ns)   --->   "%zext_ln886_1291 = zext i1 %xor_ln106_773"   --->   Operation 4695 'zext' 'zext_ln886_1291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1314)   --->   "%zext_ln886_1319 = zext i1 %xor_ln106_829"   --->   Operation 4696 'zext' 'zext_ln886_1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1314)   --->   "%zext_ln886_1320 = zext i1 %xor_ln106_831"   --->   Operation 4697 'zext' 'zext_ln886_1320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1315)   --->   "%zext_ln886_1321 = zext i1 %xor_ln106_833"   --->   Operation 4698 'zext' 'zext_ln886_1321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1315)   --->   "%zext_ln886_1322 = zext i1 %xor_ln106_835"   --->   Operation 4699 'zext' 'zext_ln886_1322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1317)   --->   "%zext_ln886_1323 = zext i1 %xor_ln106_837"   --->   Operation 4700 'zext' 'zext_ln886_1323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1317)   --->   "%zext_ln886_1324 = zext i1 %xor_ln106_839"   --->   Operation 4701 'zext' 'zext_ln886_1324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4702 [1/1] (0.00ns)   --->   "%zext_ln886_1325 = zext i1 %xor_ln106_841"   --->   Operation 4702 'zext' 'zext_ln886_1325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4703 [1/1] (0.00ns)   --->   "%zext_ln886_1326 = zext i1 %xor_ln106_843"   --->   Operation 4703 'zext' 'zext_ln886_1326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4704 [1/1] (0.00ns)   --->   "%zext_ln886_1327 = zext i1 %xor_ln106_845"   --->   Operation 4704 'zext' 'zext_ln886_1327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1322)   --->   "%zext_ln886_1328 = zext i1 %xor_ln106_847"   --->   Operation 4705 'zext' 'zext_ln886_1328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1322)   --->   "%zext_ln886_1329 = zext i1 %xor_ln106_849"   --->   Operation 4706 'zext' 'zext_ln886_1329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4707 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1323)   --->   "%zext_ln886_1330 = zext i1 %xor_ln106_851"   --->   Operation 4707 'zext' 'zext_ln886_1330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1323)   --->   "%zext_ln886_1331 = zext i1 %xor_ln106_853"   --->   Operation 4708 'zext' 'zext_ln886_1331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1325)   --->   "%zext_ln886_1332 = zext i1 %xor_ln106_855"   --->   Operation 4709 'zext' 'zext_ln886_1332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1325)   --->   "%zext_ln886_1333 = zext i1 %xor_ln106_857"   --->   Operation 4710 'zext' 'zext_ln886_1333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4711 [1/1] (0.00ns)   --->   "%zext_ln886_1334 = zext i1 %xor_ln106_859"   --->   Operation 4711 'zext' 'zext_ln886_1334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4712 [1/1] (0.00ns)   --->   "%zext_ln886_1335 = zext i1 %xor_ln106_861"   --->   Operation 4712 'zext' 'zext_ln886_1335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4713 [1/1] (0.00ns)   --->   "%zext_ln1715_1145 = zext i1 %xor_ln106_863"   --->   Operation 4713 'zext' 'zext_ln1715_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4714 [1/1] (0.00ns)   --->   "%zext_ln1715_1160 = zext i5 %add_ln1715_1207"   --->   Operation 4714 'zext' 'zext_ln1715_1160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4715 [1/1] (0.00ns)   --->   "%zext_ln1715_1167 = zext i4 %add_ln1715_1215"   --->   Operation 4715 'zext' 'zext_ln1715_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4716 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1216 = add i2 %zext_ln886_1220, i2 %zext_ln886_1221"   --->   Operation 4716 'add' 'add_ln1715_1216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4717 [1/1] (0.00ns)   --->   "%zext_ln1715_1168 = zext i2 %add_ln1715_1216"   --->   Operation 4717 'zext' 'zext_ln1715_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4718 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1217 = add i2 %zext_ln886_1222, i2 %zext_ln886_1223"   --->   Operation 4718 'add' 'add_ln1715_1217' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4719 [1/1] (0.00ns)   --->   "%zext_ln1715_1169 = zext i2 %add_ln1715_1217"   --->   Operation 4719 'zext' 'zext_ln1715_1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4720 [1/1] (0.43ns)   --->   "%add_ln1715_1218 = add i3 %zext_ln1715_1169, i3 %zext_ln1715_1168"   --->   Operation 4720 'add' 'add_ln1715_1218' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4721 [1/1] (0.00ns)   --->   "%zext_ln1715_1170 = zext i3 %add_ln1715_1218"   --->   Operation 4721 'zext' 'zext_ln1715_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4722 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1219 = add i2 %zext_ln886_1224, i2 %zext_ln886_1225"   --->   Operation 4722 'add' 'add_ln1715_1219' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4723 [1/1] (0.00ns)   --->   "%zext_ln1715_1171 = zext i2 %add_ln1715_1219"   --->   Operation 4723 'zext' 'zext_ln1715_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1220 = add i2 %zext_ln886_1227, i2 %zext_ln886_1228"   --->   Operation 4724 'add' 'add_ln1715_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4725 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1221 = add i2 %add_ln1715_1220, i2 %zext_ln886_1226"   --->   Operation 4725 'add' 'add_ln1715_1221' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4726 [1/1] (0.00ns)   --->   "%zext_ln1715_1172 = zext i2 %add_ln1715_1221"   --->   Operation 4726 'zext' 'zext_ln1715_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4727 [1/1] (0.43ns)   --->   "%add_ln1715_1222 = add i3 %zext_ln1715_1172, i3 %zext_ln1715_1171"   --->   Operation 4727 'add' 'add_ln1715_1222' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4728 [1/1] (0.00ns)   --->   "%zext_ln1715_1173 = zext i3 %add_ln1715_1222"   --->   Operation 4728 'zext' 'zext_ln1715_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4729 [1/1] (0.57ns)   --->   "%add_ln1715_1223 = add i4 %zext_ln1715_1173, i4 %zext_ln1715_1170"   --->   Operation 4729 'add' 'add_ln1715_1223' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4730 [1/1] (0.00ns)   --->   "%zext_ln1715_1174 = zext i4 %add_ln1715_1223"   --->   Operation 4730 'zext' 'zext_ln1715_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4731 [1/1] (0.70ns)   --->   "%add_ln1715_1224 = add i5 %zext_ln1715_1174, i5 %zext_ln1715_1167"   --->   Operation 4731 'add' 'add_ln1715_1224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4732 [1/1] (0.00ns)   --->   "%zext_ln1715_1175 = zext i5 %add_ln1715_1224"   --->   Operation 4732 'zext' 'zext_ln1715_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4733 [1/1] (0.70ns)   --->   "%add_ln1715_1225 = add i6 %zext_ln1715_1175, i6 %zext_ln1715_1160"   --->   Operation 4733 'add' 'add_ln1715_1225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4734 [1/1] (0.00ns)   --->   "%zext_ln1715_1176 = zext i6 %add_ln1715_1225"   --->   Operation 4734 'zext' 'zext_ln1715_1176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4735 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1226 = add i2 %zext_ln886_1229, i2 %zext_ln886_1230"   --->   Operation 4735 'add' 'add_ln1715_1226' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4736 [1/1] (0.00ns)   --->   "%zext_ln1715_1177 = zext i2 %add_ln1715_1226"   --->   Operation 4736 'zext' 'zext_ln1715_1177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4737 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1227 = add i2 %zext_ln886_1231, i2 %zext_ln886_1232"   --->   Operation 4737 'add' 'add_ln1715_1227' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4738 [1/1] (0.00ns)   --->   "%zext_ln1715_1178 = zext i2 %add_ln1715_1227"   --->   Operation 4738 'zext' 'zext_ln1715_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4739 [1/1] (0.43ns)   --->   "%add_ln1715_1228 = add i3 %zext_ln1715_1178, i3 %zext_ln1715_1177"   --->   Operation 4739 'add' 'add_ln1715_1228' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4740 [1/1] (0.00ns)   --->   "%zext_ln1715_1179 = zext i3 %add_ln1715_1228"   --->   Operation 4740 'zext' 'zext_ln1715_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4741 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1229 = add i2 %zext_ln886_1233, i2 %zext_ln886_1234"   --->   Operation 4741 'add' 'add_ln1715_1229' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4742 [1/1] (0.00ns)   --->   "%zext_ln1715_1180 = zext i2 %add_ln1715_1229"   --->   Operation 4742 'zext' 'zext_ln1715_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1230 = add i2 %zext_ln886_1236, i2 %zext_ln886_1237"   --->   Operation 4743 'add' 'add_ln1715_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4744 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1231 = add i2 %add_ln1715_1230, i2 %zext_ln886_1235"   --->   Operation 4744 'add' 'add_ln1715_1231' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4745 [1/1] (0.00ns)   --->   "%zext_ln1715_1181 = zext i2 %add_ln1715_1231"   --->   Operation 4745 'zext' 'zext_ln1715_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4746 [1/1] (0.43ns)   --->   "%add_ln1715_1232 = add i3 %zext_ln1715_1181, i3 %zext_ln1715_1180"   --->   Operation 4746 'add' 'add_ln1715_1232' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4747 [1/1] (0.00ns)   --->   "%zext_ln1715_1182 = zext i3 %add_ln1715_1232"   --->   Operation 4747 'zext' 'zext_ln1715_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4748 [1/1] (0.57ns)   --->   "%add_ln1715_1233 = add i4 %zext_ln1715_1182, i4 %zext_ln1715_1179"   --->   Operation 4748 'add' 'add_ln1715_1233' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln1715_1183 = zext i4 %add_ln1715_1233"   --->   Operation 4749 'zext' 'zext_ln1715_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4750 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1234 = add i2 %zext_ln886_1238, i2 %zext_ln886_1239"   --->   Operation 4750 'add' 'add_ln1715_1234' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4751 [1/1] (0.00ns)   --->   "%zext_ln1715_1184 = zext i2 %add_ln1715_1234"   --->   Operation 4751 'zext' 'zext_ln1715_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4752 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1235 = add i2 %zext_ln886_1240, i2 %zext_ln886_1241"   --->   Operation 4752 'add' 'add_ln1715_1235' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4753 [1/1] (0.00ns)   --->   "%zext_ln1715_1185 = zext i2 %add_ln1715_1235"   --->   Operation 4753 'zext' 'zext_ln1715_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4754 [1/1] (0.43ns)   --->   "%add_ln1715_1236 = add i3 %zext_ln1715_1185, i3 %zext_ln1715_1184"   --->   Operation 4754 'add' 'add_ln1715_1236' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4755 [1/1] (0.00ns)   --->   "%zext_ln1715_1186 = zext i3 %add_ln1715_1236"   --->   Operation 4755 'zext' 'zext_ln1715_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4756 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1237 = add i2 %zext_ln886_1242, i2 %zext_ln886_1243"   --->   Operation 4756 'add' 'add_ln1715_1237' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4757 [1/1] (0.00ns)   --->   "%zext_ln1715_1187 = zext i2 %add_ln1715_1237"   --->   Operation 4757 'zext' 'zext_ln1715_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4758 [1/1] (0.00ns)   --->   "%zext_ln1715_1188 = zext i2 %add_ln1715_1239"   --->   Operation 4758 'zext' 'zext_ln1715_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4759 [1/1] (0.43ns)   --->   "%add_ln1715_1240 = add i3 %zext_ln1715_1188, i3 %zext_ln1715_1187"   --->   Operation 4759 'add' 'add_ln1715_1240' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4760 [1/1] (0.00ns)   --->   "%zext_ln1715_1189 = zext i3 %add_ln1715_1240"   --->   Operation 4760 'zext' 'zext_ln1715_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4761 [1/1] (0.57ns)   --->   "%add_ln1715_1241 = add i4 %zext_ln1715_1189, i4 %zext_ln1715_1186"   --->   Operation 4761 'add' 'add_ln1715_1241' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4762 [1/1] (0.00ns)   --->   "%zext_ln1715_1190 = zext i4 %add_ln1715_1241"   --->   Operation 4762 'zext' 'zext_ln1715_1190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4763 [1/1] (0.70ns)   --->   "%add_ln1715_1242 = add i5 %zext_ln1715_1190, i5 %zext_ln1715_1183"   --->   Operation 4763 'add' 'add_ln1715_1242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4764 [1/1] (0.00ns)   --->   "%zext_ln1715_1191 = zext i5 %add_ln1715_1242"   --->   Operation 4764 'zext' 'zext_ln1715_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4765 [1/1] (0.00ns)   --->   "%zext_ln1715_1206 = zext i5 %add_ln1715_1259"   --->   Operation 4765 'zext' 'zext_ln1715_1206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4766 [1/1] (0.70ns)   --->   "%add_ln1715_1260 = add i6 %zext_ln1715_1206, i6 %zext_ln1715_1191"   --->   Operation 4766 'add' 'add_ln1715_1260' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4767 [1/1] (0.00ns)   --->   "%zext_ln1715_1207 = zext i6 %add_ln1715_1260"   --->   Operation 4767 'zext' 'zext_ln1715_1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4768 [1/1] (0.70ns)   --->   "%add_ln1715_1261 = add i7 %zext_ln1715_1207, i7 %zext_ln1715_1176"   --->   Operation 4768 'add' 'add_ln1715_1261' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4769 [1/1] (0.00ns)   --->   "%zext_ln1715_1208 = zext i7 %add_ln1715_1261"   --->   Operation 4769 'zext' 'zext_ln1715_1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4770 [1/1] (0.00ns)   --->   "%zext_ln1715_1211 = zext i3 %add_ln1715_1264"   --->   Operation 4770 'zext' 'zext_ln1715_1211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4771 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1265 = add i2 %zext_ln886_1269, i2 %zext_ln886_1270"   --->   Operation 4771 'add' 'add_ln1715_1265' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4772 [1/1] (0.00ns)   --->   "%zext_ln1715_1212 = zext i2 %add_ln1715_1265"   --->   Operation 4772 'zext' 'zext_ln1715_1212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1266 = add i2 %zext_ln886_1272, i2 %zext_ln886_1273"   --->   Operation 4773 'add' 'add_ln1715_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4774 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1267 = add i2 %add_ln1715_1266, i2 %zext_ln886_1271"   --->   Operation 4774 'add' 'add_ln1715_1267' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4775 [1/1] (0.00ns)   --->   "%zext_ln1715_1213 = zext i2 %add_ln1715_1267"   --->   Operation 4775 'zext' 'zext_ln1715_1213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4776 [1/1] (0.43ns)   --->   "%add_ln1715_1268 = add i3 %zext_ln1715_1213, i3 %zext_ln1715_1212"   --->   Operation 4776 'add' 'add_ln1715_1268' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4777 [1/1] (0.00ns)   --->   "%zext_ln1715_1214 = zext i3 %add_ln1715_1268"   --->   Operation 4777 'zext' 'zext_ln1715_1214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4778 [1/1] (0.57ns)   --->   "%add_ln1715_1269 = add i4 %zext_ln1715_1214, i4 %zext_ln1715_1211"   --->   Operation 4778 'add' 'add_ln1715_1269' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4779 [1/1] (0.00ns)   --->   "%zext_ln1715_1215 = zext i4 %add_ln1715_1269"   --->   Operation 4779 'zext' 'zext_ln1715_1215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4780 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1270 = add i2 %zext_ln886_1274, i2 %zext_ln886_1275"   --->   Operation 4780 'add' 'add_ln1715_1270' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4781 [1/1] (0.00ns)   --->   "%zext_ln1715_1216 = zext i2 %add_ln1715_1270"   --->   Operation 4781 'zext' 'zext_ln1715_1216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4782 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1271 = add i2 %zext_ln886_1276, i2 %zext_ln886_1277"   --->   Operation 4782 'add' 'add_ln1715_1271' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4783 [1/1] (0.00ns)   --->   "%zext_ln1715_1217 = zext i2 %add_ln1715_1271"   --->   Operation 4783 'zext' 'zext_ln1715_1217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4784 [1/1] (0.43ns)   --->   "%add_ln1715_1272 = add i3 %zext_ln1715_1217, i3 %zext_ln1715_1216"   --->   Operation 4784 'add' 'add_ln1715_1272' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4785 [1/1] (0.00ns)   --->   "%zext_ln1715_1218 = zext i3 %add_ln1715_1272"   --->   Operation 4785 'zext' 'zext_ln1715_1218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4786 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1273 = add i2 %zext_ln886_1278, i2 %zext_ln886_1279"   --->   Operation 4786 'add' 'add_ln1715_1273' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4787 [1/1] (0.00ns)   --->   "%zext_ln1715_1219 = zext i2 %add_ln1715_1273"   --->   Operation 4787 'zext' 'zext_ln1715_1219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1274 = add i2 %zext_ln886_1281, i2 %zext_ln886_1282"   --->   Operation 4788 'add' 'add_ln1715_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4789 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1275 = add i2 %add_ln1715_1274, i2 %zext_ln886_1280"   --->   Operation 4789 'add' 'add_ln1715_1275' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4790 [1/1] (0.00ns)   --->   "%zext_ln1715_1220 = zext i2 %add_ln1715_1275"   --->   Operation 4790 'zext' 'zext_ln1715_1220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4791 [1/1] (0.43ns)   --->   "%add_ln1715_1276 = add i3 %zext_ln1715_1220, i3 %zext_ln1715_1219"   --->   Operation 4791 'add' 'add_ln1715_1276' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln1715_1221 = zext i3 %add_ln1715_1276"   --->   Operation 4792 'zext' 'zext_ln1715_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4793 [1/1] (0.57ns)   --->   "%add_ln1715_1277 = add i4 %zext_ln1715_1221, i4 %zext_ln1715_1218"   --->   Operation 4793 'add' 'add_ln1715_1277' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4794 [1/1] (0.00ns)   --->   "%zext_ln1715_1222 = zext i4 %add_ln1715_1277"   --->   Operation 4794 'zext' 'zext_ln1715_1222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4795 [1/1] (0.70ns)   --->   "%add_ln1715_1278 = add i5 %zext_ln1715_1222, i5 %zext_ln1715_1215"   --->   Operation 4795 'add' 'add_ln1715_1278' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4796 [1/1] (0.00ns)   --->   "%zext_ln1715_1223 = zext i5 %add_ln1715_1278"   --->   Operation 4796 'zext' 'zext_ln1715_1223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4797 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1279 = add i2 %zext_ln886_1283, i2 %zext_ln886_1284"   --->   Operation 4797 'add' 'add_ln1715_1279' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4798 [1/1] (0.00ns)   --->   "%zext_ln1715_1224 = zext i2 %add_ln1715_1279"   --->   Operation 4798 'zext' 'zext_ln1715_1224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4799 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1280 = add i2 %zext_ln886_1285, i2 %zext_ln886_1286"   --->   Operation 4799 'add' 'add_ln1715_1280' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4800 [1/1] (0.00ns)   --->   "%zext_ln1715_1225 = zext i2 %add_ln1715_1280"   --->   Operation 4800 'zext' 'zext_ln1715_1225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4801 [1/1] (0.43ns)   --->   "%add_ln1715_1281 = add i3 %zext_ln1715_1225, i3 %zext_ln1715_1224"   --->   Operation 4801 'add' 'add_ln1715_1281' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4802 [1/1] (0.00ns)   --->   "%zext_ln1715_1226 = zext i3 %add_ln1715_1281"   --->   Operation 4802 'zext' 'zext_ln1715_1226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4803 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1282 = add i2 %zext_ln886_1287, i2 %zext_ln886_1288"   --->   Operation 4803 'add' 'add_ln1715_1282' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4804 [1/1] (0.00ns)   --->   "%zext_ln1715_1227 = zext i2 %add_ln1715_1282"   --->   Operation 4804 'zext' 'zext_ln1715_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1283 = add i2 %zext_ln886_1290, i2 %zext_ln886_1291"   --->   Operation 4805 'add' 'add_ln1715_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4806 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1284 = add i2 %add_ln1715_1283, i2 %zext_ln886_1289"   --->   Operation 4806 'add' 'add_ln1715_1284' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4807 [1/1] (0.00ns)   --->   "%zext_ln1715_1228 = zext i2 %add_ln1715_1284"   --->   Operation 4807 'zext' 'zext_ln1715_1228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4808 [1/1] (0.43ns)   --->   "%add_ln1715_1285 = add i3 %zext_ln1715_1228, i3 %zext_ln1715_1227"   --->   Operation 4808 'add' 'add_ln1715_1285' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4809 [1/1] (0.00ns)   --->   "%zext_ln1715_1229 = zext i3 %add_ln1715_1285"   --->   Operation 4809 'zext' 'zext_ln1715_1229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4810 [1/1] (0.57ns)   --->   "%add_ln1715_1286 = add i4 %zext_ln1715_1229, i4 %zext_ln1715_1226"   --->   Operation 4810 'add' 'add_ln1715_1286' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4811 [1/1] (0.00ns)   --->   "%zext_ln1715_1230 = zext i4 %add_ln1715_1286"   --->   Operation 4811 'zext' 'zext_ln1715_1230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4812 [1/1] (0.00ns)   --->   "%zext_ln1715_1237 = zext i4 %add_ln1715_1294"   --->   Operation 4812 'zext' 'zext_ln1715_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4813 [1/1] (0.70ns)   --->   "%add_ln1715_1295 = add i5 %zext_ln1715_1237, i5 %zext_ln1715_1230"   --->   Operation 4813 'add' 'add_ln1715_1295' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4814 [1/1] (0.00ns)   --->   "%zext_ln1715_1238 = zext i5 %add_ln1715_1295"   --->   Operation 4814 'zext' 'zext_ln1715_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4815 [1/1] (0.70ns)   --->   "%add_ln1715_1296 = add i6 %zext_ln1715_1238, i6 %zext_ln1715_1223"   --->   Operation 4815 'add' 'add_ln1715_1296' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4816 [1/1] (0.00ns)   --->   "%zext_ln1715_1239 = zext i6 %add_ln1715_1296"   --->   Operation 4816 'zext' 'zext_ln1715_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4817 [1/1] (0.00ns)   --->   "%zext_ln1715_1254 = zext i5 %add_ln1715_1313"   --->   Operation 4817 'zext' 'zext_ln1715_1254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4818 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1314 = add i2 %zext_ln886_1319, i2 %zext_ln886_1320"   --->   Operation 4818 'add' 'add_ln1715_1314' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4819 [1/1] (0.00ns)   --->   "%zext_ln1715_1255 = zext i2 %add_ln1715_1314"   --->   Operation 4819 'zext' 'zext_ln1715_1255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4820 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1315 = add i2 %zext_ln886_1321, i2 %zext_ln886_1322"   --->   Operation 4820 'add' 'add_ln1715_1315' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4821 [1/1] (0.00ns)   --->   "%zext_ln1715_1256 = zext i2 %add_ln1715_1315"   --->   Operation 4821 'zext' 'zext_ln1715_1256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4822 [1/1] (0.43ns)   --->   "%add_ln1715_1316 = add i3 %zext_ln1715_1256, i3 %zext_ln1715_1255"   --->   Operation 4822 'add' 'add_ln1715_1316' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4823 [1/1] (0.00ns)   --->   "%zext_ln1715_1257 = zext i3 %add_ln1715_1316"   --->   Operation 4823 'zext' 'zext_ln1715_1257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4824 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1317 = add i2 %zext_ln886_1323, i2 %zext_ln886_1324"   --->   Operation 4824 'add' 'add_ln1715_1317' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4825 [1/1] (0.00ns)   --->   "%zext_ln1715_1258 = zext i2 %add_ln1715_1317"   --->   Operation 4825 'zext' 'zext_ln1715_1258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1318 = add i2 %zext_ln886_1326, i2 %zext_ln886_1327"   --->   Operation 4826 'add' 'add_ln1715_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4827 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1319 = add i2 %add_ln1715_1318, i2 %zext_ln886_1325"   --->   Operation 4827 'add' 'add_ln1715_1319' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4828 [1/1] (0.00ns)   --->   "%zext_ln1715_1259 = zext i2 %add_ln1715_1319"   --->   Operation 4828 'zext' 'zext_ln1715_1259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4829 [1/1] (0.43ns)   --->   "%add_ln1715_1320 = add i3 %zext_ln1715_1259, i3 %zext_ln1715_1258"   --->   Operation 4829 'add' 'add_ln1715_1320' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4830 [1/1] (0.00ns)   --->   "%zext_ln1715_1260 = zext i3 %add_ln1715_1320"   --->   Operation 4830 'zext' 'zext_ln1715_1260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4831 [1/1] (0.57ns)   --->   "%add_ln1715_1321 = add i4 %zext_ln1715_1260, i4 %zext_ln1715_1257"   --->   Operation 4831 'add' 'add_ln1715_1321' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4832 [1/1] (0.00ns)   --->   "%zext_ln1715_1261 = zext i4 %add_ln1715_1321"   --->   Operation 4832 'zext' 'zext_ln1715_1261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4833 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1322 = add i2 %zext_ln886_1328, i2 %zext_ln886_1329"   --->   Operation 4833 'add' 'add_ln1715_1322' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4834 [1/1] (0.00ns)   --->   "%zext_ln1715_1262 = zext i2 %add_ln1715_1322"   --->   Operation 4834 'zext' 'zext_ln1715_1262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4835 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1323 = add i2 %zext_ln886_1330, i2 %zext_ln886_1331"   --->   Operation 4835 'add' 'add_ln1715_1323' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4836 [1/1] (0.00ns)   --->   "%zext_ln1715_1263 = zext i2 %add_ln1715_1323"   --->   Operation 4836 'zext' 'zext_ln1715_1263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4837 [1/1] (0.43ns)   --->   "%add_ln1715_1324 = add i3 %zext_ln1715_1263, i3 %zext_ln1715_1262"   --->   Operation 4837 'add' 'add_ln1715_1324' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4838 [1/1] (0.00ns)   --->   "%zext_ln1715_1264 = zext i3 %add_ln1715_1324"   --->   Operation 4838 'zext' 'zext_ln1715_1264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4839 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1325 = add i2 %zext_ln886_1332, i2 %zext_ln886_1333"   --->   Operation 4839 'add' 'add_ln1715_1325' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4840 [1/1] (0.00ns)   --->   "%zext_ln1715_1265 = zext i2 %add_ln1715_1325"   --->   Operation 4840 'zext' 'zext_ln1715_1265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1326 = add i2 %zext_ln886_1335, i2 %zext_ln1715_1145"   --->   Operation 4841 'add' 'add_ln1715_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4842 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1327 = add i2 %add_ln1715_1326, i2 %zext_ln886_1334"   --->   Operation 4842 'add' 'add_ln1715_1327' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4843 [1/1] (0.00ns)   --->   "%zext_ln1715_1266 = zext i2 %add_ln1715_1327"   --->   Operation 4843 'zext' 'zext_ln1715_1266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4844 [1/1] (0.43ns)   --->   "%add_ln1715_1328 = add i3 %zext_ln1715_1266, i3 %zext_ln1715_1265"   --->   Operation 4844 'add' 'add_ln1715_1328' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4845 [1/1] (0.00ns)   --->   "%zext_ln1715_1267 = zext i3 %add_ln1715_1328"   --->   Operation 4845 'zext' 'zext_ln1715_1267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4846 [1/1] (0.57ns)   --->   "%add_ln1715_1329 = add i4 %zext_ln1715_1267, i4 %zext_ln1715_1264"   --->   Operation 4846 'add' 'add_ln1715_1329' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4847 [1/1] (0.00ns)   --->   "%zext_ln1715_1268 = zext i4 %add_ln1715_1329"   --->   Operation 4847 'zext' 'zext_ln1715_1268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4848 [1/1] (0.70ns)   --->   "%add_ln1715_1330 = add i5 %zext_ln1715_1268, i5 %zext_ln1715_1261"   --->   Operation 4848 'add' 'add_ln1715_1330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4849 [1/1] (0.00ns)   --->   "%zext_ln1715_1269 = zext i5 %add_ln1715_1330"   --->   Operation 4849 'zext' 'zext_ln1715_1269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4850 [1/1] (0.70ns)   --->   "%add_ln1715_1331 = add i6 %zext_ln1715_1269, i6 %zext_ln1715_1254"   --->   Operation 4850 'add' 'add_ln1715_1331' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4851 [1/1] (0.00ns)   --->   "%zext_ln1715_1270 = zext i6 %add_ln1715_1331"   --->   Operation 4851 'zext' 'zext_ln1715_1270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4852 [1/1] (0.70ns)   --->   "%add_ln1715_1332 = add i7 %zext_ln1715_1270, i7 %zext_ln1715_1239"   --->   Operation 4852 'add' 'add_ln1715_1332' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4853 [1/1] (0.00ns)   --->   "%zext_ln1715_1271 = zext i7 %add_ln1715_1332"   --->   Operation 4853 'zext' 'zext_ln1715_1271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4854 [1/1] (0.70ns)   --->   "%add_ln1715_3 = add i8 %zext_ln1715_1271, i8 %zext_ln1715_1208"   --->   Operation 4854 'add' 'add_ln1715_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4855 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_3, i1 0"   --->   Operation 4855 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4856 [1/1] (0.71ns)   --->   "%accum_V_3 = add i9 %r_V_3, i9 368"   --->   Operation 4856 'add' 'accum_V_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4857 [1/1] (0.59ns)   --->   "%icmp_ln1081_3 = icmp_sgt  i9 %accum_V_3, i9 %sext_ln97"   --->   Operation 4857 'icmp' 'icmp_ln1081_3' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1358)   --->   "%xor_ln106_891 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_630" [./layer.h:106]   --->   Operation 4858 'xor' 'xor_ln106_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1358)   --->   "%xor_ln106_892 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_632" [./layer.h:106]   --->   Operation 4859 'xor' 'xor_ln106_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1359)   --->   "%xor_ln106_893 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_634" [./layer.h:106]   --->   Operation 4860 'xor' 'xor_ln106_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1359)   --->   "%xor_ln106_894 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_636" [./layer.h:106]   --->   Operation 4861 'xor' 'xor_ln106_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1361)   --->   "%xor_ln106_895 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_638" [./layer.h:106]   --->   Operation 4862 'xor' 'xor_ln106_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1361)   --->   "%xor_ln106_896 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_640" [./layer.h:106]   --->   Operation 4863 'xor' 'xor_ln106_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4864 [1/1] (0.12ns)   --->   "%xor_ln106_897 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_642" [./layer.h:106]   --->   Operation 4864 'xor' 'xor_ln106_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4865 [1/1] (0.12ns)   --->   "%xor_ln106_898 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_644" [./layer.h:106]   --->   Operation 4865 'xor' 'xor_ln106_898' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4866 [1/1] (0.12ns)   --->   "%xor_ln106_899 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_646" [./layer.h:106]   --->   Operation 4866 'xor' 'xor_ln106_899' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1368)   --->   "%xor_ln106_900 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_648" [./layer.h:106]   --->   Operation 4867 'xor' 'xor_ln106_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1368)   --->   "%xor_ln106_901 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_650" [./layer.h:106]   --->   Operation 4868 'xor' 'xor_ln106_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1369)   --->   "%xor_ln106_902 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_652" [./layer.h:106]   --->   Operation 4869 'xor' 'xor_ln106_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1369)   --->   "%xor_ln106_903 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_654" [./layer.h:106]   --->   Operation 4870 'xor' 'xor_ln106_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1371)   --->   "%xor_ln106_904 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_656" [./layer.h:106]   --->   Operation 4871 'xor' 'xor_ln106_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1371)   --->   "%xor_ln106_905 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_658" [./layer.h:106]   --->   Operation 4872 'xor' 'xor_ln106_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4873 [1/1] (0.12ns)   --->   "%xor_ln106_906 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_660" [./layer.h:106]   --->   Operation 4873 'xor' 'xor_ln106_906' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4874 [1/1] (0.12ns)   --->   "%xor_ln106_907 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_662" [./layer.h:106]   --->   Operation 4874 'xor' 'xor_ln106_907' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4875 [1/1] (0.12ns)   --->   "%xor_ln106_908 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_664" [./layer.h:106]   --->   Operation 4875 'xor' 'xor_ln106_908' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1376)   --->   "%xor_ln106_909 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_666" [./layer.h:106]   --->   Operation 4876 'xor' 'xor_ln106_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4877 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1376)   --->   "%xor_ln106_910 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_668" [./layer.h:106]   --->   Operation 4877 'xor' 'xor_ln106_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1377)   --->   "%xor_ln106_911 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_670" [./layer.h:106]   --->   Operation 4878 'xor' 'xor_ln106_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1377)   --->   "%xor_ln106_912 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_768" [./layer.h:106]   --->   Operation 4879 'xor' 'xor_ln106_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1379)   --->   "%xor_ln106_913 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_770" [./layer.h:106]   --->   Operation 4880 'xor' 'xor_ln106_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1379)   --->   "%xor_ln106_914 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_772" [./layer.h:106]   --->   Operation 4881 'xor' 'xor_ln106_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1407)   --->   "%xor_ln106_940 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_824" [./layer.h:106]   --->   Operation 4882 'xor' 'xor_ln106_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1407)   --->   "%xor_ln106_941 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_826" [./layer.h:106]   --->   Operation 4883 'xor' 'xor_ln106_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4884 [1/1] (0.12ns)   --->   "%xor_ln106_942 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_828" [./layer.h:106]   --->   Operation 4884 'xor' 'xor_ln106_942' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4885 [1/1] (0.12ns)   --->   "%xor_ln106_943 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_830" [./layer.h:106]   --->   Operation 4885 'xor' 'xor_ln106_943' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4886 [1/1] (0.12ns)   --->   "%xor_ln106_944 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_832" [./layer.h:106]   --->   Operation 4886 'xor' 'xor_ln106_944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1412)   --->   "%xor_ln106_945 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_834" [./layer.h:106]   --->   Operation 4887 'xor' 'xor_ln106_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1412)   --->   "%xor_ln106_946 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_836" [./layer.h:106]   --->   Operation 4888 'xor' 'xor_ln106_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1413)   --->   "%xor_ln106_947 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_838" [./layer.h:106]   --->   Operation 4889 'xor' 'xor_ln106_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1413)   --->   "%xor_ln106_948 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_840" [./layer.h:106]   --->   Operation 4890 'xor' 'xor_ln106_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1415)   --->   "%xor_ln106_949 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_842" [./layer.h:106]   --->   Operation 4891 'xor' 'xor_ln106_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1415)   --->   "%xor_ln106_950 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_844" [./layer.h:106]   --->   Operation 4892 'xor' 'xor_ln106_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4893 [1/1] (0.12ns)   --->   "%xor_ln106_951 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_846" [./layer.h:106]   --->   Operation 4893 'xor' 'xor_ln106_951' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4894 [1/1] (0.12ns)   --->   "%xor_ln106_952 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_848" [./layer.h:106]   --->   Operation 4894 'xor' 'xor_ln106_952' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4895 [1/1] (0.12ns)   --->   "%xor_ln106_953 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_850" [./layer.h:106]   --->   Operation 4895 'xor' 'xor_ln106_953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1421)   --->   "%xor_ln106_954 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_852" [./layer.h:106]   --->   Operation 4896 'xor' 'xor_ln106_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1421)   --->   "%xor_ln106_955 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_854" [./layer.h:106]   --->   Operation 4897 'xor' 'xor_ln106_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1422)   --->   "%xor_ln106_956 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_856" [./layer.h:106]   --->   Operation 4898 'xor' 'xor_ln106_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1422)   --->   "%xor_ln106_957 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_858" [./layer.h:106]   --->   Operation 4899 'xor' 'xor_ln106_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1424)   --->   "%xor_ln106_958 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_860" [./layer.h:106]   --->   Operation 4900 'xor' 'xor_ln106_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1424)   --->   "%xor_ln106_959 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_862" [./layer.h:106]   --->   Operation 4901 'xor' 'xor_ln106_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4902 [1/1] (0.12ns)   --->   "%xor_ln106_961 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_960" [./layer.h:106]   --->   Operation 4902 'xor' 'xor_ln106_961' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4903 [1/1] (0.12ns)   --->   "%xor_ln106_963 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_962" [./layer.h:106]   --->   Operation 4903 'xor' 'xor_ln106_963' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4904 [1/1] (0.12ns)   --->   "%xor_ln106_965 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_964" [./layer.h:106]   --->   Operation 4904 'xor' 'xor_ln106_965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4905 [1/1] (0.12ns)   --->   "%xor_ln106_1020 = xor i1 %tmp_1856, i1 1" [./layer.h:106]   --->   Operation 4905 'xor' 'xor_ln106_1020' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1456)   --->   "%xor_ln106_1021 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_1020" [./layer.h:106]   --->   Operation 4906 'xor' 'xor_ln106_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1456)   --->   "%xor_ln106_1023 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_1022" [./layer.h:106]   --->   Operation 4907 'xor' 'xor_ln106_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4908 [1/1] (0.00ns)   --->   "%tmp_1858 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 6" [./layer.h:106]   --->   Operation 4908 'bitselect' 'tmp_1858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4909 [1/1] (0.12ns)   --->   "%xor_ln106_1024 = xor i1 %tmp_1858, i1 1" [./layer.h:106]   --->   Operation 4909 'xor' 'xor_ln106_1024' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1457)   --->   "%xor_ln106_1025 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_1024" [./layer.h:106]   --->   Operation 4910 'xor' 'xor_ln106_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4911 [1/1] (0.00ns)   --->   "%tmp_1859 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 6" [./layer.h:106]   --->   Operation 4911 'bitselect' 'tmp_1859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4912 [1/1] (0.12ns)   --->   "%xor_ln106_1026 = xor i1 %tmp_1859, i1 1" [./layer.h:106]   --->   Operation 4912 'xor' 'xor_ln106_1026' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1457)   --->   "%xor_ln106_1027 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_1026" [./layer.h:106]   --->   Operation 4913 'xor' 'xor_ln106_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4914 [1/1] (0.00ns)   --->   "%tmp_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 6" [./layer.h:106]   --->   Operation 4914 'bitselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4915 [1/1] (0.12ns)   --->   "%xor_ln106_1028 = xor i1 %tmp_1860, i1 1" [./layer.h:106]   --->   Operation 4915 'xor' 'xor_ln106_1028' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1459)   --->   "%xor_ln106_1029 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_1028" [./layer.h:106]   --->   Operation 4916 'xor' 'xor_ln106_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4917 [1/1] (0.00ns)   --->   "%tmp_1861 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 6" [./layer.h:106]   --->   Operation 4917 'bitselect' 'tmp_1861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4918 [1/1] (0.12ns)   --->   "%xor_ln106_1030 = xor i1 %tmp_1861, i1 1" [./layer.h:106]   --->   Operation 4918 'xor' 'xor_ln106_1030' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1459)   --->   "%xor_ln106_1031 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_1030" [./layer.h:106]   --->   Operation 4919 'xor' 'xor_ln106_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4920 [1/1] (0.00ns)   --->   "%tmp_1862 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 6" [./layer.h:106]   --->   Operation 4920 'bitselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4921 [1/1] (0.12ns)   --->   "%xor_ln106_1032 = xor i1 %tmp_1862, i1 1" [./layer.h:106]   --->   Operation 4921 'xor' 'xor_ln106_1032' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4922 [1/1] (0.12ns)   --->   "%xor_ln106_1033 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_1032" [./layer.h:106]   --->   Operation 4922 'xor' 'xor_ln106_1033' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4923 [1/1] (0.00ns)   --->   "%tmp_1863 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 6" [./layer.h:106]   --->   Operation 4923 'bitselect' 'tmp_1863' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4924 [1/1] (0.12ns)   --->   "%xor_ln106_1034 = xor i1 %tmp_1863, i1 1" [./layer.h:106]   --->   Operation 4924 'xor' 'xor_ln106_1034' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4925 [1/1] (0.12ns)   --->   "%xor_ln106_1035 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_1034" [./layer.h:106]   --->   Operation 4925 'xor' 'xor_ln106_1035' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4926 [1/1] (0.00ns)   --->   "%tmp_1864 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 6" [./layer.h:106]   --->   Operation 4926 'bitselect' 'tmp_1864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4927 [1/1] (0.12ns)   --->   "%xor_ln106_1036 = xor i1 %tmp_1864, i1 1" [./layer.h:106]   --->   Operation 4927 'xor' 'xor_ln106_1036' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4928 [1/1] (0.12ns)   --->   "%xor_ln106_1037 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_1036" [./layer.h:106]   --->   Operation 4928 'xor' 'xor_ln106_1037' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4929 [1/1] (0.00ns)   --->   "%tmp_1865 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 6" [./layer.h:106]   --->   Operation 4929 'bitselect' 'tmp_1865' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4930 [1/1] (0.12ns)   --->   "%xor_ln106_1038 = xor i1 %tmp_1865, i1 1" [./layer.h:106]   --->   Operation 4930 'xor' 'xor_ln106_1038' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1464)   --->   "%xor_ln106_1039 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_1038" [./layer.h:106]   --->   Operation 4931 'xor' 'xor_ln106_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4932 [1/1] (0.00ns)   --->   "%tmp_1866 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 6" [./layer.h:106]   --->   Operation 4932 'bitselect' 'tmp_1866' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4933 [1/1] (0.12ns)   --->   "%xor_ln106_1040 = xor i1 %tmp_1866, i1 1" [./layer.h:106]   --->   Operation 4933 'xor' 'xor_ln106_1040' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1464)   --->   "%xor_ln106_1041 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_1040" [./layer.h:106]   --->   Operation 4934 'xor' 'xor_ln106_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4935 [1/1] (0.00ns)   --->   "%tmp_1867 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 6" [./layer.h:106]   --->   Operation 4935 'bitselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4936 [1/1] (0.12ns)   --->   "%xor_ln106_1042 = xor i1 %tmp_1867, i1 1" [./layer.h:106]   --->   Operation 4936 'xor' 'xor_ln106_1042' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1465)   --->   "%xor_ln106_1043 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_1042" [./layer.h:106]   --->   Operation 4937 'xor' 'xor_ln106_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4938 [1/1] (0.00ns)   --->   "%tmp_1868 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 6" [./layer.h:106]   --->   Operation 4938 'bitselect' 'tmp_1868' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4939 [1/1] (0.12ns)   --->   "%xor_ln106_1044 = xor i1 %tmp_1868, i1 1" [./layer.h:106]   --->   Operation 4939 'xor' 'xor_ln106_1044' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1465)   --->   "%xor_ln106_1045 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_1044" [./layer.h:106]   --->   Operation 4940 'xor' 'xor_ln106_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4941 [1/1] (0.00ns)   --->   "%tmp_1869 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 6" [./layer.h:106]   --->   Operation 4941 'bitselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4942 [1/1] (0.12ns)   --->   "%xor_ln106_1046 = xor i1 %tmp_1869, i1 1" [./layer.h:106]   --->   Operation 4942 'xor' 'xor_ln106_1046' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1467)   --->   "%xor_ln106_1047 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_1046" [./layer.h:106]   --->   Operation 4943 'xor' 'xor_ln106_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4944 [1/1] (0.00ns)   --->   "%tmp_1870 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 6" [./layer.h:106]   --->   Operation 4944 'bitselect' 'tmp_1870' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4945 [1/1] (0.12ns)   --->   "%xor_ln106_1048 = xor i1 %tmp_1870, i1 1" [./layer.h:106]   --->   Operation 4945 'xor' 'xor_ln106_1048' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1467)   --->   "%xor_ln106_1049 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_1048" [./layer.h:106]   --->   Operation 4946 'xor' 'xor_ln106_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4947 [1/1] (0.00ns)   --->   "%tmp_1871 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 6" [./layer.h:106]   --->   Operation 4947 'bitselect' 'tmp_1871' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4948 [1/1] (0.12ns)   --->   "%xor_ln106_1050 = xor i1 %tmp_1871, i1 1" [./layer.h:106]   --->   Operation 4948 'xor' 'xor_ln106_1050' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4949 [1/1] (0.12ns)   --->   "%xor_ln106_1051 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_1050" [./layer.h:106]   --->   Operation 4949 'xor' 'xor_ln106_1051' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4950 [1/1] (0.00ns)   --->   "%tmp_1872 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 6" [./layer.h:106]   --->   Operation 4950 'bitselect' 'tmp_1872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4951 [1/1] (0.12ns)   --->   "%xor_ln106_1052 = xor i1 %tmp_1872, i1 1" [./layer.h:106]   --->   Operation 4951 'xor' 'xor_ln106_1052' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4952 [1/1] (0.12ns)   --->   "%xor_ln106_1053 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_1052" [./layer.h:106]   --->   Operation 4952 'xor' 'xor_ln106_1053' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4953 [1/1] (0.00ns)   --->   "%tmp_1873 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 6" [./layer.h:106]   --->   Operation 4953 'bitselect' 'tmp_1873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4954 [1/1] (0.12ns)   --->   "%xor_ln106_1054 = xor i1 %tmp_1873, i1 1" [./layer.h:106]   --->   Operation 4954 'xor' 'xor_ln106_1054' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4955 [1/1] (0.12ns)   --->   "%xor_ln106_1055 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_1054" [./layer.h:106]   --->   Operation 4955 'xor' 'xor_ln106_1055' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1358)   --->   "%zext_ln886_1363 = zext i1 %xor_ln106_891"   --->   Operation 4956 'zext' 'zext_ln886_1363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1358)   --->   "%zext_ln886_1364 = zext i1 %xor_ln106_892"   --->   Operation 4957 'zext' 'zext_ln886_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1359)   --->   "%zext_ln886_1365 = zext i1 %xor_ln106_893"   --->   Operation 4958 'zext' 'zext_ln886_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1359)   --->   "%zext_ln886_1366 = zext i1 %xor_ln106_894"   --->   Operation 4959 'zext' 'zext_ln886_1366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1361)   --->   "%zext_ln886_1367 = zext i1 %xor_ln106_895"   --->   Operation 4960 'zext' 'zext_ln886_1367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1361)   --->   "%zext_ln886_1368 = zext i1 %xor_ln106_896"   --->   Operation 4961 'zext' 'zext_ln886_1368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4962 [1/1] (0.00ns)   --->   "%zext_ln886_1369 = zext i1 %xor_ln106_897"   --->   Operation 4962 'zext' 'zext_ln886_1369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4963 [1/1] (0.00ns)   --->   "%zext_ln886_1370 = zext i1 %xor_ln106_898"   --->   Operation 4963 'zext' 'zext_ln886_1370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln886_1371 = zext i1 %xor_ln106_899"   --->   Operation 4964 'zext' 'zext_ln886_1371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1368)   --->   "%zext_ln886_1372 = zext i1 %xor_ln106_900"   --->   Operation 4965 'zext' 'zext_ln886_1372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1368)   --->   "%zext_ln886_1373 = zext i1 %xor_ln106_901"   --->   Operation 4966 'zext' 'zext_ln886_1373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4967 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1369)   --->   "%zext_ln886_1374 = zext i1 %xor_ln106_902"   --->   Operation 4967 'zext' 'zext_ln886_1374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1369)   --->   "%zext_ln886_1375 = zext i1 %xor_ln106_903"   --->   Operation 4968 'zext' 'zext_ln886_1375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1371)   --->   "%zext_ln886_1376 = zext i1 %xor_ln106_904"   --->   Operation 4969 'zext' 'zext_ln886_1376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1371)   --->   "%zext_ln886_1377 = zext i1 %xor_ln106_905"   --->   Operation 4970 'zext' 'zext_ln886_1377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4971 [1/1] (0.00ns)   --->   "%zext_ln886_1378 = zext i1 %xor_ln106_906"   --->   Operation 4971 'zext' 'zext_ln886_1378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4972 [1/1] (0.00ns)   --->   "%zext_ln886_1379 = zext i1 %xor_ln106_907"   --->   Operation 4972 'zext' 'zext_ln886_1379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4973 [1/1] (0.00ns)   --->   "%zext_ln886_1380 = zext i1 %xor_ln106_908"   --->   Operation 4973 'zext' 'zext_ln886_1380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1376)   --->   "%zext_ln886_1381 = zext i1 %xor_ln106_909"   --->   Operation 4974 'zext' 'zext_ln886_1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1376)   --->   "%zext_ln886_1382 = zext i1 %xor_ln106_910"   --->   Operation 4975 'zext' 'zext_ln886_1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1377)   --->   "%zext_ln886_1383 = zext i1 %xor_ln106_911"   --->   Operation 4976 'zext' 'zext_ln886_1383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1377)   --->   "%zext_ln886_1384 = zext i1 %xor_ln106_912"   --->   Operation 4977 'zext' 'zext_ln886_1384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1379)   --->   "%zext_ln886_1385 = zext i1 %xor_ln106_913"   --->   Operation 4978 'zext' 'zext_ln886_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1379)   --->   "%zext_ln886_1386 = zext i1 %xor_ln106_914"   --->   Operation 4979 'zext' 'zext_ln886_1386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1407)   --->   "%zext_ln886_1412 = zext i1 %xor_ln106_940"   --->   Operation 4980 'zext' 'zext_ln886_1412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1407)   --->   "%zext_ln886_1413 = zext i1 %xor_ln106_941"   --->   Operation 4981 'zext' 'zext_ln886_1413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4982 [1/1] (0.00ns)   --->   "%zext_ln886_1414 = zext i1 %xor_ln106_942"   --->   Operation 4982 'zext' 'zext_ln886_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4983 [1/1] (0.00ns)   --->   "%zext_ln886_1415 = zext i1 %xor_ln106_943"   --->   Operation 4983 'zext' 'zext_ln886_1415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4984 [1/1] (0.00ns)   --->   "%zext_ln886_1416 = zext i1 %xor_ln106_944"   --->   Operation 4984 'zext' 'zext_ln886_1416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1412)   --->   "%zext_ln886_1417 = zext i1 %xor_ln106_945"   --->   Operation 4985 'zext' 'zext_ln886_1417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1412)   --->   "%zext_ln886_1418 = zext i1 %xor_ln106_946"   --->   Operation 4986 'zext' 'zext_ln886_1418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1413)   --->   "%zext_ln886_1419 = zext i1 %xor_ln106_947"   --->   Operation 4987 'zext' 'zext_ln886_1419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1413)   --->   "%zext_ln886_1420 = zext i1 %xor_ln106_948"   --->   Operation 4988 'zext' 'zext_ln886_1420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1415)   --->   "%zext_ln886_1421 = zext i1 %xor_ln106_949"   --->   Operation 4989 'zext' 'zext_ln886_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1415)   --->   "%zext_ln886_1422 = zext i1 %xor_ln106_950"   --->   Operation 4990 'zext' 'zext_ln886_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4991 [1/1] (0.00ns)   --->   "%zext_ln886_1423 = zext i1 %xor_ln106_951"   --->   Operation 4991 'zext' 'zext_ln886_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4992 [1/1] (0.00ns)   --->   "%zext_ln886_1424 = zext i1 %xor_ln106_952"   --->   Operation 4992 'zext' 'zext_ln886_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4993 [1/1] (0.00ns)   --->   "%zext_ln886_1425 = zext i1 %xor_ln106_953"   --->   Operation 4993 'zext' 'zext_ln886_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1421)   --->   "%zext_ln886_1426 = zext i1 %xor_ln106_954"   --->   Operation 4994 'zext' 'zext_ln886_1426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4995 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1421)   --->   "%zext_ln886_1427 = zext i1 %xor_ln106_955"   --->   Operation 4995 'zext' 'zext_ln886_1427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1422)   --->   "%zext_ln886_1428 = zext i1 %xor_ln106_956"   --->   Operation 4996 'zext' 'zext_ln886_1428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1422)   --->   "%zext_ln886_1429 = zext i1 %xor_ln106_957"   --->   Operation 4997 'zext' 'zext_ln886_1429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1424)   --->   "%zext_ln886_1430 = zext i1 %xor_ln106_958"   --->   Operation 4998 'zext' 'zext_ln886_1430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1424)   --->   "%zext_ln886_1431 = zext i1 %xor_ln106_959"   --->   Operation 4999 'zext' 'zext_ln886_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5000 [1/1] (0.00ns)   --->   "%zext_ln886_1432 = zext i1 %xor_ln106_961"   --->   Operation 5000 'zext' 'zext_ln886_1432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5001 [1/1] (0.00ns)   --->   "%zext_ln886_1433 = zext i1 %xor_ln106_963"   --->   Operation 5001 'zext' 'zext_ln886_1433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5002 [1/1] (0.00ns)   --->   "%zext_ln886_1434 = zext i1 %xor_ln106_965"   --->   Operation 5002 'zext' 'zext_ln886_1434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1456)   --->   "%zext_ln886_1462 = zext i1 %xor_ln106_1021"   --->   Operation 5003 'zext' 'zext_ln886_1462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1456)   --->   "%zext_ln886_1463 = zext i1 %xor_ln106_1023"   --->   Operation 5004 'zext' 'zext_ln886_1463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1457)   --->   "%zext_ln886_1464 = zext i1 %xor_ln106_1025"   --->   Operation 5005 'zext' 'zext_ln886_1464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5006 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1457)   --->   "%zext_ln886_1465 = zext i1 %xor_ln106_1027"   --->   Operation 5006 'zext' 'zext_ln886_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1459)   --->   "%zext_ln886_1466 = zext i1 %xor_ln106_1029"   --->   Operation 5007 'zext' 'zext_ln886_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1459)   --->   "%zext_ln886_1467 = zext i1 %xor_ln106_1031"   --->   Operation 5008 'zext' 'zext_ln886_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5009 [1/1] (0.00ns)   --->   "%zext_ln886_1468 = zext i1 %xor_ln106_1033"   --->   Operation 5009 'zext' 'zext_ln886_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5010 [1/1] (0.00ns)   --->   "%zext_ln886_1469 = zext i1 %xor_ln106_1035"   --->   Operation 5010 'zext' 'zext_ln886_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5011 [1/1] (0.00ns)   --->   "%zext_ln886_1470 = zext i1 %xor_ln106_1037"   --->   Operation 5011 'zext' 'zext_ln886_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1464)   --->   "%zext_ln886_1471 = zext i1 %xor_ln106_1039"   --->   Operation 5012 'zext' 'zext_ln886_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1464)   --->   "%zext_ln886_1472 = zext i1 %xor_ln106_1041"   --->   Operation 5013 'zext' 'zext_ln886_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1465)   --->   "%zext_ln886_1473 = zext i1 %xor_ln106_1043"   --->   Operation 5014 'zext' 'zext_ln886_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1465)   --->   "%zext_ln886_1474 = zext i1 %xor_ln106_1045"   --->   Operation 5015 'zext' 'zext_ln886_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1467)   --->   "%zext_ln886_1475 = zext i1 %xor_ln106_1047"   --->   Operation 5016 'zext' 'zext_ln886_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5017 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1467)   --->   "%zext_ln886_1476 = zext i1 %xor_ln106_1049"   --->   Operation 5017 'zext' 'zext_ln886_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5018 [1/1] (0.00ns)   --->   "%zext_ln886_1477 = zext i1 %xor_ln106_1051"   --->   Operation 5018 'zext' 'zext_ln886_1477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5019 [1/1] (0.00ns)   --->   "%zext_ln886_1478 = zext i1 %xor_ln106_1053"   --->   Operation 5019 'zext' 'zext_ln886_1478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5020 [1/1] (0.00ns)   --->   "%zext_ln1715_1272 = zext i1 %xor_ln106_1055"   --->   Operation 5020 'zext' 'zext_ln1715_1272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5021 [1/1] (0.00ns)   --->   "%zext_ln1715_1287 = zext i5 %add_ln1715_1349"   --->   Operation 5021 'zext' 'zext_ln1715_1287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5022 [1/1] (0.00ns)   --->   "%zext_ln1715_1294 = zext i4 %add_ln1715_1357"   --->   Operation 5022 'zext' 'zext_ln1715_1294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5023 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1358 = add i2 %zext_ln886_1363, i2 %zext_ln886_1364"   --->   Operation 5023 'add' 'add_ln1715_1358' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5024 [1/1] (0.00ns)   --->   "%zext_ln1715_1295 = zext i2 %add_ln1715_1358"   --->   Operation 5024 'zext' 'zext_ln1715_1295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5025 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1359 = add i2 %zext_ln886_1365, i2 %zext_ln886_1366"   --->   Operation 5025 'add' 'add_ln1715_1359' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5026 [1/1] (0.00ns)   --->   "%zext_ln1715_1296 = zext i2 %add_ln1715_1359"   --->   Operation 5026 'zext' 'zext_ln1715_1296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5027 [1/1] (0.43ns)   --->   "%add_ln1715_1360 = add i3 %zext_ln1715_1296, i3 %zext_ln1715_1295"   --->   Operation 5027 'add' 'add_ln1715_1360' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5028 [1/1] (0.00ns)   --->   "%zext_ln1715_1297 = zext i3 %add_ln1715_1360"   --->   Operation 5028 'zext' 'zext_ln1715_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5029 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1361 = add i2 %zext_ln886_1367, i2 %zext_ln886_1368"   --->   Operation 5029 'add' 'add_ln1715_1361' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5030 [1/1] (0.00ns)   --->   "%zext_ln1715_1298 = zext i2 %add_ln1715_1361"   --->   Operation 5030 'zext' 'zext_ln1715_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1362 = add i2 %zext_ln886_1370, i2 %zext_ln886_1371"   --->   Operation 5031 'add' 'add_ln1715_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5032 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1363 = add i2 %add_ln1715_1362, i2 %zext_ln886_1369"   --->   Operation 5032 'add' 'add_ln1715_1363' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5033 [1/1] (0.00ns)   --->   "%zext_ln1715_1299 = zext i2 %add_ln1715_1363"   --->   Operation 5033 'zext' 'zext_ln1715_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5034 [1/1] (0.43ns)   --->   "%add_ln1715_1364 = add i3 %zext_ln1715_1299, i3 %zext_ln1715_1298"   --->   Operation 5034 'add' 'add_ln1715_1364' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5035 [1/1] (0.00ns)   --->   "%zext_ln1715_1300 = zext i3 %add_ln1715_1364"   --->   Operation 5035 'zext' 'zext_ln1715_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5036 [1/1] (0.57ns)   --->   "%add_ln1715_1365 = add i4 %zext_ln1715_1300, i4 %zext_ln1715_1297"   --->   Operation 5036 'add' 'add_ln1715_1365' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5037 [1/1] (0.00ns)   --->   "%zext_ln1715_1301 = zext i4 %add_ln1715_1365"   --->   Operation 5037 'zext' 'zext_ln1715_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5038 [1/1] (0.70ns)   --->   "%add_ln1715_1366 = add i5 %zext_ln1715_1301, i5 %zext_ln1715_1294"   --->   Operation 5038 'add' 'add_ln1715_1366' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5039 [1/1] (0.00ns)   --->   "%zext_ln1715_1302 = zext i5 %add_ln1715_1366"   --->   Operation 5039 'zext' 'zext_ln1715_1302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5040 [1/1] (0.70ns)   --->   "%add_ln1715_1367 = add i6 %zext_ln1715_1302, i6 %zext_ln1715_1287"   --->   Operation 5040 'add' 'add_ln1715_1367' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5041 [1/1] (0.00ns)   --->   "%zext_ln1715_1303 = zext i6 %add_ln1715_1367"   --->   Operation 5041 'zext' 'zext_ln1715_1303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5042 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1368 = add i2 %zext_ln886_1372, i2 %zext_ln886_1373"   --->   Operation 5042 'add' 'add_ln1715_1368' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5043 [1/1] (0.00ns)   --->   "%zext_ln1715_1304 = zext i2 %add_ln1715_1368"   --->   Operation 5043 'zext' 'zext_ln1715_1304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5044 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1369 = add i2 %zext_ln886_1374, i2 %zext_ln886_1375"   --->   Operation 5044 'add' 'add_ln1715_1369' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5045 [1/1] (0.00ns)   --->   "%zext_ln1715_1305 = zext i2 %add_ln1715_1369"   --->   Operation 5045 'zext' 'zext_ln1715_1305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5046 [1/1] (0.43ns)   --->   "%add_ln1715_1370 = add i3 %zext_ln1715_1305, i3 %zext_ln1715_1304"   --->   Operation 5046 'add' 'add_ln1715_1370' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5047 [1/1] (0.00ns)   --->   "%zext_ln1715_1306 = zext i3 %add_ln1715_1370"   --->   Operation 5047 'zext' 'zext_ln1715_1306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5048 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1371 = add i2 %zext_ln886_1376, i2 %zext_ln886_1377"   --->   Operation 5048 'add' 'add_ln1715_1371' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5049 [1/1] (0.00ns)   --->   "%zext_ln1715_1307 = zext i2 %add_ln1715_1371"   --->   Operation 5049 'zext' 'zext_ln1715_1307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1372 = add i2 %zext_ln886_1379, i2 %zext_ln886_1380"   --->   Operation 5050 'add' 'add_ln1715_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5051 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1373 = add i2 %add_ln1715_1372, i2 %zext_ln886_1378"   --->   Operation 5051 'add' 'add_ln1715_1373' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5052 [1/1] (0.00ns)   --->   "%zext_ln1715_1308 = zext i2 %add_ln1715_1373"   --->   Operation 5052 'zext' 'zext_ln1715_1308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5053 [1/1] (0.43ns)   --->   "%add_ln1715_1374 = add i3 %zext_ln1715_1308, i3 %zext_ln1715_1307"   --->   Operation 5053 'add' 'add_ln1715_1374' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5054 [1/1] (0.00ns)   --->   "%zext_ln1715_1309 = zext i3 %add_ln1715_1374"   --->   Operation 5054 'zext' 'zext_ln1715_1309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5055 [1/1] (0.57ns)   --->   "%add_ln1715_1375 = add i4 %zext_ln1715_1309, i4 %zext_ln1715_1306"   --->   Operation 5055 'add' 'add_ln1715_1375' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5056 [1/1] (0.00ns)   --->   "%zext_ln1715_1310 = zext i4 %add_ln1715_1375"   --->   Operation 5056 'zext' 'zext_ln1715_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5057 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1376 = add i2 %zext_ln886_1381, i2 %zext_ln886_1382"   --->   Operation 5057 'add' 'add_ln1715_1376' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5058 [1/1] (0.00ns)   --->   "%zext_ln1715_1311 = zext i2 %add_ln1715_1376"   --->   Operation 5058 'zext' 'zext_ln1715_1311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5059 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1377 = add i2 %zext_ln886_1383, i2 %zext_ln886_1384"   --->   Operation 5059 'add' 'add_ln1715_1377' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5060 [1/1] (0.00ns)   --->   "%zext_ln1715_1312 = zext i2 %add_ln1715_1377"   --->   Operation 5060 'zext' 'zext_ln1715_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5061 [1/1] (0.43ns)   --->   "%add_ln1715_1378 = add i3 %zext_ln1715_1312, i3 %zext_ln1715_1311"   --->   Operation 5061 'add' 'add_ln1715_1378' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5062 [1/1] (0.00ns)   --->   "%zext_ln1715_1313 = zext i3 %add_ln1715_1378"   --->   Operation 5062 'zext' 'zext_ln1715_1313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5063 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1379 = add i2 %zext_ln886_1385, i2 %zext_ln886_1386"   --->   Operation 5063 'add' 'add_ln1715_1379' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5064 [1/1] (0.00ns)   --->   "%zext_ln1715_1314 = zext i2 %add_ln1715_1379"   --->   Operation 5064 'zext' 'zext_ln1715_1314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5065 [1/1] (0.00ns)   --->   "%zext_ln1715_1315 = zext i2 %add_ln1715_1381"   --->   Operation 5065 'zext' 'zext_ln1715_1315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5066 [1/1] (0.43ns)   --->   "%add_ln1715_1382 = add i3 %zext_ln1715_1315, i3 %zext_ln1715_1314"   --->   Operation 5066 'add' 'add_ln1715_1382' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5067 [1/1] (0.00ns)   --->   "%zext_ln1715_1316 = zext i3 %add_ln1715_1382"   --->   Operation 5067 'zext' 'zext_ln1715_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5068 [1/1] (0.57ns)   --->   "%add_ln1715_1383 = add i4 %zext_ln1715_1316, i4 %zext_ln1715_1313"   --->   Operation 5068 'add' 'add_ln1715_1383' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5069 [1/1] (0.00ns)   --->   "%zext_ln1715_1317 = zext i4 %add_ln1715_1383"   --->   Operation 5069 'zext' 'zext_ln1715_1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5070 [1/1] (0.70ns)   --->   "%add_ln1715_1384 = add i5 %zext_ln1715_1317, i5 %zext_ln1715_1310"   --->   Operation 5070 'add' 'add_ln1715_1384' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5071 [1/1] (0.00ns)   --->   "%zext_ln1715_1318 = zext i5 %add_ln1715_1384"   --->   Operation 5071 'zext' 'zext_ln1715_1318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5072 [1/1] (0.00ns)   --->   "%zext_ln1715_1333 = zext i5 %add_ln1715_1401"   --->   Operation 5072 'zext' 'zext_ln1715_1333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5073 [1/1] (0.70ns)   --->   "%add_ln1715_1402 = add i6 %zext_ln1715_1333, i6 %zext_ln1715_1318"   --->   Operation 5073 'add' 'add_ln1715_1402' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5074 [1/1] (0.00ns)   --->   "%zext_ln1715_1334 = zext i6 %add_ln1715_1402"   --->   Operation 5074 'zext' 'zext_ln1715_1334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5075 [1/1] (0.70ns)   --->   "%add_ln1715_1403 = add i7 %zext_ln1715_1334, i7 %zext_ln1715_1303"   --->   Operation 5075 'add' 'add_ln1715_1403' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5076 [1/1] (0.00ns)   --->   "%zext_ln1715_1335 = zext i7 %add_ln1715_1403"   --->   Operation 5076 'zext' 'zext_ln1715_1335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5077 [1/1] (0.00ns)   --->   "%zext_ln1715_1338 = zext i3 %add_ln1715_1406"   --->   Operation 5077 'zext' 'zext_ln1715_1338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5078 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1407 = add i2 %zext_ln886_1412, i2 %zext_ln886_1413"   --->   Operation 5078 'add' 'add_ln1715_1407' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5079 [1/1] (0.00ns)   --->   "%zext_ln1715_1339 = zext i2 %add_ln1715_1407"   --->   Operation 5079 'zext' 'zext_ln1715_1339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1408 = add i2 %zext_ln886_1415, i2 %zext_ln886_1416"   --->   Operation 5080 'add' 'add_ln1715_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5081 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1409 = add i2 %add_ln1715_1408, i2 %zext_ln886_1414"   --->   Operation 5081 'add' 'add_ln1715_1409' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5082 [1/1] (0.00ns)   --->   "%zext_ln1715_1340 = zext i2 %add_ln1715_1409"   --->   Operation 5082 'zext' 'zext_ln1715_1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5083 [1/1] (0.43ns)   --->   "%add_ln1715_1410 = add i3 %zext_ln1715_1340, i3 %zext_ln1715_1339"   --->   Operation 5083 'add' 'add_ln1715_1410' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5084 [1/1] (0.00ns)   --->   "%zext_ln1715_1341 = zext i3 %add_ln1715_1410"   --->   Operation 5084 'zext' 'zext_ln1715_1341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5085 [1/1] (0.57ns)   --->   "%add_ln1715_1411 = add i4 %zext_ln1715_1341, i4 %zext_ln1715_1338"   --->   Operation 5085 'add' 'add_ln1715_1411' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5086 [1/1] (0.00ns)   --->   "%zext_ln1715_1342 = zext i4 %add_ln1715_1411"   --->   Operation 5086 'zext' 'zext_ln1715_1342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5087 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1412 = add i2 %zext_ln886_1417, i2 %zext_ln886_1418"   --->   Operation 5087 'add' 'add_ln1715_1412' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5088 [1/1] (0.00ns)   --->   "%zext_ln1715_1343 = zext i2 %add_ln1715_1412"   --->   Operation 5088 'zext' 'zext_ln1715_1343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5089 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1413 = add i2 %zext_ln886_1419, i2 %zext_ln886_1420"   --->   Operation 5089 'add' 'add_ln1715_1413' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5090 [1/1] (0.00ns)   --->   "%zext_ln1715_1344 = zext i2 %add_ln1715_1413"   --->   Operation 5090 'zext' 'zext_ln1715_1344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5091 [1/1] (0.43ns)   --->   "%add_ln1715_1414 = add i3 %zext_ln1715_1344, i3 %zext_ln1715_1343"   --->   Operation 5091 'add' 'add_ln1715_1414' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5092 [1/1] (0.00ns)   --->   "%zext_ln1715_1345 = zext i3 %add_ln1715_1414"   --->   Operation 5092 'zext' 'zext_ln1715_1345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5093 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1415 = add i2 %zext_ln886_1421, i2 %zext_ln886_1422"   --->   Operation 5093 'add' 'add_ln1715_1415' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5094 [1/1] (0.00ns)   --->   "%zext_ln1715_1346 = zext i2 %add_ln1715_1415"   --->   Operation 5094 'zext' 'zext_ln1715_1346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1416 = add i2 %zext_ln886_1424, i2 %zext_ln886_1425"   --->   Operation 5095 'add' 'add_ln1715_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5096 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1417 = add i2 %add_ln1715_1416, i2 %zext_ln886_1423"   --->   Operation 5096 'add' 'add_ln1715_1417' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5097 [1/1] (0.00ns)   --->   "%zext_ln1715_1347 = zext i2 %add_ln1715_1417"   --->   Operation 5097 'zext' 'zext_ln1715_1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5098 [1/1] (0.43ns)   --->   "%add_ln1715_1418 = add i3 %zext_ln1715_1347, i3 %zext_ln1715_1346"   --->   Operation 5098 'add' 'add_ln1715_1418' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5099 [1/1] (0.00ns)   --->   "%zext_ln1715_1348 = zext i3 %add_ln1715_1418"   --->   Operation 5099 'zext' 'zext_ln1715_1348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5100 [1/1] (0.57ns)   --->   "%add_ln1715_1419 = add i4 %zext_ln1715_1348, i4 %zext_ln1715_1345"   --->   Operation 5100 'add' 'add_ln1715_1419' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5101 [1/1] (0.00ns)   --->   "%zext_ln1715_1349 = zext i4 %add_ln1715_1419"   --->   Operation 5101 'zext' 'zext_ln1715_1349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5102 [1/1] (0.70ns)   --->   "%add_ln1715_1420 = add i5 %zext_ln1715_1349, i5 %zext_ln1715_1342"   --->   Operation 5102 'add' 'add_ln1715_1420' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5103 [1/1] (0.00ns)   --->   "%zext_ln1715_1350 = zext i5 %add_ln1715_1420"   --->   Operation 5103 'zext' 'zext_ln1715_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5104 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1421 = add i2 %zext_ln886_1426, i2 %zext_ln886_1427"   --->   Operation 5104 'add' 'add_ln1715_1421' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5105 [1/1] (0.00ns)   --->   "%zext_ln1715_1351 = zext i2 %add_ln1715_1421"   --->   Operation 5105 'zext' 'zext_ln1715_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5106 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1422 = add i2 %zext_ln886_1428, i2 %zext_ln886_1429"   --->   Operation 5106 'add' 'add_ln1715_1422' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5107 [1/1] (0.00ns)   --->   "%zext_ln1715_1352 = zext i2 %add_ln1715_1422"   --->   Operation 5107 'zext' 'zext_ln1715_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5108 [1/1] (0.43ns)   --->   "%add_ln1715_1423 = add i3 %zext_ln1715_1352, i3 %zext_ln1715_1351"   --->   Operation 5108 'add' 'add_ln1715_1423' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5109 [1/1] (0.00ns)   --->   "%zext_ln1715_1353 = zext i3 %add_ln1715_1423"   --->   Operation 5109 'zext' 'zext_ln1715_1353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5110 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1424 = add i2 %zext_ln886_1430, i2 %zext_ln886_1431"   --->   Operation 5110 'add' 'add_ln1715_1424' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5111 [1/1] (0.00ns)   --->   "%zext_ln1715_1354 = zext i2 %add_ln1715_1424"   --->   Operation 5111 'zext' 'zext_ln1715_1354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1425 = add i2 %zext_ln886_1433, i2 %zext_ln886_1434"   --->   Operation 5112 'add' 'add_ln1715_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5113 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1426 = add i2 %add_ln1715_1425, i2 %zext_ln886_1432"   --->   Operation 5113 'add' 'add_ln1715_1426' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5114 [1/1] (0.00ns)   --->   "%zext_ln1715_1355 = zext i2 %add_ln1715_1426"   --->   Operation 5114 'zext' 'zext_ln1715_1355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5115 [1/1] (0.43ns)   --->   "%add_ln1715_1427 = add i3 %zext_ln1715_1355, i3 %zext_ln1715_1354"   --->   Operation 5115 'add' 'add_ln1715_1427' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5116 [1/1] (0.00ns)   --->   "%zext_ln1715_1356 = zext i3 %add_ln1715_1427"   --->   Operation 5116 'zext' 'zext_ln1715_1356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5117 [1/1] (0.57ns)   --->   "%add_ln1715_1428 = add i4 %zext_ln1715_1356, i4 %zext_ln1715_1353"   --->   Operation 5117 'add' 'add_ln1715_1428' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5118 [1/1] (0.00ns)   --->   "%zext_ln1715_1357 = zext i4 %add_ln1715_1428"   --->   Operation 5118 'zext' 'zext_ln1715_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5119 [1/1] (0.00ns)   --->   "%zext_ln1715_1364 = zext i4 %add_ln1715_1436"   --->   Operation 5119 'zext' 'zext_ln1715_1364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5120 [1/1] (0.70ns)   --->   "%add_ln1715_1437 = add i5 %zext_ln1715_1364, i5 %zext_ln1715_1357"   --->   Operation 5120 'add' 'add_ln1715_1437' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5121 [1/1] (0.00ns)   --->   "%zext_ln1715_1365 = zext i5 %add_ln1715_1437"   --->   Operation 5121 'zext' 'zext_ln1715_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5122 [1/1] (0.70ns)   --->   "%add_ln1715_1438 = add i6 %zext_ln1715_1365, i6 %zext_ln1715_1350"   --->   Operation 5122 'add' 'add_ln1715_1438' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5123 [1/1] (0.00ns)   --->   "%zext_ln1715_1366 = zext i6 %add_ln1715_1438"   --->   Operation 5123 'zext' 'zext_ln1715_1366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5124 [1/1] (0.00ns)   --->   "%zext_ln1715_1381 = zext i5 %add_ln1715_1455"   --->   Operation 5124 'zext' 'zext_ln1715_1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5125 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1456 = add i2 %zext_ln886_1462, i2 %zext_ln886_1463"   --->   Operation 5125 'add' 'add_ln1715_1456' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5126 [1/1] (0.00ns)   --->   "%zext_ln1715_1382 = zext i2 %add_ln1715_1456"   --->   Operation 5126 'zext' 'zext_ln1715_1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5127 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1457 = add i2 %zext_ln886_1464, i2 %zext_ln886_1465"   --->   Operation 5127 'add' 'add_ln1715_1457' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5128 [1/1] (0.00ns)   --->   "%zext_ln1715_1383 = zext i2 %add_ln1715_1457"   --->   Operation 5128 'zext' 'zext_ln1715_1383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5129 [1/1] (0.43ns)   --->   "%add_ln1715_1458 = add i3 %zext_ln1715_1383, i3 %zext_ln1715_1382"   --->   Operation 5129 'add' 'add_ln1715_1458' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5130 [1/1] (0.00ns)   --->   "%zext_ln1715_1384 = zext i3 %add_ln1715_1458"   --->   Operation 5130 'zext' 'zext_ln1715_1384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5131 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1459 = add i2 %zext_ln886_1466, i2 %zext_ln886_1467"   --->   Operation 5131 'add' 'add_ln1715_1459' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5132 [1/1] (0.00ns)   --->   "%zext_ln1715_1385 = zext i2 %add_ln1715_1459"   --->   Operation 5132 'zext' 'zext_ln1715_1385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1460 = add i2 %zext_ln886_1469, i2 %zext_ln886_1470"   --->   Operation 5133 'add' 'add_ln1715_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5134 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1461 = add i2 %add_ln1715_1460, i2 %zext_ln886_1468"   --->   Operation 5134 'add' 'add_ln1715_1461' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5135 [1/1] (0.00ns)   --->   "%zext_ln1715_1386 = zext i2 %add_ln1715_1461"   --->   Operation 5135 'zext' 'zext_ln1715_1386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5136 [1/1] (0.43ns)   --->   "%add_ln1715_1462 = add i3 %zext_ln1715_1386, i3 %zext_ln1715_1385"   --->   Operation 5136 'add' 'add_ln1715_1462' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5137 [1/1] (0.00ns)   --->   "%zext_ln1715_1387 = zext i3 %add_ln1715_1462"   --->   Operation 5137 'zext' 'zext_ln1715_1387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5138 [1/1] (0.57ns)   --->   "%add_ln1715_1463 = add i4 %zext_ln1715_1387, i4 %zext_ln1715_1384"   --->   Operation 5138 'add' 'add_ln1715_1463' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5139 [1/1] (0.00ns)   --->   "%zext_ln1715_1388 = zext i4 %add_ln1715_1463"   --->   Operation 5139 'zext' 'zext_ln1715_1388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5140 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1464 = add i2 %zext_ln886_1471, i2 %zext_ln886_1472"   --->   Operation 5140 'add' 'add_ln1715_1464' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5141 [1/1] (0.00ns)   --->   "%zext_ln1715_1389 = zext i2 %add_ln1715_1464"   --->   Operation 5141 'zext' 'zext_ln1715_1389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5142 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1465 = add i2 %zext_ln886_1473, i2 %zext_ln886_1474"   --->   Operation 5142 'add' 'add_ln1715_1465' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5143 [1/1] (0.00ns)   --->   "%zext_ln1715_1390 = zext i2 %add_ln1715_1465"   --->   Operation 5143 'zext' 'zext_ln1715_1390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5144 [1/1] (0.43ns)   --->   "%add_ln1715_1466 = add i3 %zext_ln1715_1390, i3 %zext_ln1715_1389"   --->   Operation 5144 'add' 'add_ln1715_1466' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5145 [1/1] (0.00ns)   --->   "%zext_ln1715_1391 = zext i3 %add_ln1715_1466"   --->   Operation 5145 'zext' 'zext_ln1715_1391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5146 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1467 = add i2 %zext_ln886_1475, i2 %zext_ln886_1476"   --->   Operation 5146 'add' 'add_ln1715_1467' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5147 [1/1] (0.00ns)   --->   "%zext_ln1715_1392 = zext i2 %add_ln1715_1467"   --->   Operation 5147 'zext' 'zext_ln1715_1392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1468 = add i2 %zext_ln886_1478, i2 %zext_ln1715_1272"   --->   Operation 5148 'add' 'add_ln1715_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5149 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1469 = add i2 %add_ln1715_1468, i2 %zext_ln886_1477"   --->   Operation 5149 'add' 'add_ln1715_1469' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5150 [1/1] (0.00ns)   --->   "%zext_ln1715_1393 = zext i2 %add_ln1715_1469"   --->   Operation 5150 'zext' 'zext_ln1715_1393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5151 [1/1] (0.43ns)   --->   "%add_ln1715_1470 = add i3 %zext_ln1715_1393, i3 %zext_ln1715_1392"   --->   Operation 5151 'add' 'add_ln1715_1470' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5152 [1/1] (0.00ns)   --->   "%zext_ln1715_1394 = zext i3 %add_ln1715_1470"   --->   Operation 5152 'zext' 'zext_ln1715_1394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5153 [1/1] (0.57ns)   --->   "%add_ln1715_1471 = add i4 %zext_ln1715_1394, i4 %zext_ln1715_1391"   --->   Operation 5153 'add' 'add_ln1715_1471' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5154 [1/1] (0.00ns)   --->   "%zext_ln1715_1395 = zext i4 %add_ln1715_1471"   --->   Operation 5154 'zext' 'zext_ln1715_1395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5155 [1/1] (0.70ns)   --->   "%add_ln1715_1472 = add i5 %zext_ln1715_1395, i5 %zext_ln1715_1388"   --->   Operation 5155 'add' 'add_ln1715_1472' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5156 [1/1] (0.00ns)   --->   "%zext_ln1715_1396 = zext i5 %add_ln1715_1472"   --->   Operation 5156 'zext' 'zext_ln1715_1396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5157 [1/1] (0.70ns)   --->   "%add_ln1715_1473 = add i6 %zext_ln1715_1396, i6 %zext_ln1715_1381"   --->   Operation 5157 'add' 'add_ln1715_1473' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5158 [1/1] (0.00ns)   --->   "%zext_ln1715_1397 = zext i6 %add_ln1715_1473"   --->   Operation 5158 'zext' 'zext_ln1715_1397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5159 [1/1] (0.70ns)   --->   "%add_ln1715_1474 = add i7 %zext_ln1715_1397, i7 %zext_ln1715_1366"   --->   Operation 5159 'add' 'add_ln1715_1474' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5160 [1/1] (0.00ns)   --->   "%zext_ln1715_1398 = zext i7 %add_ln1715_1474"   --->   Operation 5160 'zext' 'zext_ln1715_1398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5161 [1/1] (0.70ns)   --->   "%add_ln1715_4 = add i8 %zext_ln1715_1398, i8 %zext_ln1715_1335"   --->   Operation 5161 'add' 'add_ln1715_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5162 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_4, i1 0"   --->   Operation 5162 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5163 [1/1] (0.71ns)   --->   "%accum_V_4 = add i9 %r_V_4, i9 368"   --->   Operation 5163 'add' 'accum_V_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5164 [1/1] (0.59ns)   --->   "%icmp_ln1081_4 = icmp_sgt  i9 %accum_V_4, i9 %sext_ln97"   --->   Operation 5164 'icmp' 'icmp_ln1081_4' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1500)   --->   "%xor_ln106_1083 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_822" [./layer.h:106]   --->   Operation 5165 'xor' 'xor_ln106_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5166 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1500)   --->   "%xor_ln106_1084 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_824" [./layer.h:106]   --->   Operation 5166 'xor' 'xor_ln106_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1501)   --->   "%xor_ln106_1085 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_826" [./layer.h:106]   --->   Operation 5167 'xor' 'xor_ln106_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1501)   --->   "%xor_ln106_1086 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_828" [./layer.h:106]   --->   Operation 5168 'xor' 'xor_ln106_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1503)   --->   "%xor_ln106_1087 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_830" [./layer.h:106]   --->   Operation 5169 'xor' 'xor_ln106_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1503)   --->   "%xor_ln106_1088 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_832" [./layer.h:106]   --->   Operation 5170 'xor' 'xor_ln106_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5171 [1/1] (0.12ns)   --->   "%xor_ln106_1089 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_834" [./layer.h:106]   --->   Operation 5171 'xor' 'xor_ln106_1089' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5172 [1/1] (0.12ns)   --->   "%xor_ln106_1090 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_836" [./layer.h:106]   --->   Operation 5172 'xor' 'xor_ln106_1090' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5173 [1/1] (0.12ns)   --->   "%xor_ln106_1091 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_838" [./layer.h:106]   --->   Operation 5173 'xor' 'xor_ln106_1091' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1510)   --->   "%xor_ln106_1092 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_840" [./layer.h:106]   --->   Operation 5174 'xor' 'xor_ln106_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1510)   --->   "%xor_ln106_1093 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_842" [./layer.h:106]   --->   Operation 5175 'xor' 'xor_ln106_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1511)   --->   "%xor_ln106_1094 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_844" [./layer.h:106]   --->   Operation 5176 'xor' 'xor_ln106_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5177 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1511)   --->   "%xor_ln106_1095 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_846" [./layer.h:106]   --->   Operation 5177 'xor' 'xor_ln106_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1513)   --->   "%xor_ln106_1096 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_848" [./layer.h:106]   --->   Operation 5178 'xor' 'xor_ln106_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1513)   --->   "%xor_ln106_1097 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_850" [./layer.h:106]   --->   Operation 5179 'xor' 'xor_ln106_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5180 [1/1] (0.12ns)   --->   "%xor_ln106_1098 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_852" [./layer.h:106]   --->   Operation 5180 'xor' 'xor_ln106_1098' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5181 [1/1] (0.12ns)   --->   "%xor_ln106_1099 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_854" [./layer.h:106]   --->   Operation 5181 'xor' 'xor_ln106_1099' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5182 [1/1] (0.12ns)   --->   "%xor_ln106_1100 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_856" [./layer.h:106]   --->   Operation 5182 'xor' 'xor_ln106_1100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1518)   --->   "%xor_ln106_1101 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_858" [./layer.h:106]   --->   Operation 5183 'xor' 'xor_ln106_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1518)   --->   "%xor_ln106_1102 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_860" [./layer.h:106]   --->   Operation 5184 'xor' 'xor_ln106_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1519)   --->   "%xor_ln106_1103 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_862" [./layer.h:106]   --->   Operation 5185 'xor' 'xor_ln106_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1519)   --->   "%xor_ln106_1104 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_960" [./layer.h:106]   --->   Operation 5186 'xor' 'xor_ln106_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1521)   --->   "%xor_ln106_1105 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_962" [./layer.h:106]   --->   Operation 5187 'xor' 'xor_ln106_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1521)   --->   "%xor_ln106_1106 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_964" [./layer.h:106]   --->   Operation 5188 'xor' 'xor_ln106_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1549)   --->   "%xor_ln106_1132 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_1016" [./layer.h:106]   --->   Operation 5189 'xor' 'xor_ln106_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1549)   --->   "%xor_ln106_1133 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_1018" [./layer.h:106]   --->   Operation 5190 'xor' 'xor_ln106_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5191 [1/1] (0.12ns)   --->   "%xor_ln106_1134 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_1020" [./layer.h:106]   --->   Operation 5191 'xor' 'xor_ln106_1134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5192 [1/1] (0.12ns)   --->   "%xor_ln106_1135 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_1022" [./layer.h:106]   --->   Operation 5192 'xor' 'xor_ln106_1135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5193 [1/1] (0.12ns)   --->   "%xor_ln106_1136 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_1024" [./layer.h:106]   --->   Operation 5193 'xor' 'xor_ln106_1136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1554)   --->   "%xor_ln106_1137 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_1026" [./layer.h:106]   --->   Operation 5194 'xor' 'xor_ln106_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1554)   --->   "%xor_ln106_1138 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_1028" [./layer.h:106]   --->   Operation 5195 'xor' 'xor_ln106_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1555)   --->   "%xor_ln106_1139 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_1030" [./layer.h:106]   --->   Operation 5196 'xor' 'xor_ln106_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1555)   --->   "%xor_ln106_1140 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_1032" [./layer.h:106]   --->   Operation 5197 'xor' 'xor_ln106_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1557)   --->   "%xor_ln106_1141 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_1034" [./layer.h:106]   --->   Operation 5198 'xor' 'xor_ln106_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1557)   --->   "%xor_ln106_1142 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_1036" [./layer.h:106]   --->   Operation 5199 'xor' 'xor_ln106_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5200 [1/1] (0.12ns)   --->   "%xor_ln106_1143 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_1038" [./layer.h:106]   --->   Operation 5200 'xor' 'xor_ln106_1143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5201 [1/1] (0.12ns)   --->   "%xor_ln106_1144 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_1040" [./layer.h:106]   --->   Operation 5201 'xor' 'xor_ln106_1144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5202 [1/1] (0.12ns)   --->   "%xor_ln106_1145 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_1042" [./layer.h:106]   --->   Operation 5202 'xor' 'xor_ln106_1145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1563)   --->   "%xor_ln106_1146 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_1044" [./layer.h:106]   --->   Operation 5203 'xor' 'xor_ln106_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1563)   --->   "%xor_ln106_1147 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_1046" [./layer.h:106]   --->   Operation 5204 'xor' 'xor_ln106_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1564)   --->   "%xor_ln106_1148 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_1048" [./layer.h:106]   --->   Operation 5205 'xor' 'xor_ln106_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1564)   --->   "%xor_ln106_1149 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_1050" [./layer.h:106]   --->   Operation 5206 'xor' 'xor_ln106_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1566)   --->   "%xor_ln106_1150 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_1052" [./layer.h:106]   --->   Operation 5207 'xor' 'xor_ln106_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1566)   --->   "%xor_ln106_1151 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_1054" [./layer.h:106]   --->   Operation 5208 'xor' 'xor_ln106_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5209 [1/1] (0.12ns)   --->   "%xor_ln106_1153 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_1152" [./layer.h:106]   --->   Operation 5209 'xor' 'xor_ln106_1153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5210 [1/1] (0.12ns)   --->   "%xor_ln106_1155 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_1154" [./layer.h:106]   --->   Operation 5210 'xor' 'xor_ln106_1155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5211 [1/1] (0.12ns)   --->   "%xor_ln106_1157 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_1156" [./layer.h:106]   --->   Operation 5211 'xor' 'xor_ln106_1157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5212 [1/1] (0.12ns)   --->   "%xor_ln106_1212 = xor i1 %tmp_1904, i1 1" [./layer.h:106]   --->   Operation 5212 'xor' 'xor_ln106_1212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1598)   --->   "%xor_ln106_1213 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_1212" [./layer.h:106]   --->   Operation 5213 'xor' 'xor_ln106_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1598)   --->   "%xor_ln106_1215 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_1214" [./layer.h:106]   --->   Operation 5214 'xor' 'xor_ln106_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5215 [1/1] (0.00ns)   --->   "%tmp_1906 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 7" [./layer.h:106]   --->   Operation 5215 'bitselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5216 [1/1] (0.12ns)   --->   "%xor_ln106_1216 = xor i1 %tmp_1906, i1 1" [./layer.h:106]   --->   Operation 5216 'xor' 'xor_ln106_1216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1599)   --->   "%xor_ln106_1217 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_1216" [./layer.h:106]   --->   Operation 5217 'xor' 'xor_ln106_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5218 [1/1] (0.00ns)   --->   "%tmp_1907 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 7" [./layer.h:106]   --->   Operation 5218 'bitselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5219 [1/1] (0.12ns)   --->   "%xor_ln106_1218 = xor i1 %tmp_1907, i1 1" [./layer.h:106]   --->   Operation 5219 'xor' 'xor_ln106_1218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1599)   --->   "%xor_ln106_1219 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_1218" [./layer.h:106]   --->   Operation 5220 'xor' 'xor_ln106_1219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5221 [1/1] (0.00ns)   --->   "%tmp_1908 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 7" [./layer.h:106]   --->   Operation 5221 'bitselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5222 [1/1] (0.12ns)   --->   "%xor_ln106_1220 = xor i1 %tmp_1908, i1 1" [./layer.h:106]   --->   Operation 5222 'xor' 'xor_ln106_1220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1601)   --->   "%xor_ln106_1221 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_1220" [./layer.h:106]   --->   Operation 5223 'xor' 'xor_ln106_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5224 [1/1] (0.00ns)   --->   "%tmp_1909 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 7" [./layer.h:106]   --->   Operation 5224 'bitselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5225 [1/1] (0.12ns)   --->   "%xor_ln106_1222 = xor i1 %tmp_1909, i1 1" [./layer.h:106]   --->   Operation 5225 'xor' 'xor_ln106_1222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1601)   --->   "%xor_ln106_1223 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_1222" [./layer.h:106]   --->   Operation 5226 'xor' 'xor_ln106_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5227 [1/1] (0.00ns)   --->   "%tmp_1910 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 7" [./layer.h:106]   --->   Operation 5227 'bitselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5228 [1/1] (0.12ns)   --->   "%xor_ln106_1224 = xor i1 %tmp_1910, i1 1" [./layer.h:106]   --->   Operation 5228 'xor' 'xor_ln106_1224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5229 [1/1] (0.12ns)   --->   "%xor_ln106_1225 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_1224" [./layer.h:106]   --->   Operation 5229 'xor' 'xor_ln106_1225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5230 [1/1] (0.00ns)   --->   "%tmp_1911 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 7" [./layer.h:106]   --->   Operation 5230 'bitselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5231 [1/1] (0.12ns)   --->   "%xor_ln106_1226 = xor i1 %tmp_1911, i1 1" [./layer.h:106]   --->   Operation 5231 'xor' 'xor_ln106_1226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5232 [1/1] (0.12ns)   --->   "%xor_ln106_1227 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_1226" [./layer.h:106]   --->   Operation 5232 'xor' 'xor_ln106_1227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5233 [1/1] (0.00ns)   --->   "%tmp_1912 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 7" [./layer.h:106]   --->   Operation 5233 'bitselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5234 [1/1] (0.12ns)   --->   "%xor_ln106_1228 = xor i1 %tmp_1912, i1 1" [./layer.h:106]   --->   Operation 5234 'xor' 'xor_ln106_1228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5235 [1/1] (0.12ns)   --->   "%xor_ln106_1229 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_1228" [./layer.h:106]   --->   Operation 5235 'xor' 'xor_ln106_1229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5236 [1/1] (0.00ns)   --->   "%tmp_1913 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 7" [./layer.h:106]   --->   Operation 5236 'bitselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5237 [1/1] (0.12ns)   --->   "%xor_ln106_1230 = xor i1 %tmp_1913, i1 1" [./layer.h:106]   --->   Operation 5237 'xor' 'xor_ln106_1230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1606)   --->   "%xor_ln106_1231 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_1230" [./layer.h:106]   --->   Operation 5238 'xor' 'xor_ln106_1231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5239 [1/1] (0.00ns)   --->   "%tmp_1914 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 7" [./layer.h:106]   --->   Operation 5239 'bitselect' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5240 [1/1] (0.12ns)   --->   "%xor_ln106_1232 = xor i1 %tmp_1914, i1 1" [./layer.h:106]   --->   Operation 5240 'xor' 'xor_ln106_1232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1606)   --->   "%xor_ln106_1233 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_1232" [./layer.h:106]   --->   Operation 5241 'xor' 'xor_ln106_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5242 [1/1] (0.00ns)   --->   "%tmp_1915 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 7" [./layer.h:106]   --->   Operation 5242 'bitselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5243 [1/1] (0.12ns)   --->   "%xor_ln106_1234 = xor i1 %tmp_1915, i1 1" [./layer.h:106]   --->   Operation 5243 'xor' 'xor_ln106_1234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1607)   --->   "%xor_ln106_1235 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_1234" [./layer.h:106]   --->   Operation 5244 'xor' 'xor_ln106_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5245 [1/1] (0.00ns)   --->   "%tmp_1916 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 7" [./layer.h:106]   --->   Operation 5245 'bitselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5246 [1/1] (0.12ns)   --->   "%xor_ln106_1236 = xor i1 %tmp_1916, i1 1" [./layer.h:106]   --->   Operation 5246 'xor' 'xor_ln106_1236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1607)   --->   "%xor_ln106_1237 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_1236" [./layer.h:106]   --->   Operation 5247 'xor' 'xor_ln106_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5248 [1/1] (0.00ns)   --->   "%tmp_1917 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 7" [./layer.h:106]   --->   Operation 5248 'bitselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5249 [1/1] (0.12ns)   --->   "%xor_ln106_1238 = xor i1 %tmp_1917, i1 1" [./layer.h:106]   --->   Operation 5249 'xor' 'xor_ln106_1238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1609)   --->   "%xor_ln106_1239 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_1238" [./layer.h:106]   --->   Operation 5250 'xor' 'xor_ln106_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5251 [1/1] (0.00ns)   --->   "%tmp_1918 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 7" [./layer.h:106]   --->   Operation 5251 'bitselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5252 [1/1] (0.12ns)   --->   "%xor_ln106_1240 = xor i1 %tmp_1918, i1 1" [./layer.h:106]   --->   Operation 5252 'xor' 'xor_ln106_1240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1609)   --->   "%xor_ln106_1241 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_1240" [./layer.h:106]   --->   Operation 5253 'xor' 'xor_ln106_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5254 [1/1] (0.00ns)   --->   "%tmp_1919 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 7" [./layer.h:106]   --->   Operation 5254 'bitselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5255 [1/1] (0.12ns)   --->   "%xor_ln106_1242 = xor i1 %tmp_1919, i1 1" [./layer.h:106]   --->   Operation 5255 'xor' 'xor_ln106_1242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5256 [1/1] (0.12ns)   --->   "%xor_ln106_1243 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_1242" [./layer.h:106]   --->   Operation 5256 'xor' 'xor_ln106_1243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5257 [1/1] (0.00ns)   --->   "%tmp_1920 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 7" [./layer.h:106]   --->   Operation 5257 'bitselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5258 [1/1] (0.12ns)   --->   "%xor_ln106_1244 = xor i1 %tmp_1920, i1 1" [./layer.h:106]   --->   Operation 5258 'xor' 'xor_ln106_1244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5259 [1/1] (0.12ns)   --->   "%xor_ln106_1245 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_1244" [./layer.h:106]   --->   Operation 5259 'xor' 'xor_ln106_1245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5260 [1/1] (0.00ns)   --->   "%tmp_1921 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 7" [./layer.h:106]   --->   Operation 5260 'bitselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5261 [1/1] (0.12ns)   --->   "%xor_ln106_1246 = xor i1 %tmp_1921, i1 1" [./layer.h:106]   --->   Operation 5261 'xor' 'xor_ln106_1246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5262 [1/1] (0.12ns)   --->   "%xor_ln106_1247 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_1246" [./layer.h:106]   --->   Operation 5262 'xor' 'xor_ln106_1247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1500)   --->   "%zext_ln886_1506 = zext i1 %xor_ln106_1083"   --->   Operation 5263 'zext' 'zext_ln886_1506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1500)   --->   "%zext_ln886_1507 = zext i1 %xor_ln106_1084"   --->   Operation 5264 'zext' 'zext_ln886_1507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1501)   --->   "%zext_ln886_1508 = zext i1 %xor_ln106_1085"   --->   Operation 5265 'zext' 'zext_ln886_1508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1501)   --->   "%zext_ln886_1509 = zext i1 %xor_ln106_1086"   --->   Operation 5266 'zext' 'zext_ln886_1509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1503)   --->   "%zext_ln886_1510 = zext i1 %xor_ln106_1087"   --->   Operation 5267 'zext' 'zext_ln886_1510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1503)   --->   "%zext_ln886_1511 = zext i1 %xor_ln106_1088"   --->   Operation 5268 'zext' 'zext_ln886_1511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5269 [1/1] (0.00ns)   --->   "%zext_ln886_1512 = zext i1 %xor_ln106_1089"   --->   Operation 5269 'zext' 'zext_ln886_1512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5270 [1/1] (0.00ns)   --->   "%zext_ln886_1513 = zext i1 %xor_ln106_1090"   --->   Operation 5270 'zext' 'zext_ln886_1513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5271 [1/1] (0.00ns)   --->   "%zext_ln886_1514 = zext i1 %xor_ln106_1091"   --->   Operation 5271 'zext' 'zext_ln886_1514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1510)   --->   "%zext_ln886_1515 = zext i1 %xor_ln106_1092"   --->   Operation 5272 'zext' 'zext_ln886_1515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1510)   --->   "%zext_ln886_1516 = zext i1 %xor_ln106_1093"   --->   Operation 5273 'zext' 'zext_ln886_1516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5274 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1511)   --->   "%zext_ln886_1517 = zext i1 %xor_ln106_1094"   --->   Operation 5274 'zext' 'zext_ln886_1517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1511)   --->   "%zext_ln886_1518 = zext i1 %xor_ln106_1095"   --->   Operation 5275 'zext' 'zext_ln886_1518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1513)   --->   "%zext_ln886_1519 = zext i1 %xor_ln106_1096"   --->   Operation 5276 'zext' 'zext_ln886_1519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1513)   --->   "%zext_ln886_1520 = zext i1 %xor_ln106_1097"   --->   Operation 5277 'zext' 'zext_ln886_1520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5278 [1/1] (0.00ns)   --->   "%zext_ln886_1521 = zext i1 %xor_ln106_1098"   --->   Operation 5278 'zext' 'zext_ln886_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5279 [1/1] (0.00ns)   --->   "%zext_ln886_1522 = zext i1 %xor_ln106_1099"   --->   Operation 5279 'zext' 'zext_ln886_1522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5280 [1/1] (0.00ns)   --->   "%zext_ln886_1523 = zext i1 %xor_ln106_1100"   --->   Operation 5280 'zext' 'zext_ln886_1523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1518)   --->   "%zext_ln886_1524 = zext i1 %xor_ln106_1101"   --->   Operation 5281 'zext' 'zext_ln886_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1518)   --->   "%zext_ln886_1525 = zext i1 %xor_ln106_1102"   --->   Operation 5282 'zext' 'zext_ln886_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1519)   --->   "%zext_ln886_1526 = zext i1 %xor_ln106_1103"   --->   Operation 5283 'zext' 'zext_ln886_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1519)   --->   "%zext_ln886_1527 = zext i1 %xor_ln106_1104"   --->   Operation 5284 'zext' 'zext_ln886_1527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1521)   --->   "%zext_ln886_1528 = zext i1 %xor_ln106_1105"   --->   Operation 5285 'zext' 'zext_ln886_1528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1521)   --->   "%zext_ln886_1529 = zext i1 %xor_ln106_1106"   --->   Operation 5286 'zext' 'zext_ln886_1529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1549)   --->   "%zext_ln886_1555 = zext i1 %xor_ln106_1132"   --->   Operation 5287 'zext' 'zext_ln886_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1549)   --->   "%zext_ln886_1556 = zext i1 %xor_ln106_1133"   --->   Operation 5288 'zext' 'zext_ln886_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5289 [1/1] (0.00ns)   --->   "%zext_ln886_1557 = zext i1 %xor_ln106_1134"   --->   Operation 5289 'zext' 'zext_ln886_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5290 [1/1] (0.00ns)   --->   "%zext_ln886_1558 = zext i1 %xor_ln106_1135"   --->   Operation 5290 'zext' 'zext_ln886_1558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5291 [1/1] (0.00ns)   --->   "%zext_ln886_1559 = zext i1 %xor_ln106_1136"   --->   Operation 5291 'zext' 'zext_ln886_1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1554)   --->   "%zext_ln886_1560 = zext i1 %xor_ln106_1137"   --->   Operation 5292 'zext' 'zext_ln886_1560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5293 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1554)   --->   "%zext_ln886_1561 = zext i1 %xor_ln106_1138"   --->   Operation 5293 'zext' 'zext_ln886_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1555)   --->   "%zext_ln886_1562 = zext i1 %xor_ln106_1139"   --->   Operation 5294 'zext' 'zext_ln886_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5295 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1555)   --->   "%zext_ln886_1563 = zext i1 %xor_ln106_1140"   --->   Operation 5295 'zext' 'zext_ln886_1563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1557)   --->   "%zext_ln886_1564 = zext i1 %xor_ln106_1141"   --->   Operation 5296 'zext' 'zext_ln886_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1557)   --->   "%zext_ln886_1565 = zext i1 %xor_ln106_1142"   --->   Operation 5297 'zext' 'zext_ln886_1565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5298 [1/1] (0.00ns)   --->   "%zext_ln886_1566 = zext i1 %xor_ln106_1143"   --->   Operation 5298 'zext' 'zext_ln886_1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5299 [1/1] (0.00ns)   --->   "%zext_ln886_1567 = zext i1 %xor_ln106_1144"   --->   Operation 5299 'zext' 'zext_ln886_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5300 [1/1] (0.00ns)   --->   "%zext_ln886_1568 = zext i1 %xor_ln106_1145"   --->   Operation 5300 'zext' 'zext_ln886_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1563)   --->   "%zext_ln886_1569 = zext i1 %xor_ln106_1146"   --->   Operation 5301 'zext' 'zext_ln886_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1563)   --->   "%zext_ln886_1570 = zext i1 %xor_ln106_1147"   --->   Operation 5302 'zext' 'zext_ln886_1570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1564)   --->   "%zext_ln886_1571 = zext i1 %xor_ln106_1148"   --->   Operation 5303 'zext' 'zext_ln886_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1564)   --->   "%zext_ln886_1572 = zext i1 %xor_ln106_1149"   --->   Operation 5304 'zext' 'zext_ln886_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1566)   --->   "%zext_ln886_1573 = zext i1 %xor_ln106_1150"   --->   Operation 5305 'zext' 'zext_ln886_1573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1566)   --->   "%zext_ln886_1574 = zext i1 %xor_ln106_1151"   --->   Operation 5306 'zext' 'zext_ln886_1574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5307 [1/1] (0.00ns)   --->   "%zext_ln886_1575 = zext i1 %xor_ln106_1153"   --->   Operation 5307 'zext' 'zext_ln886_1575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5308 [1/1] (0.00ns)   --->   "%zext_ln886_1576 = zext i1 %xor_ln106_1155"   --->   Operation 5308 'zext' 'zext_ln886_1576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5309 [1/1] (0.00ns)   --->   "%zext_ln886_1577 = zext i1 %xor_ln106_1157"   --->   Operation 5309 'zext' 'zext_ln886_1577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1598)   --->   "%zext_ln886_1605 = zext i1 %xor_ln106_1213"   --->   Operation 5310 'zext' 'zext_ln886_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1598)   --->   "%zext_ln886_1606 = zext i1 %xor_ln106_1215"   --->   Operation 5311 'zext' 'zext_ln886_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1599)   --->   "%zext_ln886_1607 = zext i1 %xor_ln106_1217"   --->   Operation 5312 'zext' 'zext_ln886_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1599)   --->   "%zext_ln886_1608 = zext i1 %xor_ln106_1219"   --->   Operation 5313 'zext' 'zext_ln886_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1601)   --->   "%zext_ln886_1609 = zext i1 %xor_ln106_1221"   --->   Operation 5314 'zext' 'zext_ln886_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1601)   --->   "%zext_ln886_1610 = zext i1 %xor_ln106_1223"   --->   Operation 5315 'zext' 'zext_ln886_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5316 [1/1] (0.00ns)   --->   "%zext_ln886_1611 = zext i1 %xor_ln106_1225"   --->   Operation 5316 'zext' 'zext_ln886_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5317 [1/1] (0.00ns)   --->   "%zext_ln886_1612 = zext i1 %xor_ln106_1227"   --->   Operation 5317 'zext' 'zext_ln886_1612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5318 [1/1] (0.00ns)   --->   "%zext_ln886_1613 = zext i1 %xor_ln106_1229"   --->   Operation 5318 'zext' 'zext_ln886_1613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1606)   --->   "%zext_ln886_1614 = zext i1 %xor_ln106_1231"   --->   Operation 5319 'zext' 'zext_ln886_1614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1606)   --->   "%zext_ln886_1615 = zext i1 %xor_ln106_1233"   --->   Operation 5320 'zext' 'zext_ln886_1615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1607)   --->   "%zext_ln886_1616 = zext i1 %xor_ln106_1235"   --->   Operation 5321 'zext' 'zext_ln886_1616' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1607)   --->   "%zext_ln886_1617 = zext i1 %xor_ln106_1237"   --->   Operation 5322 'zext' 'zext_ln886_1617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1609)   --->   "%zext_ln886_1618 = zext i1 %xor_ln106_1239"   --->   Operation 5323 'zext' 'zext_ln886_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1609)   --->   "%zext_ln886_1619 = zext i1 %xor_ln106_1241"   --->   Operation 5324 'zext' 'zext_ln886_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5325 [1/1] (0.00ns)   --->   "%zext_ln886_1620 = zext i1 %xor_ln106_1243"   --->   Operation 5325 'zext' 'zext_ln886_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5326 [1/1] (0.00ns)   --->   "%zext_ln886_1621 = zext i1 %xor_ln106_1245"   --->   Operation 5326 'zext' 'zext_ln886_1621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5327 [1/1] (0.00ns)   --->   "%zext_ln1715_1399 = zext i1 %xor_ln106_1247"   --->   Operation 5327 'zext' 'zext_ln1715_1399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5328 [1/1] (0.00ns)   --->   "%zext_ln1715_1414 = zext i5 %add_ln1715_1491"   --->   Operation 5328 'zext' 'zext_ln1715_1414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5329 [1/1] (0.00ns)   --->   "%zext_ln1715_1421 = zext i4 %add_ln1715_1499"   --->   Operation 5329 'zext' 'zext_ln1715_1421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5330 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1500 = add i2 %zext_ln886_1506, i2 %zext_ln886_1507"   --->   Operation 5330 'add' 'add_ln1715_1500' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5331 [1/1] (0.00ns)   --->   "%zext_ln1715_1422 = zext i2 %add_ln1715_1500"   --->   Operation 5331 'zext' 'zext_ln1715_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5332 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1501 = add i2 %zext_ln886_1508, i2 %zext_ln886_1509"   --->   Operation 5332 'add' 'add_ln1715_1501' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5333 [1/1] (0.00ns)   --->   "%zext_ln1715_1423 = zext i2 %add_ln1715_1501"   --->   Operation 5333 'zext' 'zext_ln1715_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5334 [1/1] (0.43ns)   --->   "%add_ln1715_1502 = add i3 %zext_ln1715_1423, i3 %zext_ln1715_1422"   --->   Operation 5334 'add' 'add_ln1715_1502' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5335 [1/1] (0.00ns)   --->   "%zext_ln1715_1424 = zext i3 %add_ln1715_1502"   --->   Operation 5335 'zext' 'zext_ln1715_1424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5336 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1503 = add i2 %zext_ln886_1510, i2 %zext_ln886_1511"   --->   Operation 5336 'add' 'add_ln1715_1503' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5337 [1/1] (0.00ns)   --->   "%zext_ln1715_1425 = zext i2 %add_ln1715_1503"   --->   Operation 5337 'zext' 'zext_ln1715_1425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1504 = add i2 %zext_ln886_1513, i2 %zext_ln886_1514"   --->   Operation 5338 'add' 'add_ln1715_1504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5339 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1505 = add i2 %add_ln1715_1504, i2 %zext_ln886_1512"   --->   Operation 5339 'add' 'add_ln1715_1505' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5340 [1/1] (0.00ns)   --->   "%zext_ln1715_1426 = zext i2 %add_ln1715_1505"   --->   Operation 5340 'zext' 'zext_ln1715_1426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5341 [1/1] (0.43ns)   --->   "%add_ln1715_1506 = add i3 %zext_ln1715_1426, i3 %zext_ln1715_1425"   --->   Operation 5341 'add' 'add_ln1715_1506' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5342 [1/1] (0.00ns)   --->   "%zext_ln1715_1427 = zext i3 %add_ln1715_1506"   --->   Operation 5342 'zext' 'zext_ln1715_1427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5343 [1/1] (0.57ns)   --->   "%add_ln1715_1507 = add i4 %zext_ln1715_1427, i4 %zext_ln1715_1424"   --->   Operation 5343 'add' 'add_ln1715_1507' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5344 [1/1] (0.00ns)   --->   "%zext_ln1715_1428 = zext i4 %add_ln1715_1507"   --->   Operation 5344 'zext' 'zext_ln1715_1428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5345 [1/1] (0.70ns)   --->   "%add_ln1715_1508 = add i5 %zext_ln1715_1428, i5 %zext_ln1715_1421"   --->   Operation 5345 'add' 'add_ln1715_1508' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5346 [1/1] (0.00ns)   --->   "%zext_ln1715_1429 = zext i5 %add_ln1715_1508"   --->   Operation 5346 'zext' 'zext_ln1715_1429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5347 [1/1] (0.70ns)   --->   "%add_ln1715_1509 = add i6 %zext_ln1715_1429, i6 %zext_ln1715_1414"   --->   Operation 5347 'add' 'add_ln1715_1509' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5348 [1/1] (0.00ns)   --->   "%zext_ln1715_1430 = zext i6 %add_ln1715_1509"   --->   Operation 5348 'zext' 'zext_ln1715_1430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5349 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1510 = add i2 %zext_ln886_1515, i2 %zext_ln886_1516"   --->   Operation 5349 'add' 'add_ln1715_1510' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5350 [1/1] (0.00ns)   --->   "%zext_ln1715_1431 = zext i2 %add_ln1715_1510"   --->   Operation 5350 'zext' 'zext_ln1715_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5351 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1511 = add i2 %zext_ln886_1517, i2 %zext_ln886_1518"   --->   Operation 5351 'add' 'add_ln1715_1511' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5352 [1/1] (0.00ns)   --->   "%zext_ln1715_1432 = zext i2 %add_ln1715_1511"   --->   Operation 5352 'zext' 'zext_ln1715_1432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5353 [1/1] (0.43ns)   --->   "%add_ln1715_1512 = add i3 %zext_ln1715_1432, i3 %zext_ln1715_1431"   --->   Operation 5353 'add' 'add_ln1715_1512' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5354 [1/1] (0.00ns)   --->   "%zext_ln1715_1433 = zext i3 %add_ln1715_1512"   --->   Operation 5354 'zext' 'zext_ln1715_1433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5355 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1513 = add i2 %zext_ln886_1519, i2 %zext_ln886_1520"   --->   Operation 5355 'add' 'add_ln1715_1513' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5356 [1/1] (0.00ns)   --->   "%zext_ln1715_1434 = zext i2 %add_ln1715_1513"   --->   Operation 5356 'zext' 'zext_ln1715_1434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1514 = add i2 %zext_ln886_1522, i2 %zext_ln886_1523"   --->   Operation 5357 'add' 'add_ln1715_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5358 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1515 = add i2 %add_ln1715_1514, i2 %zext_ln886_1521"   --->   Operation 5358 'add' 'add_ln1715_1515' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5359 [1/1] (0.00ns)   --->   "%zext_ln1715_1435 = zext i2 %add_ln1715_1515"   --->   Operation 5359 'zext' 'zext_ln1715_1435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5360 [1/1] (0.43ns)   --->   "%add_ln1715_1516 = add i3 %zext_ln1715_1435, i3 %zext_ln1715_1434"   --->   Operation 5360 'add' 'add_ln1715_1516' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5361 [1/1] (0.00ns)   --->   "%zext_ln1715_1436 = zext i3 %add_ln1715_1516"   --->   Operation 5361 'zext' 'zext_ln1715_1436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5362 [1/1] (0.57ns)   --->   "%add_ln1715_1517 = add i4 %zext_ln1715_1436, i4 %zext_ln1715_1433"   --->   Operation 5362 'add' 'add_ln1715_1517' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5363 [1/1] (0.00ns)   --->   "%zext_ln1715_1437 = zext i4 %add_ln1715_1517"   --->   Operation 5363 'zext' 'zext_ln1715_1437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5364 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1518 = add i2 %zext_ln886_1524, i2 %zext_ln886_1525"   --->   Operation 5364 'add' 'add_ln1715_1518' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5365 [1/1] (0.00ns)   --->   "%zext_ln1715_1438 = zext i2 %add_ln1715_1518"   --->   Operation 5365 'zext' 'zext_ln1715_1438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5366 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1519 = add i2 %zext_ln886_1526, i2 %zext_ln886_1527"   --->   Operation 5366 'add' 'add_ln1715_1519' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5367 [1/1] (0.00ns)   --->   "%zext_ln1715_1439 = zext i2 %add_ln1715_1519"   --->   Operation 5367 'zext' 'zext_ln1715_1439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5368 [1/1] (0.43ns)   --->   "%add_ln1715_1520 = add i3 %zext_ln1715_1439, i3 %zext_ln1715_1438"   --->   Operation 5368 'add' 'add_ln1715_1520' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5369 [1/1] (0.00ns)   --->   "%zext_ln1715_1440 = zext i3 %add_ln1715_1520"   --->   Operation 5369 'zext' 'zext_ln1715_1440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5370 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1521 = add i2 %zext_ln886_1528, i2 %zext_ln886_1529"   --->   Operation 5370 'add' 'add_ln1715_1521' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5371 [1/1] (0.00ns)   --->   "%zext_ln1715_1441 = zext i2 %add_ln1715_1521"   --->   Operation 5371 'zext' 'zext_ln1715_1441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5372 [1/1] (0.00ns)   --->   "%zext_ln1715_1442 = zext i2 %add_ln1715_1523"   --->   Operation 5372 'zext' 'zext_ln1715_1442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5373 [1/1] (0.43ns)   --->   "%add_ln1715_1524 = add i3 %zext_ln1715_1442, i3 %zext_ln1715_1441"   --->   Operation 5373 'add' 'add_ln1715_1524' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5374 [1/1] (0.00ns)   --->   "%zext_ln1715_1443 = zext i3 %add_ln1715_1524"   --->   Operation 5374 'zext' 'zext_ln1715_1443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5375 [1/1] (0.57ns)   --->   "%add_ln1715_1525 = add i4 %zext_ln1715_1443, i4 %zext_ln1715_1440"   --->   Operation 5375 'add' 'add_ln1715_1525' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5376 [1/1] (0.00ns)   --->   "%zext_ln1715_1444 = zext i4 %add_ln1715_1525"   --->   Operation 5376 'zext' 'zext_ln1715_1444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5377 [1/1] (0.70ns)   --->   "%add_ln1715_1526 = add i5 %zext_ln1715_1444, i5 %zext_ln1715_1437"   --->   Operation 5377 'add' 'add_ln1715_1526' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5378 [1/1] (0.00ns)   --->   "%zext_ln1715_1445 = zext i5 %add_ln1715_1526"   --->   Operation 5378 'zext' 'zext_ln1715_1445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5379 [1/1] (0.00ns)   --->   "%zext_ln1715_1460 = zext i5 %add_ln1715_1543"   --->   Operation 5379 'zext' 'zext_ln1715_1460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5380 [1/1] (0.70ns)   --->   "%add_ln1715_1544 = add i6 %zext_ln1715_1460, i6 %zext_ln1715_1445"   --->   Operation 5380 'add' 'add_ln1715_1544' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5381 [1/1] (0.00ns)   --->   "%zext_ln1715_1461 = zext i6 %add_ln1715_1544"   --->   Operation 5381 'zext' 'zext_ln1715_1461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5382 [1/1] (0.70ns)   --->   "%add_ln1715_1545 = add i7 %zext_ln1715_1461, i7 %zext_ln1715_1430"   --->   Operation 5382 'add' 'add_ln1715_1545' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5383 [1/1] (0.00ns)   --->   "%zext_ln1715_1462 = zext i7 %add_ln1715_1545"   --->   Operation 5383 'zext' 'zext_ln1715_1462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5384 [1/1] (0.00ns)   --->   "%zext_ln1715_1465 = zext i3 %add_ln1715_1548"   --->   Operation 5384 'zext' 'zext_ln1715_1465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5385 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1549 = add i2 %zext_ln886_1555, i2 %zext_ln886_1556"   --->   Operation 5385 'add' 'add_ln1715_1549' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5386 [1/1] (0.00ns)   --->   "%zext_ln1715_1466 = zext i2 %add_ln1715_1549"   --->   Operation 5386 'zext' 'zext_ln1715_1466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1550 = add i2 %zext_ln886_1558, i2 %zext_ln886_1559"   --->   Operation 5387 'add' 'add_ln1715_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5388 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1551 = add i2 %add_ln1715_1550, i2 %zext_ln886_1557"   --->   Operation 5388 'add' 'add_ln1715_1551' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5389 [1/1] (0.00ns)   --->   "%zext_ln1715_1467 = zext i2 %add_ln1715_1551"   --->   Operation 5389 'zext' 'zext_ln1715_1467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5390 [1/1] (0.43ns)   --->   "%add_ln1715_1552 = add i3 %zext_ln1715_1467, i3 %zext_ln1715_1466"   --->   Operation 5390 'add' 'add_ln1715_1552' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5391 [1/1] (0.00ns)   --->   "%zext_ln1715_1468 = zext i3 %add_ln1715_1552"   --->   Operation 5391 'zext' 'zext_ln1715_1468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5392 [1/1] (0.57ns)   --->   "%add_ln1715_1553 = add i4 %zext_ln1715_1468, i4 %zext_ln1715_1465"   --->   Operation 5392 'add' 'add_ln1715_1553' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5393 [1/1] (0.00ns)   --->   "%zext_ln1715_1469 = zext i4 %add_ln1715_1553"   --->   Operation 5393 'zext' 'zext_ln1715_1469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5394 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1554 = add i2 %zext_ln886_1560, i2 %zext_ln886_1561"   --->   Operation 5394 'add' 'add_ln1715_1554' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5395 [1/1] (0.00ns)   --->   "%zext_ln1715_1470 = zext i2 %add_ln1715_1554"   --->   Operation 5395 'zext' 'zext_ln1715_1470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5396 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1555 = add i2 %zext_ln886_1562, i2 %zext_ln886_1563"   --->   Operation 5396 'add' 'add_ln1715_1555' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5397 [1/1] (0.00ns)   --->   "%zext_ln1715_1471 = zext i2 %add_ln1715_1555"   --->   Operation 5397 'zext' 'zext_ln1715_1471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5398 [1/1] (0.43ns)   --->   "%add_ln1715_1556 = add i3 %zext_ln1715_1471, i3 %zext_ln1715_1470"   --->   Operation 5398 'add' 'add_ln1715_1556' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5399 [1/1] (0.00ns)   --->   "%zext_ln1715_1472 = zext i3 %add_ln1715_1556"   --->   Operation 5399 'zext' 'zext_ln1715_1472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5400 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1557 = add i2 %zext_ln886_1564, i2 %zext_ln886_1565"   --->   Operation 5400 'add' 'add_ln1715_1557' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5401 [1/1] (0.00ns)   --->   "%zext_ln1715_1473 = zext i2 %add_ln1715_1557"   --->   Operation 5401 'zext' 'zext_ln1715_1473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1558 = add i2 %zext_ln886_1567, i2 %zext_ln886_1568"   --->   Operation 5402 'add' 'add_ln1715_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5403 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1559 = add i2 %add_ln1715_1558, i2 %zext_ln886_1566"   --->   Operation 5403 'add' 'add_ln1715_1559' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5404 [1/1] (0.00ns)   --->   "%zext_ln1715_1474 = zext i2 %add_ln1715_1559"   --->   Operation 5404 'zext' 'zext_ln1715_1474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5405 [1/1] (0.43ns)   --->   "%add_ln1715_1560 = add i3 %zext_ln1715_1474, i3 %zext_ln1715_1473"   --->   Operation 5405 'add' 'add_ln1715_1560' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5406 [1/1] (0.00ns)   --->   "%zext_ln1715_1475 = zext i3 %add_ln1715_1560"   --->   Operation 5406 'zext' 'zext_ln1715_1475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5407 [1/1] (0.57ns)   --->   "%add_ln1715_1561 = add i4 %zext_ln1715_1475, i4 %zext_ln1715_1472"   --->   Operation 5407 'add' 'add_ln1715_1561' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5408 [1/1] (0.00ns)   --->   "%zext_ln1715_1476 = zext i4 %add_ln1715_1561"   --->   Operation 5408 'zext' 'zext_ln1715_1476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5409 [1/1] (0.70ns)   --->   "%add_ln1715_1562 = add i5 %zext_ln1715_1476, i5 %zext_ln1715_1469"   --->   Operation 5409 'add' 'add_ln1715_1562' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5410 [1/1] (0.00ns)   --->   "%zext_ln1715_1477 = zext i5 %add_ln1715_1562"   --->   Operation 5410 'zext' 'zext_ln1715_1477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5411 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1563 = add i2 %zext_ln886_1569, i2 %zext_ln886_1570"   --->   Operation 5411 'add' 'add_ln1715_1563' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5412 [1/1] (0.00ns)   --->   "%zext_ln1715_1478 = zext i2 %add_ln1715_1563"   --->   Operation 5412 'zext' 'zext_ln1715_1478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5413 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1564 = add i2 %zext_ln886_1571, i2 %zext_ln886_1572"   --->   Operation 5413 'add' 'add_ln1715_1564' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5414 [1/1] (0.00ns)   --->   "%zext_ln1715_1479 = zext i2 %add_ln1715_1564"   --->   Operation 5414 'zext' 'zext_ln1715_1479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5415 [1/1] (0.43ns)   --->   "%add_ln1715_1565 = add i3 %zext_ln1715_1479, i3 %zext_ln1715_1478"   --->   Operation 5415 'add' 'add_ln1715_1565' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5416 [1/1] (0.00ns)   --->   "%zext_ln1715_1480 = zext i3 %add_ln1715_1565"   --->   Operation 5416 'zext' 'zext_ln1715_1480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5417 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1566 = add i2 %zext_ln886_1573, i2 %zext_ln886_1574"   --->   Operation 5417 'add' 'add_ln1715_1566' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5418 [1/1] (0.00ns)   --->   "%zext_ln1715_1481 = zext i2 %add_ln1715_1566"   --->   Operation 5418 'zext' 'zext_ln1715_1481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1567 = add i2 %zext_ln886_1576, i2 %zext_ln886_1577"   --->   Operation 5419 'add' 'add_ln1715_1567' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5420 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1568 = add i2 %add_ln1715_1567, i2 %zext_ln886_1575"   --->   Operation 5420 'add' 'add_ln1715_1568' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5421 [1/1] (0.00ns)   --->   "%zext_ln1715_1482 = zext i2 %add_ln1715_1568"   --->   Operation 5421 'zext' 'zext_ln1715_1482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5422 [1/1] (0.43ns)   --->   "%add_ln1715_1569 = add i3 %zext_ln1715_1482, i3 %zext_ln1715_1481"   --->   Operation 5422 'add' 'add_ln1715_1569' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5423 [1/1] (0.00ns)   --->   "%zext_ln1715_1483 = zext i3 %add_ln1715_1569"   --->   Operation 5423 'zext' 'zext_ln1715_1483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5424 [1/1] (0.57ns)   --->   "%add_ln1715_1570 = add i4 %zext_ln1715_1483, i4 %zext_ln1715_1480"   --->   Operation 5424 'add' 'add_ln1715_1570' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5425 [1/1] (0.00ns)   --->   "%zext_ln1715_1484 = zext i4 %add_ln1715_1570"   --->   Operation 5425 'zext' 'zext_ln1715_1484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5426 [1/1] (0.00ns)   --->   "%zext_ln1715_1491 = zext i4 %add_ln1715_1578"   --->   Operation 5426 'zext' 'zext_ln1715_1491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5427 [1/1] (0.70ns)   --->   "%add_ln1715_1579 = add i5 %zext_ln1715_1491, i5 %zext_ln1715_1484"   --->   Operation 5427 'add' 'add_ln1715_1579' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5428 [1/1] (0.00ns)   --->   "%zext_ln1715_1492 = zext i5 %add_ln1715_1579"   --->   Operation 5428 'zext' 'zext_ln1715_1492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5429 [1/1] (0.70ns)   --->   "%add_ln1715_1580 = add i6 %zext_ln1715_1492, i6 %zext_ln1715_1477"   --->   Operation 5429 'add' 'add_ln1715_1580' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5430 [1/1] (0.00ns)   --->   "%zext_ln1715_1493 = zext i6 %add_ln1715_1580"   --->   Operation 5430 'zext' 'zext_ln1715_1493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5431 [1/1] (0.00ns)   --->   "%zext_ln1715_1508 = zext i5 %add_ln1715_1597"   --->   Operation 5431 'zext' 'zext_ln1715_1508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5432 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1598 = add i2 %zext_ln886_1605, i2 %zext_ln886_1606"   --->   Operation 5432 'add' 'add_ln1715_1598' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5433 [1/1] (0.00ns)   --->   "%zext_ln1715_1509 = zext i2 %add_ln1715_1598"   --->   Operation 5433 'zext' 'zext_ln1715_1509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5434 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1599 = add i2 %zext_ln886_1607, i2 %zext_ln886_1608"   --->   Operation 5434 'add' 'add_ln1715_1599' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5435 [1/1] (0.00ns)   --->   "%zext_ln1715_1510 = zext i2 %add_ln1715_1599"   --->   Operation 5435 'zext' 'zext_ln1715_1510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5436 [1/1] (0.43ns)   --->   "%add_ln1715_1600 = add i3 %zext_ln1715_1510, i3 %zext_ln1715_1509"   --->   Operation 5436 'add' 'add_ln1715_1600' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5437 [1/1] (0.00ns)   --->   "%zext_ln1715_1511 = zext i3 %add_ln1715_1600"   --->   Operation 5437 'zext' 'zext_ln1715_1511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5438 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1601 = add i2 %zext_ln886_1609, i2 %zext_ln886_1610"   --->   Operation 5438 'add' 'add_ln1715_1601' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5439 [1/1] (0.00ns)   --->   "%zext_ln1715_1512 = zext i2 %add_ln1715_1601"   --->   Operation 5439 'zext' 'zext_ln1715_1512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1602 = add i2 %zext_ln886_1612, i2 %zext_ln886_1613"   --->   Operation 5440 'add' 'add_ln1715_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5441 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1603 = add i2 %add_ln1715_1602, i2 %zext_ln886_1611"   --->   Operation 5441 'add' 'add_ln1715_1603' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5442 [1/1] (0.00ns)   --->   "%zext_ln1715_1513 = zext i2 %add_ln1715_1603"   --->   Operation 5442 'zext' 'zext_ln1715_1513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5443 [1/1] (0.43ns)   --->   "%add_ln1715_1604 = add i3 %zext_ln1715_1513, i3 %zext_ln1715_1512"   --->   Operation 5443 'add' 'add_ln1715_1604' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5444 [1/1] (0.00ns)   --->   "%zext_ln1715_1514 = zext i3 %add_ln1715_1604"   --->   Operation 5444 'zext' 'zext_ln1715_1514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5445 [1/1] (0.57ns)   --->   "%add_ln1715_1605 = add i4 %zext_ln1715_1514, i4 %zext_ln1715_1511"   --->   Operation 5445 'add' 'add_ln1715_1605' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5446 [1/1] (0.00ns)   --->   "%zext_ln1715_1515 = zext i4 %add_ln1715_1605"   --->   Operation 5446 'zext' 'zext_ln1715_1515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5447 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1606 = add i2 %zext_ln886_1614, i2 %zext_ln886_1615"   --->   Operation 5447 'add' 'add_ln1715_1606' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5448 [1/1] (0.00ns)   --->   "%zext_ln1715_1516 = zext i2 %add_ln1715_1606"   --->   Operation 5448 'zext' 'zext_ln1715_1516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5449 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1607 = add i2 %zext_ln886_1616, i2 %zext_ln886_1617"   --->   Operation 5449 'add' 'add_ln1715_1607' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5450 [1/1] (0.00ns)   --->   "%zext_ln1715_1517 = zext i2 %add_ln1715_1607"   --->   Operation 5450 'zext' 'zext_ln1715_1517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5451 [1/1] (0.43ns)   --->   "%add_ln1715_1608 = add i3 %zext_ln1715_1517, i3 %zext_ln1715_1516"   --->   Operation 5451 'add' 'add_ln1715_1608' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5452 [1/1] (0.00ns)   --->   "%zext_ln1715_1518 = zext i3 %add_ln1715_1608"   --->   Operation 5452 'zext' 'zext_ln1715_1518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5453 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1609 = add i2 %zext_ln886_1618, i2 %zext_ln886_1619"   --->   Operation 5453 'add' 'add_ln1715_1609' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5454 [1/1] (0.00ns)   --->   "%zext_ln1715_1519 = zext i2 %add_ln1715_1609"   --->   Operation 5454 'zext' 'zext_ln1715_1519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1610 = add i2 %zext_ln886_1621, i2 %zext_ln1715_1399"   --->   Operation 5455 'add' 'add_ln1715_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5456 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1611 = add i2 %add_ln1715_1610, i2 %zext_ln886_1620"   --->   Operation 5456 'add' 'add_ln1715_1611' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5457 [1/1] (0.00ns)   --->   "%zext_ln1715_1520 = zext i2 %add_ln1715_1611"   --->   Operation 5457 'zext' 'zext_ln1715_1520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5458 [1/1] (0.43ns)   --->   "%add_ln1715_1612 = add i3 %zext_ln1715_1520, i3 %zext_ln1715_1519"   --->   Operation 5458 'add' 'add_ln1715_1612' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5459 [1/1] (0.00ns)   --->   "%zext_ln1715_1521 = zext i3 %add_ln1715_1612"   --->   Operation 5459 'zext' 'zext_ln1715_1521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5460 [1/1] (0.57ns)   --->   "%add_ln1715_1613 = add i4 %zext_ln1715_1521, i4 %zext_ln1715_1518"   --->   Operation 5460 'add' 'add_ln1715_1613' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5461 [1/1] (0.00ns)   --->   "%zext_ln1715_1522 = zext i4 %add_ln1715_1613"   --->   Operation 5461 'zext' 'zext_ln1715_1522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5462 [1/1] (0.70ns)   --->   "%add_ln1715_1614 = add i5 %zext_ln1715_1522, i5 %zext_ln1715_1515"   --->   Operation 5462 'add' 'add_ln1715_1614' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5463 [1/1] (0.00ns)   --->   "%zext_ln1715_1523 = zext i5 %add_ln1715_1614"   --->   Operation 5463 'zext' 'zext_ln1715_1523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5464 [1/1] (0.70ns)   --->   "%add_ln1715_1615 = add i6 %zext_ln1715_1523, i6 %zext_ln1715_1508"   --->   Operation 5464 'add' 'add_ln1715_1615' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5465 [1/1] (0.00ns)   --->   "%zext_ln1715_1524 = zext i6 %add_ln1715_1615"   --->   Operation 5465 'zext' 'zext_ln1715_1524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5466 [1/1] (0.70ns)   --->   "%add_ln1715_1616 = add i7 %zext_ln1715_1524, i7 %zext_ln1715_1493"   --->   Operation 5466 'add' 'add_ln1715_1616' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5467 [1/1] (0.00ns)   --->   "%zext_ln1715_1525 = zext i7 %add_ln1715_1616"   --->   Operation 5467 'zext' 'zext_ln1715_1525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5468 [1/1] (0.70ns)   --->   "%add_ln1715_5 = add i8 %zext_ln1715_1525, i8 %zext_ln1715_1462"   --->   Operation 5468 'add' 'add_ln1715_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5469 [1/1] (0.00ns)   --->   "%r_V_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_5, i1 0"   --->   Operation 5469 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5470 [1/1] (0.71ns)   --->   "%accum_V_5 = add i9 %r_V_5, i9 368"   --->   Operation 5470 'add' 'accum_V_5' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5471 [1/1] (0.59ns)   --->   "%icmp_ln1081_5 = icmp_sgt  i9 %accum_V_5, i9 %sext_ln97"   --->   Operation 5471 'icmp' 'icmp_ln1081_5' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1642)   --->   "%xor_ln106_1275 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_1014" [./layer.h:106]   --->   Operation 5472 'xor' 'xor_ln106_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1642)   --->   "%xor_ln106_1276 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_1016" [./layer.h:106]   --->   Operation 5473 'xor' 'xor_ln106_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1643)   --->   "%xor_ln106_1277 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_1018" [./layer.h:106]   --->   Operation 5474 'xor' 'xor_ln106_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1643)   --->   "%xor_ln106_1278 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_1020" [./layer.h:106]   --->   Operation 5475 'xor' 'xor_ln106_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1645)   --->   "%xor_ln106_1279 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_1022" [./layer.h:106]   --->   Operation 5476 'xor' 'xor_ln106_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1645)   --->   "%xor_ln106_1280 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_1024" [./layer.h:106]   --->   Operation 5477 'xor' 'xor_ln106_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5478 [1/1] (0.12ns)   --->   "%xor_ln106_1281 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_1026" [./layer.h:106]   --->   Operation 5478 'xor' 'xor_ln106_1281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5479 [1/1] (0.12ns)   --->   "%xor_ln106_1282 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_1028" [./layer.h:106]   --->   Operation 5479 'xor' 'xor_ln106_1282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5480 [1/1] (0.12ns)   --->   "%xor_ln106_1283 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_1030" [./layer.h:106]   --->   Operation 5480 'xor' 'xor_ln106_1283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1652)   --->   "%xor_ln106_1284 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_1032" [./layer.h:106]   --->   Operation 5481 'xor' 'xor_ln106_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1652)   --->   "%xor_ln106_1285 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_1034" [./layer.h:106]   --->   Operation 5482 'xor' 'xor_ln106_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1653)   --->   "%xor_ln106_1286 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_1036" [./layer.h:106]   --->   Operation 5483 'xor' 'xor_ln106_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1653)   --->   "%xor_ln106_1287 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_1038" [./layer.h:106]   --->   Operation 5484 'xor' 'xor_ln106_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1655)   --->   "%xor_ln106_1288 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_1040" [./layer.h:106]   --->   Operation 5485 'xor' 'xor_ln106_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1655)   --->   "%xor_ln106_1289 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_1042" [./layer.h:106]   --->   Operation 5486 'xor' 'xor_ln106_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5487 [1/1] (0.12ns)   --->   "%xor_ln106_1290 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_1044" [./layer.h:106]   --->   Operation 5487 'xor' 'xor_ln106_1290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5488 [1/1] (0.12ns)   --->   "%xor_ln106_1291 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_1046" [./layer.h:106]   --->   Operation 5488 'xor' 'xor_ln106_1291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5489 [1/1] (0.12ns)   --->   "%xor_ln106_1292 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_1048" [./layer.h:106]   --->   Operation 5489 'xor' 'xor_ln106_1292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1660)   --->   "%xor_ln106_1293 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_1050" [./layer.h:106]   --->   Operation 5490 'xor' 'xor_ln106_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1660)   --->   "%xor_ln106_1294 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_1052" [./layer.h:106]   --->   Operation 5491 'xor' 'xor_ln106_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1661)   --->   "%xor_ln106_1295 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_1054" [./layer.h:106]   --->   Operation 5492 'xor' 'xor_ln106_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5493 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1661)   --->   "%xor_ln106_1296 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_1152" [./layer.h:106]   --->   Operation 5493 'xor' 'xor_ln106_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1663)   --->   "%xor_ln106_1297 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_1154" [./layer.h:106]   --->   Operation 5494 'xor' 'xor_ln106_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1663)   --->   "%xor_ln106_1298 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_1156" [./layer.h:106]   --->   Operation 5495 'xor' 'xor_ln106_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1691)   --->   "%xor_ln106_1324 = xor i1 %p_ZL7w_conv2_12_1_1_load, i1 %xor_ln106_1208" [./layer.h:106]   --->   Operation 5496 'xor' 'xor_ln106_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5497 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1691)   --->   "%xor_ln106_1325 = xor i1 %p_ZL7w_conv2_13_1_1_load, i1 %xor_ln106_1210" [./layer.h:106]   --->   Operation 5497 'xor' 'xor_ln106_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5498 [1/1] (0.12ns)   --->   "%xor_ln106_1326 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_1212" [./layer.h:106]   --->   Operation 5498 'xor' 'xor_ln106_1326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5499 [1/1] (0.12ns)   --->   "%xor_ln106_1327 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_1214" [./layer.h:106]   --->   Operation 5499 'xor' 'xor_ln106_1327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5500 [1/1] (0.12ns)   --->   "%xor_ln106_1328 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_1216" [./layer.h:106]   --->   Operation 5500 'xor' 'xor_ln106_1328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1696)   --->   "%xor_ln106_1329 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_1218" [./layer.h:106]   --->   Operation 5501 'xor' 'xor_ln106_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1696)   --->   "%xor_ln106_1330 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_1220" [./layer.h:106]   --->   Operation 5502 'xor' 'xor_ln106_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1697)   --->   "%xor_ln106_1331 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_1222" [./layer.h:106]   --->   Operation 5503 'xor' 'xor_ln106_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1697)   --->   "%xor_ln106_1332 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_1224" [./layer.h:106]   --->   Operation 5504 'xor' 'xor_ln106_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1699)   --->   "%xor_ln106_1333 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_1226" [./layer.h:106]   --->   Operation 5505 'xor' 'xor_ln106_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1699)   --->   "%xor_ln106_1334 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_1228" [./layer.h:106]   --->   Operation 5506 'xor' 'xor_ln106_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5507 [1/1] (0.12ns)   --->   "%xor_ln106_1335 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_1230" [./layer.h:106]   --->   Operation 5507 'xor' 'xor_ln106_1335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5508 [1/1] (0.12ns)   --->   "%xor_ln106_1336 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_1232" [./layer.h:106]   --->   Operation 5508 'xor' 'xor_ln106_1336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5509 [1/1] (0.12ns)   --->   "%xor_ln106_1337 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_1234" [./layer.h:106]   --->   Operation 5509 'xor' 'xor_ln106_1337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1705)   --->   "%xor_ln106_1338 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_1236" [./layer.h:106]   --->   Operation 5510 'xor' 'xor_ln106_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1705)   --->   "%xor_ln106_1339 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_1238" [./layer.h:106]   --->   Operation 5511 'xor' 'xor_ln106_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5512 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1706)   --->   "%xor_ln106_1340 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_1240" [./layer.h:106]   --->   Operation 5512 'xor' 'xor_ln106_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1706)   --->   "%xor_ln106_1341 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_1242" [./layer.h:106]   --->   Operation 5513 'xor' 'xor_ln106_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1708)   --->   "%xor_ln106_1342 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_1244" [./layer.h:106]   --->   Operation 5514 'xor' 'xor_ln106_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1708)   --->   "%xor_ln106_1343 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_1246" [./layer.h:106]   --->   Operation 5515 'xor' 'xor_ln106_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5516 [1/1] (0.12ns)   --->   "%xor_ln106_1345 = xor i1 %p_ZL7w_conv2_0_0_2_load, i1 %xor_ln106_1344" [./layer.h:106]   --->   Operation 5516 'xor' 'xor_ln106_1345' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5517 [1/1] (0.12ns)   --->   "%xor_ln106_1346 = xor i1 %tmp_1923, i1 1" [./layer.h:106]   --->   Operation 5517 'xor' 'xor_ln106_1346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5518 [1/1] (0.12ns)   --->   "%xor_ln106_1347 = xor i1 %p_ZL7w_conv2_1_0_2_load, i1 %xor_ln106_1346" [./layer.h:106]   --->   Operation 5518 'xor' 'xor_ln106_1347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5519 [1/1] (0.12ns)   --->   "%xor_ln106_1348 = xor i1 %tmp_1924, i1 1" [./layer.h:106]   --->   Operation 5519 'xor' 'xor_ln106_1348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5520 [1/1] (0.12ns)   --->   "%xor_ln106_1349 = xor i1 %p_ZL7w_conv2_2_0_2_load, i1 %xor_ln106_1348" [./layer.h:106]   --->   Operation 5520 'xor' 'xor_ln106_1349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5521 [1/1] (0.12ns)   --->   "%xor_ln106_1404 = xor i1 %tmp_1952, i1 1" [./layer.h:106]   --->   Operation 5521 'xor' 'xor_ln106_1404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5522 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1740)   --->   "%xor_ln106_1405 = xor i1 %p_ZL7w_conv2_14_1_2_load, i1 %xor_ln106_1404" [./layer.h:106]   --->   Operation 5522 'xor' 'xor_ln106_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5523 [1/1] (0.12ns)   --->   "%xor_ln106_1406 = xor i1 %tmp_1953, i1 1" [./layer.h:106]   --->   Operation 5523 'xor' 'xor_ln106_1406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1740)   --->   "%xor_ln106_1407 = xor i1 %p_ZL7w_conv2_15_1_2_load, i1 %xor_ln106_1406" [./layer.h:106]   --->   Operation 5524 'xor' 'xor_ln106_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5525 [1/1] (0.00ns)   --->   "%tmp_1954 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 8" [./layer.h:106]   --->   Operation 5525 'bitselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5526 [1/1] (0.12ns)   --->   "%xor_ln106_1408 = xor i1 %tmp_1954, i1 1" [./layer.h:106]   --->   Operation 5526 'xor' 'xor_ln106_1408' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1741)   --->   "%xor_ln106_1409 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_1408" [./layer.h:106]   --->   Operation 5527 'xor' 'xor_ln106_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5528 [1/1] (0.00ns)   --->   "%tmp_1955 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 8" [./layer.h:106]   --->   Operation 5528 'bitselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5529 [1/1] (0.12ns)   --->   "%xor_ln106_1410 = xor i1 %tmp_1955, i1 1" [./layer.h:106]   --->   Operation 5529 'xor' 'xor_ln106_1410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1741)   --->   "%xor_ln106_1411 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_1410" [./layer.h:106]   --->   Operation 5530 'xor' 'xor_ln106_1411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5531 [1/1] (0.00ns)   --->   "%tmp_1956 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 8" [./layer.h:106]   --->   Operation 5531 'bitselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5532 [1/1] (0.12ns)   --->   "%xor_ln106_1412 = xor i1 %tmp_1956, i1 1" [./layer.h:106]   --->   Operation 5532 'xor' 'xor_ln106_1412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1743)   --->   "%xor_ln106_1413 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_1412" [./layer.h:106]   --->   Operation 5533 'xor' 'xor_ln106_1413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5534 [1/1] (0.00ns)   --->   "%tmp_1957 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 8" [./layer.h:106]   --->   Operation 5534 'bitselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5535 [1/1] (0.12ns)   --->   "%xor_ln106_1414 = xor i1 %tmp_1957, i1 1" [./layer.h:106]   --->   Operation 5535 'xor' 'xor_ln106_1414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1743)   --->   "%xor_ln106_1415 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_1414" [./layer.h:106]   --->   Operation 5536 'xor' 'xor_ln106_1415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5537 [1/1] (0.00ns)   --->   "%tmp_1958 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 8" [./layer.h:106]   --->   Operation 5537 'bitselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5538 [1/1] (0.12ns)   --->   "%xor_ln106_1416 = xor i1 %tmp_1958, i1 1" [./layer.h:106]   --->   Operation 5538 'xor' 'xor_ln106_1416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5539 [1/1] (0.12ns)   --->   "%xor_ln106_1417 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_1416" [./layer.h:106]   --->   Operation 5539 'xor' 'xor_ln106_1417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5540 [1/1] (0.00ns)   --->   "%tmp_1959 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 8" [./layer.h:106]   --->   Operation 5540 'bitselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5541 [1/1] (0.12ns)   --->   "%xor_ln106_1418 = xor i1 %tmp_1959, i1 1" [./layer.h:106]   --->   Operation 5541 'xor' 'xor_ln106_1418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5542 [1/1] (0.12ns)   --->   "%xor_ln106_1419 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_1418" [./layer.h:106]   --->   Operation 5542 'xor' 'xor_ln106_1419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5543 [1/1] (0.00ns)   --->   "%tmp_1960 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 8" [./layer.h:106]   --->   Operation 5543 'bitselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5544 [1/1] (0.12ns)   --->   "%xor_ln106_1420 = xor i1 %tmp_1960, i1 1" [./layer.h:106]   --->   Operation 5544 'xor' 'xor_ln106_1420' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5545 [1/1] (0.12ns)   --->   "%xor_ln106_1421 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_1420" [./layer.h:106]   --->   Operation 5545 'xor' 'xor_ln106_1421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5546 [1/1] (0.00ns)   --->   "%tmp_1961 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 8" [./layer.h:106]   --->   Operation 5546 'bitselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5547 [1/1] (0.12ns)   --->   "%xor_ln106_1422 = xor i1 %tmp_1961, i1 1" [./layer.h:106]   --->   Operation 5547 'xor' 'xor_ln106_1422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1748)   --->   "%xor_ln106_1423 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_1422" [./layer.h:106]   --->   Operation 5548 'xor' 'xor_ln106_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5549 [1/1] (0.00ns)   --->   "%tmp_1962 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 8" [./layer.h:106]   --->   Operation 5549 'bitselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5550 [1/1] (0.12ns)   --->   "%xor_ln106_1424 = xor i1 %tmp_1962, i1 1" [./layer.h:106]   --->   Operation 5550 'xor' 'xor_ln106_1424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1748)   --->   "%xor_ln106_1425 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_1424" [./layer.h:106]   --->   Operation 5551 'xor' 'xor_ln106_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5552 [1/1] (0.00ns)   --->   "%tmp_1963 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 8" [./layer.h:106]   --->   Operation 5552 'bitselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5553 [1/1] (0.12ns)   --->   "%xor_ln106_1426 = xor i1 %tmp_1963, i1 1" [./layer.h:106]   --->   Operation 5553 'xor' 'xor_ln106_1426' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1749)   --->   "%xor_ln106_1427 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_1426" [./layer.h:106]   --->   Operation 5554 'xor' 'xor_ln106_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5555 [1/1] (0.00ns)   --->   "%tmp_1964 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 8" [./layer.h:106]   --->   Operation 5555 'bitselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5556 [1/1] (0.12ns)   --->   "%xor_ln106_1428 = xor i1 %tmp_1964, i1 1" [./layer.h:106]   --->   Operation 5556 'xor' 'xor_ln106_1428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5557 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1749)   --->   "%xor_ln106_1429 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_1428" [./layer.h:106]   --->   Operation 5557 'xor' 'xor_ln106_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5558 [1/1] (0.00ns)   --->   "%tmp_1965 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 8" [./layer.h:106]   --->   Operation 5558 'bitselect' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5559 [1/1] (0.12ns)   --->   "%xor_ln106_1430 = xor i1 %tmp_1965, i1 1" [./layer.h:106]   --->   Operation 5559 'xor' 'xor_ln106_1430' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1751)   --->   "%xor_ln106_1431 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_1430" [./layer.h:106]   --->   Operation 5560 'xor' 'xor_ln106_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5561 [1/1] (0.00ns)   --->   "%tmp_1966 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 8" [./layer.h:106]   --->   Operation 5561 'bitselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5562 [1/1] (0.12ns)   --->   "%xor_ln106_1432 = xor i1 %tmp_1966, i1 1" [./layer.h:106]   --->   Operation 5562 'xor' 'xor_ln106_1432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1751)   --->   "%xor_ln106_1433 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_1432" [./layer.h:106]   --->   Operation 5563 'xor' 'xor_ln106_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5564 [1/1] (0.00ns)   --->   "%tmp_1967 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 8" [./layer.h:106]   --->   Operation 5564 'bitselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5565 [1/1] (0.12ns)   --->   "%xor_ln106_1434 = xor i1 %tmp_1967, i1 1" [./layer.h:106]   --->   Operation 5565 'xor' 'xor_ln106_1434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5566 [1/1] (0.12ns)   --->   "%xor_ln106_1435 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_1434" [./layer.h:106]   --->   Operation 5566 'xor' 'xor_ln106_1435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5567 [1/1] (0.00ns)   --->   "%tmp_1968 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 8" [./layer.h:106]   --->   Operation 5567 'bitselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5568 [1/1] (0.12ns)   --->   "%xor_ln106_1436 = xor i1 %tmp_1968, i1 1" [./layer.h:106]   --->   Operation 5568 'xor' 'xor_ln106_1436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5569 [1/1] (0.12ns)   --->   "%xor_ln106_1437 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_1436" [./layer.h:106]   --->   Operation 5569 'xor' 'xor_ln106_1437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5570 [1/1] (0.00ns)   --->   "%tmp_1969 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 8" [./layer.h:106]   --->   Operation 5570 'bitselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5571 [1/1] (0.12ns)   --->   "%xor_ln106_1438 = xor i1 %tmp_1969, i1 1" [./layer.h:106]   --->   Operation 5571 'xor' 'xor_ln106_1438' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5572 [1/1] (0.12ns)   --->   "%xor_ln106_1439 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_1438" [./layer.h:106]   --->   Operation 5572 'xor' 'xor_ln106_1439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1642)   --->   "%zext_ln886_1649 = zext i1 %xor_ln106_1275"   --->   Operation 5573 'zext' 'zext_ln886_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1642)   --->   "%zext_ln886_1650 = zext i1 %xor_ln106_1276"   --->   Operation 5574 'zext' 'zext_ln886_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1643)   --->   "%zext_ln886_1651 = zext i1 %xor_ln106_1277"   --->   Operation 5575 'zext' 'zext_ln886_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1643)   --->   "%zext_ln886_1652 = zext i1 %xor_ln106_1278"   --->   Operation 5576 'zext' 'zext_ln886_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1645)   --->   "%zext_ln886_1653 = zext i1 %xor_ln106_1279"   --->   Operation 5577 'zext' 'zext_ln886_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1645)   --->   "%zext_ln886_1654 = zext i1 %xor_ln106_1280"   --->   Operation 5578 'zext' 'zext_ln886_1654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5579 [1/1] (0.00ns)   --->   "%zext_ln886_1655 = zext i1 %xor_ln106_1281"   --->   Operation 5579 'zext' 'zext_ln886_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5580 [1/1] (0.00ns)   --->   "%zext_ln886_1656 = zext i1 %xor_ln106_1282"   --->   Operation 5580 'zext' 'zext_ln886_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5581 [1/1] (0.00ns)   --->   "%zext_ln886_1657 = zext i1 %xor_ln106_1283"   --->   Operation 5581 'zext' 'zext_ln886_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1652)   --->   "%zext_ln886_1658 = zext i1 %xor_ln106_1284"   --->   Operation 5582 'zext' 'zext_ln886_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1652)   --->   "%zext_ln886_1659 = zext i1 %xor_ln106_1285"   --->   Operation 5583 'zext' 'zext_ln886_1659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1653)   --->   "%zext_ln886_1660 = zext i1 %xor_ln106_1286"   --->   Operation 5584 'zext' 'zext_ln886_1660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1653)   --->   "%zext_ln886_1661 = zext i1 %xor_ln106_1287"   --->   Operation 5585 'zext' 'zext_ln886_1661' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1655)   --->   "%zext_ln886_1662 = zext i1 %xor_ln106_1288"   --->   Operation 5586 'zext' 'zext_ln886_1662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1655)   --->   "%zext_ln886_1663 = zext i1 %xor_ln106_1289"   --->   Operation 5587 'zext' 'zext_ln886_1663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5588 [1/1] (0.00ns)   --->   "%zext_ln886_1664 = zext i1 %xor_ln106_1290"   --->   Operation 5588 'zext' 'zext_ln886_1664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5589 [1/1] (0.00ns)   --->   "%zext_ln886_1665 = zext i1 %xor_ln106_1291"   --->   Operation 5589 'zext' 'zext_ln886_1665' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5590 [1/1] (0.00ns)   --->   "%zext_ln886_1666 = zext i1 %xor_ln106_1292"   --->   Operation 5590 'zext' 'zext_ln886_1666' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1660)   --->   "%zext_ln886_1667 = zext i1 %xor_ln106_1293"   --->   Operation 5591 'zext' 'zext_ln886_1667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5592 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1660)   --->   "%zext_ln886_1668 = zext i1 %xor_ln106_1294"   --->   Operation 5592 'zext' 'zext_ln886_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1661)   --->   "%zext_ln886_1669 = zext i1 %xor_ln106_1295"   --->   Operation 5593 'zext' 'zext_ln886_1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5594 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1661)   --->   "%zext_ln886_1670 = zext i1 %xor_ln106_1296"   --->   Operation 5594 'zext' 'zext_ln886_1670' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5595 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1663)   --->   "%zext_ln886_1671 = zext i1 %xor_ln106_1297"   --->   Operation 5595 'zext' 'zext_ln886_1671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1663)   --->   "%zext_ln886_1672 = zext i1 %xor_ln106_1298"   --->   Operation 5596 'zext' 'zext_ln886_1672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1691)   --->   "%zext_ln886_1698 = zext i1 %xor_ln106_1324"   --->   Operation 5597 'zext' 'zext_ln886_1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1691)   --->   "%zext_ln886_1699 = zext i1 %xor_ln106_1325"   --->   Operation 5598 'zext' 'zext_ln886_1699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5599 [1/1] (0.00ns)   --->   "%zext_ln886_1700 = zext i1 %xor_ln106_1326"   --->   Operation 5599 'zext' 'zext_ln886_1700' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5600 [1/1] (0.00ns)   --->   "%zext_ln886_1701 = zext i1 %xor_ln106_1327"   --->   Operation 5600 'zext' 'zext_ln886_1701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5601 [1/1] (0.00ns)   --->   "%zext_ln886_1702 = zext i1 %xor_ln106_1328"   --->   Operation 5601 'zext' 'zext_ln886_1702' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1696)   --->   "%zext_ln886_1703 = zext i1 %xor_ln106_1329"   --->   Operation 5602 'zext' 'zext_ln886_1703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5603 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1696)   --->   "%zext_ln886_1704 = zext i1 %xor_ln106_1330"   --->   Operation 5603 'zext' 'zext_ln886_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5604 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1697)   --->   "%zext_ln886_1705 = zext i1 %xor_ln106_1331"   --->   Operation 5604 'zext' 'zext_ln886_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1697)   --->   "%zext_ln886_1706 = zext i1 %xor_ln106_1332"   --->   Operation 5605 'zext' 'zext_ln886_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1699)   --->   "%zext_ln886_1707 = zext i1 %xor_ln106_1333"   --->   Operation 5606 'zext' 'zext_ln886_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1699)   --->   "%zext_ln886_1708 = zext i1 %xor_ln106_1334"   --->   Operation 5607 'zext' 'zext_ln886_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5608 [1/1] (0.00ns)   --->   "%zext_ln886_1709 = zext i1 %xor_ln106_1335"   --->   Operation 5608 'zext' 'zext_ln886_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5609 [1/1] (0.00ns)   --->   "%zext_ln886_1710 = zext i1 %xor_ln106_1336"   --->   Operation 5609 'zext' 'zext_ln886_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5610 [1/1] (0.00ns)   --->   "%zext_ln886_1711 = zext i1 %xor_ln106_1337"   --->   Operation 5610 'zext' 'zext_ln886_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1705)   --->   "%zext_ln886_1712 = zext i1 %xor_ln106_1338"   --->   Operation 5611 'zext' 'zext_ln886_1712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1705)   --->   "%zext_ln886_1713 = zext i1 %xor_ln106_1339"   --->   Operation 5612 'zext' 'zext_ln886_1713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1706)   --->   "%zext_ln886_1714 = zext i1 %xor_ln106_1340"   --->   Operation 5613 'zext' 'zext_ln886_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1706)   --->   "%zext_ln886_1715 = zext i1 %xor_ln106_1341"   --->   Operation 5614 'zext' 'zext_ln886_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1708)   --->   "%zext_ln886_1716 = zext i1 %xor_ln106_1342"   --->   Operation 5615 'zext' 'zext_ln886_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1708)   --->   "%zext_ln886_1717 = zext i1 %xor_ln106_1343"   --->   Operation 5616 'zext' 'zext_ln886_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5617 [1/1] (0.00ns)   --->   "%zext_ln886_1718 = zext i1 %xor_ln106_1345"   --->   Operation 5617 'zext' 'zext_ln886_1718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5618 [1/1] (0.00ns)   --->   "%zext_ln886_1719 = zext i1 %xor_ln106_1347"   --->   Operation 5618 'zext' 'zext_ln886_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5619 [1/1] (0.00ns)   --->   "%zext_ln886_1720 = zext i1 %xor_ln106_1349"   --->   Operation 5619 'zext' 'zext_ln886_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1740)   --->   "%zext_ln886_1748 = zext i1 %xor_ln106_1405"   --->   Operation 5620 'zext' 'zext_ln886_1748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1740)   --->   "%zext_ln886_1749 = zext i1 %xor_ln106_1407"   --->   Operation 5621 'zext' 'zext_ln886_1749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1741)   --->   "%zext_ln886_1750 = zext i1 %xor_ln106_1409"   --->   Operation 5622 'zext' 'zext_ln886_1750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1741)   --->   "%zext_ln886_1751 = zext i1 %xor_ln106_1411"   --->   Operation 5623 'zext' 'zext_ln886_1751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1743)   --->   "%zext_ln886_1752 = zext i1 %xor_ln106_1413"   --->   Operation 5624 'zext' 'zext_ln886_1752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1743)   --->   "%zext_ln886_1753 = zext i1 %xor_ln106_1415"   --->   Operation 5625 'zext' 'zext_ln886_1753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5626 [1/1] (0.00ns)   --->   "%zext_ln886_1754 = zext i1 %xor_ln106_1417"   --->   Operation 5626 'zext' 'zext_ln886_1754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5627 [1/1] (0.00ns)   --->   "%zext_ln886_1755 = zext i1 %xor_ln106_1419"   --->   Operation 5627 'zext' 'zext_ln886_1755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5628 [1/1] (0.00ns)   --->   "%zext_ln886_1756 = zext i1 %xor_ln106_1421"   --->   Operation 5628 'zext' 'zext_ln886_1756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1748)   --->   "%zext_ln886_1757 = zext i1 %xor_ln106_1423"   --->   Operation 5629 'zext' 'zext_ln886_1757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5630 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1748)   --->   "%zext_ln886_1758 = zext i1 %xor_ln106_1425"   --->   Operation 5630 'zext' 'zext_ln886_1758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1749)   --->   "%zext_ln886_1759 = zext i1 %xor_ln106_1427"   --->   Operation 5631 'zext' 'zext_ln886_1759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5632 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1749)   --->   "%zext_ln886_1760 = zext i1 %xor_ln106_1429"   --->   Operation 5632 'zext' 'zext_ln886_1760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1751)   --->   "%zext_ln886_1761 = zext i1 %xor_ln106_1431"   --->   Operation 5633 'zext' 'zext_ln886_1761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1751)   --->   "%zext_ln886_1762 = zext i1 %xor_ln106_1433"   --->   Operation 5634 'zext' 'zext_ln886_1762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5635 [1/1] (0.00ns)   --->   "%zext_ln886_1763 = zext i1 %xor_ln106_1435"   --->   Operation 5635 'zext' 'zext_ln886_1763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5636 [1/1] (0.00ns)   --->   "%zext_ln886_1764 = zext i1 %xor_ln106_1437"   --->   Operation 5636 'zext' 'zext_ln886_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5637 [1/1] (0.00ns)   --->   "%zext_ln1715_1526 = zext i1 %xor_ln106_1439"   --->   Operation 5637 'zext' 'zext_ln1715_1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5638 [1/1] (0.00ns)   --->   "%zext_ln1715_1541 = zext i5 %add_ln1715_1633"   --->   Operation 5638 'zext' 'zext_ln1715_1541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5639 [1/1] (0.00ns)   --->   "%zext_ln1715_1548 = zext i4 %add_ln1715_1641"   --->   Operation 5639 'zext' 'zext_ln1715_1548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5640 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1642 = add i2 %zext_ln886_1649, i2 %zext_ln886_1650"   --->   Operation 5640 'add' 'add_ln1715_1642' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5641 [1/1] (0.00ns)   --->   "%zext_ln1715_1549 = zext i2 %add_ln1715_1642"   --->   Operation 5641 'zext' 'zext_ln1715_1549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5642 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1643 = add i2 %zext_ln886_1651, i2 %zext_ln886_1652"   --->   Operation 5642 'add' 'add_ln1715_1643' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5643 [1/1] (0.00ns)   --->   "%zext_ln1715_1550 = zext i2 %add_ln1715_1643"   --->   Operation 5643 'zext' 'zext_ln1715_1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5644 [1/1] (0.43ns)   --->   "%add_ln1715_1644 = add i3 %zext_ln1715_1550, i3 %zext_ln1715_1549"   --->   Operation 5644 'add' 'add_ln1715_1644' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5645 [1/1] (0.00ns)   --->   "%zext_ln1715_1551 = zext i3 %add_ln1715_1644"   --->   Operation 5645 'zext' 'zext_ln1715_1551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5646 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1645 = add i2 %zext_ln886_1653, i2 %zext_ln886_1654"   --->   Operation 5646 'add' 'add_ln1715_1645' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5647 [1/1] (0.00ns)   --->   "%zext_ln1715_1552 = zext i2 %add_ln1715_1645"   --->   Operation 5647 'zext' 'zext_ln1715_1552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1646 = add i2 %zext_ln886_1656, i2 %zext_ln886_1657"   --->   Operation 5648 'add' 'add_ln1715_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5649 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1647 = add i2 %add_ln1715_1646, i2 %zext_ln886_1655"   --->   Operation 5649 'add' 'add_ln1715_1647' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5650 [1/1] (0.00ns)   --->   "%zext_ln1715_1553 = zext i2 %add_ln1715_1647"   --->   Operation 5650 'zext' 'zext_ln1715_1553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5651 [1/1] (0.43ns)   --->   "%add_ln1715_1648 = add i3 %zext_ln1715_1553, i3 %zext_ln1715_1552"   --->   Operation 5651 'add' 'add_ln1715_1648' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5652 [1/1] (0.00ns)   --->   "%zext_ln1715_1554 = zext i3 %add_ln1715_1648"   --->   Operation 5652 'zext' 'zext_ln1715_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5653 [1/1] (0.57ns)   --->   "%add_ln1715_1649 = add i4 %zext_ln1715_1554, i4 %zext_ln1715_1551"   --->   Operation 5653 'add' 'add_ln1715_1649' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5654 [1/1] (0.00ns)   --->   "%zext_ln1715_1555 = zext i4 %add_ln1715_1649"   --->   Operation 5654 'zext' 'zext_ln1715_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5655 [1/1] (0.70ns)   --->   "%add_ln1715_1650 = add i5 %zext_ln1715_1555, i5 %zext_ln1715_1548"   --->   Operation 5655 'add' 'add_ln1715_1650' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5656 [1/1] (0.00ns)   --->   "%zext_ln1715_1556 = zext i5 %add_ln1715_1650"   --->   Operation 5656 'zext' 'zext_ln1715_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5657 [1/1] (0.70ns)   --->   "%add_ln1715_1651 = add i6 %zext_ln1715_1556, i6 %zext_ln1715_1541"   --->   Operation 5657 'add' 'add_ln1715_1651' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5658 [1/1] (0.00ns)   --->   "%zext_ln1715_1557 = zext i6 %add_ln1715_1651"   --->   Operation 5658 'zext' 'zext_ln1715_1557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5659 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1652 = add i2 %zext_ln886_1658, i2 %zext_ln886_1659"   --->   Operation 5659 'add' 'add_ln1715_1652' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5660 [1/1] (0.00ns)   --->   "%zext_ln1715_1558 = zext i2 %add_ln1715_1652"   --->   Operation 5660 'zext' 'zext_ln1715_1558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5661 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1653 = add i2 %zext_ln886_1660, i2 %zext_ln886_1661"   --->   Operation 5661 'add' 'add_ln1715_1653' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5662 [1/1] (0.00ns)   --->   "%zext_ln1715_1559 = zext i2 %add_ln1715_1653"   --->   Operation 5662 'zext' 'zext_ln1715_1559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5663 [1/1] (0.43ns)   --->   "%add_ln1715_1654 = add i3 %zext_ln1715_1559, i3 %zext_ln1715_1558"   --->   Operation 5663 'add' 'add_ln1715_1654' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5664 [1/1] (0.00ns)   --->   "%zext_ln1715_1560 = zext i3 %add_ln1715_1654"   --->   Operation 5664 'zext' 'zext_ln1715_1560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5665 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1655 = add i2 %zext_ln886_1662, i2 %zext_ln886_1663"   --->   Operation 5665 'add' 'add_ln1715_1655' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5666 [1/1] (0.00ns)   --->   "%zext_ln1715_1561 = zext i2 %add_ln1715_1655"   --->   Operation 5666 'zext' 'zext_ln1715_1561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1656 = add i2 %zext_ln886_1665, i2 %zext_ln886_1666"   --->   Operation 5667 'add' 'add_ln1715_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5668 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1657 = add i2 %add_ln1715_1656, i2 %zext_ln886_1664"   --->   Operation 5668 'add' 'add_ln1715_1657' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5669 [1/1] (0.00ns)   --->   "%zext_ln1715_1562 = zext i2 %add_ln1715_1657"   --->   Operation 5669 'zext' 'zext_ln1715_1562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5670 [1/1] (0.43ns)   --->   "%add_ln1715_1658 = add i3 %zext_ln1715_1562, i3 %zext_ln1715_1561"   --->   Operation 5670 'add' 'add_ln1715_1658' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5671 [1/1] (0.00ns)   --->   "%zext_ln1715_1563 = zext i3 %add_ln1715_1658"   --->   Operation 5671 'zext' 'zext_ln1715_1563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5672 [1/1] (0.57ns)   --->   "%add_ln1715_1659 = add i4 %zext_ln1715_1563, i4 %zext_ln1715_1560"   --->   Operation 5672 'add' 'add_ln1715_1659' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5673 [1/1] (0.00ns)   --->   "%zext_ln1715_1564 = zext i4 %add_ln1715_1659"   --->   Operation 5673 'zext' 'zext_ln1715_1564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5674 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1660 = add i2 %zext_ln886_1667, i2 %zext_ln886_1668"   --->   Operation 5674 'add' 'add_ln1715_1660' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5675 [1/1] (0.00ns)   --->   "%zext_ln1715_1565 = zext i2 %add_ln1715_1660"   --->   Operation 5675 'zext' 'zext_ln1715_1565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5676 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1661 = add i2 %zext_ln886_1669, i2 %zext_ln886_1670"   --->   Operation 5676 'add' 'add_ln1715_1661' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5677 [1/1] (0.00ns)   --->   "%zext_ln1715_1566 = zext i2 %add_ln1715_1661"   --->   Operation 5677 'zext' 'zext_ln1715_1566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5678 [1/1] (0.43ns)   --->   "%add_ln1715_1662 = add i3 %zext_ln1715_1566, i3 %zext_ln1715_1565"   --->   Operation 5678 'add' 'add_ln1715_1662' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5679 [1/1] (0.00ns)   --->   "%zext_ln1715_1567 = zext i3 %add_ln1715_1662"   --->   Operation 5679 'zext' 'zext_ln1715_1567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5680 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1663 = add i2 %zext_ln886_1671, i2 %zext_ln886_1672"   --->   Operation 5680 'add' 'add_ln1715_1663' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5681 [1/1] (0.00ns)   --->   "%zext_ln1715_1568 = zext i2 %add_ln1715_1663"   --->   Operation 5681 'zext' 'zext_ln1715_1568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5682 [1/1] (0.00ns)   --->   "%zext_ln1715_1569 = zext i2 %add_ln1715_1665"   --->   Operation 5682 'zext' 'zext_ln1715_1569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5683 [1/1] (0.43ns)   --->   "%add_ln1715_1666 = add i3 %zext_ln1715_1569, i3 %zext_ln1715_1568"   --->   Operation 5683 'add' 'add_ln1715_1666' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5684 [1/1] (0.00ns)   --->   "%zext_ln1715_1570 = zext i3 %add_ln1715_1666"   --->   Operation 5684 'zext' 'zext_ln1715_1570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5685 [1/1] (0.57ns)   --->   "%add_ln1715_1667 = add i4 %zext_ln1715_1570, i4 %zext_ln1715_1567"   --->   Operation 5685 'add' 'add_ln1715_1667' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5686 [1/1] (0.00ns)   --->   "%zext_ln1715_1571 = zext i4 %add_ln1715_1667"   --->   Operation 5686 'zext' 'zext_ln1715_1571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5687 [1/1] (0.70ns)   --->   "%add_ln1715_1668 = add i5 %zext_ln1715_1571, i5 %zext_ln1715_1564"   --->   Operation 5687 'add' 'add_ln1715_1668' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5688 [1/1] (0.00ns)   --->   "%zext_ln1715_1572 = zext i5 %add_ln1715_1668"   --->   Operation 5688 'zext' 'zext_ln1715_1572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5689 [1/1] (0.00ns)   --->   "%zext_ln1715_1587 = zext i5 %add_ln1715_1685"   --->   Operation 5689 'zext' 'zext_ln1715_1587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5690 [1/1] (0.70ns)   --->   "%add_ln1715_1686 = add i6 %zext_ln1715_1587, i6 %zext_ln1715_1572"   --->   Operation 5690 'add' 'add_ln1715_1686' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5691 [1/1] (0.00ns)   --->   "%zext_ln1715_1588 = zext i6 %add_ln1715_1686"   --->   Operation 5691 'zext' 'zext_ln1715_1588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5692 [1/1] (0.70ns)   --->   "%add_ln1715_1687 = add i7 %zext_ln1715_1588, i7 %zext_ln1715_1557"   --->   Operation 5692 'add' 'add_ln1715_1687' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5693 [1/1] (0.00ns)   --->   "%zext_ln1715_1589 = zext i7 %add_ln1715_1687"   --->   Operation 5693 'zext' 'zext_ln1715_1589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5694 [1/1] (0.00ns)   --->   "%zext_ln1715_1592 = zext i3 %add_ln1715_1690"   --->   Operation 5694 'zext' 'zext_ln1715_1592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5695 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1691 = add i2 %zext_ln886_1698, i2 %zext_ln886_1699"   --->   Operation 5695 'add' 'add_ln1715_1691' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5696 [1/1] (0.00ns)   --->   "%zext_ln1715_1593 = zext i2 %add_ln1715_1691"   --->   Operation 5696 'zext' 'zext_ln1715_1593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1692 = add i2 %zext_ln886_1701, i2 %zext_ln886_1702"   --->   Operation 5697 'add' 'add_ln1715_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5698 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1693 = add i2 %add_ln1715_1692, i2 %zext_ln886_1700"   --->   Operation 5698 'add' 'add_ln1715_1693' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5699 [1/1] (0.00ns)   --->   "%zext_ln1715_1594 = zext i2 %add_ln1715_1693"   --->   Operation 5699 'zext' 'zext_ln1715_1594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5700 [1/1] (0.43ns)   --->   "%add_ln1715_1694 = add i3 %zext_ln1715_1594, i3 %zext_ln1715_1593"   --->   Operation 5700 'add' 'add_ln1715_1694' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5701 [1/1] (0.00ns)   --->   "%zext_ln1715_1595 = zext i3 %add_ln1715_1694"   --->   Operation 5701 'zext' 'zext_ln1715_1595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5702 [1/1] (0.57ns)   --->   "%add_ln1715_1695 = add i4 %zext_ln1715_1595, i4 %zext_ln1715_1592"   --->   Operation 5702 'add' 'add_ln1715_1695' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5703 [1/1] (0.00ns)   --->   "%zext_ln1715_1596 = zext i4 %add_ln1715_1695"   --->   Operation 5703 'zext' 'zext_ln1715_1596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5704 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1696 = add i2 %zext_ln886_1703, i2 %zext_ln886_1704"   --->   Operation 5704 'add' 'add_ln1715_1696' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5705 [1/1] (0.00ns)   --->   "%zext_ln1715_1597 = zext i2 %add_ln1715_1696"   --->   Operation 5705 'zext' 'zext_ln1715_1597' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5706 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1697 = add i2 %zext_ln886_1705, i2 %zext_ln886_1706"   --->   Operation 5706 'add' 'add_ln1715_1697' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5707 [1/1] (0.00ns)   --->   "%zext_ln1715_1598 = zext i2 %add_ln1715_1697"   --->   Operation 5707 'zext' 'zext_ln1715_1598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5708 [1/1] (0.43ns)   --->   "%add_ln1715_1698 = add i3 %zext_ln1715_1598, i3 %zext_ln1715_1597"   --->   Operation 5708 'add' 'add_ln1715_1698' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5709 [1/1] (0.00ns)   --->   "%zext_ln1715_1599 = zext i3 %add_ln1715_1698"   --->   Operation 5709 'zext' 'zext_ln1715_1599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5710 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1699 = add i2 %zext_ln886_1707, i2 %zext_ln886_1708"   --->   Operation 5710 'add' 'add_ln1715_1699' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5711 [1/1] (0.00ns)   --->   "%zext_ln1715_1600 = zext i2 %add_ln1715_1699"   --->   Operation 5711 'zext' 'zext_ln1715_1600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1700 = add i2 %zext_ln886_1710, i2 %zext_ln886_1711"   --->   Operation 5712 'add' 'add_ln1715_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5713 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1701 = add i2 %add_ln1715_1700, i2 %zext_ln886_1709"   --->   Operation 5713 'add' 'add_ln1715_1701' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5714 [1/1] (0.00ns)   --->   "%zext_ln1715_1601 = zext i2 %add_ln1715_1701"   --->   Operation 5714 'zext' 'zext_ln1715_1601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5715 [1/1] (0.43ns)   --->   "%add_ln1715_1702 = add i3 %zext_ln1715_1601, i3 %zext_ln1715_1600"   --->   Operation 5715 'add' 'add_ln1715_1702' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5716 [1/1] (0.00ns)   --->   "%zext_ln1715_1602 = zext i3 %add_ln1715_1702"   --->   Operation 5716 'zext' 'zext_ln1715_1602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5717 [1/1] (0.57ns)   --->   "%add_ln1715_1703 = add i4 %zext_ln1715_1602, i4 %zext_ln1715_1599"   --->   Operation 5717 'add' 'add_ln1715_1703' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5718 [1/1] (0.00ns)   --->   "%zext_ln1715_1603 = zext i4 %add_ln1715_1703"   --->   Operation 5718 'zext' 'zext_ln1715_1603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5719 [1/1] (0.70ns)   --->   "%add_ln1715_1704 = add i5 %zext_ln1715_1603, i5 %zext_ln1715_1596"   --->   Operation 5719 'add' 'add_ln1715_1704' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5720 [1/1] (0.00ns)   --->   "%zext_ln1715_1604 = zext i5 %add_ln1715_1704"   --->   Operation 5720 'zext' 'zext_ln1715_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5721 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1705 = add i2 %zext_ln886_1712, i2 %zext_ln886_1713"   --->   Operation 5721 'add' 'add_ln1715_1705' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5722 [1/1] (0.00ns)   --->   "%zext_ln1715_1605 = zext i2 %add_ln1715_1705"   --->   Operation 5722 'zext' 'zext_ln1715_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5723 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1706 = add i2 %zext_ln886_1714, i2 %zext_ln886_1715"   --->   Operation 5723 'add' 'add_ln1715_1706' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5724 [1/1] (0.00ns)   --->   "%zext_ln1715_1606 = zext i2 %add_ln1715_1706"   --->   Operation 5724 'zext' 'zext_ln1715_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5725 [1/1] (0.43ns)   --->   "%add_ln1715_1707 = add i3 %zext_ln1715_1606, i3 %zext_ln1715_1605"   --->   Operation 5725 'add' 'add_ln1715_1707' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5726 [1/1] (0.00ns)   --->   "%zext_ln1715_1607 = zext i3 %add_ln1715_1707"   --->   Operation 5726 'zext' 'zext_ln1715_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5727 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1708 = add i2 %zext_ln886_1716, i2 %zext_ln886_1717"   --->   Operation 5727 'add' 'add_ln1715_1708' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5728 [1/1] (0.00ns)   --->   "%zext_ln1715_1608 = zext i2 %add_ln1715_1708"   --->   Operation 5728 'zext' 'zext_ln1715_1608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1709 = add i2 %zext_ln886_1719, i2 %zext_ln886_1720"   --->   Operation 5729 'add' 'add_ln1715_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5730 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1710 = add i2 %add_ln1715_1709, i2 %zext_ln886_1718"   --->   Operation 5730 'add' 'add_ln1715_1710' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5731 [1/1] (0.00ns)   --->   "%zext_ln1715_1609 = zext i2 %add_ln1715_1710"   --->   Operation 5731 'zext' 'zext_ln1715_1609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5732 [1/1] (0.43ns)   --->   "%add_ln1715_1711 = add i3 %zext_ln1715_1609, i3 %zext_ln1715_1608"   --->   Operation 5732 'add' 'add_ln1715_1711' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5733 [1/1] (0.00ns)   --->   "%zext_ln1715_1610 = zext i3 %add_ln1715_1711"   --->   Operation 5733 'zext' 'zext_ln1715_1610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5734 [1/1] (0.57ns)   --->   "%add_ln1715_1712 = add i4 %zext_ln1715_1610, i4 %zext_ln1715_1607"   --->   Operation 5734 'add' 'add_ln1715_1712' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5735 [1/1] (0.00ns)   --->   "%zext_ln1715_1611 = zext i4 %add_ln1715_1712"   --->   Operation 5735 'zext' 'zext_ln1715_1611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5736 [1/1] (0.00ns)   --->   "%zext_ln1715_1618 = zext i4 %add_ln1715_1720"   --->   Operation 5736 'zext' 'zext_ln1715_1618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5737 [1/1] (0.70ns)   --->   "%add_ln1715_1721 = add i5 %zext_ln1715_1618, i5 %zext_ln1715_1611"   --->   Operation 5737 'add' 'add_ln1715_1721' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5738 [1/1] (0.00ns)   --->   "%zext_ln1715_1619 = zext i5 %add_ln1715_1721"   --->   Operation 5738 'zext' 'zext_ln1715_1619' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5739 [1/1] (0.70ns)   --->   "%add_ln1715_1722 = add i6 %zext_ln1715_1619, i6 %zext_ln1715_1604"   --->   Operation 5739 'add' 'add_ln1715_1722' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5740 [1/1] (0.00ns)   --->   "%zext_ln1715_1620 = zext i6 %add_ln1715_1722"   --->   Operation 5740 'zext' 'zext_ln1715_1620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5741 [1/1] (0.00ns)   --->   "%zext_ln1715_1635 = zext i5 %add_ln1715_1739"   --->   Operation 5741 'zext' 'zext_ln1715_1635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5742 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1740 = add i2 %zext_ln886_1748, i2 %zext_ln886_1749"   --->   Operation 5742 'add' 'add_ln1715_1740' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5743 [1/1] (0.00ns)   --->   "%zext_ln1715_1636 = zext i2 %add_ln1715_1740"   --->   Operation 5743 'zext' 'zext_ln1715_1636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5744 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1741 = add i2 %zext_ln886_1750, i2 %zext_ln886_1751"   --->   Operation 5744 'add' 'add_ln1715_1741' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5745 [1/1] (0.00ns)   --->   "%zext_ln1715_1637 = zext i2 %add_ln1715_1741"   --->   Operation 5745 'zext' 'zext_ln1715_1637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5746 [1/1] (0.43ns)   --->   "%add_ln1715_1742 = add i3 %zext_ln1715_1637, i3 %zext_ln1715_1636"   --->   Operation 5746 'add' 'add_ln1715_1742' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5747 [1/1] (0.00ns)   --->   "%zext_ln1715_1638 = zext i3 %add_ln1715_1742"   --->   Operation 5747 'zext' 'zext_ln1715_1638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5748 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1743 = add i2 %zext_ln886_1752, i2 %zext_ln886_1753"   --->   Operation 5748 'add' 'add_ln1715_1743' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5749 [1/1] (0.00ns)   --->   "%zext_ln1715_1639 = zext i2 %add_ln1715_1743"   --->   Operation 5749 'zext' 'zext_ln1715_1639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1744 = add i2 %zext_ln886_1755, i2 %zext_ln886_1756"   --->   Operation 5750 'add' 'add_ln1715_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5751 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1745 = add i2 %add_ln1715_1744, i2 %zext_ln886_1754"   --->   Operation 5751 'add' 'add_ln1715_1745' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5752 [1/1] (0.00ns)   --->   "%zext_ln1715_1640 = zext i2 %add_ln1715_1745"   --->   Operation 5752 'zext' 'zext_ln1715_1640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5753 [1/1] (0.43ns)   --->   "%add_ln1715_1746 = add i3 %zext_ln1715_1640, i3 %zext_ln1715_1639"   --->   Operation 5753 'add' 'add_ln1715_1746' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5754 [1/1] (0.00ns)   --->   "%zext_ln1715_1641 = zext i3 %add_ln1715_1746"   --->   Operation 5754 'zext' 'zext_ln1715_1641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5755 [1/1] (0.57ns)   --->   "%add_ln1715_1747 = add i4 %zext_ln1715_1641, i4 %zext_ln1715_1638"   --->   Operation 5755 'add' 'add_ln1715_1747' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5756 [1/1] (0.00ns)   --->   "%zext_ln1715_1642 = zext i4 %add_ln1715_1747"   --->   Operation 5756 'zext' 'zext_ln1715_1642' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5757 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1748 = add i2 %zext_ln886_1757, i2 %zext_ln886_1758"   --->   Operation 5757 'add' 'add_ln1715_1748' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5758 [1/1] (0.00ns)   --->   "%zext_ln1715_1643 = zext i2 %add_ln1715_1748"   --->   Operation 5758 'zext' 'zext_ln1715_1643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5759 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1749 = add i2 %zext_ln886_1759, i2 %zext_ln886_1760"   --->   Operation 5759 'add' 'add_ln1715_1749' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5760 [1/1] (0.00ns)   --->   "%zext_ln1715_1644 = zext i2 %add_ln1715_1749"   --->   Operation 5760 'zext' 'zext_ln1715_1644' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5761 [1/1] (0.43ns)   --->   "%add_ln1715_1750 = add i3 %zext_ln1715_1644, i3 %zext_ln1715_1643"   --->   Operation 5761 'add' 'add_ln1715_1750' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5762 [1/1] (0.00ns)   --->   "%zext_ln1715_1645 = zext i3 %add_ln1715_1750"   --->   Operation 5762 'zext' 'zext_ln1715_1645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5763 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1751 = add i2 %zext_ln886_1761, i2 %zext_ln886_1762"   --->   Operation 5763 'add' 'add_ln1715_1751' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5764 [1/1] (0.00ns)   --->   "%zext_ln1715_1646 = zext i2 %add_ln1715_1751"   --->   Operation 5764 'zext' 'zext_ln1715_1646' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1752 = add i2 %zext_ln886_1764, i2 %zext_ln1715_1526"   --->   Operation 5765 'add' 'add_ln1715_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5766 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1753 = add i2 %add_ln1715_1752, i2 %zext_ln886_1763"   --->   Operation 5766 'add' 'add_ln1715_1753' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5767 [1/1] (0.00ns)   --->   "%zext_ln1715_1647 = zext i2 %add_ln1715_1753"   --->   Operation 5767 'zext' 'zext_ln1715_1647' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5768 [1/1] (0.43ns)   --->   "%add_ln1715_1754 = add i3 %zext_ln1715_1647, i3 %zext_ln1715_1646"   --->   Operation 5768 'add' 'add_ln1715_1754' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5769 [1/1] (0.00ns)   --->   "%zext_ln1715_1648 = zext i3 %add_ln1715_1754"   --->   Operation 5769 'zext' 'zext_ln1715_1648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5770 [1/1] (0.57ns)   --->   "%add_ln1715_1755 = add i4 %zext_ln1715_1648, i4 %zext_ln1715_1645"   --->   Operation 5770 'add' 'add_ln1715_1755' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5771 [1/1] (0.00ns)   --->   "%zext_ln1715_1649 = zext i4 %add_ln1715_1755"   --->   Operation 5771 'zext' 'zext_ln1715_1649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5772 [1/1] (0.70ns)   --->   "%add_ln1715_1756 = add i5 %zext_ln1715_1649, i5 %zext_ln1715_1642"   --->   Operation 5772 'add' 'add_ln1715_1756' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5773 [1/1] (0.00ns)   --->   "%zext_ln1715_1650 = zext i5 %add_ln1715_1756"   --->   Operation 5773 'zext' 'zext_ln1715_1650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5774 [1/1] (0.70ns)   --->   "%add_ln1715_1757 = add i6 %zext_ln1715_1650, i6 %zext_ln1715_1635"   --->   Operation 5774 'add' 'add_ln1715_1757' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5775 [1/1] (0.00ns)   --->   "%zext_ln1715_1651 = zext i6 %add_ln1715_1757"   --->   Operation 5775 'zext' 'zext_ln1715_1651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5776 [1/1] (0.70ns)   --->   "%add_ln1715_1758 = add i7 %zext_ln1715_1651, i7 %zext_ln1715_1620"   --->   Operation 5776 'add' 'add_ln1715_1758' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5777 [1/1] (0.00ns)   --->   "%zext_ln1715_1652 = zext i7 %add_ln1715_1758"   --->   Operation 5777 'zext' 'zext_ln1715_1652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5778 [1/1] (0.70ns)   --->   "%add_ln1715_6 = add i8 %zext_ln1715_1652, i8 %zext_ln1715_1589"   --->   Operation 5778 'add' 'add_ln1715_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5779 [1/1] (0.00ns)   --->   "%r_V_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_6, i1 0"   --->   Operation 5779 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5780 [1/1] (0.71ns)   --->   "%accum_V_6 = add i9 %r_V_6, i9 368"   --->   Operation 5780 'add' 'accum_V_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5781 [1/1] (0.59ns)   --->   "%icmp_ln1081_6 = icmp_sgt  i9 %accum_V_6, i9 %sext_ln97"   --->   Operation 5781 'icmp' 'icmp_ln1081_6' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1784)   --->   "%xor_ln106_1467 = xor i1 %p_ZL7w_conv2_11_1_0_load, i1 %xor_ln106_1206" [./layer.h:106]   --->   Operation 5782 'xor' 'xor_ln106_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1784)   --->   "%xor_ln106_1468 = xor i1 %p_ZL7w_conv2_12_1_0_load, i1 %xor_ln106_1208" [./layer.h:106]   --->   Operation 5783 'xor' 'xor_ln106_1468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5784 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1785)   --->   "%xor_ln106_1469 = xor i1 %p_ZL7w_conv2_13_1_0_load, i1 %xor_ln106_1210" [./layer.h:106]   --->   Operation 5784 'xor' 'xor_ln106_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1785)   --->   "%xor_ln106_1470 = xor i1 %p_ZL7w_conv2_14_1_0_load, i1 %xor_ln106_1212" [./layer.h:106]   --->   Operation 5785 'xor' 'xor_ln106_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1787)   --->   "%xor_ln106_1471 = xor i1 %p_ZL7w_conv2_15_1_0_load, i1 %xor_ln106_1214" [./layer.h:106]   --->   Operation 5786 'xor' 'xor_ln106_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1787)   --->   "%xor_ln106_1472 = xor i1 %p_ZL7w_conv2_0_2_0_load, i1 %xor_ln106_1216" [./layer.h:106]   --->   Operation 5787 'xor' 'xor_ln106_1472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5788 [1/1] (0.12ns)   --->   "%xor_ln106_1473 = xor i1 %p_ZL7w_conv2_1_2_0_load, i1 %xor_ln106_1218" [./layer.h:106]   --->   Operation 5788 'xor' 'xor_ln106_1473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5789 [1/1] (0.12ns)   --->   "%xor_ln106_1474 = xor i1 %p_ZL7w_conv2_2_2_0_load, i1 %xor_ln106_1220" [./layer.h:106]   --->   Operation 5789 'xor' 'xor_ln106_1474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5790 [1/1] (0.12ns)   --->   "%xor_ln106_1475 = xor i1 %p_ZL7w_conv2_3_2_0_load, i1 %xor_ln106_1222" [./layer.h:106]   --->   Operation 5790 'xor' 'xor_ln106_1475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1794)   --->   "%xor_ln106_1476 = xor i1 %p_ZL7w_conv2_4_2_0_load, i1 %xor_ln106_1224" [./layer.h:106]   --->   Operation 5791 'xor' 'xor_ln106_1476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1794)   --->   "%xor_ln106_1477 = xor i1 %p_ZL7w_conv2_5_2_0_load, i1 %xor_ln106_1226" [./layer.h:106]   --->   Operation 5792 'xor' 'xor_ln106_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1795)   --->   "%xor_ln106_1478 = xor i1 %p_ZL7w_conv2_6_2_0_load, i1 %xor_ln106_1228" [./layer.h:106]   --->   Operation 5793 'xor' 'xor_ln106_1478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1795)   --->   "%xor_ln106_1479 = xor i1 %p_ZL7w_conv2_7_2_0_load, i1 %xor_ln106_1230" [./layer.h:106]   --->   Operation 5794 'xor' 'xor_ln106_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1797)   --->   "%xor_ln106_1480 = xor i1 %p_ZL7w_conv2_8_2_0_load, i1 %xor_ln106_1232" [./layer.h:106]   --->   Operation 5795 'xor' 'xor_ln106_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1797)   --->   "%xor_ln106_1481 = xor i1 %p_ZL7w_conv2_9_2_0_load, i1 %xor_ln106_1234" [./layer.h:106]   --->   Operation 5796 'xor' 'xor_ln106_1481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5797 [1/1] (0.12ns)   --->   "%xor_ln106_1482 = xor i1 %p_ZL7w_conv2_10_2_0_load, i1 %xor_ln106_1236" [./layer.h:106]   --->   Operation 5797 'xor' 'xor_ln106_1482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5798 [1/1] (0.12ns)   --->   "%xor_ln106_1483 = xor i1 %p_ZL7w_conv2_11_2_0_load, i1 %xor_ln106_1238" [./layer.h:106]   --->   Operation 5798 'xor' 'xor_ln106_1483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5799 [1/1] (0.12ns)   --->   "%xor_ln106_1484 = xor i1 %p_ZL7w_conv2_12_2_0_load, i1 %xor_ln106_1240" [./layer.h:106]   --->   Operation 5799 'xor' 'xor_ln106_1484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1802)   --->   "%xor_ln106_1485 = xor i1 %p_ZL7w_conv2_13_2_0_load, i1 %xor_ln106_1242" [./layer.h:106]   --->   Operation 5800 'xor' 'xor_ln106_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1802)   --->   "%xor_ln106_1486 = xor i1 %p_ZL7w_conv2_14_2_0_load, i1 %xor_ln106_1244" [./layer.h:106]   --->   Operation 5801 'xor' 'xor_ln106_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1803)   --->   "%xor_ln106_1487 = xor i1 %p_ZL7w_conv2_15_2_0_load, i1 %xor_ln106_1246" [./layer.h:106]   --->   Operation 5802 'xor' 'xor_ln106_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1803)   --->   "%xor_ln106_1488 = xor i1 %p_ZL7w_conv2_0_0_1_load, i1 %xor_ln106_1344" [./layer.h:106]   --->   Operation 5803 'xor' 'xor_ln106_1488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1805)   --->   "%xor_ln106_1489 = xor i1 %p_ZL7w_conv2_1_0_1_load, i1 %xor_ln106_1346" [./layer.h:106]   --->   Operation 5804 'xor' 'xor_ln106_1489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1805)   --->   "%xor_ln106_1490 = xor i1 %p_ZL7w_conv2_2_0_1_load, i1 %xor_ln106_1348" [./layer.h:106]   --->   Operation 5805 'xor' 'xor_ln106_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5806 [1/1] (0.12ns)   --->   "%xor_ln106_1518 = xor i1 %p_ZL7w_conv2_14_1_1_load, i1 %xor_ln106_1404" [./layer.h:106]   --->   Operation 5806 'xor' 'xor_ln106_1518' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5807 [1/1] (0.12ns)   --->   "%xor_ln106_1519 = xor i1 %p_ZL7w_conv2_15_1_1_load, i1 %xor_ln106_1406" [./layer.h:106]   --->   Operation 5807 'xor' 'xor_ln106_1519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5808 [1/1] (0.12ns)   --->   "%xor_ln106_1520 = xor i1 %p_ZL7w_conv2_0_2_1_load, i1 %xor_ln106_1408" [./layer.h:106]   --->   Operation 5808 'xor' 'xor_ln106_1520' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1838)   --->   "%xor_ln106_1521 = xor i1 %p_ZL7w_conv2_1_2_1_load, i1 %xor_ln106_1410" [./layer.h:106]   --->   Operation 5809 'xor' 'xor_ln106_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1838)   --->   "%xor_ln106_1522 = xor i1 %p_ZL7w_conv2_2_2_1_load, i1 %xor_ln106_1412" [./layer.h:106]   --->   Operation 5810 'xor' 'xor_ln106_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1839)   --->   "%xor_ln106_1523 = xor i1 %p_ZL7w_conv2_3_2_1_load, i1 %xor_ln106_1414" [./layer.h:106]   --->   Operation 5811 'xor' 'xor_ln106_1523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1839)   --->   "%xor_ln106_1524 = xor i1 %p_ZL7w_conv2_4_2_1_load, i1 %xor_ln106_1416" [./layer.h:106]   --->   Operation 5812 'xor' 'xor_ln106_1524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1841)   --->   "%xor_ln106_1525 = xor i1 %p_ZL7w_conv2_5_2_1_load, i1 %xor_ln106_1418" [./layer.h:106]   --->   Operation 5813 'xor' 'xor_ln106_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1841)   --->   "%xor_ln106_1526 = xor i1 %p_ZL7w_conv2_6_2_1_load, i1 %xor_ln106_1420" [./layer.h:106]   --->   Operation 5814 'xor' 'xor_ln106_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5815 [1/1] (0.12ns)   --->   "%xor_ln106_1527 = xor i1 %p_ZL7w_conv2_7_2_1_load, i1 %xor_ln106_1422" [./layer.h:106]   --->   Operation 5815 'xor' 'xor_ln106_1527' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5816 [1/1] (0.12ns)   --->   "%xor_ln106_1528 = xor i1 %p_ZL7w_conv2_8_2_1_load, i1 %xor_ln106_1424" [./layer.h:106]   --->   Operation 5816 'xor' 'xor_ln106_1528' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5817 [1/1] (0.12ns)   --->   "%xor_ln106_1529 = xor i1 %p_ZL7w_conv2_9_2_1_load, i1 %xor_ln106_1426" [./layer.h:106]   --->   Operation 5817 'xor' 'xor_ln106_1529' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1847)   --->   "%xor_ln106_1530 = xor i1 %p_ZL7w_conv2_10_2_1_load, i1 %xor_ln106_1428" [./layer.h:106]   --->   Operation 5818 'xor' 'xor_ln106_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1847)   --->   "%xor_ln106_1531 = xor i1 %p_ZL7w_conv2_11_2_1_load, i1 %xor_ln106_1430" [./layer.h:106]   --->   Operation 5819 'xor' 'xor_ln106_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5820 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1848)   --->   "%xor_ln106_1532 = xor i1 %p_ZL7w_conv2_12_2_1_load, i1 %xor_ln106_1432" [./layer.h:106]   --->   Operation 5820 'xor' 'xor_ln106_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1848)   --->   "%xor_ln106_1533 = xor i1 %p_ZL7w_conv2_13_2_1_load, i1 %xor_ln106_1434" [./layer.h:106]   --->   Operation 5821 'xor' 'xor_ln106_1533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5822 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1850)   --->   "%xor_ln106_1534 = xor i1 %p_ZL7w_conv2_14_2_1_load, i1 %xor_ln106_1436" [./layer.h:106]   --->   Operation 5822 'xor' 'xor_ln106_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5823 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1850)   --->   "%xor_ln106_1535 = xor i1 %p_ZL7w_conv2_15_2_1_load, i1 %xor_ln106_1438" [./layer.h:106]   --->   Operation 5823 'xor' 'xor_ln106_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5824 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%tmp_2002 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_0_load_2, i10 9" [./layer.h:106]   --->   Operation 5824 'bitselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%xor_ln106_1600 = xor i1 %tmp_2002, i1 1" [./layer.h:106]   --->   Operation 5825 'xor' 'xor_ln106_1600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%xor_ln106_1601 = xor i1 %p_ZL7w_conv2_0_2_2_load, i1 %xor_ln106_1600" [./layer.h:106]   --->   Operation 5826 'xor' 'xor_ln106_1601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%tmp_2003 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_1_load_2, i10 9" [./layer.h:106]   --->   Operation 5827 'bitselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%xor_ln106_1602 = xor i1 %tmp_2003, i1 1" [./layer.h:106]   --->   Operation 5828 'xor' 'xor_ln106_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%xor_ln106_1603 = xor i1 %p_ZL7w_conv2_1_2_2_load, i1 %xor_ln106_1602" [./layer.h:106]   --->   Operation 5829 'xor' 'xor_ln106_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%tmp_2004 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_2_load_2, i10 9" [./layer.h:106]   --->   Operation 5830 'bitselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%xor_ln106_1604 = xor i1 %tmp_2004, i1 1" [./layer.h:106]   --->   Operation 5831 'xor' 'xor_ln106_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%xor_ln106_1605 = xor i1 %p_ZL7w_conv2_2_2_2_load, i1 %xor_ln106_1604" [./layer.h:106]   --->   Operation 5832 'xor' 'xor_ln106_1605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%tmp_2005 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_3_load_2, i10 9" [./layer.h:106]   --->   Operation 5833 'bitselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%xor_ln106_1606 = xor i1 %tmp_2005, i1 1" [./layer.h:106]   --->   Operation 5834 'xor' 'xor_ln106_1606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%xor_ln106_1607 = xor i1 %p_ZL7w_conv2_3_2_2_load, i1 %xor_ln106_1606" [./layer.h:106]   --->   Operation 5835 'xor' 'xor_ln106_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1609)   --->   "%tmp_2006 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_4_load_2, i10 9" [./layer.h:106]   --->   Operation 5836 'bitselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1609)   --->   "%xor_ln106_1608 = xor i1 %tmp_2006, i1 1" [./layer.h:106]   --->   Operation 5837 'xor' 'xor_ln106_1608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5838 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1609 = xor i1 %p_ZL7w_conv2_4_2_2_load, i1 %xor_ln106_1608" [./layer.h:106]   --->   Operation 5838 'xor' 'xor_ln106_1609' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1611)   --->   "%tmp_2007 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_5_load_2, i10 9" [./layer.h:106]   --->   Operation 5839 'bitselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1611)   --->   "%xor_ln106_1610 = xor i1 %tmp_2007, i1 1" [./layer.h:106]   --->   Operation 5840 'xor' 'xor_ln106_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5841 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1611 = xor i1 %p_ZL7w_conv2_5_2_2_load, i1 %xor_ln106_1610" [./layer.h:106]   --->   Operation 5841 'xor' 'xor_ln106_1611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1613)   --->   "%tmp_2008 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_6_load_2, i10 9" [./layer.h:106]   --->   Operation 5842 'bitselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1613)   --->   "%xor_ln106_1612 = xor i1 %tmp_2008, i1 1" [./layer.h:106]   --->   Operation 5843 'xor' 'xor_ln106_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5844 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1613 = xor i1 %p_ZL7w_conv2_6_2_2_load, i1 %xor_ln106_1612" [./layer.h:106]   --->   Operation 5844 'xor' 'xor_ln106_1613' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%tmp_2009 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_7_load_2, i10 9" [./layer.h:106]   --->   Operation 5845 'bitselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%xor_ln106_1614 = xor i1 %tmp_2009, i1 1" [./layer.h:106]   --->   Operation 5846 'xor' 'xor_ln106_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%xor_ln106_1615 = xor i1 %p_ZL7w_conv2_7_2_2_load, i1 %xor_ln106_1614" [./layer.h:106]   --->   Operation 5847 'xor' 'xor_ln106_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%tmp_2010 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_8_load_2, i10 9" [./layer.h:106]   --->   Operation 5848 'bitselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%xor_ln106_1616 = xor i1 %tmp_2010, i1 1" [./layer.h:106]   --->   Operation 5849 'xor' 'xor_ln106_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%xor_ln106_1617 = xor i1 %p_ZL7w_conv2_8_2_2_load, i1 %xor_ln106_1616" [./layer.h:106]   --->   Operation 5850 'xor' 'xor_ln106_1617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5851 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%tmp_2011 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_9_load_2, i10 9" [./layer.h:106]   --->   Operation 5851 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5852 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%xor_ln106_1618 = xor i1 %tmp_2011, i1 1" [./layer.h:106]   --->   Operation 5852 'xor' 'xor_ln106_1618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5853 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%xor_ln106_1619 = xor i1 %p_ZL7w_conv2_9_2_2_load, i1 %xor_ln106_1618" [./layer.h:106]   --->   Operation 5853 'xor' 'xor_ln106_1619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%tmp_2012 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_10_load_2, i10 9" [./layer.h:106]   --->   Operation 5854 'bitselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%xor_ln106_1620 = xor i1 %tmp_2012, i1 1" [./layer.h:106]   --->   Operation 5855 'xor' 'xor_ln106_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%xor_ln106_1621 = xor i1 %p_ZL7w_conv2_10_2_2_load, i1 %xor_ln106_1620" [./layer.h:106]   --->   Operation 5856 'xor' 'xor_ln106_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%tmp_2013 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_11_load_2, i10 9" [./layer.h:106]   --->   Operation 5857 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%xor_ln106_1622 = xor i1 %tmp_2013, i1 1" [./layer.h:106]   --->   Operation 5858 'xor' 'xor_ln106_1622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5859 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%xor_ln106_1623 = xor i1 %p_ZL7w_conv2_11_2_2_load, i1 %xor_ln106_1622" [./layer.h:106]   --->   Operation 5859 'xor' 'xor_ln106_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5860 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%tmp_2014 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_12_load_2, i10 9" [./layer.h:106]   --->   Operation 5860 'bitselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%xor_ln106_1624 = xor i1 %tmp_2014, i1 1" [./layer.h:106]   --->   Operation 5861 'xor' 'xor_ln106_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5862 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%xor_ln106_1625 = xor i1 %p_ZL7w_conv2_12_2_2_load, i1 %xor_ln106_1624" [./layer.h:106]   --->   Operation 5862 'xor' 'xor_ln106_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5863 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1627)   --->   "%tmp_2015 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_13_load_2, i10 9" [./layer.h:106]   --->   Operation 5863 'bitselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1627)   --->   "%xor_ln106_1626 = xor i1 %tmp_2015, i1 1" [./layer.h:106]   --->   Operation 5864 'xor' 'xor_ln106_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5865 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1627 = xor i1 %p_ZL7w_conv2_13_2_2_load, i1 %xor_ln106_1626" [./layer.h:106]   --->   Operation 5865 'xor' 'xor_ln106_1627' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1629)   --->   "%tmp_2016 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_14_load_2, i10 9" [./layer.h:106]   --->   Operation 5866 'bitselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1629)   --->   "%xor_ln106_1628 = xor i1 %tmp_2016, i1 1" [./layer.h:106]   --->   Operation 5867 'xor' 'xor_ln106_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5868 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1629 = xor i1 %p_ZL7w_conv2_14_2_2_load, i1 %xor_ln106_1628" [./layer.h:106]   --->   Operation 5868 'xor' 'xor_ln106_1629' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1631)   --->   "%tmp_2017 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i10, i10 %input_15_load_2, i10 9" [./layer.h:106]   --->   Operation 5869 'bitselect' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_1631)   --->   "%xor_ln106_1630 = xor i1 %tmp_2017, i1 1" [./layer.h:106]   --->   Operation 5870 'xor' 'xor_ln106_1630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5871 [1/1] (0.12ns) (out node of the LUT)   --->   "%xor_ln106_1631 = xor i1 %p_ZL7w_conv2_15_2_2_load, i1 %xor_ln106_1630" [./layer.h:106]   --->   Operation 5871 'xor' 'xor_ln106_1631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5872 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1784)   --->   "%zext_ln886_1792 = zext i1 %xor_ln106_1467"   --->   Operation 5872 'zext' 'zext_ln886_1792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1784)   --->   "%zext_ln886_1793 = zext i1 %xor_ln106_1468"   --->   Operation 5873 'zext' 'zext_ln886_1793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1785)   --->   "%zext_ln886_1794 = zext i1 %xor_ln106_1469"   --->   Operation 5874 'zext' 'zext_ln886_1794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1785)   --->   "%zext_ln886_1795 = zext i1 %xor_ln106_1470"   --->   Operation 5875 'zext' 'zext_ln886_1795' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1787)   --->   "%zext_ln886_1796 = zext i1 %xor_ln106_1471"   --->   Operation 5876 'zext' 'zext_ln886_1796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1787)   --->   "%zext_ln886_1797 = zext i1 %xor_ln106_1472"   --->   Operation 5877 'zext' 'zext_ln886_1797' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5878 [1/1] (0.00ns)   --->   "%zext_ln886_1798 = zext i1 %xor_ln106_1473"   --->   Operation 5878 'zext' 'zext_ln886_1798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5879 [1/1] (0.00ns)   --->   "%zext_ln886_1799 = zext i1 %xor_ln106_1474"   --->   Operation 5879 'zext' 'zext_ln886_1799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5880 [1/1] (0.00ns)   --->   "%zext_ln886_1800 = zext i1 %xor_ln106_1475"   --->   Operation 5880 'zext' 'zext_ln886_1800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1794)   --->   "%zext_ln886_1801 = zext i1 %xor_ln106_1476"   --->   Operation 5881 'zext' 'zext_ln886_1801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1794)   --->   "%zext_ln886_1802 = zext i1 %xor_ln106_1477"   --->   Operation 5882 'zext' 'zext_ln886_1802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1795)   --->   "%zext_ln886_1803 = zext i1 %xor_ln106_1478"   --->   Operation 5883 'zext' 'zext_ln886_1803' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1795)   --->   "%zext_ln886_1804 = zext i1 %xor_ln106_1479"   --->   Operation 5884 'zext' 'zext_ln886_1804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1797)   --->   "%zext_ln886_1805 = zext i1 %xor_ln106_1480"   --->   Operation 5885 'zext' 'zext_ln886_1805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1797)   --->   "%zext_ln886_1806 = zext i1 %xor_ln106_1481"   --->   Operation 5886 'zext' 'zext_ln886_1806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5887 [1/1] (0.00ns)   --->   "%zext_ln886_1807 = zext i1 %xor_ln106_1482"   --->   Operation 5887 'zext' 'zext_ln886_1807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5888 [1/1] (0.00ns)   --->   "%zext_ln886_1808 = zext i1 %xor_ln106_1483"   --->   Operation 5888 'zext' 'zext_ln886_1808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5889 [1/1] (0.00ns)   --->   "%zext_ln886_1809 = zext i1 %xor_ln106_1484"   --->   Operation 5889 'zext' 'zext_ln886_1809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1802)   --->   "%zext_ln886_1810 = zext i1 %xor_ln106_1485"   --->   Operation 5890 'zext' 'zext_ln886_1810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1802)   --->   "%zext_ln886_1811 = zext i1 %xor_ln106_1486"   --->   Operation 5891 'zext' 'zext_ln886_1811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1803)   --->   "%zext_ln886_1812 = zext i1 %xor_ln106_1487"   --->   Operation 5892 'zext' 'zext_ln886_1812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1803)   --->   "%zext_ln886_1813 = zext i1 %xor_ln106_1488"   --->   Operation 5893 'zext' 'zext_ln886_1813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1805)   --->   "%zext_ln886_1814 = zext i1 %xor_ln106_1489"   --->   Operation 5894 'zext' 'zext_ln886_1814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1805)   --->   "%zext_ln886_1815 = zext i1 %xor_ln106_1490"   --->   Operation 5895 'zext' 'zext_ln886_1815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5896 [1/1] (0.00ns)   --->   "%zext_ln886_1843 = zext i1 %xor_ln106_1518"   --->   Operation 5896 'zext' 'zext_ln886_1843' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5897 [1/1] (0.00ns)   --->   "%zext_ln886_1844 = zext i1 %xor_ln106_1519"   --->   Operation 5897 'zext' 'zext_ln886_1844' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5898 [1/1] (0.00ns)   --->   "%zext_ln886_1845 = zext i1 %xor_ln106_1520"   --->   Operation 5898 'zext' 'zext_ln886_1845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1838)   --->   "%zext_ln886_1846 = zext i1 %xor_ln106_1521"   --->   Operation 5899 'zext' 'zext_ln886_1846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1838)   --->   "%zext_ln886_1847 = zext i1 %xor_ln106_1522"   --->   Operation 5900 'zext' 'zext_ln886_1847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1839)   --->   "%zext_ln886_1848 = zext i1 %xor_ln106_1523"   --->   Operation 5901 'zext' 'zext_ln886_1848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5902 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1839)   --->   "%zext_ln886_1849 = zext i1 %xor_ln106_1524"   --->   Operation 5902 'zext' 'zext_ln886_1849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1841)   --->   "%zext_ln886_1850 = zext i1 %xor_ln106_1525"   --->   Operation 5903 'zext' 'zext_ln886_1850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1841)   --->   "%zext_ln886_1851 = zext i1 %xor_ln106_1526"   --->   Operation 5904 'zext' 'zext_ln886_1851' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5905 [1/1] (0.00ns)   --->   "%zext_ln886_1852 = zext i1 %xor_ln106_1527"   --->   Operation 5905 'zext' 'zext_ln886_1852' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5906 [1/1] (0.00ns)   --->   "%zext_ln886_1853 = zext i1 %xor_ln106_1528"   --->   Operation 5906 'zext' 'zext_ln886_1853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5907 [1/1] (0.00ns)   --->   "%zext_ln886_1854 = zext i1 %xor_ln106_1529"   --->   Operation 5907 'zext' 'zext_ln886_1854' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1847)   --->   "%zext_ln886_1855 = zext i1 %xor_ln106_1530"   --->   Operation 5908 'zext' 'zext_ln886_1855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1847)   --->   "%zext_ln886_1856 = zext i1 %xor_ln106_1531"   --->   Operation 5909 'zext' 'zext_ln886_1856' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1848)   --->   "%zext_ln886_1857 = zext i1 %xor_ln106_1532"   --->   Operation 5910 'zext' 'zext_ln886_1857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1848)   --->   "%zext_ln886_1858 = zext i1 %xor_ln106_1533"   --->   Operation 5911 'zext' 'zext_ln886_1858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1850)   --->   "%zext_ln886_1859 = zext i1 %xor_ln106_1534"   --->   Operation 5912 'zext' 'zext_ln886_1859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1850)   --->   "%zext_ln886_1860 = zext i1 %xor_ln106_1535"   --->   Operation 5913 'zext' 'zext_ln886_1860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%zext_ln886_1893 = zext i1 %xor_ln106_1601"   --->   Operation 5914 'zext' 'zext_ln886_1893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5915 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1883)   --->   "%zext_ln886_1894 = zext i1 %xor_ln106_1603"   --->   Operation 5915 'zext' 'zext_ln886_1894' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5916 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%zext_ln886_1895 = zext i1 %xor_ln106_1605"   --->   Operation 5916 'zext' 'zext_ln886_1895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1885)   --->   "%zext_ln886_1896 = zext i1 %xor_ln106_1607"   --->   Operation 5917 'zext' 'zext_ln886_1896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5918 [1/1] (0.00ns)   --->   "%zext_ln886_1897 = zext i1 %xor_ln106_1609"   --->   Operation 5918 'zext' 'zext_ln886_1897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5919 [1/1] (0.00ns)   --->   "%zext_ln886_1898 = zext i1 %xor_ln106_1611"   --->   Operation 5919 'zext' 'zext_ln886_1898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5920 [1/1] (0.00ns)   --->   "%zext_ln886_1899 = zext i1 %xor_ln106_1613"   --->   Operation 5920 'zext' 'zext_ln886_1899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%zext_ln886_1900 = zext i1 %xor_ln106_1615"   --->   Operation 5921 'zext' 'zext_ln886_1900' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5922 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1890)   --->   "%zext_ln886_1901 = zext i1 %xor_ln106_1617"   --->   Operation 5922 'zext' 'zext_ln886_1901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%zext_ln886_1902 = zext i1 %xor_ln106_1619"   --->   Operation 5923 'zext' 'zext_ln886_1902' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5924 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1891)   --->   "%zext_ln886_1903 = zext i1 %xor_ln106_1621"   --->   Operation 5924 'zext' 'zext_ln886_1903' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%zext_ln886_1904 = zext i1 %xor_ln106_1623"   --->   Operation 5925 'zext' 'zext_ln886_1904' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node add_ln1715_1893)   --->   "%zext_ln886_1905 = zext i1 %xor_ln106_1625"   --->   Operation 5926 'zext' 'zext_ln886_1905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5927 [1/1] (0.00ns)   --->   "%zext_ln886_1906 = zext i1 %xor_ln106_1627"   --->   Operation 5927 'zext' 'zext_ln886_1906' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5928 [1/1] (0.00ns)   --->   "%zext_ln886_1907 = zext i1 %xor_ln106_1629"   --->   Operation 5928 'zext' 'zext_ln886_1907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5929 [1/1] (0.00ns)   --->   "%zext_ln1715_1653 = zext i1 %xor_ln106_1631"   --->   Operation 5929 'zext' 'zext_ln1715_1653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5930 [1/1] (0.00ns)   --->   "%zext_ln1715_1668 = zext i5 %add_ln1715_1775"   --->   Operation 5930 'zext' 'zext_ln1715_1668' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5931 [1/1] (0.00ns)   --->   "%zext_ln1715_1675 = zext i4 %add_ln1715_1783"   --->   Operation 5931 'zext' 'zext_ln1715_1675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5932 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1784 = add i2 %zext_ln886_1792, i2 %zext_ln886_1793"   --->   Operation 5932 'add' 'add_ln1715_1784' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5933 [1/1] (0.00ns)   --->   "%zext_ln1715_1676 = zext i2 %add_ln1715_1784"   --->   Operation 5933 'zext' 'zext_ln1715_1676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5934 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1785 = add i2 %zext_ln886_1794, i2 %zext_ln886_1795"   --->   Operation 5934 'add' 'add_ln1715_1785' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5935 [1/1] (0.00ns)   --->   "%zext_ln1715_1677 = zext i2 %add_ln1715_1785"   --->   Operation 5935 'zext' 'zext_ln1715_1677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5936 [1/1] (0.43ns)   --->   "%add_ln1715_1786 = add i3 %zext_ln1715_1677, i3 %zext_ln1715_1676"   --->   Operation 5936 'add' 'add_ln1715_1786' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5937 [1/1] (0.00ns)   --->   "%zext_ln1715_1678 = zext i3 %add_ln1715_1786"   --->   Operation 5937 'zext' 'zext_ln1715_1678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5938 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1787 = add i2 %zext_ln886_1796, i2 %zext_ln886_1797"   --->   Operation 5938 'add' 'add_ln1715_1787' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5939 [1/1] (0.00ns)   --->   "%zext_ln1715_1679 = zext i2 %add_ln1715_1787"   --->   Operation 5939 'zext' 'zext_ln1715_1679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1788 = add i2 %zext_ln886_1799, i2 %zext_ln886_1800"   --->   Operation 5940 'add' 'add_ln1715_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5941 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1789 = add i2 %add_ln1715_1788, i2 %zext_ln886_1798"   --->   Operation 5941 'add' 'add_ln1715_1789' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5942 [1/1] (0.00ns)   --->   "%zext_ln1715_1680 = zext i2 %add_ln1715_1789"   --->   Operation 5942 'zext' 'zext_ln1715_1680' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5943 [1/1] (0.43ns)   --->   "%add_ln1715_1790 = add i3 %zext_ln1715_1680, i3 %zext_ln1715_1679"   --->   Operation 5943 'add' 'add_ln1715_1790' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5944 [1/1] (0.00ns)   --->   "%zext_ln1715_1681 = zext i3 %add_ln1715_1790"   --->   Operation 5944 'zext' 'zext_ln1715_1681' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5945 [1/1] (0.57ns)   --->   "%add_ln1715_1791 = add i4 %zext_ln1715_1681, i4 %zext_ln1715_1678"   --->   Operation 5945 'add' 'add_ln1715_1791' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5946 [1/1] (0.00ns)   --->   "%zext_ln1715_1682 = zext i4 %add_ln1715_1791"   --->   Operation 5946 'zext' 'zext_ln1715_1682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5947 [1/1] (0.70ns)   --->   "%add_ln1715_1792 = add i5 %zext_ln1715_1682, i5 %zext_ln1715_1675"   --->   Operation 5947 'add' 'add_ln1715_1792' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5948 [1/1] (0.00ns)   --->   "%zext_ln1715_1683 = zext i5 %add_ln1715_1792"   --->   Operation 5948 'zext' 'zext_ln1715_1683' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5949 [1/1] (0.70ns)   --->   "%add_ln1715_1793 = add i6 %zext_ln1715_1683, i6 %zext_ln1715_1668"   --->   Operation 5949 'add' 'add_ln1715_1793' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5950 [1/1] (0.00ns)   --->   "%zext_ln1715_1684 = zext i6 %add_ln1715_1793"   --->   Operation 5950 'zext' 'zext_ln1715_1684' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5951 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1794 = add i2 %zext_ln886_1801, i2 %zext_ln886_1802"   --->   Operation 5951 'add' 'add_ln1715_1794' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5952 [1/1] (0.00ns)   --->   "%zext_ln1715_1685 = zext i2 %add_ln1715_1794"   --->   Operation 5952 'zext' 'zext_ln1715_1685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5953 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1795 = add i2 %zext_ln886_1803, i2 %zext_ln886_1804"   --->   Operation 5953 'add' 'add_ln1715_1795' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5954 [1/1] (0.00ns)   --->   "%zext_ln1715_1686 = zext i2 %add_ln1715_1795"   --->   Operation 5954 'zext' 'zext_ln1715_1686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5955 [1/1] (0.43ns)   --->   "%add_ln1715_1796 = add i3 %zext_ln1715_1686, i3 %zext_ln1715_1685"   --->   Operation 5955 'add' 'add_ln1715_1796' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5956 [1/1] (0.00ns)   --->   "%zext_ln1715_1687 = zext i3 %add_ln1715_1796"   --->   Operation 5956 'zext' 'zext_ln1715_1687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5957 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1797 = add i2 %zext_ln886_1805, i2 %zext_ln886_1806"   --->   Operation 5957 'add' 'add_ln1715_1797' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5958 [1/1] (0.00ns)   --->   "%zext_ln1715_1688 = zext i2 %add_ln1715_1797"   --->   Operation 5958 'zext' 'zext_ln1715_1688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1798 = add i2 %zext_ln886_1808, i2 %zext_ln886_1809"   --->   Operation 5959 'add' 'add_ln1715_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5960 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1799 = add i2 %add_ln1715_1798, i2 %zext_ln886_1807"   --->   Operation 5960 'add' 'add_ln1715_1799' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5961 [1/1] (0.00ns)   --->   "%zext_ln1715_1689 = zext i2 %add_ln1715_1799"   --->   Operation 5961 'zext' 'zext_ln1715_1689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5962 [1/1] (0.43ns)   --->   "%add_ln1715_1800 = add i3 %zext_ln1715_1689, i3 %zext_ln1715_1688"   --->   Operation 5962 'add' 'add_ln1715_1800' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5963 [1/1] (0.00ns)   --->   "%zext_ln1715_1690 = zext i3 %add_ln1715_1800"   --->   Operation 5963 'zext' 'zext_ln1715_1690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5964 [1/1] (0.57ns)   --->   "%add_ln1715_1801 = add i4 %zext_ln1715_1690, i4 %zext_ln1715_1687"   --->   Operation 5964 'add' 'add_ln1715_1801' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5965 [1/1] (0.00ns)   --->   "%zext_ln1715_1691 = zext i4 %add_ln1715_1801"   --->   Operation 5965 'zext' 'zext_ln1715_1691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5966 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1802 = add i2 %zext_ln886_1810, i2 %zext_ln886_1811"   --->   Operation 5966 'add' 'add_ln1715_1802' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5967 [1/1] (0.00ns)   --->   "%zext_ln1715_1692 = zext i2 %add_ln1715_1802"   --->   Operation 5967 'zext' 'zext_ln1715_1692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5968 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1803 = add i2 %zext_ln886_1812, i2 %zext_ln886_1813"   --->   Operation 5968 'add' 'add_ln1715_1803' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5969 [1/1] (0.00ns)   --->   "%zext_ln1715_1693 = zext i2 %add_ln1715_1803"   --->   Operation 5969 'zext' 'zext_ln1715_1693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5970 [1/1] (0.43ns)   --->   "%add_ln1715_1804 = add i3 %zext_ln1715_1693, i3 %zext_ln1715_1692"   --->   Operation 5970 'add' 'add_ln1715_1804' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5971 [1/1] (0.00ns)   --->   "%zext_ln1715_1694 = zext i3 %add_ln1715_1804"   --->   Operation 5971 'zext' 'zext_ln1715_1694' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5972 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1805 = add i2 %zext_ln886_1814, i2 %zext_ln886_1815"   --->   Operation 5972 'add' 'add_ln1715_1805' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5973 [1/1] (0.00ns)   --->   "%zext_ln1715_1695 = zext i2 %add_ln1715_1805"   --->   Operation 5973 'zext' 'zext_ln1715_1695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5974 [1/1] (0.00ns)   --->   "%zext_ln1715_1696 = zext i2 %add_ln1715_1807"   --->   Operation 5974 'zext' 'zext_ln1715_1696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5975 [1/1] (0.43ns)   --->   "%add_ln1715_1808 = add i3 %zext_ln1715_1696, i3 %zext_ln1715_1695"   --->   Operation 5975 'add' 'add_ln1715_1808' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5976 [1/1] (0.00ns)   --->   "%zext_ln1715_1697 = zext i3 %add_ln1715_1808"   --->   Operation 5976 'zext' 'zext_ln1715_1697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5977 [1/1] (0.57ns)   --->   "%add_ln1715_1809 = add i4 %zext_ln1715_1697, i4 %zext_ln1715_1694"   --->   Operation 5977 'add' 'add_ln1715_1809' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5978 [1/1] (0.00ns)   --->   "%zext_ln1715_1698 = zext i4 %add_ln1715_1809"   --->   Operation 5978 'zext' 'zext_ln1715_1698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5979 [1/1] (0.70ns)   --->   "%add_ln1715_1810 = add i5 %zext_ln1715_1698, i5 %zext_ln1715_1691"   --->   Operation 5979 'add' 'add_ln1715_1810' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5980 [1/1] (0.00ns)   --->   "%zext_ln1715_1699 = zext i5 %add_ln1715_1810"   --->   Operation 5980 'zext' 'zext_ln1715_1699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5981 [1/1] (0.00ns)   --->   "%zext_ln1715_1714 = zext i5 %add_ln1715_1827"   --->   Operation 5981 'zext' 'zext_ln1715_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5982 [1/1] (0.70ns)   --->   "%add_ln1715_1828 = add i6 %zext_ln1715_1714, i6 %zext_ln1715_1699"   --->   Operation 5982 'add' 'add_ln1715_1828' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5983 [1/1] (0.00ns)   --->   "%zext_ln1715_1715 = zext i6 %add_ln1715_1828"   --->   Operation 5983 'zext' 'zext_ln1715_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5984 [1/1] (0.70ns)   --->   "%add_ln1715_1829 = add i7 %zext_ln1715_1715, i7 %zext_ln1715_1684"   --->   Operation 5984 'add' 'add_ln1715_1829' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5985 [1/1] (0.00ns)   --->   "%zext_ln1715_1716 = zext i7 %add_ln1715_1829"   --->   Operation 5985 'zext' 'zext_ln1715_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5986 [1/1] (0.00ns)   --->   "%zext_ln1715_1719 = zext i3 %add_ln1715_1832"   --->   Operation 5986 'zext' 'zext_ln1715_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5987 [1/1] (0.00ns)   --->   "%zext_ln1715_1720 = zext i2 %add_ln1715_1833"   --->   Operation 5987 'zext' 'zext_ln1715_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1834 = add i2 %zext_ln886_1844, i2 %zext_ln886_1845"   --->   Operation 5988 'add' 'add_ln1715_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5989 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1835 = add i2 %add_ln1715_1834, i2 %zext_ln886_1843"   --->   Operation 5989 'add' 'add_ln1715_1835' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5990 [1/1] (0.00ns)   --->   "%zext_ln1715_1721 = zext i2 %add_ln1715_1835"   --->   Operation 5990 'zext' 'zext_ln1715_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5991 [1/1] (0.43ns)   --->   "%add_ln1715_1836 = add i3 %zext_ln1715_1721, i3 %zext_ln1715_1720"   --->   Operation 5991 'add' 'add_ln1715_1836' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5992 [1/1] (0.00ns)   --->   "%zext_ln1715_1722 = zext i3 %add_ln1715_1836"   --->   Operation 5992 'zext' 'zext_ln1715_1722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5993 [1/1] (0.57ns)   --->   "%add_ln1715_1837 = add i4 %zext_ln1715_1722, i4 %zext_ln1715_1719"   --->   Operation 5993 'add' 'add_ln1715_1837' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5994 [1/1] (0.00ns)   --->   "%zext_ln1715_1723 = zext i4 %add_ln1715_1837"   --->   Operation 5994 'zext' 'zext_ln1715_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5995 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1838 = add i2 %zext_ln886_1846, i2 %zext_ln886_1847"   --->   Operation 5995 'add' 'add_ln1715_1838' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5996 [1/1] (0.00ns)   --->   "%zext_ln1715_1724 = zext i2 %add_ln1715_1838"   --->   Operation 5996 'zext' 'zext_ln1715_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5997 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1839 = add i2 %zext_ln886_1848, i2 %zext_ln886_1849"   --->   Operation 5997 'add' 'add_ln1715_1839' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 5998 [1/1] (0.00ns)   --->   "%zext_ln1715_1725 = zext i2 %add_ln1715_1839"   --->   Operation 5998 'zext' 'zext_ln1715_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5999 [1/1] (0.43ns)   --->   "%add_ln1715_1840 = add i3 %zext_ln1715_1725, i3 %zext_ln1715_1724"   --->   Operation 5999 'add' 'add_ln1715_1840' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6000 [1/1] (0.00ns)   --->   "%zext_ln1715_1726 = zext i3 %add_ln1715_1840"   --->   Operation 6000 'zext' 'zext_ln1715_1726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6001 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1841 = add i2 %zext_ln886_1850, i2 %zext_ln886_1851"   --->   Operation 6001 'add' 'add_ln1715_1841' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6002 [1/1] (0.00ns)   --->   "%zext_ln1715_1727 = zext i2 %add_ln1715_1841"   --->   Operation 6002 'zext' 'zext_ln1715_1727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1842 = add i2 %zext_ln886_1853, i2 %zext_ln886_1854"   --->   Operation 6003 'add' 'add_ln1715_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6004 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1843 = add i2 %add_ln1715_1842, i2 %zext_ln886_1852"   --->   Operation 6004 'add' 'add_ln1715_1843' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6005 [1/1] (0.00ns)   --->   "%zext_ln1715_1728 = zext i2 %add_ln1715_1843"   --->   Operation 6005 'zext' 'zext_ln1715_1728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6006 [1/1] (0.43ns)   --->   "%add_ln1715_1844 = add i3 %zext_ln1715_1728, i3 %zext_ln1715_1727"   --->   Operation 6006 'add' 'add_ln1715_1844' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6007 [1/1] (0.00ns)   --->   "%zext_ln1715_1729 = zext i3 %add_ln1715_1844"   --->   Operation 6007 'zext' 'zext_ln1715_1729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6008 [1/1] (0.57ns)   --->   "%add_ln1715_1845 = add i4 %zext_ln1715_1729, i4 %zext_ln1715_1726"   --->   Operation 6008 'add' 'add_ln1715_1845' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6009 [1/1] (0.00ns)   --->   "%zext_ln1715_1730 = zext i4 %add_ln1715_1845"   --->   Operation 6009 'zext' 'zext_ln1715_1730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6010 [1/1] (0.70ns)   --->   "%add_ln1715_1846 = add i5 %zext_ln1715_1730, i5 %zext_ln1715_1723"   --->   Operation 6010 'add' 'add_ln1715_1846' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6011 [1/1] (0.00ns)   --->   "%zext_ln1715_1731 = zext i5 %add_ln1715_1846"   --->   Operation 6011 'zext' 'zext_ln1715_1731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6012 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1847 = add i2 %zext_ln886_1855, i2 %zext_ln886_1856"   --->   Operation 6012 'add' 'add_ln1715_1847' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6013 [1/1] (0.00ns)   --->   "%zext_ln1715_1732 = zext i2 %add_ln1715_1847"   --->   Operation 6013 'zext' 'zext_ln1715_1732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6014 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1848 = add i2 %zext_ln886_1857, i2 %zext_ln886_1858"   --->   Operation 6014 'add' 'add_ln1715_1848' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6015 [1/1] (0.00ns)   --->   "%zext_ln1715_1733 = zext i2 %add_ln1715_1848"   --->   Operation 6015 'zext' 'zext_ln1715_1733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6016 [1/1] (0.43ns)   --->   "%add_ln1715_1849 = add i3 %zext_ln1715_1733, i3 %zext_ln1715_1732"   --->   Operation 6016 'add' 'add_ln1715_1849' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6017 [1/1] (0.00ns)   --->   "%zext_ln1715_1734 = zext i3 %add_ln1715_1849"   --->   Operation 6017 'zext' 'zext_ln1715_1734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6018 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1850 = add i2 %zext_ln886_1859, i2 %zext_ln886_1860"   --->   Operation 6018 'add' 'add_ln1715_1850' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6019 [1/1] (0.00ns)   --->   "%zext_ln1715_1735 = zext i2 %add_ln1715_1850"   --->   Operation 6019 'zext' 'zext_ln1715_1735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6020 [1/1] (0.00ns)   --->   "%zext_ln1715_1736 = zext i2 %add_ln1715_1852"   --->   Operation 6020 'zext' 'zext_ln1715_1736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6021 [1/1] (0.43ns)   --->   "%add_ln1715_1853 = add i3 %zext_ln1715_1736, i3 %zext_ln1715_1735"   --->   Operation 6021 'add' 'add_ln1715_1853' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6022 [1/1] (0.00ns)   --->   "%zext_ln1715_1737 = zext i3 %add_ln1715_1853"   --->   Operation 6022 'zext' 'zext_ln1715_1737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6023 [1/1] (0.57ns)   --->   "%add_ln1715_1854 = add i4 %zext_ln1715_1737, i4 %zext_ln1715_1734"   --->   Operation 6023 'add' 'add_ln1715_1854' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6024 [1/1] (0.00ns)   --->   "%zext_ln1715_1738 = zext i4 %add_ln1715_1854"   --->   Operation 6024 'zext' 'zext_ln1715_1738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6025 [1/1] (0.00ns)   --->   "%zext_ln1715_1745 = zext i4 %add_ln1715_1862"   --->   Operation 6025 'zext' 'zext_ln1715_1745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6026 [1/1] (0.70ns)   --->   "%add_ln1715_1863 = add i5 %zext_ln1715_1745, i5 %zext_ln1715_1738"   --->   Operation 6026 'add' 'add_ln1715_1863' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6027 [1/1] (0.00ns)   --->   "%zext_ln1715_1746 = zext i5 %add_ln1715_1863"   --->   Operation 6027 'zext' 'zext_ln1715_1746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6028 [1/1] (0.70ns)   --->   "%add_ln1715_1864 = add i6 %zext_ln1715_1746, i6 %zext_ln1715_1731"   --->   Operation 6028 'add' 'add_ln1715_1864' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6029 [1/1] (0.00ns)   --->   "%zext_ln1715_1747 = zext i6 %add_ln1715_1864"   --->   Operation 6029 'zext' 'zext_ln1715_1747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6030 [1/1] (0.00ns)   --->   "%zext_ln1715_1762 = zext i5 %add_ln1715_1881"   --->   Operation 6030 'zext' 'zext_ln1715_1762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6031 [1/1] (0.00ns)   --->   "%zext_ln1715_1763 = zext i2 %add_ln1715_1882"   --->   Operation 6031 'zext' 'zext_ln1715_1763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6032 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1883 = add i2 %zext_ln886_1893, i2 %zext_ln886_1894"   --->   Operation 6032 'add' 'add_ln1715_1883' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6033 [1/1] (0.00ns)   --->   "%zext_ln1715_1764 = zext i2 %add_ln1715_1883"   --->   Operation 6033 'zext' 'zext_ln1715_1764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6034 [1/1] (0.43ns)   --->   "%add_ln1715_1884 = add i3 %zext_ln1715_1764, i3 %zext_ln1715_1763"   --->   Operation 6034 'add' 'add_ln1715_1884' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6035 [1/1] (0.00ns)   --->   "%zext_ln1715_1765 = zext i3 %add_ln1715_1884"   --->   Operation 6035 'zext' 'zext_ln1715_1765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6036 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1885 = add i2 %zext_ln886_1895, i2 %zext_ln886_1896"   --->   Operation 6036 'add' 'add_ln1715_1885' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6037 [1/1] (0.00ns)   --->   "%zext_ln1715_1766 = zext i2 %add_ln1715_1885"   --->   Operation 6037 'zext' 'zext_ln1715_1766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1886 = add i2 %zext_ln886_1898, i2 %zext_ln886_1899"   --->   Operation 6038 'add' 'add_ln1715_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6039 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1887 = add i2 %add_ln1715_1886, i2 %zext_ln886_1897"   --->   Operation 6039 'add' 'add_ln1715_1887' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6040 [1/1] (0.00ns)   --->   "%zext_ln1715_1767 = zext i2 %add_ln1715_1887"   --->   Operation 6040 'zext' 'zext_ln1715_1767' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6041 [1/1] (0.43ns)   --->   "%add_ln1715_1888 = add i3 %zext_ln1715_1767, i3 %zext_ln1715_1766"   --->   Operation 6041 'add' 'add_ln1715_1888' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6042 [1/1] (0.00ns)   --->   "%zext_ln1715_1768 = zext i3 %add_ln1715_1888"   --->   Operation 6042 'zext' 'zext_ln1715_1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6043 [1/1] (0.57ns)   --->   "%add_ln1715_1889 = add i4 %zext_ln1715_1768, i4 %zext_ln1715_1765"   --->   Operation 6043 'add' 'add_ln1715_1889' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6044 [1/1] (0.00ns)   --->   "%zext_ln1715_1769 = zext i4 %add_ln1715_1889"   --->   Operation 6044 'zext' 'zext_ln1715_1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6045 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1890 = add i2 %zext_ln886_1900, i2 %zext_ln886_1901"   --->   Operation 6045 'add' 'add_ln1715_1890' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6046 [1/1] (0.00ns)   --->   "%zext_ln1715_1770 = zext i2 %add_ln1715_1890"   --->   Operation 6046 'zext' 'zext_ln1715_1770' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6047 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1891 = add i2 %zext_ln886_1902, i2 %zext_ln886_1903"   --->   Operation 6047 'add' 'add_ln1715_1891' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6048 [1/1] (0.00ns)   --->   "%zext_ln1715_1771 = zext i2 %add_ln1715_1891"   --->   Operation 6048 'zext' 'zext_ln1715_1771' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6049 [1/1] (0.43ns)   --->   "%add_ln1715_1892 = add i3 %zext_ln1715_1771, i3 %zext_ln1715_1770"   --->   Operation 6049 'add' 'add_ln1715_1892' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6050 [1/1] (0.00ns)   --->   "%zext_ln1715_1772 = zext i3 %add_ln1715_1892"   --->   Operation 6050 'zext' 'zext_ln1715_1772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6051 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln1715_1893 = add i2 %zext_ln886_1904, i2 %zext_ln886_1905"   --->   Operation 6051 'add' 'add_ln1715_1893' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6052 [1/1] (0.00ns)   --->   "%zext_ln1715_1773 = zext i2 %add_ln1715_1893"   --->   Operation 6052 'zext' 'zext_ln1715_1773' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1715_1894 = add i2 %zext_ln886_1907, i2 %zext_ln1715_1653"   --->   Operation 6053 'add' 'add_ln1715_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6054 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln1715_1895 = add i2 %add_ln1715_1894, i2 %zext_ln886_1906"   --->   Operation 6054 'add' 'add_ln1715_1895' <Predicate = true> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6055 [1/1] (0.00ns)   --->   "%zext_ln1715_1774 = zext i2 %add_ln1715_1895"   --->   Operation 6055 'zext' 'zext_ln1715_1774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6056 [1/1] (0.43ns)   --->   "%add_ln1715_1896 = add i3 %zext_ln1715_1774, i3 %zext_ln1715_1773"   --->   Operation 6056 'add' 'add_ln1715_1896' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6057 [1/1] (0.00ns)   --->   "%zext_ln1715_1775 = zext i3 %add_ln1715_1896"   --->   Operation 6057 'zext' 'zext_ln1715_1775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6058 [1/1] (0.57ns)   --->   "%add_ln1715_1897 = add i4 %zext_ln1715_1775, i4 %zext_ln1715_1772"   --->   Operation 6058 'add' 'add_ln1715_1897' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6059 [1/1] (0.00ns)   --->   "%zext_ln1715_1776 = zext i4 %add_ln1715_1897"   --->   Operation 6059 'zext' 'zext_ln1715_1776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6060 [1/1] (0.70ns)   --->   "%add_ln1715_1898 = add i5 %zext_ln1715_1776, i5 %zext_ln1715_1769"   --->   Operation 6060 'add' 'add_ln1715_1898' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6061 [1/1] (0.00ns)   --->   "%zext_ln1715_1777 = zext i5 %add_ln1715_1898"   --->   Operation 6061 'zext' 'zext_ln1715_1777' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6062 [1/1] (0.70ns)   --->   "%add_ln1715_1899 = add i6 %zext_ln1715_1777, i6 %zext_ln1715_1762"   --->   Operation 6062 'add' 'add_ln1715_1899' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6063 [1/1] (0.00ns)   --->   "%zext_ln1715_1778 = zext i6 %add_ln1715_1899"   --->   Operation 6063 'zext' 'zext_ln1715_1778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6064 [1/1] (0.70ns)   --->   "%add_ln1715_1900 = add i7 %zext_ln1715_1778, i7 %zext_ln1715_1747"   --->   Operation 6064 'add' 'add_ln1715_1900' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6065 [1/1] (0.00ns)   --->   "%zext_ln1715_1779 = zext i7 %add_ln1715_1900"   --->   Operation 6065 'zext' 'zext_ln1715_1779' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6066 [1/1] (0.70ns)   --->   "%add_ln1715_7 = add i8 %zext_ln1715_1779, i8 %zext_ln1715_1716"   --->   Operation 6066 'add' 'add_ln1715_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6067 [1/1] (0.00ns)   --->   "%r_V_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln1715_7, i1 0"   --->   Operation 6067 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6068 [1/1] (0.71ns)   --->   "%accum_V_7 = add i9 %r_V_7, i9 368"   --->   Operation 6068 'add' 'accum_V_7' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6069 [1/1] (0.59ns)   --->   "%icmp_ln1081_7 = icmp_sgt  i9 %accum_V_7, i9 %sext_ln97"   --->   Operation 6069 'icmp' 'icmp_ln1081_7' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6070 [1/1] (0.00ns)   --->   "%output_6_0_addr = getelementptr i1 %output_6_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6070 'getelementptr' 'output_6_0_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6071 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_6_0_addr" [./layer.h:111]   --->   Operation 6071 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6072 [1/1] (0.00ns)   --->   "%output_6_1_addr = getelementptr i1 %output_6_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6072 'getelementptr' 'output_6_1_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6073 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_6_1_addr" [./layer.h:111]   --->   Operation 6073 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6074 [1/1] (0.00ns)   --->   "%output_6_2_addr = getelementptr i1 %output_6_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6074 'getelementptr' 'output_6_2_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6075 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_6_2_addr" [./layer.h:111]   --->   Operation 6075 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6076 [1/1] (0.00ns)   --->   "%output_6_3_addr = getelementptr i1 %output_6_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6076 'getelementptr' 'output_6_3_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6077 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_6_3_addr" [./layer.h:111]   --->   Operation 6077 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6078 [1/1] (0.00ns)   --->   "%output_6_4_addr = getelementptr i1 %output_6_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6078 'getelementptr' 'output_6_4_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6079 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_6_4_addr" [./layer.h:111]   --->   Operation 6079 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6080 [1/1] (0.00ns)   --->   "%output_6_5_addr = getelementptr i1 %output_6_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6080 'getelementptr' 'output_6_5_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6081 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_6_5_addr" [./layer.h:111]   --->   Operation 6081 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6082 [1/1] (0.00ns)   --->   "%output_6_6_addr = getelementptr i1 %output_6_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6082 'getelementptr' 'output_6_6_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6083 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_6_6_addr" [./layer.h:111]   --->   Operation 6083 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6084 [1/1] (0.00ns)   --->   "%output_6_7_addr = getelementptr i1 %output_6_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6084 'getelementptr' 'output_6_7_addr' <Predicate = (trunc_ln111 == 6)> <Delay = 0.00>
ST_3 : Operation 6085 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_6_7_addr" [./layer.h:111]   --->   Operation 6085 'store' 'store_ln111' <Predicate = (trunc_ln111 == 6)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6086 [1/1] (0.00ns)   --->   "%output_5_0_addr = getelementptr i1 %output_5_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6086 'getelementptr' 'output_5_0_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6087 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_5_0_addr" [./layer.h:111]   --->   Operation 6087 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6088 [1/1] (0.00ns)   --->   "%output_5_1_addr = getelementptr i1 %output_5_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6088 'getelementptr' 'output_5_1_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6089 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_5_1_addr" [./layer.h:111]   --->   Operation 6089 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6090 [1/1] (0.00ns)   --->   "%output_5_2_addr = getelementptr i1 %output_5_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6090 'getelementptr' 'output_5_2_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6091 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_5_2_addr" [./layer.h:111]   --->   Operation 6091 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6092 [1/1] (0.00ns)   --->   "%output_5_3_addr = getelementptr i1 %output_5_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6092 'getelementptr' 'output_5_3_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6093 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_5_3_addr" [./layer.h:111]   --->   Operation 6093 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6094 [1/1] (0.00ns)   --->   "%output_5_4_addr = getelementptr i1 %output_5_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6094 'getelementptr' 'output_5_4_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6095 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_5_4_addr" [./layer.h:111]   --->   Operation 6095 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6096 [1/1] (0.00ns)   --->   "%output_5_5_addr = getelementptr i1 %output_5_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6096 'getelementptr' 'output_5_5_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6097 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_5_5_addr" [./layer.h:111]   --->   Operation 6097 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6098 [1/1] (0.00ns)   --->   "%output_5_6_addr = getelementptr i1 %output_5_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6098 'getelementptr' 'output_5_6_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6099 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_5_6_addr" [./layer.h:111]   --->   Operation 6099 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6100 [1/1] (0.00ns)   --->   "%output_5_7_addr = getelementptr i1 %output_5_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6100 'getelementptr' 'output_5_7_addr' <Predicate = (trunc_ln111 == 5)> <Delay = 0.00>
ST_3 : Operation 6101 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_5_7_addr" [./layer.h:111]   --->   Operation 6101 'store' 'store_ln111' <Predicate = (trunc_ln111 == 5)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6102 [1/1] (0.00ns)   --->   "%output_4_0_addr = getelementptr i1 %output_4_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6102 'getelementptr' 'output_4_0_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6103 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_4_0_addr" [./layer.h:111]   --->   Operation 6103 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6104 [1/1] (0.00ns)   --->   "%output_4_1_addr = getelementptr i1 %output_4_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6104 'getelementptr' 'output_4_1_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6105 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_4_1_addr" [./layer.h:111]   --->   Operation 6105 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6106 [1/1] (0.00ns)   --->   "%output_4_2_addr = getelementptr i1 %output_4_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6106 'getelementptr' 'output_4_2_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6107 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_4_2_addr" [./layer.h:111]   --->   Operation 6107 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6108 [1/1] (0.00ns)   --->   "%output_4_3_addr = getelementptr i1 %output_4_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6108 'getelementptr' 'output_4_3_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6109 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_4_3_addr" [./layer.h:111]   --->   Operation 6109 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6110 [1/1] (0.00ns)   --->   "%output_4_4_addr = getelementptr i1 %output_4_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6110 'getelementptr' 'output_4_4_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6111 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_4_4_addr" [./layer.h:111]   --->   Operation 6111 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6112 [1/1] (0.00ns)   --->   "%output_4_5_addr = getelementptr i1 %output_4_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6112 'getelementptr' 'output_4_5_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6113 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_4_5_addr" [./layer.h:111]   --->   Operation 6113 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6114 [1/1] (0.00ns)   --->   "%output_4_6_addr = getelementptr i1 %output_4_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6114 'getelementptr' 'output_4_6_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6115 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_4_6_addr" [./layer.h:111]   --->   Operation 6115 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6116 [1/1] (0.00ns)   --->   "%output_4_7_addr = getelementptr i1 %output_4_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6116 'getelementptr' 'output_4_7_addr' <Predicate = (trunc_ln111 == 4)> <Delay = 0.00>
ST_3 : Operation 6117 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_4_7_addr" [./layer.h:111]   --->   Operation 6117 'store' 'store_ln111' <Predicate = (trunc_ln111 == 4)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6118 [1/1] (0.00ns)   --->   "%output_3_0_addr = getelementptr i1 %output_3_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6118 'getelementptr' 'output_3_0_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6119 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_3_0_addr" [./layer.h:111]   --->   Operation 6119 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6120 [1/1] (0.00ns)   --->   "%output_3_1_addr = getelementptr i1 %output_3_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6120 'getelementptr' 'output_3_1_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6121 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_3_1_addr" [./layer.h:111]   --->   Operation 6121 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6122 [1/1] (0.00ns)   --->   "%output_3_2_addr = getelementptr i1 %output_3_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6122 'getelementptr' 'output_3_2_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6123 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_3_2_addr" [./layer.h:111]   --->   Operation 6123 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6124 [1/1] (0.00ns)   --->   "%output_3_3_addr = getelementptr i1 %output_3_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6124 'getelementptr' 'output_3_3_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6125 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_3_3_addr" [./layer.h:111]   --->   Operation 6125 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6126 [1/1] (0.00ns)   --->   "%output_3_4_addr = getelementptr i1 %output_3_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6126 'getelementptr' 'output_3_4_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6127 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_3_4_addr" [./layer.h:111]   --->   Operation 6127 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6128 [1/1] (0.00ns)   --->   "%output_3_5_addr = getelementptr i1 %output_3_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6128 'getelementptr' 'output_3_5_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6129 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_3_5_addr" [./layer.h:111]   --->   Operation 6129 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6130 [1/1] (0.00ns)   --->   "%output_3_6_addr = getelementptr i1 %output_3_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6130 'getelementptr' 'output_3_6_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6131 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_3_6_addr" [./layer.h:111]   --->   Operation 6131 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6132 [1/1] (0.00ns)   --->   "%output_3_7_addr = getelementptr i1 %output_3_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6132 'getelementptr' 'output_3_7_addr' <Predicate = (trunc_ln111 == 3)> <Delay = 0.00>
ST_3 : Operation 6133 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_3_7_addr" [./layer.h:111]   --->   Operation 6133 'store' 'store_ln111' <Predicate = (trunc_ln111 == 3)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6134 [1/1] (0.00ns)   --->   "%output_2_0_addr = getelementptr i1 %output_2_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6134 'getelementptr' 'output_2_0_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6135 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_2_0_addr" [./layer.h:111]   --->   Operation 6135 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6136 [1/1] (0.00ns)   --->   "%output_2_1_addr = getelementptr i1 %output_2_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6136 'getelementptr' 'output_2_1_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6137 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_2_1_addr" [./layer.h:111]   --->   Operation 6137 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6138 [1/1] (0.00ns)   --->   "%output_2_2_addr = getelementptr i1 %output_2_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6138 'getelementptr' 'output_2_2_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6139 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_2_2_addr" [./layer.h:111]   --->   Operation 6139 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6140 [1/1] (0.00ns)   --->   "%output_2_3_addr = getelementptr i1 %output_2_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6140 'getelementptr' 'output_2_3_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6141 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_2_3_addr" [./layer.h:111]   --->   Operation 6141 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6142 [1/1] (0.00ns)   --->   "%output_2_4_addr = getelementptr i1 %output_2_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6142 'getelementptr' 'output_2_4_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6143 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_2_4_addr" [./layer.h:111]   --->   Operation 6143 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6144 [1/1] (0.00ns)   --->   "%output_2_5_addr = getelementptr i1 %output_2_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6144 'getelementptr' 'output_2_5_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6145 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_2_5_addr" [./layer.h:111]   --->   Operation 6145 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6146 [1/1] (0.00ns)   --->   "%output_2_6_addr = getelementptr i1 %output_2_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6146 'getelementptr' 'output_2_6_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6147 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_2_6_addr" [./layer.h:111]   --->   Operation 6147 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6148 [1/1] (0.00ns)   --->   "%output_2_7_addr = getelementptr i1 %output_2_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6148 'getelementptr' 'output_2_7_addr' <Predicate = (trunc_ln111 == 2)> <Delay = 0.00>
ST_3 : Operation 6149 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_2_7_addr" [./layer.h:111]   --->   Operation 6149 'store' 'store_ln111' <Predicate = (trunc_ln111 == 2)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6150 [1/1] (0.00ns)   --->   "%output_1_0_addr = getelementptr i1 %output_1_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6150 'getelementptr' 'output_1_0_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6151 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_1_0_addr" [./layer.h:111]   --->   Operation 6151 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6152 [1/1] (0.00ns)   --->   "%output_1_1_addr = getelementptr i1 %output_1_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6152 'getelementptr' 'output_1_1_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6153 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_1_1_addr" [./layer.h:111]   --->   Operation 6153 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6154 [1/1] (0.00ns)   --->   "%output_1_2_addr = getelementptr i1 %output_1_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6154 'getelementptr' 'output_1_2_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6155 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_1_2_addr" [./layer.h:111]   --->   Operation 6155 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6156 [1/1] (0.00ns)   --->   "%output_1_3_addr = getelementptr i1 %output_1_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6156 'getelementptr' 'output_1_3_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6157 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_1_3_addr" [./layer.h:111]   --->   Operation 6157 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6158 [1/1] (0.00ns)   --->   "%output_1_4_addr = getelementptr i1 %output_1_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6158 'getelementptr' 'output_1_4_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6159 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_1_4_addr" [./layer.h:111]   --->   Operation 6159 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6160 [1/1] (0.00ns)   --->   "%output_1_5_addr = getelementptr i1 %output_1_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6160 'getelementptr' 'output_1_5_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6161 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_1_5_addr" [./layer.h:111]   --->   Operation 6161 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6162 [1/1] (0.00ns)   --->   "%output_1_6_addr = getelementptr i1 %output_1_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6162 'getelementptr' 'output_1_6_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6163 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_1_6_addr" [./layer.h:111]   --->   Operation 6163 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6164 [1/1] (0.00ns)   --->   "%output_1_7_addr = getelementptr i1 %output_1_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6164 'getelementptr' 'output_1_7_addr' <Predicate = (trunc_ln111 == 1)> <Delay = 0.00>
ST_3 : Operation 6165 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_1_7_addr" [./layer.h:111]   --->   Operation 6165 'store' 'store_ln111' <Predicate = (trunc_ln111 == 1)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6166 [1/1] (0.00ns)   --->   "%output_0_0_addr = getelementptr i1 %output_0_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6166 'getelementptr' 'output_0_0_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6167 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_0_0_addr" [./layer.h:111]   --->   Operation 6167 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6168 [1/1] (0.00ns)   --->   "%output_0_1_addr = getelementptr i1 %output_0_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6168 'getelementptr' 'output_0_1_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6169 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_0_1_addr" [./layer.h:111]   --->   Operation 6169 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6170 [1/1] (0.00ns)   --->   "%output_0_2_addr = getelementptr i1 %output_0_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6170 'getelementptr' 'output_0_2_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6171 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_0_2_addr" [./layer.h:111]   --->   Operation 6171 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6172 [1/1] (0.00ns)   --->   "%output_0_3_addr = getelementptr i1 %output_0_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6172 'getelementptr' 'output_0_3_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6173 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_0_3_addr" [./layer.h:111]   --->   Operation 6173 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6174 [1/1] (0.00ns)   --->   "%output_0_4_addr = getelementptr i1 %output_0_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6174 'getelementptr' 'output_0_4_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6175 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_0_4_addr" [./layer.h:111]   --->   Operation 6175 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6176 [1/1] (0.00ns)   --->   "%output_0_5_addr = getelementptr i1 %output_0_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6176 'getelementptr' 'output_0_5_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6177 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_0_5_addr" [./layer.h:111]   --->   Operation 6177 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6178 [1/1] (0.00ns)   --->   "%output_0_6_addr = getelementptr i1 %output_0_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6178 'getelementptr' 'output_0_6_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6179 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_0_6_addr" [./layer.h:111]   --->   Operation 6179 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6180 [1/1] (0.00ns)   --->   "%output_0_7_addr = getelementptr i1 %output_0_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6180 'getelementptr' 'output_0_7_addr' <Predicate = (trunc_ln111 == 0)> <Delay = 0.00>
ST_3 : Operation 6181 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_0_7_addr" [./layer.h:111]   --->   Operation 6181 'store' 'store_ln111' <Predicate = (trunc_ln111 == 0)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6182 [1/1] (0.00ns)   --->   "%output_7_0_addr = getelementptr i1 %output_7_0, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6182 'getelementptr' 'output_7_0_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6183 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081, i5 %output_7_0_addr" [./layer.h:111]   --->   Operation 6183 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6184 [1/1] (0.00ns)   --->   "%output_7_1_addr = getelementptr i1 %output_7_1, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6184 'getelementptr' 'output_7_1_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6185 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_1, i5 %output_7_1_addr" [./layer.h:111]   --->   Operation 6185 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6186 [1/1] (0.00ns)   --->   "%output_7_2_addr = getelementptr i1 %output_7_2, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6186 'getelementptr' 'output_7_2_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6187 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_2, i5 %output_7_2_addr" [./layer.h:111]   --->   Operation 6187 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6188 [1/1] (0.00ns)   --->   "%output_7_3_addr = getelementptr i1 %output_7_3, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6188 'getelementptr' 'output_7_3_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6189 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_3, i5 %output_7_3_addr" [./layer.h:111]   --->   Operation 6189 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6190 [1/1] (0.00ns)   --->   "%output_7_4_addr = getelementptr i1 %output_7_4, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6190 'getelementptr' 'output_7_4_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6191 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_4, i5 %output_7_4_addr" [./layer.h:111]   --->   Operation 6191 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6192 [1/1] (0.00ns)   --->   "%output_7_5_addr = getelementptr i1 %output_7_5, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6192 'getelementptr' 'output_7_5_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6193 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_5, i5 %output_7_5_addr" [./layer.h:111]   --->   Operation 6193 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6194 [1/1] (0.00ns)   --->   "%output_7_6_addr = getelementptr i1 %output_7_6, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6194 'getelementptr' 'output_7_6_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6195 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_6, i5 %output_7_6_addr" [./layer.h:111]   --->   Operation 6195 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>
ST_3 : Operation 6196 [1/1] (0.00ns)   --->   "%output_7_7_addr = getelementptr i1 %output_7_7, i64 0, i64 %zext_ln97" [./layer.h:97]   --->   Operation 6196 'getelementptr' 'output_7_7_addr' <Predicate = (trunc_ln111 == 7)> <Delay = 0.00>
ST_3 : Operation 6197 [1/1] (0.63ns)   --->   "%store_ln111 = store i1 %icmp_ln1081_7, i5 %output_7_7_addr" [./layer.h:111]   --->   Operation 6197 'store' 'store_ln111' <Predicate = (trunc_ln111 == 7)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.4ns
The critical path consists of the following:
	'alloca' operation ('y') [226]  (0 ns)
	'load' operation ('y_load', ./layer.h:98) on local variable 'y' [239]  (0 ns)
	'icmp' operation ('icmp_ln98', ./layer.h:98) [244]  (0.656 ns)
	'select' operation ('select_ln97', ./layer.h:97) [245]  (0.351 ns)
	'add' operation ('indvars_iv_next', ./layer.h:97) [625]  (0.708 ns)
	'getelementptr' operation ('input_0_addr_1', ./layer.h:106) [627]  (0 ns)
	'load' operation ('input_0_load_1', ./layer.h:106) on array 'input_0' [628]  (0.683 ns)

 <State 2>: 2.96ns
The critical path consists of the following:
	'load' operation ('input_6_load', ./layer.h:106) on array 'input_6' [576]  (0.683 ns)
	'xor' operation ('xor_ln106_108', ./layer.h:106) [808]  (0.122 ns)
	'xor' operation ('xor_ln106_109', ./layer.h:106) [809]  (0 ns)
	'add' operation ('add_ln1715_817') [1319]  (0.436 ns)
	'add' operation ('add_ln1715_819') [1323]  (0.436 ns)
	'add' operation ('add_ln1715_824') [1332]  (0.572 ns)
	'add' operation ('add_ln1715_833') [1349]  (0.708 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'load' operation ('input_0_load_2', ./layer.h:106) on array 'input_0' [710]  (0.683 ns)
	'xor' operation ('xor_ln106_256', ./layer.h:106) [1030]  (0.122 ns)
	'xor' operation ('xor_ln106_257', ./layer.h:106) [1031]  (0 ns)
	'add' operation ('add_ln1715_889') [1455]  (0.436 ns)
	'add' operation ('add_ln1715_890') [1457]  (0.436 ns)
	'add' operation ('add_ln1715_895') [1466]  (0.572 ns)
	'add' operation ('add_ln1715_904') [1483]  (0.708 ns)
	'add' operation ('add_ln1715_905') [1485]  (0.707 ns)
	'add' operation ('add_ln1715_906') [1487]  (0.706 ns)
	'add' operation ('add_ln1715') [1489]  (0.706 ns)
	'add' operation ('accum.V') [1491]  (0.715 ns)
	'icmp' operation ('icmp_ln1081') [1492]  (0.593 ns)
	'store' operation ('store_ln111', ./layer.h:111) of variable 'icmp_ln1081' on array 'output_6_0' [6089]  (0.639 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
