/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Fri Oct 31 02:02:27 IST 2025
 * 
 */
#include "bluesim_primitives.h"
#include "mkViterbi.h"


/* String declarations */
static std::string const __str_literal_3("I: %d, P : %h", 13u);
static std::string const __str_literal_2("N and M = %d, %d", 16u);
static std::string const __str_literal_1("Viterbi Initialization completed.", 33u);


/* Constructor */
MOD_mkViterbi::MOD_mkViterbi(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adder(simHdl, "adder", this),
    INST_curr_0(simHdl, "curr_0", this, 32u, 0u, (tUInt8)0u),
    INST_curr_1(simHdl, "curr_1", this, 32u, 0u, (tUInt8)0u),
    INST_curr_10(simHdl, "curr_10", this, 32u, 0u, (tUInt8)0u),
    INST_curr_11(simHdl, "curr_11", this, 32u, 0u, (tUInt8)0u),
    INST_curr_12(simHdl, "curr_12", this, 32u, 0u, (tUInt8)0u),
    INST_curr_13(simHdl, "curr_13", this, 32u, 0u, (tUInt8)0u),
    INST_curr_14(simHdl, "curr_14", this, 32u, 0u, (tUInt8)0u),
    INST_curr_15(simHdl, "curr_15", this, 32u, 0u, (tUInt8)0u),
    INST_curr_16(simHdl, "curr_16", this, 32u, 0u, (tUInt8)0u),
    INST_curr_17(simHdl, "curr_17", this, 32u, 0u, (tUInt8)0u),
    INST_curr_18(simHdl, "curr_18", this, 32u, 0u, (tUInt8)0u),
    INST_curr_19(simHdl, "curr_19", this, 32u, 0u, (tUInt8)0u),
    INST_curr_2(simHdl, "curr_2", this, 32u, 0u, (tUInt8)0u),
    INST_curr_20(simHdl, "curr_20", this, 32u, 0u, (tUInt8)0u),
    INST_curr_21(simHdl, "curr_21", this, 32u, 0u, (tUInt8)0u),
    INST_curr_22(simHdl, "curr_22", this, 32u, 0u, (tUInt8)0u),
    INST_curr_23(simHdl, "curr_23", this, 32u, 0u, (tUInt8)0u),
    INST_curr_24(simHdl, "curr_24", this, 32u, 0u, (tUInt8)0u),
    INST_curr_25(simHdl, "curr_25", this, 32u, 0u, (tUInt8)0u),
    INST_curr_26(simHdl, "curr_26", this, 32u, 0u, (tUInt8)0u),
    INST_curr_27(simHdl, "curr_27", this, 32u, 0u, (tUInt8)0u),
    INST_curr_28(simHdl, "curr_28", this, 32u, 0u, (tUInt8)0u),
    INST_curr_29(simHdl, "curr_29", this, 32u, 0u, (tUInt8)0u),
    INST_curr_3(simHdl, "curr_3", this, 32u, 0u, (tUInt8)0u),
    INST_curr_30(simHdl, "curr_30", this, 32u, 0u, (tUInt8)0u),
    INST_curr_31(simHdl, "curr_31", this, 32u, 0u, (tUInt8)0u),
    INST_curr_4(simHdl, "curr_4", this, 32u, 0u, (tUInt8)0u),
    INST_curr_5(simHdl, "curr_5", this, 32u, 0u, (tUInt8)0u),
    INST_curr_6(simHdl, "curr_6", this, 32u, 0u, (tUInt8)0u),
    INST_curr_7(simHdl, "curr_7", this, 32u, 0u, (tUInt8)0u),
    INST_curr_8(simHdl, "curr_8", this, 32u, 0u, (tUInt8)0u),
    INST_curr_9(simHdl, "curr_9", this, 32u, 0u, (tUInt8)0u),
    INST_emission_buffer(simHdl, "emission_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_emission_idx(simHdl, "emission_idx", this, 32u, 0u, (tUInt8)0u),
    INST_emission_ready(simHdl, "emission_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_i_ctr(simHdl, "i_ctr", this, 32u, 0u, (tUInt8)0u),
    INST_init_done_flag(simHdl, "init_done_flag", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_init_in_progress(simHdl, "init_in_progress", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_input_idx_ctr(simHdl, "input_idx_ctr", this, 32u, 0u, (tUInt8)0u),
    INST_j_ctr(simHdl, "j_ctr", this, 32u, 0u, (tUInt8)0u),
    INST_m_reg(simHdl, "m_reg", this, 32u, 0u, (tUInt8)0u),
    INST_n_and_m_loaded(simHdl, "n_and_m_loaded", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_n_reg(simHdl, "n_reg", this, 32u, 0u, (tUInt8)0u),
    INST_outcome_buffer(simHdl, "outcome_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_outcome_idx(simHdl, "outcome_idx", this, 32u, 0u, (tUInt8)0u),
    INST_outcome_reg(simHdl, "outcome_reg", this, 32u, 0u, (tUInt8)0u),
    INST_prev_0(simHdl, "prev_0", this, 32u, 0u, (tUInt8)0u),
    INST_prev_1(simHdl, "prev_1", this, 32u, 0u, (tUInt8)0u),
    INST_prev_10(simHdl, "prev_10", this, 32u, 0u, (tUInt8)0u),
    INST_prev_11(simHdl, "prev_11", this, 32u, 0u, (tUInt8)0u),
    INST_prev_12(simHdl, "prev_12", this, 32u, 0u, (tUInt8)0u),
    INST_prev_13(simHdl, "prev_13", this, 32u, 0u, (tUInt8)0u),
    INST_prev_14(simHdl, "prev_14", this, 32u, 0u, (tUInt8)0u),
    INST_prev_15(simHdl, "prev_15", this, 32u, 0u, (tUInt8)0u),
    INST_prev_16(simHdl, "prev_16", this, 32u, 0u, (tUInt8)0u),
    INST_prev_17(simHdl, "prev_17", this, 32u, 0u, (tUInt8)0u),
    INST_prev_18(simHdl, "prev_18", this, 32u, 0u, (tUInt8)0u),
    INST_prev_19(simHdl, "prev_19", this, 32u, 0u, (tUInt8)0u),
    INST_prev_2(simHdl, "prev_2", this, 32u, 0u, (tUInt8)0u),
    INST_prev_20(simHdl, "prev_20", this, 32u, 0u, (tUInt8)0u),
    INST_prev_21(simHdl, "prev_21", this, 32u, 0u, (tUInt8)0u),
    INST_prev_22(simHdl, "prev_22", this, 32u, 0u, (tUInt8)0u),
    INST_prev_23(simHdl, "prev_23", this, 32u, 0u, (tUInt8)0u),
    INST_prev_24(simHdl, "prev_24", this, 32u, 0u, (tUInt8)0u),
    INST_prev_25(simHdl, "prev_25", this, 32u, 0u, (tUInt8)0u),
    INST_prev_26(simHdl, "prev_26", this, 32u, 0u, (tUInt8)0u),
    INST_prev_27(simHdl, "prev_27", this, 32u, 0u, (tUInt8)0u),
    INST_prev_28(simHdl, "prev_28", this, 32u, 0u, (tUInt8)0u),
    INST_prev_29(simHdl, "prev_29", this, 32u, 0u, (tUInt8)0u),
    INST_prev_3(simHdl, "prev_3", this, 32u, 0u, (tUInt8)0u),
    INST_prev_30(simHdl, "prev_30", this, 32u, 0u, (tUInt8)0u),
    INST_prev_31(simHdl, "prev_31", this, 32u, 0u, (tUInt8)0u),
    INST_prev_4(simHdl, "prev_4", this, 32u, 0u, (tUInt8)0u),
    INST_prev_5(simHdl, "prev_5", this, 32u, 0u, (tUInt8)0u),
    INST_prev_6(simHdl, "prev_6", this, 32u, 0u, (tUInt8)0u),
    INST_prev_7(simHdl, "prev_7", this, 32u, 0u, (tUInt8)0u),
    INST_prev_8(simHdl, "prev_8", this, 32u, 0u, (tUInt8)0u),
    INST_prev_9(simHdl, "prev_9", this, 32u, 0u, (tUInt8)0u),
    INST_read_emission(simHdl, "read_emission", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_outcome(simHdl, "read_outcome", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_read_transition(simHdl, "read_transition", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_t_ctr(simHdl, "t_ctr", this, 32u, 0u, (tUInt8)0u),
    INST_transition_buffer(simHdl, "transition_buffer", this, 32u, 0u, (tUInt8)0u),
    INST_transition_idx(simHdl, "transition_idx", this, 32u, 0u, (tUInt8)0u),
    INST_transition_ready(simHdl, "transition_ready", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 90u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkViterbi::init_symbols_0()
{
  init_symbol(&symbols[0u], "adder", SYM_MODULE, &INST_adder);
  init_symbol(&symbols[1u], "curr_0", SYM_MODULE, &INST_curr_0);
  init_symbol(&symbols[2u], "curr_1", SYM_MODULE, &INST_curr_1);
  init_symbol(&symbols[3u], "curr_10", SYM_MODULE, &INST_curr_10);
  init_symbol(&symbols[4u], "curr_11", SYM_MODULE, &INST_curr_11);
  init_symbol(&symbols[5u], "curr_12", SYM_MODULE, &INST_curr_12);
  init_symbol(&symbols[6u], "curr_13", SYM_MODULE, &INST_curr_13);
  init_symbol(&symbols[7u], "curr_14", SYM_MODULE, &INST_curr_14);
  init_symbol(&symbols[8u], "curr_15", SYM_MODULE, &INST_curr_15);
  init_symbol(&symbols[9u], "curr_16", SYM_MODULE, &INST_curr_16);
  init_symbol(&symbols[10u], "curr_17", SYM_MODULE, &INST_curr_17);
  init_symbol(&symbols[11u], "curr_18", SYM_MODULE, &INST_curr_18);
  init_symbol(&symbols[12u], "curr_19", SYM_MODULE, &INST_curr_19);
  init_symbol(&symbols[13u], "curr_2", SYM_MODULE, &INST_curr_2);
  init_symbol(&symbols[14u], "curr_20", SYM_MODULE, &INST_curr_20);
  init_symbol(&symbols[15u], "curr_21", SYM_MODULE, &INST_curr_21);
  init_symbol(&symbols[16u], "curr_22", SYM_MODULE, &INST_curr_22);
  init_symbol(&symbols[17u], "curr_23", SYM_MODULE, &INST_curr_23);
  init_symbol(&symbols[18u], "curr_24", SYM_MODULE, &INST_curr_24);
  init_symbol(&symbols[19u], "curr_25", SYM_MODULE, &INST_curr_25);
  init_symbol(&symbols[20u], "curr_26", SYM_MODULE, &INST_curr_26);
  init_symbol(&symbols[21u], "curr_27", SYM_MODULE, &INST_curr_27);
  init_symbol(&symbols[22u], "curr_28", SYM_MODULE, &INST_curr_28);
  init_symbol(&symbols[23u], "curr_29", SYM_MODULE, &INST_curr_29);
  init_symbol(&symbols[24u], "curr_3", SYM_MODULE, &INST_curr_3);
  init_symbol(&symbols[25u], "curr_30", SYM_MODULE, &INST_curr_30);
  init_symbol(&symbols[26u], "curr_31", SYM_MODULE, &INST_curr_31);
  init_symbol(&symbols[27u], "curr_4", SYM_MODULE, &INST_curr_4);
  init_symbol(&symbols[28u], "curr_5", SYM_MODULE, &INST_curr_5);
  init_symbol(&symbols[29u], "curr_6", SYM_MODULE, &INST_curr_6);
  init_symbol(&symbols[30u], "curr_7", SYM_MODULE, &INST_curr_7);
  init_symbol(&symbols[31u], "curr_8", SYM_MODULE, &INST_curr_8);
  init_symbol(&symbols[32u], "curr_9", SYM_MODULE, &INST_curr_9);
  init_symbol(&symbols[33u], "emission_buffer", SYM_MODULE, &INST_emission_buffer);
  init_symbol(&symbols[34u], "emission_idx", SYM_MODULE, &INST_emission_idx);
  init_symbol(&symbols[35u], "emission_ready", SYM_MODULE, &INST_emission_ready);
  init_symbol(&symbols[36u], "i_ctr", SYM_MODULE, &INST_i_ctr);
  init_symbol(&symbols[37u], "init_done_flag", SYM_MODULE, &INST_init_done_flag);
  init_symbol(&symbols[38u], "init_in_progress", SYM_MODULE, &INST_init_in_progress);
  init_symbol(&symbols[39u], "input_idx_ctr", SYM_MODULE, &INST_input_idx_ctr);
  init_symbol(&symbols[40u], "j_ctr", SYM_MODULE, &INST_j_ctr);
  init_symbol(&symbols[41u], "m_reg", SYM_MODULE, &INST_m_reg);
  init_symbol(&symbols[42u], "n_and_m_loaded", SYM_MODULE, &INST_n_and_m_loaded);
  init_symbol(&symbols[43u], "n_and_m_loaded__h4719", SYM_DEF, &DEF_n_and_m_loaded__h4719, 1u);
  init_symbol(&symbols[44u], "n_reg", SYM_MODULE, &INST_n_reg);
  init_symbol(&symbols[45u], "outcome_buffer", SYM_MODULE, &INST_outcome_buffer);
  init_symbol(&symbols[46u], "outcome_idx", SYM_MODULE, &INST_outcome_idx);
  init_symbol(&symbols[47u], "outcome_reg", SYM_MODULE, &INST_outcome_reg);
  init_symbol(&symbols[48u], "prev_0", SYM_MODULE, &INST_prev_0);
  init_symbol(&symbols[49u], "prev_1", SYM_MODULE, &INST_prev_1);
  init_symbol(&symbols[50u], "prev_10", SYM_MODULE, &INST_prev_10);
  init_symbol(&symbols[51u], "prev_11", SYM_MODULE, &INST_prev_11);
  init_symbol(&symbols[52u], "prev_12", SYM_MODULE, &INST_prev_12);
  init_symbol(&symbols[53u], "prev_13", SYM_MODULE, &INST_prev_13);
  init_symbol(&symbols[54u], "prev_14", SYM_MODULE, &INST_prev_14);
  init_symbol(&symbols[55u], "prev_15", SYM_MODULE, &INST_prev_15);
  init_symbol(&symbols[56u], "prev_16", SYM_MODULE, &INST_prev_16);
  init_symbol(&symbols[57u], "prev_17", SYM_MODULE, &INST_prev_17);
  init_symbol(&symbols[58u], "prev_18", SYM_MODULE, &INST_prev_18);
  init_symbol(&symbols[59u], "prev_19", SYM_MODULE, &INST_prev_19);
  init_symbol(&symbols[60u], "prev_2", SYM_MODULE, &INST_prev_2);
  init_symbol(&symbols[61u], "prev_20", SYM_MODULE, &INST_prev_20);
  init_symbol(&symbols[62u], "prev_21", SYM_MODULE, &INST_prev_21);
  init_symbol(&symbols[63u], "prev_22", SYM_MODULE, &INST_prev_22);
  init_symbol(&symbols[64u], "prev_23", SYM_MODULE, &INST_prev_23);
  init_symbol(&symbols[65u], "prev_24", SYM_MODULE, &INST_prev_24);
  init_symbol(&symbols[66u], "prev_25", SYM_MODULE, &INST_prev_25);
  init_symbol(&symbols[67u], "prev_26", SYM_MODULE, &INST_prev_26);
  init_symbol(&symbols[68u], "prev_27", SYM_MODULE, &INST_prev_27);
  init_symbol(&symbols[69u], "prev_28", SYM_MODULE, &INST_prev_28);
  init_symbol(&symbols[70u], "prev_29", SYM_MODULE, &INST_prev_29);
  init_symbol(&symbols[71u], "prev_3", SYM_MODULE, &INST_prev_3);
  init_symbol(&symbols[72u], "prev_30", SYM_MODULE, &INST_prev_30);
  init_symbol(&symbols[73u], "prev_31", SYM_MODULE, &INST_prev_31);
  init_symbol(&symbols[74u], "prev_4", SYM_MODULE, &INST_prev_4);
  init_symbol(&symbols[75u], "prev_5", SYM_MODULE, &INST_prev_5);
  init_symbol(&symbols[76u], "prev_6", SYM_MODULE, &INST_prev_6);
  init_symbol(&symbols[77u], "prev_7", SYM_MODULE, &INST_prev_7);
  init_symbol(&symbols[78u], "prev_8", SYM_MODULE, &INST_prev_8);
  init_symbol(&symbols[79u], "prev_9", SYM_MODULE, &INST_prev_9);
  init_symbol(&symbols[80u], "RL_done_init", SYM_RULE);
  init_symbol(&symbols[81u], "RL_init_v", SYM_RULE);
  init_symbol(&symbols[82u], "read_emission", SYM_MODULE, &INST_read_emission);
  init_symbol(&symbols[83u], "read_outcome", SYM_MODULE, &INST_read_outcome);
  init_symbol(&symbols[84u], "read_transition", SYM_MODULE, &INST_read_transition);
  init_symbol(&symbols[85u], "t_ctr", SYM_MODULE, &INST_t_ctr);
  init_symbol(&symbols[86u], "transition_buffer", SYM_MODULE, &INST_transition_buffer);
  init_symbol(&symbols[87u], "transition_idx", SYM_MODULE, &INST_transition_idx);
  init_symbol(&symbols[88u], "transition_ready", SYM_MODULE, &INST_transition_ready);
  init_symbol(&symbols[89u], "x__h6556", SYM_DEF, &DEF_x__h6556, 32u);
}


/* Rule actions */

void MOD_mkViterbi::RL_init_v()
{
  tUInt32 DEF_x__h6552;
  tUInt32 DEF_x__h6381;
  tUInt8 DEF_transition_ready_0_AND_NOT_i_ctr_4_ULT_n_reg_5_ETC___d91;
  tUInt8 DEF_NOT_transition_ready_0_2_AND_NOT_read_transition___d13;
  tUInt8 DEF_i_ctr_4_EQ_0_0_AND_transition_ready_0___d21;
  tUInt8 DEF_i_ctr_4_EQ_1_3_AND_transition_ready_0___d24;
  tUInt8 DEF_i_ctr_4_EQ_2_5_AND_transition_ready_0___d26;
  tUInt8 DEF_i_ctr_4_EQ_3_7_AND_transition_ready_0___d28;
  tUInt8 DEF_i_ctr_4_EQ_4_9_AND_transition_ready_0___d30;
  tUInt8 DEF_i_ctr_4_EQ_5_1_AND_transition_ready_0___d32;
  tUInt8 DEF_i_ctr_4_EQ_6_3_AND_transition_ready_0___d34;
  tUInt8 DEF_i_ctr_4_EQ_7_5_AND_transition_ready_0___d36;
  tUInt8 DEF_i_ctr_4_EQ_8_7_AND_transition_ready_0___d38;
  tUInt8 DEF_i_ctr_4_EQ_9_9_AND_transition_ready_0___d40;
  tUInt8 DEF_i_ctr_4_EQ_10_1_AND_transition_ready_0___d42;
  tUInt8 DEF_i_ctr_4_EQ_11_3_AND_transition_ready_0___d44;
  tUInt8 DEF_i_ctr_4_EQ_12_5_AND_transition_ready_0___d46;
  tUInt8 DEF_i_ctr_4_EQ_13_7_AND_transition_ready_0___d48;
  tUInt8 DEF_i_ctr_4_EQ_14_9_AND_transition_ready_0___d50;
  tUInt8 DEF_i_ctr_4_EQ_15_1_AND_transition_ready_0___d52;
  tUInt8 DEF_i_ctr_4_EQ_16_3_AND_transition_ready_0___d54;
  tUInt8 DEF_i_ctr_4_EQ_17_5_AND_transition_ready_0___d56;
  tUInt8 DEF_i_ctr_4_EQ_18_7_AND_transition_ready_0___d58;
  tUInt8 DEF_i_ctr_4_EQ_19_9_AND_transition_ready_0___d60;
  tUInt8 DEF_i_ctr_4_EQ_20_1_AND_transition_ready_0___d62;
  tUInt8 DEF_i_ctr_4_EQ_21_3_AND_transition_ready_0___d64;
  tUInt8 DEF_i_ctr_4_EQ_22_5_AND_transition_ready_0___d66;
  tUInt8 DEF_i_ctr_4_EQ_23_7_AND_transition_ready_0___d68;
  tUInt8 DEF_i_ctr_4_EQ_24_9_AND_transition_ready_0___d70;
  tUInt8 DEF_i_ctr_4_EQ_25_1_AND_transition_ready_0___d72;
  tUInt8 DEF_i_ctr_4_EQ_26_3_AND_transition_ready_0___d74;
  tUInt8 DEF_i_ctr_4_EQ_27_5_AND_transition_ready_0___d76;
  tUInt8 DEF_i_ctr_4_EQ_28_7_AND_transition_ready_0___d78;
  tUInt8 DEF_i_ctr_4_EQ_29_9_AND_transition_ready_0___d80;
  tUInt8 DEF_i_ctr_4_EQ_30_1_AND_transition_ready_0___d82;
  tUInt8 DEF_i_ctr_4_EQ_31_3_AND_transition_ready_0___d84;
  tUInt32 DEF_x__h6478;
  tUInt8 DEF_i_ctr_4_ULT_n_reg_5_MINUS_1_6___d87;
  tUInt32 DEF_IF_i_ctr_4_ULT_n_reg_5_MINUS_1_6_7_THEN_i_ctr__ETC___d89;
  tUInt32 DEF_x__h6400;
  tUInt32 DEF_y__h6401;
  tUInt32 DEF_data__h4735;
  tUInt8 DEF_NOT_read_transition_OR_transition_ready_0___d11;
  tUInt8 DEF_NOT_read_transition___d9;
  tUInt32 DEF_x__h6517;
  tUInt8 DEF_transition_ready__h4722;
  DEF_transition_ready__h4722 = INST_transition_ready.METH_read();
  DEF_x__h6517 = INST_i_ctr.METH_read();
  DEF_read_transition__h4725 = INST_read_transition.METH_read();
  DEF_NOT_read_transition___d9 = !DEF_read_transition__h4725;
  DEF_NOT_read_transition_OR_transition_ready_0___d11 = DEF_NOT_read_transition___d9 || DEF_transition_ready__h4722;
  DEF_data__h4735 = INST_transition_buffer.METH_read();
  DEF_y__h6401 = INST_outcome_reg.METH_read();
  DEF_x__h6556 = INST_t_ctr.METH_read();
  DEF_y__h6403 = INST_m_reg.METH_read();
  DEF_x__h6473 = INST_n_reg.METH_read();
  DEF_x__h6400 = (tUInt32)(((tUInt64)(DEF_x__h6517)) * ((tUInt64)(DEF_y__h6403)));
  DEF_i_ctr_4_ULT_n_reg_5_MINUS_1_6___d87 = DEF_x__h6517 < DEF_x__h6473 - 1u;
  DEF_i_ctr_4_EQ_31_3_AND_transition_ready_0___d84 = DEF_x__h6517 == 31u && DEF_transition_ready__h4722;
  DEF_x__h6478 = DEF_x__h6517 + 1u;
  DEF_IF_i_ctr_4_ULT_n_reg_5_MINUS_1_6_7_THEN_i_ctr__ETC___d89 = DEF_i_ctr_4_ULT_n_reg_5_MINUS_1_6___d87 ? DEF_x__h6478 : 0u;
  DEF_i_ctr_4_EQ_30_1_AND_transition_ready_0___d82 = DEF_x__h6517 == 30u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_28_7_AND_transition_ready_0___d78 = DEF_x__h6517 == 28u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_29_9_AND_transition_ready_0___d80 = DEF_x__h6517 == 29u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_27_5_AND_transition_ready_0___d76 = DEF_x__h6517 == 27u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_26_3_AND_transition_ready_0___d74 = DEF_x__h6517 == 26u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_25_1_AND_transition_ready_0___d72 = DEF_x__h6517 == 25u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_24_9_AND_transition_ready_0___d70 = DEF_x__h6517 == 24u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_23_7_AND_transition_ready_0___d68 = DEF_x__h6517 == 23u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_22_5_AND_transition_ready_0___d66 = DEF_x__h6517 == 22u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_21_3_AND_transition_ready_0___d64 = DEF_x__h6517 == 21u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_20_1_AND_transition_ready_0___d62 = DEF_x__h6517 == 20u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_19_9_AND_transition_ready_0___d60 = DEF_x__h6517 == 19u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_17_5_AND_transition_ready_0___d56 = DEF_x__h6517 == 17u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_18_7_AND_transition_ready_0___d58 = DEF_x__h6517 == 18u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_16_3_AND_transition_ready_0___d54 = DEF_x__h6517 == 16u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_15_1_AND_transition_ready_0___d52 = DEF_x__h6517 == 15u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_14_9_AND_transition_ready_0___d50 = DEF_x__h6517 == 14u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_13_7_AND_transition_ready_0___d48 = DEF_x__h6517 == 13u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_12_5_AND_transition_ready_0___d46 = DEF_x__h6517 == 12u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_11_3_AND_transition_ready_0___d44 = DEF_x__h6517 == 11u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_9_9_AND_transition_ready_0___d40 = DEF_x__h6517 == 9u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_10_1_AND_transition_ready_0___d42 = DEF_x__h6517 == 10u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_8_7_AND_transition_ready_0___d38 = DEF_x__h6517 == 8u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_6_3_AND_transition_ready_0___d34 = DEF_x__h6517 == 6u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_7_5_AND_transition_ready_0___d36 = DEF_x__h6517 == 7u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_5_1_AND_transition_ready_0___d32 = DEF_x__h6517 == 5u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_4_9_AND_transition_ready_0___d30 = DEF_x__h6517 == 4u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_3_7_AND_transition_ready_0___d28 = DEF_x__h6517 == 3u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_2_5_AND_transition_ready_0___d26 = DEF_x__h6517 == 2u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_1_3_AND_transition_ready_0___d24 = DEF_x__h6517 == 1u && DEF_transition_ready__h4722;
  DEF_i_ctr_4_EQ_0_0_AND_transition_ready_0___d21 = DEF_x__h6517 == 0u && DEF_transition_ready__h4722;
  DEF_transition_ready_0_AND_NOT_i_ctr_4_ULT_n_reg_5_ETC___d91 = DEF_transition_ready__h4722 && !DEF_i_ctr_4_ULT_n_reg_5_MINUS_1_6___d87;
  DEF_NOT_transition_ready_0_2_AND_NOT_read_transition___d13 = !DEF_transition_ready__h4722 && DEF_NOT_read_transition___d9;
  DEF_x__h6381 = DEF_x__h6400 + DEF_y__h6401;
  DEF_x__h6552 = DEF_x__h6556 + 1u;
  if (DEF_NOT_read_transition_OR_transition_ready_0___d11)
    INST_read_transition.METH_write(DEF_NOT_transition_ready_0_2_AND_NOT_read_transition___d13);
  if (DEF_NOT_transition_ready_0_2_AND_NOT_read_transition___d13)
    INST_transition_idx.METH_write(DEF_x__h6517);
  if (DEF_NOT_transition_ready_0_2_AND_NOT_read_transition___d13)
    INST_emission_idx.METH_write(DEF_x__h6381);
  if (DEF_i_ctr_4_EQ_0_0_AND_transition_ready_0___d21)
    INST_prev_0.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_1_3_AND_transition_ready_0___d24)
    INST_prev_1.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_2_5_AND_transition_ready_0___d26)
    INST_prev_2.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_3_7_AND_transition_ready_0___d28)
    INST_prev_3.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_5_1_AND_transition_ready_0___d32)
    INST_prev_5.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_4_9_AND_transition_ready_0___d30)
    INST_prev_4.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_6_3_AND_transition_ready_0___d34)
    INST_prev_6.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_8_7_AND_transition_ready_0___d38)
    INST_prev_8.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_7_5_AND_transition_ready_0___d36)
    INST_prev_7.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_9_9_AND_transition_ready_0___d40)
    INST_prev_9.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_10_1_AND_transition_ready_0___d42)
    INST_prev_10.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_11_3_AND_transition_ready_0___d44)
    INST_prev_11.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_12_5_AND_transition_ready_0___d46)
    INST_prev_12.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_13_7_AND_transition_ready_0___d48)
    INST_prev_13.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_14_9_AND_transition_ready_0___d50)
    INST_prev_14.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_15_1_AND_transition_ready_0___d52)
    INST_prev_15.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_16_3_AND_transition_ready_0___d54)
    INST_prev_16.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_17_5_AND_transition_ready_0___d56)
    INST_prev_17.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_19_9_AND_transition_ready_0___d60)
    INST_prev_19.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_18_7_AND_transition_ready_0___d58)
    INST_prev_18.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_20_1_AND_transition_ready_0___d62)
    INST_prev_20.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_21_3_AND_transition_ready_0___d64)
    INST_prev_21.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_22_5_AND_transition_ready_0___d66)
    INST_prev_22.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_23_7_AND_transition_ready_0___d68)
    INST_prev_23.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_24_9_AND_transition_ready_0___d70)
    INST_prev_24.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_25_1_AND_transition_ready_0___d72)
    INST_prev_25.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_27_5_AND_transition_ready_0___d76)
    INST_prev_27.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_26_3_AND_transition_ready_0___d74)
    INST_prev_26.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_28_7_AND_transition_ready_0___d78)
    INST_prev_28.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_30_1_AND_transition_ready_0___d82)
    INST_prev_30.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_29_9_AND_transition_ready_0___d80)
    INST_prev_29.METH_write(DEF_data__h4735);
  if (DEF_i_ctr_4_EQ_31_3_AND_transition_ready_0___d84)
    INST_prev_31.METH_write(DEF_data__h4735);
  if (DEF_transition_ready__h4722)
    INST_transition_ready.METH_write((tUInt8)0u);
  if (DEF_transition_ready__h4722)
    INST_i_ctr.METH_write(DEF_IF_i_ctr_4_ULT_n_reg_5_MINUS_1_6_7_THEN_i_ctr__ETC___d89);
  if (DEF_transition_ready_0_AND_NOT_i_ctr_4_ULT_n_reg_5_ETC___d91)
    INST_init_done_flag.METH_write((tUInt8)1u);
  if (DEF_transition_ready_0_AND_NOT_i_ctr_4_ULT_n_reg_5_ETC___d91)
    INST_t_ctr.METH_write(DEF_x__h6552);
}

void MOD_mkViterbi::RL_done_init()
{
  tUInt32 DEF__read__h1413;
  tUInt32 DEF__read__h1444;
  tUInt32 DEF__read__h1475;
  tUInt32 DEF__read__h1506;
  tUInt32 DEF__read__h1537;
  tUInt32 DEF__read__h1568;
  tUInt32 DEF__read__h1599;
  tUInt32 DEF__read__h1630;
  tUInt32 DEF_signed_0___d93;
  tUInt32 DEF_signed_1___d95;
  tUInt32 DEF_signed_2___d97;
  tUInt32 DEF_signed_3___d99;
  tUInt32 DEF_signed_4___d101;
  tUInt32 DEF_signed_5___d103;
  tUInt32 DEF_signed_6___d105;
  tUInt32 DEF_signed_7___d107;
  DEF_signed_7___d107 = 7u;
  DEF_signed_6___d105 = 6u;
  DEF_signed_5___d103 = 5u;
  DEF_signed_4___d101 = 4u;
  DEF_signed_3___d99 = 3u;
  DEF_signed_2___d97 = 2u;
  DEF_signed_1___d95 = 1u;
  DEF_signed_0___d93 = 0u;
  DEF__read__h1630 = INST_prev_7.METH_read();
  DEF__read__h1599 = INST_prev_6.METH_read();
  DEF__read__h1568 = INST_prev_5.METH_read();
  DEF__read__h1537 = INST_prev_4.METH_read();
  DEF__read__h1506 = INST_prev_3.METH_read();
  DEF__read__h1444 = INST_prev_1.METH_read();
  DEF__read__h1475 = INST_prev_2.METH_read();
  DEF__read__h1413 = INST_prev_0.METH_read();
  DEF_y__h6403 = INST_m_reg.METH_read();
  DEF_x__h6473 = INST_n_reg.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_1);
    dollar_display(sim_hdl, this, "s,32,32", &__str_literal_2, DEF_x__h6473, DEF_y__h6403);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_0___d93, DEF__read__h1413);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_1___d95, DEF__read__h1444);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_2___d97, DEF__read__h1475);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_3___d99, DEF__read__h1506);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_4___d101, DEF__read__h1537);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_5___d103, DEF__read__h1568);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_6___d105, DEF__read__h1599);
    dollar_display(sim_hdl, this, "s,-32,32", &__str_literal_3, DEF_signed_7___d107, DEF__read__h1630);
    dollar_finish(sim_hdl, "32", 0u);
  }
}


/* Methods */

tUInt8 MOD_mkViterbi::METH_get_n_and_m_loaded()
{
  tUInt8 PORT_get_n_and_m_loaded;
  DEF_n_and_m_loaded__h4719 = INST_n_and_m_loaded.METH_read();
  PORT_get_n_and_m_loaded = DEF_n_and_m_loaded__h4719;
  return PORT_get_n_and_m_loaded;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_n_and_m_loaded()
{
  tUInt8 DEF_CAN_FIRE_get_n_and_m_loaded;
  tUInt8 PORT_RDY_get_n_and_m_loaded;
  DEF_CAN_FIRE_get_n_and_m_loaded = (tUInt8)1u;
  PORT_RDY_get_n_and_m_loaded = DEF_CAN_FIRE_get_n_and_m_loaded;
  return PORT_RDY_get_n_and_m_loaded;
}

void MOD_mkViterbi::METH_n_and_m_load(tUInt32 ARG_n_and_m_load_n,
				      tUInt32 ARG_n_and_m_load_m,
				      tUInt32 ARG_n_and_m_load_outcome1)
{
  INST_n_reg.METH_write(ARG_n_and_m_load_n);
  INST_m_reg.METH_write(ARG_n_and_m_load_m);
  INST_outcome_reg.METH_write(ARG_n_and_m_load_outcome1);
  INST_n_and_m_loaded.METH_write((tUInt8)1u);
}

tUInt8 MOD_mkViterbi::METH_RDY_n_and_m_load()
{
  tUInt8 DEF_CAN_FIRE_n_and_m_load;
  tUInt8 PORT_RDY_n_and_m_load;
  DEF_CAN_FIRE_n_and_m_load = (tUInt8)1u;
  PORT_RDY_n_and_m_load = DEF_CAN_FIRE_n_and_m_load;
  return PORT_RDY_n_and_m_load;
}

tUInt32 MOD_mkViterbi::METH_read_transition_idx()
{
  tUInt32 PORT_read_transition_idx;
  PORT_read_transition_idx = INST_transition_idx.METH_read();
  return PORT_read_transition_idx;
}

tUInt8 MOD_mkViterbi::METH_RDY_read_transition_idx()
{
  tUInt8 DEF_CAN_FIRE_read_transition_idx;
  tUInt8 PORT_RDY_read_transition_idx;
  DEF_CAN_FIRE_read_transition_idx = (tUInt8)1u;
  PORT_RDY_read_transition_idx = DEF_CAN_FIRE_read_transition_idx;
  return PORT_RDY_read_transition_idx;
}

tUInt32 MOD_mkViterbi::METH_read_emission_idx()
{
  tUInt32 PORT_read_emission_idx;
  PORT_read_emission_idx = INST_emission_idx.METH_read();
  return PORT_read_emission_idx;
}

tUInt8 MOD_mkViterbi::METH_RDY_read_emission_idx()
{
  tUInt8 DEF_CAN_FIRE_read_emission_idx;
  tUInt8 PORT_RDY_read_emission_idx;
  DEF_CAN_FIRE_read_emission_idx = (tUInt8)1u;
  PORT_RDY_read_emission_idx = DEF_CAN_FIRE_read_emission_idx;
  return PORT_RDY_read_emission_idx;
}

tUInt32 MOD_mkViterbi::METH_read_outcome_idx()
{
  tUInt32 PORT_read_outcome_idx;
  PORT_read_outcome_idx = INST_outcome_idx.METH_read();
  return PORT_read_outcome_idx;
}

tUInt8 MOD_mkViterbi::METH_RDY_read_outcome_idx()
{
  tUInt8 DEF_CAN_FIRE_read_outcome_idx;
  tUInt8 PORT_RDY_read_outcome_idx;
  DEF_CAN_FIRE_read_outcome_idx = (tUInt8)1u;
  PORT_RDY_read_outcome_idx = DEF_CAN_FIRE_read_outcome_idx;
  return PORT_RDY_read_outcome_idx;
}

void MOD_mkViterbi::METH_send_transition_data(tUInt32 ARG_send_transition_data_data)
{
  INST_transition_buffer.METH_write(ARG_send_transition_data_data);
  INST_transition_ready.METH_write((tUInt8)1u);
  INST_read_transition.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_transition_data()
{
  tUInt8 DEF_CAN_FIRE_send_transition_data;
  tUInt8 PORT_RDY_send_transition_data;
  DEF_CAN_FIRE_send_transition_data = (tUInt8)1u;
  PORT_RDY_send_transition_data = DEF_CAN_FIRE_send_transition_data;
  return PORT_RDY_send_transition_data;
}

void MOD_mkViterbi::METH_send_emission_data(tUInt32 ARG_send_emission_data_data)
{
  INST_emission_buffer.METH_write(ARG_send_emission_data_data);
  INST_emission_ready.METH_write((tUInt8)1u);
  INST_read_emission.METH_write((tUInt8)0u);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_emission_data()
{
  tUInt8 DEF_CAN_FIRE_send_emission_data;
  tUInt8 PORT_RDY_send_emission_data;
  DEF_CAN_FIRE_send_emission_data = (tUInt8)1u;
  PORT_RDY_send_emission_data = DEF_CAN_FIRE_send_emission_data;
  return PORT_RDY_send_emission_data;
}

void MOD_mkViterbi::METH_send_outcome_data(tUInt32 ARG_send_outcome_data_data)
{
  INST_outcome_buffer.METH_write(ARG_send_outcome_data_data);
}

tUInt8 MOD_mkViterbi::METH_RDY_send_outcome_data()
{
  tUInt8 DEF_CAN_FIRE_send_outcome_data;
  tUInt8 PORT_RDY_send_outcome_data;
  DEF_CAN_FIRE_send_outcome_data = (tUInt8)1u;
  PORT_RDY_send_outcome_data = DEF_CAN_FIRE_send_outcome_data;
  return PORT_RDY_send_outcome_data;
}

tUInt8 MOD_mkViterbi::METH_get_read_transition()
{
  tUInt8 PORT_get_read_transition;
  DEF_read_transition__h4725 = INST_read_transition.METH_read();
  PORT_get_read_transition = DEF_read_transition__h4725;
  return PORT_get_read_transition;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_transition()
{
  tUInt8 DEF_CAN_FIRE_get_read_transition;
  tUInt8 PORT_RDY_get_read_transition;
  DEF_CAN_FIRE_get_read_transition = (tUInt8)1u;
  PORT_RDY_get_read_transition = DEF_CAN_FIRE_get_read_transition;
  return PORT_RDY_get_read_transition;
}

void MOD_mkViterbi::METH_set_read_transition(tUInt8 ARG_set_read_transition_val)
{
  INST_read_transition.METH_write(ARG_set_read_transition_val);
}

tUInt8 MOD_mkViterbi::METH_RDY_set_read_transition()
{
  tUInt8 DEF_CAN_FIRE_set_read_transition;
  tUInt8 PORT_RDY_set_read_transition;
  DEF_CAN_FIRE_set_read_transition = (tUInt8)1u;
  PORT_RDY_set_read_transition = DEF_CAN_FIRE_set_read_transition;
  return PORT_RDY_set_read_transition;
}

tUInt8 MOD_mkViterbi::METH_get_read_emission()
{
  tUInt8 PORT_get_read_emission;
  PORT_get_read_emission = INST_read_emission.METH_read();
  return PORT_get_read_emission;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_emission()
{
  tUInt8 DEF_CAN_FIRE_get_read_emission;
  tUInt8 PORT_RDY_get_read_emission;
  DEF_CAN_FIRE_get_read_emission = (tUInt8)1u;
  PORT_RDY_get_read_emission = DEF_CAN_FIRE_get_read_emission;
  return PORT_RDY_get_read_emission;
}

tUInt8 MOD_mkViterbi::METH_get_read_outcome()
{
  tUInt8 PORT_get_read_outcome;
  PORT_get_read_outcome = INST_read_outcome.METH_read();
  return PORT_get_read_outcome;
}

tUInt8 MOD_mkViterbi::METH_RDY_get_read_outcome()
{
  tUInt8 DEF_CAN_FIRE_get_read_outcome;
  tUInt8 PORT_RDY_get_read_outcome;
  DEF_CAN_FIRE_get_read_outcome = (tUInt8)1u;
  PORT_RDY_get_read_outcome = DEF_CAN_FIRE_get_read_outcome;
  return PORT_RDY_get_read_outcome;
}


/* Reset routines */

void MOD_mkViterbi::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_transition_ready.reset_RST(ARG_rst_in);
  INST_transition_idx.reset_RST(ARG_rst_in);
  INST_transition_buffer.reset_RST(ARG_rst_in);
  INST_t_ctr.reset_RST(ARG_rst_in);
  INST_read_transition.reset_RST(ARG_rst_in);
  INST_read_outcome.reset_RST(ARG_rst_in);
  INST_read_emission.reset_RST(ARG_rst_in);
  INST_prev_9.reset_RST(ARG_rst_in);
  INST_prev_8.reset_RST(ARG_rst_in);
  INST_prev_7.reset_RST(ARG_rst_in);
  INST_prev_6.reset_RST(ARG_rst_in);
  INST_prev_5.reset_RST(ARG_rst_in);
  INST_prev_4.reset_RST(ARG_rst_in);
  INST_prev_31.reset_RST(ARG_rst_in);
  INST_prev_30.reset_RST(ARG_rst_in);
  INST_prev_3.reset_RST(ARG_rst_in);
  INST_prev_29.reset_RST(ARG_rst_in);
  INST_prev_28.reset_RST(ARG_rst_in);
  INST_prev_27.reset_RST(ARG_rst_in);
  INST_prev_26.reset_RST(ARG_rst_in);
  INST_prev_25.reset_RST(ARG_rst_in);
  INST_prev_24.reset_RST(ARG_rst_in);
  INST_prev_23.reset_RST(ARG_rst_in);
  INST_prev_22.reset_RST(ARG_rst_in);
  INST_prev_21.reset_RST(ARG_rst_in);
  INST_prev_20.reset_RST(ARG_rst_in);
  INST_prev_2.reset_RST(ARG_rst_in);
  INST_prev_19.reset_RST(ARG_rst_in);
  INST_prev_18.reset_RST(ARG_rst_in);
  INST_prev_17.reset_RST(ARG_rst_in);
  INST_prev_16.reset_RST(ARG_rst_in);
  INST_prev_15.reset_RST(ARG_rst_in);
  INST_prev_14.reset_RST(ARG_rst_in);
  INST_prev_13.reset_RST(ARG_rst_in);
  INST_prev_12.reset_RST(ARG_rst_in);
  INST_prev_11.reset_RST(ARG_rst_in);
  INST_prev_10.reset_RST(ARG_rst_in);
  INST_prev_1.reset_RST(ARG_rst_in);
  INST_prev_0.reset_RST(ARG_rst_in);
  INST_outcome_reg.reset_RST(ARG_rst_in);
  INST_outcome_idx.reset_RST(ARG_rst_in);
  INST_outcome_buffer.reset_RST(ARG_rst_in);
  INST_n_reg.reset_RST(ARG_rst_in);
  INST_n_and_m_loaded.reset_RST(ARG_rst_in);
  INST_m_reg.reset_RST(ARG_rst_in);
  INST_j_ctr.reset_RST(ARG_rst_in);
  INST_input_idx_ctr.reset_RST(ARG_rst_in);
  INST_init_in_progress.reset_RST(ARG_rst_in);
  INST_init_done_flag.reset_RST(ARG_rst_in);
  INST_i_ctr.reset_RST(ARG_rst_in);
  INST_emission_ready.reset_RST(ARG_rst_in);
  INST_emission_idx.reset_RST(ARG_rst_in);
  INST_emission_buffer.reset_RST(ARG_rst_in);
  INST_curr_9.reset_RST(ARG_rst_in);
  INST_curr_8.reset_RST(ARG_rst_in);
  INST_curr_7.reset_RST(ARG_rst_in);
  INST_curr_6.reset_RST(ARG_rst_in);
  INST_curr_5.reset_RST(ARG_rst_in);
  INST_curr_4.reset_RST(ARG_rst_in);
  INST_curr_31.reset_RST(ARG_rst_in);
  INST_curr_30.reset_RST(ARG_rst_in);
  INST_curr_3.reset_RST(ARG_rst_in);
  INST_curr_29.reset_RST(ARG_rst_in);
  INST_curr_28.reset_RST(ARG_rst_in);
  INST_curr_27.reset_RST(ARG_rst_in);
  INST_curr_26.reset_RST(ARG_rst_in);
  INST_curr_25.reset_RST(ARG_rst_in);
  INST_curr_24.reset_RST(ARG_rst_in);
  INST_curr_23.reset_RST(ARG_rst_in);
  INST_curr_22.reset_RST(ARG_rst_in);
  INST_curr_21.reset_RST(ARG_rst_in);
  INST_curr_20.reset_RST(ARG_rst_in);
  INST_curr_2.reset_RST(ARG_rst_in);
  INST_curr_19.reset_RST(ARG_rst_in);
  INST_curr_18.reset_RST(ARG_rst_in);
  INST_curr_17.reset_RST(ARG_rst_in);
  INST_curr_16.reset_RST(ARG_rst_in);
  INST_curr_15.reset_RST(ARG_rst_in);
  INST_curr_14.reset_RST(ARG_rst_in);
  INST_curr_13.reset_RST(ARG_rst_in);
  INST_curr_12.reset_RST(ARG_rst_in);
  INST_curr_11.reset_RST(ARG_rst_in);
  INST_curr_10.reset_RST(ARG_rst_in);
  INST_curr_1.reset_RST(ARG_rst_in);
  INST_curr_0.reset_RST(ARG_rst_in);
  INST_adder.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkViterbi::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkViterbi::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adder.dump_state(indent + 2u);
  INST_curr_0.dump_state(indent + 2u);
  INST_curr_1.dump_state(indent + 2u);
  INST_curr_10.dump_state(indent + 2u);
  INST_curr_11.dump_state(indent + 2u);
  INST_curr_12.dump_state(indent + 2u);
  INST_curr_13.dump_state(indent + 2u);
  INST_curr_14.dump_state(indent + 2u);
  INST_curr_15.dump_state(indent + 2u);
  INST_curr_16.dump_state(indent + 2u);
  INST_curr_17.dump_state(indent + 2u);
  INST_curr_18.dump_state(indent + 2u);
  INST_curr_19.dump_state(indent + 2u);
  INST_curr_2.dump_state(indent + 2u);
  INST_curr_20.dump_state(indent + 2u);
  INST_curr_21.dump_state(indent + 2u);
  INST_curr_22.dump_state(indent + 2u);
  INST_curr_23.dump_state(indent + 2u);
  INST_curr_24.dump_state(indent + 2u);
  INST_curr_25.dump_state(indent + 2u);
  INST_curr_26.dump_state(indent + 2u);
  INST_curr_27.dump_state(indent + 2u);
  INST_curr_28.dump_state(indent + 2u);
  INST_curr_29.dump_state(indent + 2u);
  INST_curr_3.dump_state(indent + 2u);
  INST_curr_30.dump_state(indent + 2u);
  INST_curr_31.dump_state(indent + 2u);
  INST_curr_4.dump_state(indent + 2u);
  INST_curr_5.dump_state(indent + 2u);
  INST_curr_6.dump_state(indent + 2u);
  INST_curr_7.dump_state(indent + 2u);
  INST_curr_8.dump_state(indent + 2u);
  INST_curr_9.dump_state(indent + 2u);
  INST_emission_buffer.dump_state(indent + 2u);
  INST_emission_idx.dump_state(indent + 2u);
  INST_emission_ready.dump_state(indent + 2u);
  INST_i_ctr.dump_state(indent + 2u);
  INST_init_done_flag.dump_state(indent + 2u);
  INST_init_in_progress.dump_state(indent + 2u);
  INST_input_idx_ctr.dump_state(indent + 2u);
  INST_j_ctr.dump_state(indent + 2u);
  INST_m_reg.dump_state(indent + 2u);
  INST_n_and_m_loaded.dump_state(indent + 2u);
  INST_n_reg.dump_state(indent + 2u);
  INST_outcome_buffer.dump_state(indent + 2u);
  INST_outcome_idx.dump_state(indent + 2u);
  INST_outcome_reg.dump_state(indent + 2u);
  INST_prev_0.dump_state(indent + 2u);
  INST_prev_1.dump_state(indent + 2u);
  INST_prev_10.dump_state(indent + 2u);
  INST_prev_11.dump_state(indent + 2u);
  INST_prev_12.dump_state(indent + 2u);
  INST_prev_13.dump_state(indent + 2u);
  INST_prev_14.dump_state(indent + 2u);
  INST_prev_15.dump_state(indent + 2u);
  INST_prev_16.dump_state(indent + 2u);
  INST_prev_17.dump_state(indent + 2u);
  INST_prev_18.dump_state(indent + 2u);
  INST_prev_19.dump_state(indent + 2u);
  INST_prev_2.dump_state(indent + 2u);
  INST_prev_20.dump_state(indent + 2u);
  INST_prev_21.dump_state(indent + 2u);
  INST_prev_22.dump_state(indent + 2u);
  INST_prev_23.dump_state(indent + 2u);
  INST_prev_24.dump_state(indent + 2u);
  INST_prev_25.dump_state(indent + 2u);
  INST_prev_26.dump_state(indent + 2u);
  INST_prev_27.dump_state(indent + 2u);
  INST_prev_28.dump_state(indent + 2u);
  INST_prev_29.dump_state(indent + 2u);
  INST_prev_3.dump_state(indent + 2u);
  INST_prev_30.dump_state(indent + 2u);
  INST_prev_31.dump_state(indent + 2u);
  INST_prev_4.dump_state(indent + 2u);
  INST_prev_5.dump_state(indent + 2u);
  INST_prev_6.dump_state(indent + 2u);
  INST_prev_7.dump_state(indent + 2u);
  INST_prev_8.dump_state(indent + 2u);
  INST_prev_9.dump_state(indent + 2u);
  INST_read_emission.dump_state(indent + 2u);
  INST_read_outcome.dump_state(indent + 2u);
  INST_read_transition.dump_state(indent + 2u);
  INST_t_ctr.dump_state(indent + 2u);
  INST_transition_buffer.dump_state(indent + 2u);
  INST_transition_idx.dump_state(indent + 2u);
  INST_transition_ready.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkViterbi::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 91u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "n_and_m_loaded__h4719", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_transition__h4725", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6473", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h6556", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h6403", 32u);
  num = INST_curr_0.dump_VCD_defs(num);
  num = INST_curr_1.dump_VCD_defs(num);
  num = INST_curr_10.dump_VCD_defs(num);
  num = INST_curr_11.dump_VCD_defs(num);
  num = INST_curr_12.dump_VCD_defs(num);
  num = INST_curr_13.dump_VCD_defs(num);
  num = INST_curr_14.dump_VCD_defs(num);
  num = INST_curr_15.dump_VCD_defs(num);
  num = INST_curr_16.dump_VCD_defs(num);
  num = INST_curr_17.dump_VCD_defs(num);
  num = INST_curr_18.dump_VCD_defs(num);
  num = INST_curr_19.dump_VCD_defs(num);
  num = INST_curr_2.dump_VCD_defs(num);
  num = INST_curr_20.dump_VCD_defs(num);
  num = INST_curr_21.dump_VCD_defs(num);
  num = INST_curr_22.dump_VCD_defs(num);
  num = INST_curr_23.dump_VCD_defs(num);
  num = INST_curr_24.dump_VCD_defs(num);
  num = INST_curr_25.dump_VCD_defs(num);
  num = INST_curr_26.dump_VCD_defs(num);
  num = INST_curr_27.dump_VCD_defs(num);
  num = INST_curr_28.dump_VCD_defs(num);
  num = INST_curr_29.dump_VCD_defs(num);
  num = INST_curr_3.dump_VCD_defs(num);
  num = INST_curr_30.dump_VCD_defs(num);
  num = INST_curr_31.dump_VCD_defs(num);
  num = INST_curr_4.dump_VCD_defs(num);
  num = INST_curr_5.dump_VCD_defs(num);
  num = INST_curr_6.dump_VCD_defs(num);
  num = INST_curr_7.dump_VCD_defs(num);
  num = INST_curr_8.dump_VCD_defs(num);
  num = INST_curr_9.dump_VCD_defs(num);
  num = INST_emission_buffer.dump_VCD_defs(num);
  num = INST_emission_idx.dump_VCD_defs(num);
  num = INST_emission_ready.dump_VCD_defs(num);
  num = INST_i_ctr.dump_VCD_defs(num);
  num = INST_init_done_flag.dump_VCD_defs(num);
  num = INST_init_in_progress.dump_VCD_defs(num);
  num = INST_input_idx_ctr.dump_VCD_defs(num);
  num = INST_j_ctr.dump_VCD_defs(num);
  num = INST_m_reg.dump_VCD_defs(num);
  num = INST_n_and_m_loaded.dump_VCD_defs(num);
  num = INST_n_reg.dump_VCD_defs(num);
  num = INST_outcome_buffer.dump_VCD_defs(num);
  num = INST_outcome_idx.dump_VCD_defs(num);
  num = INST_outcome_reg.dump_VCD_defs(num);
  num = INST_prev_0.dump_VCD_defs(num);
  num = INST_prev_1.dump_VCD_defs(num);
  num = INST_prev_10.dump_VCD_defs(num);
  num = INST_prev_11.dump_VCD_defs(num);
  num = INST_prev_12.dump_VCD_defs(num);
  num = INST_prev_13.dump_VCD_defs(num);
  num = INST_prev_14.dump_VCD_defs(num);
  num = INST_prev_15.dump_VCD_defs(num);
  num = INST_prev_16.dump_VCD_defs(num);
  num = INST_prev_17.dump_VCD_defs(num);
  num = INST_prev_18.dump_VCD_defs(num);
  num = INST_prev_19.dump_VCD_defs(num);
  num = INST_prev_2.dump_VCD_defs(num);
  num = INST_prev_20.dump_VCD_defs(num);
  num = INST_prev_21.dump_VCD_defs(num);
  num = INST_prev_22.dump_VCD_defs(num);
  num = INST_prev_23.dump_VCD_defs(num);
  num = INST_prev_24.dump_VCD_defs(num);
  num = INST_prev_25.dump_VCD_defs(num);
  num = INST_prev_26.dump_VCD_defs(num);
  num = INST_prev_27.dump_VCD_defs(num);
  num = INST_prev_28.dump_VCD_defs(num);
  num = INST_prev_29.dump_VCD_defs(num);
  num = INST_prev_3.dump_VCD_defs(num);
  num = INST_prev_30.dump_VCD_defs(num);
  num = INST_prev_31.dump_VCD_defs(num);
  num = INST_prev_4.dump_VCD_defs(num);
  num = INST_prev_5.dump_VCD_defs(num);
  num = INST_prev_6.dump_VCD_defs(num);
  num = INST_prev_7.dump_VCD_defs(num);
  num = INST_prev_8.dump_VCD_defs(num);
  num = INST_prev_9.dump_VCD_defs(num);
  num = INST_read_emission.dump_VCD_defs(num);
  num = INST_read_outcome.dump_VCD_defs(num);
  num = INST_read_transition.dump_VCD_defs(num);
  num = INST_t_ctr.dump_VCD_defs(num);
  num = INST_transition_buffer.dump_VCD_defs(num);
  num = INST_transition_idx.dump_VCD_defs(num);
  num = INST_transition_ready.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_adder.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkViterbi::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkViterbi::vcd_defs(tVCDDumpType dt, MOD_mkViterbi &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_n_and_m_loaded__h4719) != DEF_n_and_m_loaded__h4719)
      {
	vcd_write_val(sim_hdl, num, DEF_n_and_m_loaded__h4719, 1u);
	backing.DEF_n_and_m_loaded__h4719 = DEF_n_and_m_loaded__h4719;
      }
      ++num;
      if ((backing.DEF_read_transition__h4725) != DEF_read_transition__h4725)
      {
	vcd_write_val(sim_hdl, num, DEF_read_transition__h4725, 1u);
	backing.DEF_read_transition__h4725 = DEF_read_transition__h4725;
      }
      ++num;
      if ((backing.DEF_x__h6473) != DEF_x__h6473)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6473, 32u);
	backing.DEF_x__h6473 = DEF_x__h6473;
      }
      ++num;
      if ((backing.DEF_x__h6556) != DEF_x__h6556)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h6556, 32u);
	backing.DEF_x__h6556 = DEF_x__h6556;
      }
      ++num;
      if ((backing.DEF_y__h6403) != DEF_y__h6403)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h6403, 32u);
	backing.DEF_y__h6403 = DEF_y__h6403;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_n_and_m_loaded__h4719, 1u);
      backing.DEF_n_and_m_loaded__h4719 = DEF_n_and_m_loaded__h4719;
      vcd_write_val(sim_hdl, num++, DEF_read_transition__h4725, 1u);
      backing.DEF_read_transition__h4725 = DEF_read_transition__h4725;
      vcd_write_val(sim_hdl, num++, DEF_x__h6473, 32u);
      backing.DEF_x__h6473 = DEF_x__h6473;
      vcd_write_val(sim_hdl, num++, DEF_x__h6556, 32u);
      backing.DEF_x__h6556 = DEF_x__h6556;
      vcd_write_val(sim_hdl, num++, DEF_y__h6403, 32u);
      backing.DEF_y__h6403 = DEF_y__h6403;
    }
}

void MOD_mkViterbi::vcd_prims(tVCDDumpType dt, MOD_mkViterbi &backing)
{
  INST_curr_0.dump_VCD(dt, backing.INST_curr_0);
  INST_curr_1.dump_VCD(dt, backing.INST_curr_1);
  INST_curr_10.dump_VCD(dt, backing.INST_curr_10);
  INST_curr_11.dump_VCD(dt, backing.INST_curr_11);
  INST_curr_12.dump_VCD(dt, backing.INST_curr_12);
  INST_curr_13.dump_VCD(dt, backing.INST_curr_13);
  INST_curr_14.dump_VCD(dt, backing.INST_curr_14);
  INST_curr_15.dump_VCD(dt, backing.INST_curr_15);
  INST_curr_16.dump_VCD(dt, backing.INST_curr_16);
  INST_curr_17.dump_VCD(dt, backing.INST_curr_17);
  INST_curr_18.dump_VCD(dt, backing.INST_curr_18);
  INST_curr_19.dump_VCD(dt, backing.INST_curr_19);
  INST_curr_2.dump_VCD(dt, backing.INST_curr_2);
  INST_curr_20.dump_VCD(dt, backing.INST_curr_20);
  INST_curr_21.dump_VCD(dt, backing.INST_curr_21);
  INST_curr_22.dump_VCD(dt, backing.INST_curr_22);
  INST_curr_23.dump_VCD(dt, backing.INST_curr_23);
  INST_curr_24.dump_VCD(dt, backing.INST_curr_24);
  INST_curr_25.dump_VCD(dt, backing.INST_curr_25);
  INST_curr_26.dump_VCD(dt, backing.INST_curr_26);
  INST_curr_27.dump_VCD(dt, backing.INST_curr_27);
  INST_curr_28.dump_VCD(dt, backing.INST_curr_28);
  INST_curr_29.dump_VCD(dt, backing.INST_curr_29);
  INST_curr_3.dump_VCD(dt, backing.INST_curr_3);
  INST_curr_30.dump_VCD(dt, backing.INST_curr_30);
  INST_curr_31.dump_VCD(dt, backing.INST_curr_31);
  INST_curr_4.dump_VCD(dt, backing.INST_curr_4);
  INST_curr_5.dump_VCD(dt, backing.INST_curr_5);
  INST_curr_6.dump_VCD(dt, backing.INST_curr_6);
  INST_curr_7.dump_VCD(dt, backing.INST_curr_7);
  INST_curr_8.dump_VCD(dt, backing.INST_curr_8);
  INST_curr_9.dump_VCD(dt, backing.INST_curr_9);
  INST_emission_buffer.dump_VCD(dt, backing.INST_emission_buffer);
  INST_emission_idx.dump_VCD(dt, backing.INST_emission_idx);
  INST_emission_ready.dump_VCD(dt, backing.INST_emission_ready);
  INST_i_ctr.dump_VCD(dt, backing.INST_i_ctr);
  INST_init_done_flag.dump_VCD(dt, backing.INST_init_done_flag);
  INST_init_in_progress.dump_VCD(dt, backing.INST_init_in_progress);
  INST_input_idx_ctr.dump_VCD(dt, backing.INST_input_idx_ctr);
  INST_j_ctr.dump_VCD(dt, backing.INST_j_ctr);
  INST_m_reg.dump_VCD(dt, backing.INST_m_reg);
  INST_n_and_m_loaded.dump_VCD(dt, backing.INST_n_and_m_loaded);
  INST_n_reg.dump_VCD(dt, backing.INST_n_reg);
  INST_outcome_buffer.dump_VCD(dt, backing.INST_outcome_buffer);
  INST_outcome_idx.dump_VCD(dt, backing.INST_outcome_idx);
  INST_outcome_reg.dump_VCD(dt, backing.INST_outcome_reg);
  INST_prev_0.dump_VCD(dt, backing.INST_prev_0);
  INST_prev_1.dump_VCD(dt, backing.INST_prev_1);
  INST_prev_10.dump_VCD(dt, backing.INST_prev_10);
  INST_prev_11.dump_VCD(dt, backing.INST_prev_11);
  INST_prev_12.dump_VCD(dt, backing.INST_prev_12);
  INST_prev_13.dump_VCD(dt, backing.INST_prev_13);
  INST_prev_14.dump_VCD(dt, backing.INST_prev_14);
  INST_prev_15.dump_VCD(dt, backing.INST_prev_15);
  INST_prev_16.dump_VCD(dt, backing.INST_prev_16);
  INST_prev_17.dump_VCD(dt, backing.INST_prev_17);
  INST_prev_18.dump_VCD(dt, backing.INST_prev_18);
  INST_prev_19.dump_VCD(dt, backing.INST_prev_19);
  INST_prev_2.dump_VCD(dt, backing.INST_prev_2);
  INST_prev_20.dump_VCD(dt, backing.INST_prev_20);
  INST_prev_21.dump_VCD(dt, backing.INST_prev_21);
  INST_prev_22.dump_VCD(dt, backing.INST_prev_22);
  INST_prev_23.dump_VCD(dt, backing.INST_prev_23);
  INST_prev_24.dump_VCD(dt, backing.INST_prev_24);
  INST_prev_25.dump_VCD(dt, backing.INST_prev_25);
  INST_prev_26.dump_VCD(dt, backing.INST_prev_26);
  INST_prev_27.dump_VCD(dt, backing.INST_prev_27);
  INST_prev_28.dump_VCD(dt, backing.INST_prev_28);
  INST_prev_29.dump_VCD(dt, backing.INST_prev_29);
  INST_prev_3.dump_VCD(dt, backing.INST_prev_3);
  INST_prev_30.dump_VCD(dt, backing.INST_prev_30);
  INST_prev_31.dump_VCD(dt, backing.INST_prev_31);
  INST_prev_4.dump_VCD(dt, backing.INST_prev_4);
  INST_prev_5.dump_VCD(dt, backing.INST_prev_5);
  INST_prev_6.dump_VCD(dt, backing.INST_prev_6);
  INST_prev_7.dump_VCD(dt, backing.INST_prev_7);
  INST_prev_8.dump_VCD(dt, backing.INST_prev_8);
  INST_prev_9.dump_VCD(dt, backing.INST_prev_9);
  INST_read_emission.dump_VCD(dt, backing.INST_read_emission);
  INST_read_outcome.dump_VCD(dt, backing.INST_read_outcome);
  INST_read_transition.dump_VCD(dt, backing.INST_read_transition);
  INST_t_ctr.dump_VCD(dt, backing.INST_t_ctr);
  INST_transition_buffer.dump_VCD(dt, backing.INST_transition_buffer);
  INST_transition_idx.dump_VCD(dt, backing.INST_transition_idx);
  INST_transition_ready.dump_VCD(dt, backing.INST_transition_ready);
}

void MOD_mkViterbi::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing)
{
  INST_adder.dump_VCD(dt, levels, backing.INST_adder);
}
