
*** Running vivado
    with args -log tracker.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tracker.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source tracker.tcl -notrace
Command: synth_design -top tracker -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 390.172 ; gain = 98.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tracker' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:166]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:166]
INFO: [Synth 8-638] synthesizing module 'hexToSevenSegment' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:196]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:202]
INFO: [Synth 8-256] done synthesizing module 'hexToSevenSegment' (2#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:196]
INFO: [Synth 8-638] synthesizing module 'out7seg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:217]
INFO: [Synth 8-226] default block is never used [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:239]
INFO: [Synth 8-256] done synthesizing module 'out7seg' (3#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:217]
WARNING: [Synth 8-6014] Unused sequential element distance_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:78]
WARNING: [Synth 8-6014] Unused sequential element add_steps_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:90]
WARNING: [Synth 8-5788] Register step_over_reg in module tracker is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:26]
INFO: [Synth 8-256] done synthesizing module 'tracker' (4#1) [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.219 ; gain = 150.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 442.219 ; gain = 150.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sec'. [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sec'. [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/constrs_1/imports/EE 460M/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tracker_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tracker_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 778.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 778.301 ; gain = 486.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 778.301 ; gain = 486.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 778.301 ; gain = 486.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ss" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:225]
WARNING: [Synth 8-6014] Unused sequential element hybrid_state_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:72]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:73]
WARNING: [Synth 8-6014] Unused sequential element elapsed_time_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:74]
WARNING: [Synth 8-6014] Unused sequential element hactive_trig_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:77]
WARNING: [Synth 8-6014] Unused sequential element steps_over32_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:200]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 778.301 ; gain = 486.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tracker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hexToSevenSegment 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      1 Bit        Muxes := 1     
Module out7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:225]
INFO: [Synth 8-5545] ROM "nolabel_line18/ss" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element hybrid_state_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:72]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:73]
WARNING: [Synth 8-6014] Unused sequential element hactive_trig_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:77]
WARNING: [Synth 8-6014] Unused sequential element elapsed_time_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:74]
WARNING: [Synth 8-6014] Unused sequential element steps_over32_reg was removed.  [C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.srcs/sources_1/new/fit_tracker.v:79]
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[4]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[5]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[6]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[7]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[8]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[9]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[10]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[11]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[12]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[13]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[14]) is unused and will be removed from module tracker.
WARNING: [Synth 8-3332] Sequential element (hybrid_state_reg[15]) is unused and will be removed from module tracker.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 778.301 ; gain = 486.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 839.742 ; gain = 548.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 860.316 ; gain = 568.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   187|
|3     |LUT1   |    28|
|4     |LUT2   |   280|
|5     |LUT3   |   262|
|6     |LUT4   |   291|
|7     |LUT5   |   156|
|8     |LUT6   |   302|
|9     |MUXF7  |     5|
|10    |FDCE   |   106|
|11    |FDPE   |     1|
|12    |FDRE   |    49|
|13    |LD     |    28|
|14    |IBUF   |     5|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------------+------+
|      |Instance         |Module              |Cells |
+------+-----------------+--------------------+------+
|1     |top              |                    |  1714|
|2     |  h1             |hexToSevenSegment   |    15|
|3     |  h2             |hexToSevenSegment_0 |    15|
|4     |  h3             |hexToSevenSegment_1 |    15|
|5     |  h4             |hexToSevenSegment_2 |    15|
|6     |  nolabel_line18 |clk_div             |    44|
|7     |  out1           |out7seg             |    56|
+------+-----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 924.297 ; gain = 296.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 924.297 ; gain = 632.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'tracker' is not ideal for floorplanning, since the cellview 'tracker' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 924.297 ; gain = 645.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hyder/Documents/UT/SPRING 2018/EE 460M/Lab6/EE460M_Lab6/EE460M_Lab6.runs/synth_1/tracker.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tracker_utilization_synth.rpt -pb tracker_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 924.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 12:52:01 2018...
