TimeQuest Timing Analyzer report for I2C_TOP
Tue Dec 04 19:23:59 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'i_CLK'
 14. Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
 15. Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
 16. Slow 1200mV 85C Model Setup: 'i_RST'
 17. Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 18. Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 19. Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 20. Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 21. Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 22. Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 23. Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 24. Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 25. Slow 1200mV 85C Model Setup: 'i_BT_A'
 26. Slow 1200mV 85C Model Hold: 'i_RST'
 27. Slow 1200mV 85C Model Hold: 'i_BT_A'
 28. Slow 1200mV 85C Model Hold: 'i_CLK'
 29. Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 30. Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 31. Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 32. Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 33. Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 34. Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 35. Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 36. Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
 37. Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 38. Slow 1200mV 85C Model Hold: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
 40. Slow 1200mV 85C Model Recovery: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 42. Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 43. Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
 44. Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 45. Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 46. Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
 47. Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 48. Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 49. Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 50. Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 51. Slow 1200mV 85C Model Recovery: 'i_CLK'
 52. Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 53. Slow 1200mV 85C Model Recovery: 'i_BT_A'
 54. Slow 1200mV 85C Model Removal: 'i_BT_A'
 55. Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 56. Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 57. Slow 1200mV 85C Model Removal: 'i_CLK'
 58. Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 59. Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
 60. Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 61. Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 62. Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
 63. Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 64. Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 65. Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 66. Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 67. Slow 1200mV 85C Model Removal: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 85C Model Minimum Pulse Width: 'i_RST'
 69. Slow 1200mV 85C Model Minimum Pulse Width: 'i_BT_A'
 70. Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
 71. Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
 72. Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
 73. Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
 74. Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 75. Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 76. Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 77. Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 78. Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
 79. Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
 80. Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
 81. Slow 1200mV 85C Model Minimum Pulse Width: 'i_CLK'
 82. Slow 1200mV 85C Model Minimum Pulse Width: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Output Enable Times
 88. Minimum Output Enable Times
 89. Output Disable Times
 90. Minimum Output Disable Times
 91. Slow 1200mV 85C Model Metastability Report
 92. Slow 1200mV 0C Model Fmax Summary
 93. Slow 1200mV 0C Model Setup Summary
 94. Slow 1200mV 0C Model Hold Summary
 95. Slow 1200mV 0C Model Recovery Summary
 96. Slow 1200mV 0C Model Removal Summary
 97. Slow 1200mV 0C Model Minimum Pulse Width Summary
 98. Slow 1200mV 0C Model Setup: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
 99. Slow 1200mV 0C Model Setup: 'i_CLK'
100. Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
101. Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
102. Slow 1200mV 0C Model Setup: 'i_RST'
103. Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
104. Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
105. Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
106. Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
107. Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
108. Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
109. Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
110. Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
111. Slow 1200mV 0C Model Setup: 'i_BT_A'
112. Slow 1200mV 0C Model Hold: 'i_RST'
113. Slow 1200mV 0C Model Hold: 'i_BT_A'
114. Slow 1200mV 0C Model Hold: 'i_CLK'
115. Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
116. Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
117. Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
118. Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
119. Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
120. Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
121. Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
122. Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
123. Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
124. Slow 1200mV 0C Model Hold: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
125. Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
126. Slow 1200mV 0C Model Recovery: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
127. Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
128. Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
129. Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
130. Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
131. Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
132. Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
133. Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
134. Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
135. Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
136. Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
137. Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
138. Slow 1200mV 0C Model Recovery: 'i_CLK'
139. Slow 1200mV 0C Model Recovery: 'i_BT_A'
140. Slow 1200mV 0C Model Removal: 'i_BT_A'
141. Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
142. Slow 1200mV 0C Model Removal: 'i_CLK'
143. Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
144. Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
145. Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
146. Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
147. Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
148. Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
149. Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
150. Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
151. Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
152. Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
153. Slow 1200mV 0C Model Removal: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
154. Slow 1200mV 0C Model Minimum Pulse Width: 'i_RST'
155. Slow 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'
156. Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
157. Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
158. Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
159. Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
160. Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
161. Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
162. Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
163. Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
164. Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
165. Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
166. Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
167. Slow 1200mV 0C Model Minimum Pulse Width: 'i_CLK'
168. Slow 1200mV 0C Model Minimum Pulse Width: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
169. Setup Times
170. Hold Times
171. Clock to Output Times
172. Minimum Clock to Output Times
173. Output Enable Times
174. Minimum Output Enable Times
175. Output Disable Times
176. Minimum Output Disable Times
177. Slow 1200mV 0C Model Metastability Report
178. Fast 1200mV 0C Model Setup Summary
179. Fast 1200mV 0C Model Hold Summary
180. Fast 1200mV 0C Model Recovery Summary
181. Fast 1200mV 0C Model Removal Summary
182. Fast 1200mV 0C Model Minimum Pulse Width Summary
183. Fast 1200mV 0C Model Setup: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
184. Fast 1200mV 0C Model Setup: 'i_CLK'
185. Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
186. Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
187. Fast 1200mV 0C Model Setup: 'i_RST'
188. Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
189. Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
190. Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
191. Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
192. Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
193. Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
194. Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
195. Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
196. Fast 1200mV 0C Model Setup: 'i_BT_A'
197. Fast 1200mV 0C Model Hold: 'i_RST'
198. Fast 1200mV 0C Model Hold: 'i_BT_A'
199. Fast 1200mV 0C Model Hold: 'i_CLK'
200. Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
201. Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
202. Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
203. Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
204. Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
205. Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
206. Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
207. Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
208. Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
209. Fast 1200mV 0C Model Hold: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
210. Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
211. Fast 1200mV 0C Model Recovery: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
212. Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
213. Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
214. Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
215. Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
216. Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
217. Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
218. Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
219. Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
220. Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
221. Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
222. Fast 1200mV 0C Model Recovery: 'i_CLK'
223. Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
224. Fast 1200mV 0C Model Recovery: 'i_BT_A'
225. Fast 1200mV 0C Model Removal: 'i_BT_A'
226. Fast 1200mV 0C Model Removal: 'i_CLK'
227. Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
228. Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
229. Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
230. Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
231. Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
232. Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
233. Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
234. Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
235. Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
236. Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
237. Fast 1200mV 0C Model Removal: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
238. Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
239. Fast 1200mV 0C Model Minimum Pulse Width: 'i_RST'
240. Fast 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'
241. Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'
242. Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'
243. Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'
244. Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'
245. Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
246. Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'
247. Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
248. Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'
249. Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
250. Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
251. Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'
252. Fast 1200mV 0C Model Minimum Pulse Width: 'i_CLK'
253. Fast 1200mV 0C Model Minimum Pulse Width: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'
254. Setup Times
255. Hold Times
256. Clock to Output Times
257. Minimum Clock to Output Times
258. Output Enable Times
259. Minimum Output Enable Times
260. Output Disable Times
261. Minimum Output Disable Times
262. Fast 1200mV 0C Model Metastability Report
263. Multicorner Timing Analysis Summary
264. Setup Times
265. Hold Times
266. Clock to Output Times
267. Minimum Clock to Output Times
268. Board Trace Model Assignments
269. Input Transition Times
270. Slow Corner Signal Integrity Metrics
271. Fast Corner Signal Integrity Metrics
272. Setup Transfers
273. Hold Transfers
274. Recovery Transfers
275. Removal Transfers
276. Report TCCS
277. Report RSKM
278. Unconstrained Paths
279. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; I2C_TOP                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+-----------+-----------+------------+---------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Clock Name                                                                ; Type      ; Period    ; Frequency  ; Rise    ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                      ; Targets                                                                       ;
+---------------------------------------------------------------------------+-----------+-----------+------------+---------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; i_BT_A                                                                    ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { i_BT_A }                                                                    ;
; i_CLK                                                                     ; Base      ; 20.000    ; 50.0 MHz   ; 0.000   ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { i_CLK }                                                                     ;
; i_RST                                                                     ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { i_RST }                                                                     ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q }                                      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM }                ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE }                     ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW }                  ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA }                 ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL }                       ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA }                    ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL }                       ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA }                    ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL }                       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; Base      ; 1.000     ; 1000.0 MHz ; 0.000   ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                             ; { SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA }                    ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10000.000 ; 0.1 MHz    ; 0.000   ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; i_CLK  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0] ; { U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] } ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10000.000 ; 0.1 MHz    ; 173.333 ; 5173.333 ; 50.00      ; 500       ; 1           ; 6.2   ;        ;           ;            ; false    ; i_CLK  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0] ; { U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------------------------------+-----------+-----------+------------+---------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------------------------------+-------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                ; Note                    ;
+-------------+-----------------+---------------------------------------------------------------------------+-------------------------+
; INF MHz     ; 228.83 MHz      ; i_BT_A                                                                    ; limit due to hold check ;
; 86.69 MHz   ; 86.69 MHz       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;                         ;
; 156.62 MHz  ; 156.62 MHz      ; i_CLK                                                                     ;                         ;
; 278.4 MHz   ; 278.4 MHz       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ;                         ;
; 391.54 MHz  ; 391.54 MHz      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ;                         ;
; 1002.0 MHz  ; 974.66 MHz      ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; limit due to hold check ;
; 1068.38 MHz ; 766.87 MHz      ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; limit due to hold check ;
; 1416.43 MHz ; 486.38 MHz      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; limit due to hold check ;
; 1420.45 MHz ; 526.32 MHz      ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; limit due to hold check ;
+-------------+-----------------+---------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -9.753 ; -299.591      ;
; i_CLK                                                                     ; -3.614 ; -48.901       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -2.308 ; -5.615        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -2.192 ; -81.712       ;
; i_RST                                                                     ; -2.095 ; -3.146        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.414 ; -6.848        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.296 ; -1.296        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.090 ; -5.627        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.963 ; -4.708        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.001  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.032  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.147  ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.148  ; 0.000         ;
; i_BT_A                                                                    ; 1.383  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; i_RST                                                                     ; -3.612 ; -34.625       ;
; i_BT_A                                                                    ; -2.437 ; -4.872        ;
; i_CLK                                                                     ; -2.240 ; -5.688        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.415 ; -1.415        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.407 ; -1.477        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; -0.952 ; -1.510        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.885 ; -0.885        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.706 ; -0.706        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.576 ; -0.576        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.568 ; -0.568        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -0.480 ; -0.480        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.437 ; -0.437        ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.342  ; 0.000         ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 0.400  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                             ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -9.604 ; -475.457      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -2.675 ; -3.874        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; -2.013 ; -2.899        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -2.012 ; -29.576       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -1.875 ; -1.875        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.769 ; -8.703        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -1.749 ; -6.199        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -1.428 ; -1.428        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.324 ; -5.122        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -1.099 ; -1.099        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.685 ; -1.263        ;
; i_CLK                                                                     ; -0.171 ; -1.252        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; -0.038 ; -0.038        ;
; i_BT_A                                                                    ; 1.474  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; i_BT_A                                                                    ; -2.621 ; -5.241        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.035 ; -6.884        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; -0.606 ; -4.256        ;
; i_CLK                                                                     ; -0.537 ; -4.508        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.205 ; -1.613        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -0.116 ; -0.836        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.113  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.321  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0.345  ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.361  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0.797  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.886  ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 1.383  ; 0.000         ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 1.661  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                    ;
+---------------------------------------------------------------------------+----------+---------------+
; Clock                                                                     ; Slack    ; End Point TNS ;
+---------------------------------------------------------------------------+----------+---------------+
; i_RST                                                                     ; -3.000   ; -20.770       ;
; i_BT_A                                                                    ; -3.000   ; -3.000        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -1.000   ; -78.000       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0.361    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.374    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0.391    ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.418    ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.420    ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.420    ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.421    ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.421    ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.422    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; 0.443    ; 0.000         ;
; i_CLK                                                                     ; 9.638    ; 0.000         ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 4999.775 ; 0.000         ;
+---------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                       ; Launch Clock                                               ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -9.753 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.997     ; 1.024      ;
; -9.744 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.995     ; 1.017      ;
; -9.737 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -9.006     ; 0.999      ;
; -9.608 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.996     ; 0.880      ;
; -9.603 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.990     ; 0.881      ;
; -9.601 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.996     ; 0.873      ;
; -9.599 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.990     ; 0.877      ;
; -9.591 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.990     ; 0.869      ;
; -9.584 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.980     ; 0.872      ;
; -9.579 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -9.121     ; 0.726      ;
; -9.563 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -9.121     ; 0.710      ;
; -9.453 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.997     ; 0.724      ;
; -9.428 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.979     ; 0.717      ;
; -9.295 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.996     ; 0.567      ;
; -9.289 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.996     ; 0.561      ;
; -9.283 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.990     ; 0.561      ;
; -9.279 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.990     ; 0.557      ;
; -9.271 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.980     ; 0.559      ;
; -9.269 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.979     ; 0.558      ;
; -9.255 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.820      ;
; -9.255 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.820      ;
; -9.203 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.768      ;
; -9.182 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.276      ; 9.726      ;
; -9.114 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.663      ;
; -9.110 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.659      ;
; -8.978 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.527      ;
; -8.967 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.516      ;
; -8.899 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 9.452      ;
; -8.882 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.447      ;
; -8.818 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.995     ; 0.091      ;
; -8.754 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.819      ;
; -8.752 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.817      ;
; -8.696 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.761      ;
; -8.695 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.281      ; 9.744      ;
; -8.694 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.276      ; 9.238      ;
; -8.694 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.281      ; 9.743      ;
; -8.670 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.276      ; 9.714      ;
; -8.514 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.281      ; 9.563      ;
; -8.451 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 9.504      ;
; -8.440 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.281      ; 9.489      ;
; -8.376 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.538     ; 7.626      ;
; -8.376 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.538     ; 7.626      ;
; -8.335 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.400      ;
; -8.324 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.538     ; 7.574      ;
; -8.303 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.559     ; 7.532      ;
; -8.237 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.276      ; 9.281      ;
; -8.235 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.554     ; 7.469      ;
; -8.231 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.554     ; 7.465      ;
; -8.099 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.554     ; 7.333      ;
; -8.088 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.554     ; 7.322      ;
; -8.020 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.550     ; 7.258      ;
; -8.003 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.538     ; 7.253      ;
; -7.815 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.559     ; 7.044      ;
; -7.527 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.689     ; 7.626      ;
; -7.527 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.689     ; 7.626      ;
; -7.475 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.689     ; 7.574      ;
; -7.454 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.710     ; 7.532      ;
; -7.386 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.705     ; 7.469      ;
; -7.382 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.705     ; 7.465      ;
; -7.250 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.705     ; 7.333      ;
; -7.239 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.705     ; 7.322      ;
; -7.171 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.701     ; 7.258      ;
; -7.154 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.689     ; 7.253      ;
; -6.966 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.710     ; 7.044      ;
; -6.544 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_BT_A                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.067     ; 0.745      ;
; -6.264 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.817      ;
; -6.235 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_BT_A                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -6.066     ; 0.437      ;
; -6.148 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.701      ;
; -6.142 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.695      ;
; -6.032 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.585      ;
; -6.026 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.579      ;
; -5.916 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.469      ;
; -5.910 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.463      ;
; -5.812 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.865      ;
; -5.806 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.859      ;
; -5.800 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.353      ;
; -5.794 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.347      ;
; -5.696 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.749      ;
; -5.690 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.743      ;
; -5.684 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.237      ;
; -5.678 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.231      ;
; -5.580 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.633      ;
; -5.574 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.627      ;
; -5.568 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.121      ;
; -5.562 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.115      ;
; -5.464 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.517      ;
; -5.458 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.511      ;
; -5.452 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 6.005      ;
; -5.446 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 5.999      ;
; -5.385 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.550     ; 4.623      ;
; -5.362 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 5.889      ;
; -5.348 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.401      ;
; -5.342 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.395      ;
; -5.330 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 5.883      ;
; -5.269 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.550     ; 4.507      ;
; -5.263 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.550     ; 4.501      ;
; -5.246 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 5.773      ;
; -5.240 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 5.767      ;
; -5.232 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.285      ;
; -5.226 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 6.279      ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLK'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.614 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.490      ; 6.579      ;
; -3.338 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.619      ; 6.432      ;
; -3.314 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.490      ; 6.279      ;
; -3.306 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.855      ; 6.636      ;
; -3.149 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.490      ; 6.333      ;
; -2.780 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.490      ; 6.245      ;
; -2.593 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.490      ; 5.777      ;
; -2.585 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.490      ; 5.550      ;
; -2.502 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 2.490      ; 6.186      ;
; -2.495 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.619      ; 6.089      ;
; -2.472 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.960      ;
; -2.467 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.490      ; 5.932      ;
; -2.434 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.855      ; 6.264      ;
; -2.419 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.855      ; 5.968      ;
; -2.369 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.857      ;
; -2.338 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.826      ;
; -2.288 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.774      ;
; -2.281 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.767      ;
; -2.235 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.723      ;
; -2.220 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.706      ;
; -2.217 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.703      ;
; -2.195 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.864     ; 2.316      ;
; -2.141 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.627      ;
; -2.133 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.864     ; 2.254      ;
; -2.116 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.864     ; 2.237      ;
; -2.097 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.583      ;
; -2.077 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.565      ;
; -2.057 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.864     ; 2.178      ;
; -2.047 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.533      ;
; -2.046 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.533      ;
; -2.040 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.526      ;
; -2.040 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.526      ;
; -2.034 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.520      ;
; -2.021 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.507      ;
; -2.018 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.504      ;
; -2.015 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.503      ;
; -2.011 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.619      ; 5.324      ;
; -2.002 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.488      ;
; -1.977 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.490      ; 5.161      ;
; -1.976 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.462      ;
; -1.974 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.462      ;
; -1.968 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.454      ;
; -1.964 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.451      ;
; -1.960 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.447      ;
; -1.946 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.433      ;
; -1.943 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.430      ;
; -1.939 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.427      ;
; -1.935 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.421      ;
; -1.929 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.415      ;
; -1.926 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.412      ;
; -1.919 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.406      ;
; -1.917 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.403      ;
; -1.912 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.399      ;
; -1.909 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 2.490      ; 5.593      ;
; -1.893 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.692     ; 1.686      ;
; -1.886 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.373      ;
; -1.872 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.359      ;
; -1.872 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.692     ; 1.665      ;
; -1.867 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.354      ;
; -1.865 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.352      ;
; -1.861 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.348      ;
; -1.819 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.305      ;
; -1.816 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.303      ;
; -1.810 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.297      ;
; -1.809 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.296      ;
; -1.807 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 2.855      ; 5.856      ;
; -1.799 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.285      ;
; -1.793 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.280      ;
; -1.793 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.279      ;
; -1.790 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.692     ; 1.583      ;
; -1.786 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.273      ;
; -1.780 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.266      ;
; -1.780 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.266      ;
; -1.779 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.265      ;
; -1.774 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.260      ;
; -1.761 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.247      ;
; -1.747 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.234      ;
; -1.727 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.490      ; 5.192      ;
; -1.724 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.211      ;
; -1.717 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.204      ;
; -1.717 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.204      ;
; -1.710 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.197      ;
; -1.707 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.194      ;
; -1.707 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.194      ;
; -1.703 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.190      ;
; -1.694 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.180      ;
; -1.692 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.179      ;
; -1.688 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.174      ;
; -1.685 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.171      ;
; -1.680 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.167      ;
; -1.680 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.691     ; 1.474      ;
; -1.676 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.162      ;
; -1.657 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.497     ; 2.145      ;
; -1.653 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.140      ;
; -1.649 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.136      ;
; -1.647 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.134      ;
; -1.644 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.131      ;
; -1.638 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.498     ; 2.125      ;
; -1.636 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.499     ; 2.122      ;
; -1.631 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.692     ; 1.424      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                  ; Launch Clock                                               ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.308 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_CLK                                                      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; -1.625     ; 0.649      ;
; -1.508 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 3.230      ; 4.384      ;
; -1.470 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 3.231      ; 4.351      ;
; -0.686 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 3.231      ; 4.067      ;
; -0.682 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 3.230      ; 4.058      ;
; -0.329 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.416      ; 1.352      ;
; 0.251  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.416      ; 1.272      ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.192 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 0.055      ; 1.476      ;
; -2.109 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 0.055      ; 1.393      ;
; -1.828 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 0.055      ; 1.112      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.554 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.487      ;
; -1.510 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.444      ;
; -1.510 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.444      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.441      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.405 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.338      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.379 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.312      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.371 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.305      ;
; -1.340 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.274      ;
; -1.340 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.274      ;
; -1.322 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.255      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.319 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.253      ;
; -1.266 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.063     ; 2.198      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.266 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.199      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.260 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.193      ;
; -1.243 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.062     ; 2.176      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.240 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.174      ;
; -1.234 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.061     ; 2.168      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_RST'                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.095 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.338     ; 1.476      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.338     ; 1.393      ;
; -1.731 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.338     ; 1.112      ;
; -0.545 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; i_BT_A                                                   ; i_RST       ; 1.000        ; 1.871      ; 2.775      ;
; -0.506 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; i_BT_A                                                   ; i_RST       ; 1.000        ; 1.871      ; 2.735      ;
; 2.134  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.196      ; 2.648      ;
; 2.230  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.199      ; 2.671      ;
; 2.286  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.197      ; 2.634      ;
; 2.291  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.197      ; 2.610      ;
; 2.302  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.208      ; 2.612      ;
; 2.421  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 1.000        ; 4.827      ; 2.775      ;
; 2.460  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 1.000        ; 4.827      ; 2.735      ;
; 2.545  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.211      ; 2.534      ;
; 2.566  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.209      ; 2.505      ;
; 2.619  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 5.334      ; 2.585      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                            ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.414 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.222      ; 0.548      ;
; -0.832 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.242      ; 0.548      ;
; -0.800 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_CLK                                               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.215      ; 0.643      ;
; -0.700 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.224      ; 0.548      ;
; -0.667 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.223      ; 0.548      ;
; -0.650 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.243      ; 0.548      ;
; -0.633 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.343      ; 0.616      ;
; -0.632 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.341      ; 0.601      ;
; -0.520 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.245      ; 0.548      ;
; 0.562  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.769      ; 0.671      ;
; 0.995  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.769      ; 0.738      ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                ; Launch Clock                                               ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.296 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.822      ; 0.956      ;
; -0.882 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.822      ; 1.042      ;
; 0.961  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 1.760      ; 0.563      ;
; 1.380  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 1.760      ; 0.644      ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.090 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.338      ; 0.548      ;
; -0.754 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.335      ; 0.548      ;
; -0.752 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.338      ; 0.548      ;
; -0.750 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.334      ; 0.548      ;
; -0.723 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.335      ; 0.548      ;
; -0.569 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.337      ; 0.548      ;
; -0.558 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.337      ; 0.548      ;
; -0.431 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.337      ; 0.548      ;
; 0.136  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.074      ; 0.562      ;
; 0.557  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.074      ; 0.641      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.963 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.384      ; 0.548      ;
; -0.710 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.383      ; 0.548      ;
; -0.706 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.385      ; 0.548      ;
; -0.508 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.385      ; 0.548      ;
; -0.508 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.383      ; 0.548      ;
; -0.505 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.386      ; 0.548      ;
; -0.422 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.342      ; 0.548      ;
; -0.386 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.385      ; 0.548      ;
; 0.107  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.944      ; 0.563      ;
; 0.528  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.944      ; 0.642      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.001 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.828      ; 0.563      ;
; 0.422 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.828      ; 0.642      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.032 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.960      ; 0.562      ;
; 0.453 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.960      ; 0.641      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                               ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.147 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.946      ; 0.563      ;
; 0.320 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 1.975      ; 1.272      ;
; 0.566 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.946      ; 0.644      ;
; 0.740 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 1.975      ; 1.352      ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.148 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 1.345      ; 0.671      ;
; 0.581 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 1.345      ; 0.738      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_BT_A'                                                                                                              ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.383 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.500        ; 6.111      ; 4.384      ;
; 1.421 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.500        ; 6.112      ; 4.351      ;
; 2.205 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 1.000        ; 6.112      ; 4.067      ;
; 2.209 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 1.000        ; 6.111      ; 4.058      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_RST'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.612 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.505      ; 2.423      ;
; -3.541 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.375      ; 2.364      ;
; -3.536 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.376      ; 2.370      ;
; -3.521 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 0.000        ; 6.025      ; 2.534      ;
; -3.464 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 0.000        ; 6.025      ; 2.591      ;
; -3.414 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.374      ; 2.490      ;
; -3.411 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.362      ; 2.481      ;
; -3.401 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.363      ; 2.492      ;
; -3.366 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.361      ; 2.525      ;
; -3.359 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 6.364      ; 2.535      ;
; -0.650 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; i_BT_A                                                   ; i_RST       ; 0.000        ; 3.144      ; 2.534      ;
; -0.593 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; i_BT_A                                                   ; i_RST       ; 0.000        ; 3.144      ; 2.591      ;
; 1.064  ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.103     ; 1.001      ;
; 1.259  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.103     ; 1.196      ;
; 1.434  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.103     ; 1.371      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_BT_A'                                                                                                                ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.437 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.000        ; 6.343      ; 3.906      ;
; -2.435 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.000        ; 6.342      ; 3.907      ;
; -1.685 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; -0.500       ; 6.343      ; 4.178      ;
; -1.649 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; -0.500       ; 6.342      ; 4.213      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLK'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                           ; Launch Clock                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.240 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.703      ; 3.630      ;
; -2.218 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.703      ; 3.652      ;
; -0.474 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; 0.000        ; 2.574      ; 2.476      ;
; -0.313 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.586      ; 2.649      ;
; -0.261 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.954      ; 3.069      ;
; -0.260 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 2.703      ;
; -0.228 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.954      ; 3.112      ;
; -0.226 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK       ; 0.000        ; 2.431      ; 2.591      ;
; -0.226 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.954      ; 3.114      ;
; -0.224 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 2.739      ;
; -0.221 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 3.094      ; 3.249      ;
; -0.185 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.586      ; 2.777      ;
; -0.181 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 2.792      ;
; -0.166 ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.952      ; 2.983      ;
; -0.162 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.586      ; 2.800      ;
; -0.159 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 2.814      ;
; -0.143 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.586      ; 2.819      ;
; -0.142 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 3.094      ; 3.338      ;
; -0.139 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 2.824      ;
; -0.137 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 2.826      ;
; -0.136 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 3.094      ; 3.334      ;
; -0.114 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 3.046      ; 3.308      ;
; -0.113 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.708      ; 2.971      ;
; -0.102 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 2.861      ;
; -0.100 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.586      ; 2.872      ;
; -0.092 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.586      ; 2.880      ;
; -0.073 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.586      ; 2.899      ;
; -0.071 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.574      ; 2.879      ;
; -0.071 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.574      ; 2.889      ;
; -0.070 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 2.903      ;
; -0.068 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 2.905      ;
; -0.064 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.586      ; 2.908      ;
; -0.057 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 3.094      ; 3.423      ;
; -0.055 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.574      ; 2.895      ;
; -0.049 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 3.046      ; 3.383      ;
; -0.037 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 2.936      ;
; -0.036 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.574      ; 2.924      ;
; -0.022 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.574      ; 2.938      ;
; -0.020 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.574      ; 2.940      ;
; -0.017 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 3.063      ; 3.432      ;
; -0.011 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.708      ; 3.083      ;
; -0.009 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.708      ; 3.085      ;
; 0.008  ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.420      ; 2.625      ;
; 0.010  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 2.973      ;
; 0.011  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 2.984      ;
; 0.017  ; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.587      ; 2.801      ;
; 0.017  ; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.587      ; 2.801      ;
; 0.050  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 3.063      ; 3.489      ;
; 0.062  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 3.035      ;
; 0.079  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 3.052      ;
; 0.082  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 3.045      ;
; 0.086  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 3.059      ;
; 0.088  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 3.061      ;
; 0.090  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.587      ; 3.063      ;
; 0.092  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.588      ; 3.066      ;
; 0.117  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; -0.500       ; 2.574      ; 2.567      ;
; 0.135  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.574      ; 3.085      ;
; 0.157  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 3.120      ;
; 0.159  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.587      ; 3.122      ;
; 0.169  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE                          ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.623      ; 1.979      ;
; 0.185  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.574      ; 3.145      ;
; 0.186  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.574      ; 3.146      ;
; 0.190  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE                          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.091      ; 1.468      ;
; 0.193  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.586      ; 3.165      ;
; 0.220  ; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.588      ; 3.005      ;
; 0.264  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.586      ; 3.226      ;
; 0.274  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.586      ; 2.736      ;
; 0.307  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 2.954      ; 3.137      ;
; 0.309  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.587      ; 2.772      ;
; 0.317  ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R         ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.605      ; 1.079      ;
; 0.317  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; -0.500       ; 2.954      ; 3.157      ;
; 0.338  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                         ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.592      ; 1.087      ;
; 0.339  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.587      ; 2.802      ;
; 0.343  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 2.954      ; 3.183      ;
; 0.348  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 3.094      ; 3.318      ;
; 0.356  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.587      ; 2.829      ;
; 0.358  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R         ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.605      ; 1.120      ;
; 0.358  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.062      ; 0.577      ;
; 0.379  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.587      ; 2.852      ;
; 0.389  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.586      ; 2.851      ;
; 0.395  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.586      ; 2.857      ;
; 0.395  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 3.094      ; 3.375      ;
; 0.426  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.586      ; 2.888      ;
; 0.428  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                         ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.543      ; 1.128      ;
; 0.433  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK       ; -0.500       ; 2.431      ; 2.750      ;
; 0.433  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 3.094      ; 3.403      ;
; 0.434  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.587      ; 2.897      ;
; 0.434  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.587      ; 2.897      ;
; 0.437  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.586      ; 2.909      ;
; 0.449  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 3.046      ; 3.371      ;
; 0.458  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.586      ; 2.930      ;
; 0.461  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.587      ; 2.924      ;
; 0.473  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.586      ; 2.945      ;
; 0.474  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.587      ; 2.947      ;
; 0.474  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.587      ; 2.947      ;
; 0.480  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 3.094      ; 3.460      ;
; 0.485  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 2.574      ; 2.945      ;
; 0.486  ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; i_RST                                                                     ; i_CLK       ; -0.500       ; 2.952      ; 3.135      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.415 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.923      ; 0.717      ;
; -0.980 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.923      ; 0.652      ;
; 0.355  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.662      ; 0.537      ;
; 0.368  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.664      ; 0.552      ;
; 0.431  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.561      ; 0.512      ;
; 0.433  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.559      ; 0.512      ;
; 0.434  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.558      ; 0.512      ;
; 0.453  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.539      ; 0.512      ;
; 0.455  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.537      ; 0.512      ;
; 0.455  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.537      ; 0.512      ;
; 0.517  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_CLK                                               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.500      ; 0.547      ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                ; Launch Clock                                               ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.407 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 1.835      ; 0.627      ;
; -0.986 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 1.835      ; 0.548      ;
; -0.070 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.877      ; 1.006      ;
; 0.343  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.877      ; 0.919      ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                               ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.952 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 2.058      ; 1.305      ;
; -0.558 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.986      ; 0.627      ;
; -0.528 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 2.058      ; 1.229      ;
; -0.137 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.986      ; 0.548      ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.885 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 1.403      ; 0.717      ;
; -0.450 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 1.403      ; 0.652      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.706 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.120      ; 0.623      ;
; -0.282 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.120      ; 0.547      ;
; 0.377  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.615      ; 0.512      ;
; 0.377  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.615      ; 0.512      ;
; 0.378  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.614      ; 0.512      ;
; 0.378  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.614      ; 0.512      ;
; 0.378  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.614      ; 0.512      ;
; 0.379  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.613      ; 0.512      ;
; 0.380  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.612      ; 0.512      ;
; 0.381  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.611      ; 0.512      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.576 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 1.000      ; 0.623      ;
; -0.152 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 1.000      ; 0.547      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.568 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.983      ; 0.624      ;
; -0.144 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.983      ; 0.548      ;
; 0.329  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.663      ; 0.512      ;
; 0.329  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.663      ; 0.512      ;
; 0.329  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.663      ; 0.512      ;
; 0.330  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.662      ; 0.512      ;
; 0.331  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.661      ; 0.512      ;
; 0.332  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.660      ; 0.512      ;
; 0.332  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.660      ; 0.512      ;
; 0.374  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.618      ; 0.512      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                  ; Launch Clock                                               ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.480 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 1.500      ; 1.229      ;
; 0.096  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 1.500      ; 1.305      ;
; 0.489  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.387      ; 3.906      ;
; 0.491  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.386      ; 3.907      ;
; 1.261  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.387      ; 4.178      ;
; 1.297  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.386      ; 4.213      ;
; 2.021  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_CLK                                                      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; -1.470     ; 0.581      ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.437 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.862      ; 0.624      ;
; -0.013 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.862      ; 0.548      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.342 ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.577      ;
; 0.358 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.511 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.731      ;
; 0.523 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.742      ;
; 0.550 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.785      ;
; 0.551 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.786      ;
; 0.552 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.787      ;
; 0.552 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.787      ;
; 0.552 ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.787      ;
; 0.552 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.786      ;
; 0.552 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.786      ;
; 0.552 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.786      ;
; 0.553 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.788      ;
; 0.553 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.788      ;
; 0.553 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.787      ;
; 0.553 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.787      ;
; 0.553 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.787      ;
; 0.554 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.789      ;
; 0.554 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.789      ;
; 0.554 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.788      ;
; 0.555 ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.790      ;
; 0.555 ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.790      ;
; 0.555 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.790      ;
; 0.555 ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.789      ;
; 0.556 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.790      ;
; 0.556 ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.791      ;
; 0.556 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.791      ;
; 0.556 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.791      ;
; 0.556 ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.790      ;
; 0.556 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.790      ;
; 0.557 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.792      ;
; 0.557 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.792      ;
; 0.557 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.791      ;
; 0.557 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.791      ;
; 0.558 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.792      ;
; 0.558 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.792      ;
; 0.677 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.896      ;
; 0.740 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.306     ; 0.591      ;
; 0.789 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.170     ; 0.699      ;
; 0.800 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.061      ;
; 0.818 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.079      ;
; 0.826 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.061      ;
; 0.827 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.062      ;
; 0.827 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.061      ;
; 0.827 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.062      ;
; 0.827 ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.062      ;
; 0.827 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.061      ;
; 0.827 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.061      ;
; 0.828 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.063      ;
; 0.828 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.062      ;
; 0.828 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.062      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.064      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.064      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.063      ;
; 0.830 ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.064      ;
; 0.836 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.072      ;
; 0.836 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.072      ;
; 0.837 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.072      ;
; 0.841 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.076      ;
; 0.842 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.077      ;
; 0.842 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.077      ;
; 0.842 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.076      ;
; 0.843 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.078      ;
; 0.843 ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.078      ;
; 0.843 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.077      ;
; 0.843 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.077      ;
; 0.843 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.078      ;
; 0.843 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.078      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.079      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.078      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.078      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.079      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.079      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.079      ;
; 0.844 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.078      ;
; 0.845 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.080      ;
; 0.845 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.079      ;
; 0.845 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.080      ;
; 0.846 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.081      ;
; 0.846 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.080      ;
; 0.846 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.081      ;
; 0.847 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.081      ;
; 0.847 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.081      ;
; 0.874 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.110      ;
; 0.885 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.121      ;
; 0.898 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.131      ;
; 0.910 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.171      ;
; 0.912 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.173      ;
; 0.912 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.173      ;
; 0.928 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.142      ;
; 0.928 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.189      ;
; 0.930 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.191      ;
; 0.931 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 1.192      ;
; 0.936 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.171      ;
; 0.937 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.172      ;
; 0.937 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.172      ;
; 0.937 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.171      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                                   ;
+-------+--------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.400 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.619      ;
; 0.402 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.621      ;
; 0.440 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]            ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.153      ; 0.780      ;
; 0.491 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.710      ;
; 0.506 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.725      ;
; 0.507 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.428      ; 1.092      ;
; 0.515 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.428      ; 1.100      ;
; 0.527 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.746      ;
; 0.537 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.757      ;
; 0.544 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.763      ;
; 0.545 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.764      ;
; 0.545 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.763      ;
; 0.547 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.765      ;
; 0.548 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.767      ;
; 0.564 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.783      ;
; 0.567 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.786      ;
; 0.567 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.785      ;
; 0.568 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.787      ;
; 0.572 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.791      ;
; 0.578 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.798      ;
; 0.582 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.800      ;
; 0.588 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.807      ;
; 0.595 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.152      ; 0.934      ;
; 0.596 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.815      ;
; 0.616 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.834      ;
; 0.649 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.867      ;
; 0.680 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.899      ;
; 0.680 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.899      ;
; 0.681 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.900      ;
; 0.688 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 0.906      ;
; 0.730 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 0.950      ;
; 0.732 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.951      ;
; 0.772 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.153      ; 1.112      ;
; 0.786 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.004      ;
; 0.801 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.152      ; 1.140      ;
; 0.812 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.031      ;
; 0.820 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.039      ;
; 0.837 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.056      ;
; 0.841 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.060      ;
; 0.843 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.061      ;
; 0.851 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.070      ;
; 0.852 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.071      ;
; 0.852 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.070      ;
; 0.854 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.072      ;
; 0.855 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.074      ;
; 0.857 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.076      ;
; 0.857 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.079      ;
; 0.862 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.081      ;
; 0.866 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.086      ;
; 0.868 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.087      ;
; 0.898 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.116      ;
; 0.902 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.121      ;
; 0.904 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.123      ;
; 0.908 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.126      ;
; 0.933 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.151      ;
; 0.951 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.170      ;
; 0.953 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.171      ;
; 0.962 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.182      ;
; 0.967 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.186      ;
; 0.969 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.187      ;
; 0.978 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.197      ;
; 0.984 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.203      ;
; 0.989 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.060      ; 1.206      ;
; 1.023 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.241      ;
; 1.031 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 1.251      ;
; 1.086 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.304      ;
; 1.096 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.315      ;
; 1.101 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.320      ;
; 1.116 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.335      ;
; 1.125 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.346      ; 1.001      ;
; 1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.359      ;
; 1.147 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 1.367      ;
; 1.155 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.060      ; 1.372      ;
; 1.164 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 1.384      ;
; 1.197 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.415      ;
; 1.199 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.417      ;
; 1.222 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.441      ;
; 1.239 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.458      ;
; 1.242 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.461      ;
; 1.242 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.460      ;
; 1.251 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.470      ;
; 1.275 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 1.495      ;
; 1.275 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.494      ;
; 1.288 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.428      ; 1.873      ;
; 1.288 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.428      ; 1.873      ;
; 1.295 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.513      ;
; 1.308 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.526      ;
; 1.308 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.061      ; 1.526      ;
+-------+--------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                    ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                       ; Launch Clock                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[2]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.604 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[1]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.259      ; 10.131     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.565 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.285      ; 10.118     ;
; -9.337 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.902      ;
; -9.337 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.902      ;
; -9.337 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.902      ;
; -9.337 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.297      ; 9.902      ;
; -9.310 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.093     ; 9.485      ;
; -9.310 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.093     ; 9.485      ;
; -9.309 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.093     ; 9.484      ;
; -9.309 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0          ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.094     ; 9.483      ;
; -9.156 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated   ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.251      ; 9.675      ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[2]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.106 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[1]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.259      ; 10.133     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -9.057 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.285      ; 10.110     ;
; -8.941 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.276      ; 9.485      ;
; -8.941 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.276      ; 9.485      ;
; -8.941 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.276      ; 9.485      ;
; -8.940 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.489      ;
; -8.940 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.489      ;
; -8.940 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.489      ;
; -8.940 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.489      ;
; -8.940 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.281      ; 9.489      ;
; -8.897 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.962      ;
; -8.897 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.962      ;
; -8.897 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.962      ;
; -8.897 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.297      ; 9.962      ;
; -8.890 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.093     ; 9.565      ;
; -8.890 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.093     ; 9.565      ;
; -8.890 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0          ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.094     ; 9.564      ;
; -8.889 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.093     ; 9.564      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
; -8.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.576     ; 7.937      ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                     ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.675 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.822      ; 2.116      ;
; -2.369 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.822      ; 2.310      ;
; -1.199 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 1.760      ; 2.504      ;
; -0.924 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 1.760      ; 2.729      ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                    ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; -2.013 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.946      ; 2.504      ;
; -1.738 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.946      ; 2.729      ;
; -0.886 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 1.975      ; 2.259      ;
; -0.592 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 1.975      ; 2.465      ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                             ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -2.012 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.176      ;
; -1.923 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.331     ; 2.087      ;
; -1.909 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.332     ; 2.072      ;
; -1.909 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.332     ; 2.072      ;
; -1.909 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.332     ; 2.072      ;
; -1.909 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.332     ; 2.072      ;
; -1.909 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.332     ; 2.072      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -1.073 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.176      ;
; -0.984 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.118      ; 2.087      ;
; -0.970 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.117      ; 2.072      ;
; -0.970 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.117      ; 2.072      ;
; -0.970 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.117      ; 2.072      ;
; -0.970 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.117      ; 2.072      ;
; -0.970 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.117      ; 2.072      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; -0.056 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.404      ;
; 0.027  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.863      ; 3.321      ;
; 0.058  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.862      ; 3.289      ;
; 0.058  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.862      ; 3.289      ;
; 0.058  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.862      ; 3.289      ;
; 0.058  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.862      ; 3.289      ;
; 0.058  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.862      ; 3.289      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.560  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.288      ;
; 0.649  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.863      ; 3.199      ;
; 0.663  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.862      ; 3.184      ;
; 0.663  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.862      ; 3.184      ;
; 0.663  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.862      ; 3.184      ;
; 0.663  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.862      ; 3.184      ;
; 0.663  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.862      ; 3.184      ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                             ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.875 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.828      ; 2.220      ;
; -1.540 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.828      ; 2.385      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                    ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.769 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.944      ; 2.220      ;
; -1.434 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.944      ; 2.385      ;
; -1.301 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.385      ; 3.877      ;
; -1.049 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.384      ; 3.878      ;
; -0.953 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.386      ; 3.786      ;
; -0.918 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.385      ; 3.994      ;
; -0.847 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.384      ; 3.878      ;
; -0.756 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.386      ; 3.787      ;
; -0.753 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.387      ; 3.787      ;
; -0.725 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.386      ; 3.878      ;
; -0.667 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.384      ; 3.996      ;
; -0.580 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.386      ; 3.913      ;
; -0.550 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.342      ; 3.666      ;
; -0.467 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.384      ; 3.998      ;
; -0.380 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.387      ; 3.914      ;
; -0.379 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.386      ; 3.910      ;
; -0.344 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.386      ; 3.997      ;
; -0.160 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.342      ; 3.776      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                       ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -1.749 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.329      ; 2.544      ;
; -1.661 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.416      ; 2.465      ;
; -1.397 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 3.230      ; 4.273      ;
; -1.392 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 3.231      ; 4.273      ;
; -1.017 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.329      ; 2.312      ;
; -0.955 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.416      ; 2.259      ;
; -0.516 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 3.230      ; 3.892      ;
; -0.511 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 3.231      ; 3.892      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                             ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.428 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.960      ; 1.803      ;
; -1.077 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.960      ; 1.952      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                    ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.324 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.074      ; 1.803      ;
; -0.973 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.074      ; 1.952      ;
; -0.860 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.339      ; 3.309      ;
; -0.525 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.336      ; 3.310      ;
; -0.522 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.339      ; 3.309      ;
; -0.521 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.335      ; 3.310      ;
; -0.498 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.336      ; 3.314      ;
; -0.498 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.339      ; 3.447      ;
; -0.340 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.338      ; 3.310      ;
; -0.329 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.338      ; 3.310      ;
; -0.203 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.338      ; 3.311      ;
; -0.160 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.339      ; 3.447      ;
; -0.160 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.336      ; 3.445      ;
; -0.156 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.335      ; 3.445      ;
; -0.136 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.336      ; 3.452      ;
; 0.028  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.338      ; 3.442      ;
; 0.038  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.338      ; 3.443      ;
; 0.157  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.338      ; 3.451      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                             ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.099 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 1.345      ; 1.699      ;
; -0.724 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 1.345      ; 1.824      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                    ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.685 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.769      ; 1.699      ;
; -0.578 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.221      ; 2.701      ;
; -0.310 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.769      ; 1.824      ;
; -0.218 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.221      ; 2.841      ;
; 0.012  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.242      ; 2.694      ;
; 0.128  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.223      ; 2.709      ;
; 0.145  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.341      ; 2.814      ;
; 0.165  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.222      ; 2.705      ;
; 0.192  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.243      ; 2.696      ;
; 0.238  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.343      ; 2.735      ;
; 0.270  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.245      ; 2.748      ;
; 0.354  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.242      ; 2.852      ;
; 0.433  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.341      ; 3.026      ;
; 0.486  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.223      ; 2.851      ;
; 0.501  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.309      ; 2.436      ;
; 0.524  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.222      ; 2.846      ;
; 0.537  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.243      ; 2.851      ;
; 0.574  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.343      ; 2.899      ;
; 0.620  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.245      ; 2.898      ;
; 0.823  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.309      ; 2.614      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLK'                                                                                                                      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.171 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 0.500        ; 2.619      ; 3.265      ;
; -0.099 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 2.502      ; 3.076      ;
; -0.099 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 2.502      ; 3.076      ;
; -0.099 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 2.502      ; 3.076      ;
; -0.099 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 2.502      ; 3.076      ;
; -0.081 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 2.502      ; 3.058      ;
; -0.077 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.055      ;
; -0.077 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.055      ;
; -0.077 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.055      ;
; -0.066 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 2.502      ; 3.043      ;
; -0.064 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.042      ;
; -0.064 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.042      ;
; -0.064 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.042      ;
; -0.064 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 3.042      ;
; -0.017 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 0.500        ; 2.490      ; 2.982      ;
; -0.017 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 0.500        ; 2.490      ; 2.982      ;
; -0.017 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 0.500        ; 2.490      ; 2.982      ;
; 0.003  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 0.500        ; 2.855      ; 3.327      ;
; 0.033  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 2.503      ; 2.945      ;
; 0.097  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.500        ; 2.347      ; 2.725      ;
; 0.097  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.500        ; 2.347      ; 2.725      ;
; 0.247  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.500        ; 2.848      ; 3.076      ;
; 0.247  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.500        ; 2.848      ; 3.076      ;
; 0.247  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.500        ; 2.848      ; 3.076      ;
; 0.247  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.500        ; 2.848      ; 3.076      ;
; 0.377  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.944      ; 3.042      ;
; 0.380  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.960      ; 3.055      ;
; 0.422  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.990      ; 3.043      ;
; 0.422  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.990      ; 3.043      ;
; 0.510  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 2.502      ; 2.967      ;
; 0.510  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 2.502      ; 2.967      ;
; 0.510  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 2.502      ; 2.967      ;
; 0.510  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 2.502      ; 2.967      ;
; 0.543  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 1.000        ; 2.619      ; 3.051      ;
; 0.564  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 2.502      ; 2.913      ;
; 0.574  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.904      ;
; 0.574  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.904      ;
; 0.574  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.904      ;
; 0.578  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.900      ;
; 0.578  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.900      ;
; 0.578  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.900      ;
; 0.578  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.900      ;
; 0.587  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 2.502      ; 2.890      ;
; 0.663  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 2.503      ; 2.815      ;
; 0.693  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 1.000        ; 2.855      ; 3.137      ;
; 0.694  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 1.000        ; 2.490      ; 2.771      ;
; 0.694  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 1.000        ; 2.490      ; 2.771      ;
; 0.694  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 1.000        ; 2.490      ; 2.771      ;
; 0.739  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 1.000        ; 2.347      ; 2.583      ;
; 0.739  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 1.000        ; 2.347      ; 2.583      ;
; 0.856  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 1.000        ; 2.848      ; 2.967      ;
; 0.856  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 1.000        ; 2.848      ; 2.967      ;
; 0.856  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 1.000        ; 2.848      ; 2.967      ;
; 0.856  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 1.000        ; 2.848      ; 2.967      ;
; 1.019  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.944      ; 2.900      ;
; 1.031  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.960      ; 2.904      ;
; 1.075  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.990      ; 2.890      ;
; 1.075  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.990      ; 2.890      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                                      ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.038 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.916      ; 2.508      ;
; 0.002  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.913      ; 2.494      ;
; 0.113  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.914      ; 2.502      ;
; 0.153  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.913      ; 2.465      ;
; 0.162  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.914      ; 2.448      ;
; 0.171  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.911      ; 2.464      ;
; 0.181  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.912      ; 2.463      ;
; 0.271  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.914      ; 2.504      ;
; 0.301  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.916      ; 2.669      ;
; 0.377  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.913      ; 2.619      ;
; 0.428  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.914      ; 2.687      ;
; 0.434  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.913      ; 2.684      ;
; 0.473  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.911      ; 2.662      ;
; 0.482  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.912      ; 2.662      ;
; 0.494  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.914      ; 2.616      ;
; 0.611  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.914      ; 2.664      ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_BT_A'                                                                                                           ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.474 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.500        ; 6.111      ; 4.273      ;
; 1.479 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.500        ; 6.112      ; 4.273      ;
; 2.355 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 1.000        ; 6.111      ; 3.892      ;
; 2.360 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 1.000        ; 6.112      ; 3.892      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_BT_A'                                                                                                             ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.621 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.000        ; 6.343      ; 3.762      ;
; -2.620 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.000        ; 6.342      ; 3.762      ;
; -1.751 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; -0.500       ; 6.343      ; 4.132      ;
; -1.750 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; -0.500       ; 6.342      ; 4.132      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.035 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.490      ; 2.485      ;
; -0.797 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.526      ; 2.759      ;
; -0.720 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.490      ; 2.300      ;
; -0.720 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.421      ; 2.731      ;
; -0.717 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.420      ; 2.733      ;
; -0.704 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.399      ; 2.725      ;
; -0.700 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.399      ; 2.729      ;
; -0.696 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.401      ; 2.735      ;
; -0.676 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.423      ; 2.777      ;
; -0.670 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.524      ; 2.884      ;
; -0.444 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.526      ; 2.612      ;
; -0.390 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.420      ; 2.560      ;
; -0.389 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.421      ; 2.562      ;
; -0.365 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.524      ; 2.689      ;
; -0.360 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.399      ; 2.569      ;
; -0.355 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.399      ; 2.574      ;
; -0.354 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.401      ; 2.577      ;
; -0.341 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.423      ; 2.612      ;
; -0.169 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.923      ; 1.784      ;
; 0.203  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.923      ; 1.656      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                                       ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.606 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.036      ; 2.460      ;
; -0.539 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.036      ; 2.527      ;
; -0.538 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.037      ; 2.529      ;
; -0.520 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.036      ; 2.546      ;
; -0.515 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.035      ; 2.550      ;
; -0.514 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.036      ; 2.552      ;
; -0.513 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.033      ; 2.550      ;
; -0.511 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 3.038      ; 2.557      ;
; -0.239 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.036      ; 2.327      ;
; -0.227 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.035      ; 2.338      ;
; -0.224 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.033      ; 2.339      ;
; -0.223 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.036      ; 2.343      ;
; -0.189 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.036      ; 2.377      ;
; -0.188 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.037      ; 2.379      ;
; -0.187 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.038      ; 2.381      ;
; -0.149 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 3.036      ; 2.417      ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLK'                                                                                                                       ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.537 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 3.094      ; 2.754      ;
; -0.537 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 3.094      ; 2.754      ;
; -0.493 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 3.063      ; 2.767      ;
; -0.480 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 3.046      ; 2.763      ;
; -0.322 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.000        ; 2.952      ; 2.827      ;
; -0.322 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.000        ; 2.952      ; 2.827      ;
; -0.322 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.000        ; 2.952      ; 2.827      ;
; -0.322 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.000        ; 2.952      ; 2.827      ;
; -0.170 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.000        ; 2.431      ; 2.458      ;
; -0.170 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.000        ; 2.431      ; 2.458      ;
; -0.161 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 0.000        ; 2.954      ; 2.990      ;
; -0.132 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 0.000        ; 2.574      ; 2.639      ;
; -0.132 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 0.000        ; 2.574      ; 2.639      ;
; -0.132 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 0.000        ; 2.574      ; 2.639      ;
; -0.103 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.681      ;
; -0.030 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.754      ;
; -0.021 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.763      ;
; -0.021 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.763      ;
; -0.021 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.763      ;
; -0.021 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.763      ;
; -0.017 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.767      ;
; -0.017 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.767      ;
; -0.017 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 2.587      ; 2.767      ;
; -0.008 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 2.586      ; 2.775      ;
; 0.003  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 0.000        ; 2.708      ; 2.908      ;
; 0.044  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 2.586      ; 2.827      ;
; 0.044  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 2.586      ; 2.827      ;
; 0.044  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 2.586      ; 2.827      ;
; 0.044  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 2.586      ; 2.827      ;
; 0.122  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 3.094      ; 2.913      ;
; 0.122  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 3.094      ; 2.913      ;
; 0.165  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 3.063      ; 2.925      ;
; 0.170  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 3.046      ; 2.913      ;
; 0.297  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; -0.500       ; 2.952      ; 2.946      ;
; 0.297  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; -0.500       ; 2.952      ; 2.946      ;
; 0.297  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; -0.500       ; 2.952      ; 2.946      ;
; 0.297  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; -0.500       ; 2.952      ; 2.946      ;
; 0.480  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; -0.500       ; 2.431      ; 2.608      ;
; 0.480  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; -0.500       ; 2.431      ; 2.608      ;
; 0.535  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; -0.500       ; 2.954      ; 3.186      ;
; 0.536  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.820      ;
; 0.584  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; -0.500       ; 2.574      ; 2.855      ;
; 0.584  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; -0.500       ; 2.574      ; 2.855      ;
; 0.584  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; -0.500       ; 2.574      ; 2.855      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.913      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.913      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.913      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.913      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.913      ;
; 0.641  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.925      ;
; 0.641  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.925      ;
; 0.641  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 2.587      ; 2.925      ;
; 0.644  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 2.586      ; 2.927      ;
; 0.663  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 2.586      ; 2.946      ;
; 0.663  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 2.586      ; 2.946      ;
; 0.663  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 2.586      ; 2.946      ;
; 0.663  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 2.586      ; 2.946      ;
; 0.722  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; -0.500       ; 2.708      ; 3.127      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.205 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.477      ; 3.302      ;
; -0.204 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.477      ; 3.303      ;
; -0.204 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.478      ; 3.304      ;
; -0.204 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.478      ; 3.304      ;
; -0.200 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.477      ; 3.307      ;
; -0.200 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.475      ; 3.305      ;
; -0.199 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.474      ; 3.305      ;
; -0.197 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.476      ; 3.309      ;
; 0.142  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.478      ; 3.150      ;
; 0.142  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.478      ; 3.150      ;
; 0.145  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.477      ; 3.152      ;
; 0.147  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.477      ; 3.154      ;
; 0.148  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.477      ; 3.155      ;
; 0.149  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.476      ; 3.155      ;
; 0.149  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.475      ; 3.154      ;
; 0.150  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.474      ; 3.154      ;
; 0.756  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.120      ; 1.906      ;
; 1.103  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.120      ; 1.753      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                              ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.116 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.999      ; 3.070      ;
; -0.116 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.999      ; 3.070      ;
; -0.116 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.999      ; 3.070      ;
; -0.116 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.999      ; 3.070      ;
; -0.116 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.999      ; 3.070      ;
; -0.103 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.085      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 3.001      ; 3.171      ;
; 0.500  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.999      ; 3.186      ;
; 0.500  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.999      ; 3.186      ;
; 0.500  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.999      ; 3.186      ;
; 0.500  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.999      ; 3.186      ;
; 0.500  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.999      ; 3.186      ;
; 0.528  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.216      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 0.608  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 3.001      ; 3.296      ;
; 1.366  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.385      ; 1.938      ;
; 1.366  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.385      ; 1.938      ;
; 1.366  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.385      ; 1.938      ;
; 1.366  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.385      ; 1.938      ;
; 1.366  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.385      ; 1.938      ;
; 1.394  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 1.968      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 1.474  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 2.048      ;
; 2.269  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.008     ; 1.938      ;
; 2.269  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.008     ; 1.938      ;
; 2.269  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.008     ; 1.938      ;
; 2.269  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.008     ; 1.938      ;
; 2.269  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.008     ; 1.938      ;
; 2.297  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 1.968      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
; 2.377  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.006     ; 2.048      ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 0.113 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.480      ; 3.623      ;
; 0.192 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.526      ; 3.748      ;
; 0.194 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.527      ; 3.751      ;
; 0.195 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.527      ; 3.752      ;
; 0.276 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.525      ; 3.831      ;
; 0.277 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.527      ; 3.834      ;
; 0.280 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.524      ; 3.834      ;
; 0.281 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.524      ; 3.835      ;
; 0.486 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.480      ; 3.496      ;
; 0.552 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.527      ; 3.609      ;
; 0.552 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.527      ; 3.609      ;
; 0.553 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.526      ; 3.609      ;
; 0.642 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.527      ; 3.699      ;
; 0.644 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.525      ; 3.699      ;
; 0.645 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.524      ; 3.699      ;
; 0.646 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.524      ; 3.700      ;
; 1.252 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.983      ; 2.265      ;
; 1.580 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.983      ; 2.093      ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 2.058      ; 2.399      ;
; 0.614 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 2.058      ; 2.192      ;
; 1.646 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.986      ; 2.652      ;
; 1.921 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.986      ; 2.427      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                       ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 0.345 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.387      ; 3.762      ;
; 0.346 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.386      ; 3.762      ;
; 0.662 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 1.500      ; 2.192      ;
; 0.780 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 1.385      ; 2.195      ;
; 1.215 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.387      ; 4.132      ;
; 1.216 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.386      ; 4.132      ;
; 1.369 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 1.500      ; 2.399      ;
; 1.478 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 1.385      ; 2.393      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.361 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 1.403      ; 1.784      ;
; 0.733 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 1.403      ; 1.656      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                     ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.797 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 1.835      ; 2.652      ;
; 1.072 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 1.835      ; 2.427      ;
; 1.354 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.877      ; 2.251      ;
; 1.659 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.877      ; 2.056      ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.886 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 1.000      ; 1.906      ;
; 1.233 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 1.000      ; 1.753      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                             ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.383 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.862      ; 2.265      ;
; 1.711 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.862      ; 2.093      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.661 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.170     ; 1.571      ;
; 1.900 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.524     ; 1.456      ;
; 1.935 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.282     ; 1.733      ;
; 2.181 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.642     ; 1.619      ;
; 2.245 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.078      ;
; 2.318 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.732     ; 1.176      ;
; 2.318 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.732     ; 1.176      ;
; 2.318 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.732     ; 1.176      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.319 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.247     ; 2.152      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.369 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.274     ; 2.175      ;
; 2.387 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.291     ; 1.176      ;
; 2.387 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.291     ; 1.176      ;
; 2.387 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.291     ; 1.176      ;
; 2.389 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.652      ; 3.141      ;
; 2.434 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.684      ; 3.218      ;
; 2.434 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.684      ; 3.218      ;
; 2.434 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.684      ; 3.218      ;
; 2.710 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.652      ; 2.962      ;
; 2.749 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.096     ; 1.733      ;
; 2.774 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.684      ; 3.058      ;
; 2.774 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.684      ; 3.058      ;
; 2.774 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.684      ; 3.058      ;
; 2.901 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.298      ; 3.299      ;
; 2.995 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.456     ; 1.619      ;
; 3.000 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.233      ;
; 3.059 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.078      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.133 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.061     ; 2.152      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.183 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.088     ; 2.175      ;
; 3.230 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.298      ; 3.128      ;
; 3.277 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.664      ; 4.041      ;
; 3.523 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.304      ; 3.927      ;
; 3.587 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.386      ;
; 3.608 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.664      ; 3.872      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
; 3.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.699      ; 4.460      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_RST'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_RST ; Rise       ; i_RST                                          ;
; -0.494 ; -0.494       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10|combout               ;
; -0.480 ; -0.480       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ;
; -0.480 ; -0.480       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ;
; -0.479 ; -0.479       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ;
; -0.478 ; -0.478       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ;
; -0.478 ; -0.478       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ;
; -0.477 ; -0.477       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ;
; -0.476 ; -0.476       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ;
; -0.475 ; -0.475       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|inclk[0]       ;
; -0.475 ; -0.475       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|outclk         ;
; -0.460 ; -0.460       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[10]~21|datad              ;
; -0.460 ; -0.460       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[11]~17|datad              ;
; -0.459 ; -0.459       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[7]~29|datad               ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[5]~37|datad               ;
; -0.458 ; -0.458       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[6]~33|datad               ;
; -0.457 ; -0.457       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[2]~49|datad               ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[1]~53|datad               ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[3]~45|datad               ;
; -0.456 ; -0.456       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[4]~41|datad               ;
; -0.454 ; -0.454       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ;
; -0.452 ; -0.452       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[8]~25|datac               ;
; -0.321 ; -0.321       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[8]~25|datac               ;
; -0.319 ; -0.319       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ;
; -0.317 ; -0.317       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[1]~53|datad               ;
; -0.317 ; -0.317       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[3]~45|datad               ;
; -0.317 ; -0.317       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[4]~41|datad               ;
; -0.316 ; -0.316       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[2]~49|datad               ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[5]~37|datad               ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[6]~33|datad               ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[7]~29|datad               ;
; -0.313 ; -0.313       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[10]~21|datad              ;
; -0.312 ; -0.312       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[11]~17|datad              ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ;
; -0.297 ; -0.297       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|inclk[0]       ;
; -0.297 ; -0.297       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|outclk         ;
; -0.296 ; -0.296       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ;
; -0.294 ; -0.294       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ;
; -0.294 ; -0.294       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ;
; -0.294 ; -0.294       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ;
; -0.293 ; -0.293       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ;
; -0.292 ; -0.292       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ;
; -0.278 ; -0.278       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10|combout               ;
; 0.277  ; 0.277        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_MASTER|U_P2S|process_0~0|datac               ;
; 0.287  ; 0.287        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|process_0~0|combout             ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~8|datad                 ;
; 0.314  ; 0.314        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~2|datad                 ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|o                                  ;
; 0.346  ; 0.346        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|combout       ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|dataa         ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_SLAVE_A|U_DET_FRAME|o_ENABLE|datab           ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|i                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|i                                  ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_SLAVE_A|U_DET_FRAME|o_ENABLE|datab           ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|combout       ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|dataa         ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|o                                  ;
; 0.684  ; 0.684        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~2|datad                 ;
; 0.686  ; 0.686        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~8|datad                 ;
; 0.713  ; 0.713        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|process_0~0|combout             ;
; 0.723  ; 0.723        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_MASTER|U_P2S|process_0~0|datac               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_BT_A'                                                                                        ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_BT_A ; Rise       ; i_BT_A                                                   ;
; 0.133  ; 0.133        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.133  ; 0.133        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.145  ; 0.145        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.150  ; 0.150        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|dataa                  ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.158  ; 0.158        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.158  ; 0.158        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|o                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|i                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|i                                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|o                                           ;
; 0.833  ; 0.833        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.834  ; 0.834        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.834  ; 0.834        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.835  ; 0.835        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.841  ; 0.841        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|dataa                  ;
; 0.846  ; 0.846        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.857  ; 0.857        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.857  ; 0.857        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                        ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0  ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]       ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]      ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]      ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]      ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]      ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]      ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]       ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]       ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]       ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]       ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]       ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa               ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datac                  ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout                ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_START|dataa             ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|q              ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|combout                ;
; 0.520 ; 0.520        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_START|dataa             ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout                ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datac                  ;
; 0.611 ; 0.611        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ;
; 0.632 ; 0.632        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout         ;
; 0.376 ; 0.376        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datad           ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab             ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa              ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datad                 ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|q            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|q            ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout               ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datad                 ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa              ;
; 0.613 ; 0.613        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab             ;
; 0.613 ; 0.613        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datad           ;
; 0.619 ; 0.619        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab                ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout            ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datab              ;
; 0.440 ; 0.440        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|WideOr1~0|datac                    ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|WideOr1~0|combout                  ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE|datac                     ;
; 0.481 ; 0.481        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ;
; 0.484 ; 0.484        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|q                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|q                    ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.512 ; 0.512        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE|datac                     ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|WideOr1~0|combout                  ;
; 0.557 ; 0.557        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|WideOr1~0|datac                    ;
; 0.569 ; 0.569        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout            ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab                ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datab              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.418 ; 0.418        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|combout             ;
; 0.419 ; 0.419        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|datab               ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datab                 ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab                  ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]_177|datac             ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[2]$latch|datac           ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[4]$latch|datac           ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.480 ; 0.480        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.508 ; 0.508        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[2]$latch|datac           ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[4]$latch|datac           ;
; 0.513 ; 0.513        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]_177|datac             ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.519 ; 0.519        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab                  ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.542 ; 0.542        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datab                 ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|combout             ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|datab               ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.420 ; 0.420        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|q          ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac           ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.420 ; 0.420        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|datac               ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|combout             ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac                  ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.526 ; 0.526        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac                  ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|combout             ;
; 0.570 ; 0.570        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|datac               ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datac                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.421 ; 0.421        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|q          ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa           ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.577 ; 0.577        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|datac               ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|combout             ;
; 0.428 ; 0.428        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.466 ; 0.466        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa                  ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.475 ; 0.475        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.527 ; 0.527        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa                  ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|combout             ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|datac               ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datac                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datac          ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.451 ; 0.451        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|q          ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab           ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datac          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|q                ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ;
; 0.534 ; 0.534        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.553 ; 0.553        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[5]$latch|datad             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i_CLK'                                                                                                                  ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                               ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                            ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                           ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.638 ; 9.854        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.639 ; 9.855        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.686 ; 9.870        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                                ;
; 9.687 ; 9.871        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R                   ;
; 9.687 ; 9.871        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R                   ;
; 9.688 ; 9.904        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                          ;
; 9.707 ; 9.923        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM                          ;
; 9.711 ; 9.927        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.734 ; 9.950        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.741 ; 9.925        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                                                ;
; 9.741 ; 9.925        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S                   ;
; 9.741 ; 9.925        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T                   ;
; 9.741 ; 9.925        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S                   ;
; 9.741 ; 9.925        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T                   ;
; 9.825 ; 9.825        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825 ; 9.825        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.825 ; 9.825        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                                                       ;
; 9.847 ; 9.847        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_REG_SCL|o_Q|clk                                                          ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|clk                                             ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_R|clk                                         ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_R|clk                                         ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|stage|clk                                                     ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|stage|clk                                                     ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|stage|clk                                                     ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.849 ; 9.849        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.856 ; 9.856        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                         ;
; 9.856 ; 9.856        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                           ;
; 9.858 ; 10.042       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.859 ; 10.075       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                                                ;
; 9.859 ; 10.075       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S                   ;
; 9.859 ; 10.075       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T                   ;
; 9.859 ; 10.075       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S                   ;
; 9.859 ; 10.075       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T                   ;
; 9.860 ; 9.860        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.864 ; 10.048       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.864 ; 10.048       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.882 ; 10.066       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.887 ; 10.071       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM                          ;
; 9.898 ; 9.898        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 9.901 ; 9.901        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_REG_SDA|o_Q|clk                                                          ;
; 9.901 ; 9.901        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_S|clk                                         ;
; 9.901 ; 9.901        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_T|clk                                         ;
; 9.901 ; 9.901        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_S|clk                                         ;
; 9.901 ; 9.901        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_T|clk                                         ;
; 9.907 ; 10.091       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                          ;
; 9.912 ; 10.128       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R                   ;
; 9.912 ; 10.128       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R                   ;
; 9.913 ; 10.129       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                                ;
; 9.917 ; 9.917        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_START_COM|clk                                        ;
; 9.921 ; 9.921        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.938 ; 9.938        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                          ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                   ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+
; 4999.775 ; 4999.991     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.775 ; 4999.991     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.775 ; 4999.991     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.777 ; 4999.993     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ;
; 4999.780 ; 4999.996     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.782 ; 4999.998     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ;
; 4999.787 ; 5000.003     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ;
; 4999.794 ; 5000.010     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ;
; 4999.794 ; 5000.010     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ;
; 4999.795 ; 5000.011     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ;
; 4999.795 ; 5000.011     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ;
; 4999.795 ; 5000.011     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ;
; 4999.795 ; 5000.011     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.796 ; 5000.012     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.800 ; 4999.984     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.801 ; 4999.985     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ;
; 4999.801 ; 4999.985     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.802 ; 4999.986     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ;
; 4999.802 ; 4999.986     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ;
; 4999.802 ; 4999.986     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ;
; 4999.802 ; 4999.986     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ;
; 4999.810 ; 4999.994     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.815 ; 4999.999     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ;
; 4999.816 ; 5000.000     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ;
; 4999.817 ; 5000.001     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.820 ; 5000.004     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                             ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 1.656    ; 1.978    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 2.279    ; 2.691    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.817    ; 2.264    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.291    ; 1.703    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.793    ; 2.264    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.555    ; 1.964    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.691    ; 2.105    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.635    ; 2.099    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.638    ; 2.075    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.768    ; 2.167    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.817    ; 2.247    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; -163.825 ; -163.826 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; -1.225   ; -0.903   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; -0.602   ; -0.190   ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.379    ; 0.564    ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; 3.740    ; 4.074    ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; 4.640    ; 5.052    ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; 4.883    ; 5.303    ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; 0.471    ; 0.581    ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                            ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -0.519  ; -0.791  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -1.109  ; -1.509  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.281  ; -0.681  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.281  ; -0.681  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.625  ; -1.077  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.538  ; -0.936  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.823  ; -1.220  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.644  ; -1.089  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.640  ; -1.059  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.747  ; -1.135  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.665  ; -1.071  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; 171.390 ; 171.190 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; 2.437   ; 2.165   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; 1.847   ; 1.447   ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.126   ; -0.026  ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; -2.222  ; -2.580  ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; -3.319  ; -3.743  ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; -3.203  ; -3.619  ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; -0.057  ; -0.234  ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                       ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.744 ; 68.414 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.744 ; 68.414 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.734 ; 68.407 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.429 ; 67.347 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.489 ; 68.149 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.117 ; 67.840 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.763 ; 67.671 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.548 ; 68.254 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.589 ; 67.714 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 63.404 ; 63.520 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.629 ; 62.647 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.792 ; 62.799 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 63.404 ; 63.520 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.817 ; 63.000 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.901 ; 62.918 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.930 ; 62.945 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.852 ; 63.027 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 63.158 ; 63.226 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.685 ; 14.789 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.140 ; 12.123 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.685 ; 14.789 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.734 ; 13.999 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.632 ; 14.770 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.378 ; 14.142 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.639 ; 14.770 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.455  ; 6.399  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.359  ; 6.399  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.988  ; 6.091  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.222  ; 6.259  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.455  ; 6.343  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.070  ; 5.960  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.411  ; 6.375  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.264 ; 68.934 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.264 ; 68.934 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.254 ; 68.927 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.949 ; 67.867 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.009 ; 68.669 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.637 ; 68.360 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.283 ; 68.191 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.068 ; 68.774 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.109 ; 68.234 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.924 ; 64.040 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.149 ; 63.167 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.312 ; 63.319 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.924 ; 64.040 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.337 ; 63.520 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.421 ; 63.438 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.450 ; 63.465 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.372 ; 63.547 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.678 ; 63.746 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.205 ; 15.309 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.660 ; 12.643 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.205 ; 15.309 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.254 ; 14.519 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.152 ; 15.290 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.898 ; 14.662 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.159 ; 15.290 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.975  ; 6.919  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.879  ; 6.919  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.508  ; 6.611  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.742  ; 6.779  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.975  ; 6.863  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.590  ; 6.480  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.931  ; 6.895  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.972  ; 8.097  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.899  ; 6.863  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.851  ; 6.833  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.972  ; 8.097  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.720  ; 6.704  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.796  ; 6.782  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.582  ; 6.570  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.694  ; 6.686  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.849  ; 6.835  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.052 ; 67.722 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.052 ; 67.722 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.042 ; 67.715 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.737 ; 66.655 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.797 ; 67.457 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.425 ; 67.148 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.071 ; 66.979 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.856 ; 67.562 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.897 ; 67.022 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.712 ; 62.828 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.937 ; 61.955 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.100 ; 62.107 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.712 ; 62.828 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.125 ; 62.308 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.209 ; 62.226 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.238 ; 62.253 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.160 ; 62.335 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.466 ; 62.534 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.993 ; 14.097 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.489 ; 11.431 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.993 ; 14.097 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.042 ; 13.307 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.940 ; 14.078 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.686 ; 13.450 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.947 ; 14.078 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.722  ; 5.693  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.667  ; 5.661  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.246  ; 5.361  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.530  ; 5.521  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.722  ; 5.693  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.281  ; 5.309  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.672  ; 5.678  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.172 ; 67.842 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.172 ; 67.842 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.162 ; 67.835 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 66.857 ; 66.775 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.917 ; 67.577 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.545 ; 67.268 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.191 ; 67.099 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.976 ; 67.682 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.017 ; 67.142 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.832 ; 62.948 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.057 ; 62.075 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.220 ; 62.227 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.832 ; 62.948 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.245 ; 62.428 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.329 ; 62.346 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.358 ; 62.373 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.280 ; 62.455 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.586 ; 62.654 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.113 ; 14.217 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.609 ; 11.551 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.113 ; 14.217 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.162 ; 13.427 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.060 ; 14.198 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.806 ; 13.570 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.067 ; 14.198 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.842  ; 5.813  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.787  ; 5.781  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.366  ; 5.481  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.650  ; 5.641  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.842  ; 5.813  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.401  ; 5.429  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.792  ; 5.798  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.992 ; 67.662 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.992 ; 67.662 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.982 ; 67.655 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.677 ; 66.595 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.737 ; 67.397 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.365 ; 67.088 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.011 ; 66.919 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.796 ; 67.502 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.837 ; 66.962 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.652 ; 62.768 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.877 ; 61.895 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.040 ; 62.047 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.652 ; 62.768 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.065 ; 62.248 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.149 ; 62.166 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.178 ; 62.193 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.100 ; 62.275 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.406 ; 62.474 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.933 ; 14.037 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.430 ; 11.371 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.933 ; 14.037 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.982 ; 13.247 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.880 ; 14.018 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.626 ; 13.390 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.887 ; 14.018 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.726  ; 5.738  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.607  ; 5.738  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.269  ; 5.364  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.470  ; 5.598  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.726  ; 5.689  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.342  ; 5.241  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.668  ; 5.674  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.595 ; 68.265 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.595 ; 68.265 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.585 ; 68.258 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.280 ; 67.198 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.340 ; 68.000 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.968 ; 67.691 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.614 ; 67.522 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.399 ; 68.105 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.440 ; 67.565 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.255 ; 63.371 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.480 ; 62.498 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.643 ; 62.650 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.255 ; 63.371 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.668 ; 62.851 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.752 ; 62.769 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.781 ; 62.796 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.703 ; 62.878 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.009 ; 63.077 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.536 ; 14.640 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.070 ; 11.974 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.536 ; 14.640 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.585 ; 13.850 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.483 ; 14.621 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.229 ; 13.993 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.490 ; 14.621 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.847  ; 5.859  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.728  ; 5.859  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.390  ; 5.485  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.591  ; 5.719  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.847  ; 5.810  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.463  ; 5.362  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.789  ; 5.795  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                               ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.713  ; 9.644  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.203 ; 10.206 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.222 ; 10.209 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.713  ; 9.738  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.035 ; 10.019 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.755  ; 9.644  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.561 ; 10.615 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.097 ; 10.035 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.667 ; 10.481 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.778 ; 12.738 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.778 ; 12.738 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.933 ; 12.884 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.241 ; 13.331 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.956 ; 13.036 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.038 ; 12.963 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.059 ; 12.985 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.983 ; 13.057 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.468 ; 13.402 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.550 ; 10.787 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.801 ; 10.787 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.184 ; 11.035 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.550 ; 10.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.302 ; 11.307 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.988 ; 10.825 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.309 ; 11.307 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.828  ; 5.801  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.183  ; 6.224  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.828  ; 5.929  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.053  ; 6.091  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.277  ; 6.168  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.909  ; 5.801  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.236  ; 6.199  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.129  ; 9.060  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.619  ; 9.666  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.638  ; 9.669  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.129  ; 9.198  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.451  ; 9.479  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.215  ; 9.060  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.977  ; 10.031 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.513  ; 9.451  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.083 ; 9.897  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.627 ; 11.587 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.627 ; 11.587 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.782 ; 11.733 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.090 ; 12.180 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.805 ; 11.885 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.887 ; 11.812 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.908 ; 11.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.832 ; 11.906 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.317 ; 12.251 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.399  ; 9.602  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.840  ; 9.780  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.177 ; 10.074 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.399  ; 9.602  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.210 ; 10.274 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.965  ; 9.789  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.217 ; 10.274 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.252  ; 6.225  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.607  ; 6.648  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.252  ; 6.353  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.477  ; 6.515  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.701  ; 6.592  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.333  ; 6.225  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.660  ; 6.623  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.367  ; 6.354  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.671  ; 6.636  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.625  ; 6.607  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.749  ; 7.873  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.499  ; 6.483  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.572  ; 6.559  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.367  ; 6.354  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.474  ; 6.466  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.625  ; 6.611  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.958  ; 8.889  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.448  ; 9.499  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.467  ; 9.502  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.958  ; 9.031  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.280  ; 9.312  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.048  ; 8.889  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.806  ; 9.860  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.342  ; 9.280  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.912  ; 9.726  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.023 ; 11.983 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.023 ; 11.983 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.178 ; 12.129 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.486 ; 12.576 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.201 ; 12.281 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.283 ; 12.208 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.304 ; 12.230 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.228 ; 12.302 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.713 ; 12.647 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.795  ; 10.032 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.094 ; 10.032 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.429 ; 10.328 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.795  ; 10.210 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.595 ; 10.552 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.233 ; 10.118 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.602 ; 10.552 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.117  ; 5.177  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.520  ; 5.517  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.117  ; 5.230  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.390  ; 5.384  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.518  ; 5.456  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.154  ; 5.177  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.528  ; 5.532  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.840  ; 8.771  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.330  ; 9.349  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.349  ; 9.352  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.840  ; 8.881  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.162  ; 9.162  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.898  ; 8.771  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.688  ; 9.742  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.224  ; 9.162  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.794  ; 9.608  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.137 ; 12.097 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.137 ; 12.097 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.292 ; 12.243 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.600 ; 12.690 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.315 ; 12.395 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.397 ; 12.322 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.418 ; 12.344 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.342 ; 12.416 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.827 ; 12.761 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.886  ; 9.782  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.886  ; 9.782  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.179 ; 10.120 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.909  ; 10.256 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.387 ; 10.302 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.983  ; 9.910  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.394 ; 10.302 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.231  ; 5.291  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.634  ; 5.631  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.231  ; 5.344  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.504  ; 5.498  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.632  ; 5.570  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.268  ; 5.291  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.642  ; 5.646  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.998  ; 8.929  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.488  ; 9.524  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.507  ; 9.527  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.998  ; 9.056  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.320  ; 9.337  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.073  ; 8.929  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.846  ; 9.900  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.382  ; 9.320  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.952  ; 9.766  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.063 ; 12.023 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.063 ; 12.023 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.218 ; 12.169 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.526 ; 12.616 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.241 ; 12.321 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.323 ; 12.248 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.344 ; 12.270 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.268 ; 12.342 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.753 ; 12.687 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.835  ; 10.072 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.148 ; 10.072 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.469 ; 10.382 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.835  ; 10.117 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.646 ; 10.592 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.273 ; 10.172 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.653 ; 10.592 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.111  ; 5.084  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.455  ; 5.571  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.111  ; 5.216  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.325  ; 5.438  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.498  ; 5.449  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.194  ; 5.084  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.510  ; 5.511  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.583  ; 8.514  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.073  ; 9.109  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.092  ; 9.112  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.583  ; 8.641  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.905  ; 8.922  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.658  ; 8.514  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.431  ; 9.485  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.967  ; 8.905  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.537  ; 9.351  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.988 ; 11.926 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.988 ; 11.926 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.143 ; 12.072 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.451 ; 12.519 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.166 ; 12.226 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.226 ; 12.173 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.248 ; 12.195 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.193 ; 12.247 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.656 ; 12.590 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.951  ; 9.913  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.025 ; 9.913  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.310 ; 10.259 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.951  ; 10.224 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.526 ; 10.433 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.114 ; 10.049 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.533 ; 10.433 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.227  ; 5.200  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.571  ; 5.687  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.227  ; 5.332  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.441  ; 5.554  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.614  ; 5.565  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.310  ; 5.200  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.626  ; 5.627  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                       ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.637 ; 6.637 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.793 ; 6.793 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.793 ; 6.793 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.637 ; 6.637 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.647 ; 6.647 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.931 ; 6.931 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.931 ; 6.931 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.251 ; 7.251 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.261 ; 7.261 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                               ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.234 ; 6.234 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.384 ; 6.384 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.384 ; 6.384 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.234 ; 6.234 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.244 ; 6.244 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.517 ; 6.517 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.517 ; 6.517 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.825 ; 6.825 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.835 ; 6.835 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                              ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.577     ; 6.666     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.708     ; 6.797     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.708     ; 6.797     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.577     ; 6.666     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.587     ; 6.676     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.865     ; 6.954     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.865     ; 6.954     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.195     ; 7.284     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.205     ; 7.294     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                      ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.262     ; 6.274     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.388     ; 6.400     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.388     ; 6.400     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.262     ; 6.274     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.272     ; 6.284     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.540     ; 6.552     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.540     ; 6.552     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.856     ; 6.868     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.866     ; 6.878     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+-------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                ; Note                                                          ;
+-------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
; INF MHz     ; 250.0 MHz       ; i_BT_A                                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 97.1 MHz    ; 97.1 MHz        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 170.15 MHz  ; 170.15 MHz      ; i_CLK                                                                     ;                                                               ;
; 306.75 MHz  ; 306.75 MHz      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ;                                                               ;
; 431.22 MHz  ; 431.22 MHz      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ;                                                               ;
; 1126.13 MHz ; 1091.7 MHz      ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; limit due to hold check                                       ;
; 1213.59 MHz ; 853.24 MHz      ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; limit due to hold check                                       ;
; 1510.57 MHz ; 559.28 MHz      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; limit due to hold check                                       ;
; 1730.1 MHz  ; 569.48 MHz      ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; limit due to hold check                                       ;
+-------------+-----------------+---------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -8.766 ; -268.505      ;
; i_CLK                                                                     ; -3.203 ; -39.884       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -2.091 ; -4.974        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -2.009 ; -66.870       ;
; i_RST                                                                     ; -1.760 ; -2.298        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.243 ; -5.871        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.130 ; -1.130        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.934 ; -4.586        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.827 ; -3.775        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.056  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.088  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.169  ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.211  ; 0.000         ;
; i_BT_A                                                                    ; 1.295  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                  ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; i_RST                                                                     ; -3.335 ; -32.016       ;
; i_BT_A                                                                    ; -2.168 ; -4.301        ;
; i_CLK                                                                     ; -1.960 ; -6.533        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.278 ; -1.278        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.241 ; -1.299        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; -0.867 ; -1.359        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.816 ; -0.816        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.641 ; -0.641        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.520 ; -0.520        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.514 ; -0.514        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -0.424 ; -0.424        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.392 ; -0.392        ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.298  ; 0.000         ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 0.364  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                              ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -8.631 ; -427.515      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -2.486 ; -3.663        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; -1.895 ; -2.736        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -1.740 ; -25.519       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -1.730 ; -1.730        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.632 ; -8.563        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -1.575 ; -5.438        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -1.317 ; -1.317        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.220 ; -5.225        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -1.008 ; -1.008        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.650 ; -1.297        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; -0.117 ; -0.196        ;
; i_CLK                                                                     ; -0.045 ; -0.304        ;
; i_BT_A                                                                    ; 1.432  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; i_BT_A                                                                    ; -2.371 ; -4.741        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.864 ; -5.367        ;
; i_CLK                                                                     ; -0.515 ; -3.726        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; -0.461 ; -3.108        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.122 ; -0.949        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -0.035 ; -0.192        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.153  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0.332  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.374  ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.385  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0.823  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.879  ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 1.320  ; 0.000         ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 1.404  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+---------------------------------------------------------------------------+----------+---------------+
; Clock                                                                     ; Slack    ; End Point TNS ;
+---------------------------------------------------------------------------+----------+---------------+
; i_RST                                                                     ; -3.000   ; -16.786       ;
; i_BT_A                                                                    ; -3.000   ; -3.000        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -1.000   ; -78.000       ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.401    ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.414    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0.415    ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.416    ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.419    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0.422    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.423    ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.432    ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.432    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; 0.472    ; 0.000         ;
; i_CLK                                                                     ; 9.640    ; 0.000         ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 4999.761 ; 0.000         ;
+---------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                       ; Launch Clock                                               ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -8.766 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.116     ; 0.918      ;
; -8.755 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.114     ; 0.909      ;
; -8.749 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.128     ; 0.889      ;
; -8.641 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.116     ; 0.793      ;
; -8.639 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.114     ; 0.793      ;
; -8.638 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.115     ; 0.791      ;
; -8.634 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.115     ; 0.787      ;
; -8.628 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.114     ; 0.782      ;
; -8.618 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.102     ; 0.784      ;
; -8.612 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.237     ; 0.643      ;
; -8.604 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.237     ; 0.635      ;
; -8.490 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.116     ; 0.642      ;
; -8.472 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.102     ; 0.638      ;
; -8.354 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.116     ; 0.506      ;
; -8.348 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.115     ; 0.501      ;
; -8.348 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.115     ; 0.501      ;
; -8.341 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.114     ; 0.495      ;
; -8.332 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.102     ; 0.498      ;
; -8.332 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.102     ; 0.498      ;
; -8.324 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 8.954      ;
; -8.323 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 8.953      ;
; -8.302 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 8.932      ;
; -8.277 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.343      ; 8.888      ;
; -8.193 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.809      ;
; -8.190 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.806      ;
; -8.087 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.703      ;
; -8.067 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.683      ;
; -8.007 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.352      ; 8.627      ;
; -8.000 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 8.630      ;
; -7.924 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -8.114     ; 0.078      ;
; -7.862 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 8.992      ;
; -7.860 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 8.990      ;
; -7.818 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.343      ; 8.429      ;
; -7.813 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 8.943      ;
; -7.799 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.348      ; 8.915      ;
; -7.798 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.348      ; 8.914      ;
; -7.785 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.343      ; 8.896      ;
; -7.637 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.348      ; 8.753      ;
; -7.586 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.348      ; 8.702      ;
; -7.561 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.352      ; 8.681      ;
; -7.489 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 8.619      ;
; -7.392 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.343      ; 8.503      ;
; -7.338 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.261     ; 6.865      ;
; -7.337 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.261     ; 6.864      ;
; -7.316 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.261     ; 6.843      ;
; -7.291 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.280     ; 6.799      ;
; -7.207 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.275     ; 6.720      ;
; -7.204 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.275     ; 6.717      ;
; -7.101 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.275     ; 6.614      ;
; -7.081 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.275     ; 6.594      ;
; -7.021 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.271     ; 6.538      ;
; -7.014 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.261     ; 6.541      ;
; -6.832 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.280     ; 6.340      ;
; -6.589 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.512     ; 6.865      ;
; -6.588 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.512     ; 6.864      ;
; -6.567 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.512     ; 6.843      ;
; -6.542 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.531     ; 6.799      ;
; -6.458 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.526     ; 6.720      ;
; -6.455 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.526     ; 6.717      ;
; -6.352 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.526     ; 6.614      ;
; -6.332 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.526     ; 6.594      ;
; -6.272 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.522     ; 6.538      ;
; -6.265 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.512     ; 6.541      ;
; -6.083 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.531     ; 6.340      ;
; -5.758 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_BT_A                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.357     ; 0.669      ;
; -5.576 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 6.197      ;
; -5.476 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 6.097      ;
; -5.475 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_BT_A                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.356     ; 0.387      ;
; -5.458 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 6.079      ;
; -5.376 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.997      ;
; -5.358 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.979      ;
; -5.276 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.897      ;
; -5.258 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.879      ;
; -5.176 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.797      ;
; -5.158 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.779      ;
; -5.076 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.697      ;
; -5.058 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.679      ;
; -5.044 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 6.165      ;
; -5.026 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 6.147      ;
; -4.976 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.597      ;
; -4.958 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.579      ;
; -4.944 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 6.065      ;
; -4.926 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 6.047      ;
; -4.876 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.497      ;
; -4.858 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.479      ;
; -4.844 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.965      ;
; -4.826 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.947      ;
; -4.800 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 5.397      ;
; -4.758 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 5.379      ;
; -4.744 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.865      ;
; -4.726 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.847      ;
; -4.700 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 5.297      ;
; -4.682 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 5.279      ;
; -4.644 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.765      ;
; -4.626 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.747      ;
; -4.600 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 5.197      ;
; -4.590 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.270     ; 4.108      ;
; -4.582 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 5.179      ;
; -4.544 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.665      ;
; -4.526 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 5.647      ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.203 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.308      ; 5.986      ;
; -2.878 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.308      ; 5.661      ;
; -2.852 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.484      ; 5.811      ;
; -2.779 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.707      ; 5.961      ;
; -2.745 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.308      ; 5.728      ;
; -2.364 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.308      ; 5.647      ;
; -2.230 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.308      ; 5.213      ;
; -2.216 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 2.308      ; 4.999      ;
; -2.165 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 2.308      ; 5.648      ;
; -2.093 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.308      ; 5.376      ;
; -2.070 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.668      ;
; -2.068 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.484      ; 5.527      ;
; -1.989 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.707      ; 5.371      ;
; -1.986 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.584      ;
; -1.972 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.707      ; 5.654      ;
; -1.955 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.553      ;
; -1.901 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.497      ;
; -1.895 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.491      ;
; -1.871 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.469      ;
; -1.839 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.437      ;
; -1.834 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.430      ;
; -1.829 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.719     ; 2.095      ;
; -1.769 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.719     ; 2.035      ;
; -1.766 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.364      ;
; -1.756 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.719     ; 2.022      ;
; -1.730 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.328      ;
; -1.726 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.324      ;
; -1.698 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.719     ; 1.964      ;
; -1.688 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.284      ;
; -1.682 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.278      ;
; -1.677 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.274      ;
; -1.676 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.308      ; 4.659      ;
; -1.672 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.268      ;
; -1.668 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.264      ;
; -1.668 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.264      ;
; -1.667 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.265      ;
; -1.657 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.255      ;
; -1.652 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 2.484      ; 4.811      ;
; -1.643 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.239      ;
; -1.642 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.240      ;
; -1.639 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 2.308      ; 5.122      ;
; -1.621 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.217      ;
; -1.608 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.204      ;
; -1.596 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.193      ;
; -1.593 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.190      ;
; -1.587 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.183      ;
; -1.586 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.184      ;
; -1.583 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.181      ;
; -1.572 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.170      ;
; -1.571 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.167      ;
; -1.564 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.160      ;
; -1.561 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.158      ;
; -1.556 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.152      ;
; -1.556 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.153      ;
; -1.549 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.147      ;
; -1.537 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.532     ; 1.490      ;
; -1.530 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.128      ;
; -1.519 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.532     ; 1.472      ;
; -1.512 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.109      ;
; -1.507 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.105      ;
; -1.501 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.099      ;
; -1.477 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.074      ;
; -1.472 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.069      ;
; -1.467 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.063      ;
; -1.464 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.061      ;
; -1.462 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 2.707      ; 5.344      ;
; -1.459 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.055      ;
; -1.455 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.051      ;
; -1.455 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.051      ;
; -1.453 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.532     ; 1.406      ;
; -1.446 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.044      ;
; -1.446 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 2.044      ;
; -1.443 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.039      ;
; -1.439 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.035      ;
; -1.430 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.026      ;
; -1.425 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 2.021      ;
; -1.421 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 2.308      ; 4.704      ;
; -1.416 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.013      ;
; -1.414 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.011      ;
; -1.412 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.009      ;
; -1.410 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.007      ;
; -1.408 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 2.005      ;
; -1.380 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 1.977      ;
; -1.374 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 1.970      ;
; -1.369 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 1.967      ;
; -1.361 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 1.959      ;
; -1.358 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 1.954      ;
; -1.352 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 1.949      ;
; -1.351 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 1.947      ;
; -1.350 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.529     ; 1.306      ;
; -1.343 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 1.939      ;
; -1.340 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 1.938      ;
; -1.328 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 1.925      ;
; -1.328 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 1.925      ;
; -1.328 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.388     ; 1.925      ;
; -1.315 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.529     ; 1.271      ;
; -1.314 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.389     ; 1.910      ;
; -1.313 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.387     ; 1.911      ;
; -1.313 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.530     ; 1.268      ;
; -1.307 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.385     ; 1.907      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                  ; Launch Clock                                               ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.091 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_CLK                                                      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; -1.590     ; 0.579      ;
; -1.345 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 2.869      ; 3.947      ;
; -1.344 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 2.870      ; 3.952      ;
; -0.597 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 2.869      ; 3.699      ;
; -0.562 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 2.870      ; 3.670      ;
; -0.194 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.286      ; 1.196      ;
; 0.333  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.286      ; 1.169      ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.009 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.053     ; 1.320      ;
; -1.930 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.053     ; 1.241      ;
; -1.683 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.053     ; 0.994      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.319 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.260      ;
; -1.284 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.226      ;
; -1.284 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.226      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.279 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.220      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.158 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.099      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.089      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.140 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.082      ;
; -1.120 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.062      ;
; -1.120 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 2.062      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.115 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.056      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.064 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.005      ;
; -1.060 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 2.001      ;
; -1.055 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.055     ; 1.995      ;
; -1.045 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 1.987      ;
; -1.045 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 1.987      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.043 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.984      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.040 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.054     ; 1.981      ;
; -1.030 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.053     ; 1.972      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_RST'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.760 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.294     ; 1.320      ;
; -1.681 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.294     ; 1.241      ;
; -1.434 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.294     ; 0.994      ;
; -0.297 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; i_BT_A                                                   ; i_RST       ; 1.000        ; 1.799      ; 2.512      ;
; -0.241 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; i_BT_A                                                   ; i_RST       ; 1.000        ; 1.799      ; 2.454      ;
; 2.025  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.803      ; 2.462      ;
; 2.149  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.806      ; 2.440      ;
; 2.173  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.804      ; 2.419      ;
; 2.197  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.820      ; 2.413      ;
; 2.213  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.804      ; 2.394      ;
; 2.406  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 1.000        ; 4.492      ; 2.512      ;
; 2.448  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.822      ; 2.299      ;
; 2.455  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.821      ; 2.284      ;
; 2.462  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 1.000        ; 4.492      ; 2.454      ;
; 2.475  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 4.936      ; 2.385      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.243 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.194      ; 0.491      ;
; -0.802 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_CLK                                               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.057      ; 0.577      ;
; -0.700 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.207      ; 0.491      ;
; -0.575 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.196      ; 0.491      ;
; -0.545 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.194      ; 0.491      ;
; -0.535 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.208      ; 0.491      ;
; -0.525 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.293      ; 0.536      ;
; -0.524 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.295      ; 0.549      ;
; -0.422 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.210      ; 0.491      ;
; 0.569  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.597      ; 0.602      ;
; 1.006  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.597      ; 0.665      ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                ; Launch Clock                                               ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.130 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.725      ; 0.860      ;
; -0.695 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.725      ; 0.925      ;
; 0.887  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 1.558      ; 0.508      ;
; 1.317  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 1.558      ; 0.578      ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.934 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.308      ; 0.491      ;
; -0.619 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.307      ; 0.491      ;
; -0.611 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.304      ; 0.491      ;
; -0.607 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.303      ; 0.491      ;
; -0.597 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.305      ; 0.491      ;
; -0.451 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.306      ; 0.491      ;
; -0.438 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.306      ; 0.491      ;
; -0.329 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.306      ; 0.491      ;
; 0.185  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.969      ; 0.507      ;
; 0.617  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.969      ; 0.575      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.827 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.347      ; 0.491      ;
; -0.582 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.346      ; 0.491      ;
; -0.573 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.348      ; 0.491      ;
; -0.396 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.348      ; 0.491      ;
; -0.394 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.346      ; 0.491      ;
; -0.392 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.349      ; 0.491      ;
; -0.322 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.310      ; 0.491      ;
; -0.289 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.349      ; 0.491      ;
; 0.154  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.848      ; 0.508      ;
; 0.586  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.848      ; 0.576      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.056 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.740      ; 0.508      ;
; 0.488 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.740      ; 0.576      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.088 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.862      ; 0.507      ;
; 0.520 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.862      ; 0.575      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                               ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.169 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.840      ; 0.508      ;
; 0.326 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 1.769      ; 1.169      ;
; 0.599 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.840      ; 0.578      ;
; 0.799 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 1.769      ; 1.196      ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.211 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 1.229      ; 0.602      ;
; 0.648 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 1.229      ; 0.665      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_BT_A'                                                                                                               ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.295 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.500        ; 5.499      ; 3.947      ;
; 1.296 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.500        ; 5.500      ; 3.952      ;
; 2.043 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 1.000        ; 5.499      ; 3.699      ;
; 2.078 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 1.000        ; 5.500      ; 3.670      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_RST'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.335 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.998      ; 2.193      ;
; -3.284 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 0.000        ; 5.576      ; 2.322      ;
; -3.267 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.876      ; 2.139      ;
; -3.239 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.877      ; 2.168      ;
; -3.239 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 0.000        ; 5.575      ; 2.366      ;
; -3.165 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.859      ; 2.224      ;
; -3.148 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.858      ; 2.240      ;
; -3.128 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.859      ; 2.261      ;
; -3.108 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.860      ; 2.282      ;
; -3.103 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 5.876      ; 2.303      ;
; -0.664 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; i_BT_A                                                   ; i_RST       ; 0.000        ; 2.946      ; 2.322      ;
; -0.619 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; i_BT_A                                                   ; i_RST       ; 0.000        ; 2.945      ; 2.366      ;
; 0.960  ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.089     ; 0.911      ;
; 1.129  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.089     ; 1.080      ;
; 1.291  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.089     ; 1.242      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_BT_A'                                                                                                                 ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.168 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.000        ; 5.700      ; 3.532      ;
; -2.133 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.000        ; 5.699      ; 3.566      ;
; -1.420 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; -0.500       ; 5.699      ; 3.799      ;
; -1.415 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; -0.500       ; 5.700      ; 3.805      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                           ; Launch Clock                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.960 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.037      ; 3.231      ;
; -1.949 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 5.037      ; 3.242      ;
; -0.478 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; 0.000        ; 2.381      ; 2.247      ;
; -0.377 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.359      ;
; -0.359 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.797      ; 2.782      ;
; -0.350 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.797      ; 2.801      ;
; -0.328 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.919      ; 2.935      ;
; -0.305 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.797      ; 2.846      ;
; -0.281 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.394      ; 2.457      ;
; -0.264 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.472      ;
; -0.256 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.919      ; 3.017      ;
; -0.242 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.878      ; 2.980      ;
; -0.235 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.501      ;
; -0.230 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.919      ; 3.033      ;
; -0.228 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.508      ;
; -0.215 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.394      ; 2.533      ;
; -0.193 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.564      ; 2.715      ;
; -0.192 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.554      ;
; -0.186 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK       ; 0.000        ; 2.237      ; 2.405      ;
; -0.183 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.394      ; 2.555      ;
; -0.182 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.394      ; 2.556      ;
; -0.176 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.878      ; 3.056      ;
; -0.171 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.565      ;
; -0.158 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.919      ; 3.115      ;
; -0.156 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.590      ;
; -0.153 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.394      ; 2.585      ;
; -0.153 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.882      ; 3.083      ;
; -0.138 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.608      ;
; -0.133 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.613      ;
; -0.129 ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.737      ; 2.792      ;
; -0.120 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.381      ; 2.605      ;
; -0.117 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.381      ; 2.618      ;
; -0.117 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.394      ; 2.631      ;
; -0.116 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.394      ; 2.632      ;
; -0.112 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.564      ; 2.806      ;
; -0.111 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.381      ; 2.624      ;
; -0.108 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.564      ; 2.810      ;
; -0.105 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.381      ; 2.620      ;
; -0.099 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.647      ;
; -0.096 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.381      ; 2.639      ;
; -0.087 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.394      ; 2.661      ;
; -0.086 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.882      ; 3.140      ;
; -0.070 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.394      ; 2.668      ;
; -0.058 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.381      ; 2.677      ;
; -0.026 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.720      ;
; -0.004 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.394      ; 2.744      ;
; 0.005  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.393      ; 2.752      ;
; 0.022  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.393      ; 2.769      ;
; 0.035  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 2.381      ; 2.760      ;
; 0.036  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.393      ; 2.783      ;
; 0.041  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.777      ;
; 0.049  ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.228      ; 2.461      ;
; 0.049  ; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.393      ; 2.626      ;
; 0.049  ; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.393      ; 2.626      ;
; 0.054  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.800      ;
; 0.061  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.807      ;
; 0.074  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; -0.500       ; 2.381      ; 2.299      ;
; 0.075  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 2.381      ; 2.810      ;
; 0.080  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE                          ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.530      ; 1.784      ;
; 0.121  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE                          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.021      ; 1.316      ;
; 0.121  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.857      ;
; 0.131  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.867      ;
; 0.136  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 2.381      ; 2.871      ;
; 0.139  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.392      ; 2.885      ;
; 0.187  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 2.797      ; 2.828      ;
; 0.197  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.919      ; 2.960      ;
; 0.206  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.392      ; 2.942      ;
; 0.212  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; -0.500       ; 2.797      ; 2.863      ;
; 0.230  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 2.797      ; 2.881      ;
; 0.241  ; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 2.393      ; 2.818      ;
; 0.249  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                         ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.601      ; 0.994      ;
; 0.261  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.392      ; 2.497      ;
; 0.271  ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R         ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.574      ; 0.989      ;
; 0.277  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.919      ; 3.050      ;
; 0.286  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.392      ; 2.522      ;
; 0.295  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.919      ; 3.058      ;
; 0.297  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.392      ; 2.533      ;
; 0.307  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.394      ; 2.545      ;
; 0.308  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R         ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.574      ; 1.026      ;
; 0.311  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.056      ; 0.511      ;
; 0.312  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.055      ; 0.511      ;
; 0.324  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.394      ; 2.572      ;
; 0.327  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 2.564      ; 2.735      ;
; 0.328  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.392      ; 2.574      ;
; 0.336  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                         ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.557      ; 1.037      ;
; 0.346  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.878      ; 3.068      ;
; 0.354  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.392      ; 2.590      ;
; 0.363  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.878      ; 3.095      ;
; 0.369  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK       ; -0.500       ; 2.237      ; 2.460      ;
; 0.375  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.919      ; 3.148      ;
; 0.377  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.392      ; 2.623      ;
; 0.379  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.882      ; 3.115      ;
; 0.382  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.392      ; 2.618      ;
; 0.400  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.392      ; 2.646      ;
; 0.403  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 2.564      ; 2.821      ;
; 0.405  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 2.381      ; 2.640      ;
; 0.405  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.394      ; 2.643      ;
; 0.406  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.394      ; 2.644      ;
; 0.414  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 2.381      ; 2.639      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.278 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.734      ; 0.646      ;
; -0.840 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.734      ; 0.584      ;
; 0.392  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.577      ; 0.489      ;
; 0.403  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.579      ; 0.502      ;
; 0.444  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.490      ; 0.454      ;
; 0.446  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.488      ; 0.454      ;
; 0.447  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.487      ; 0.454      ;
; 0.459  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.475      ; 0.454      ;
; 0.460  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.474      ; 0.454      ;
; 0.460  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.474      ; 0.454      ;
; 0.652  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_CLK                                               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.311      ; 0.493      ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                ; Launch Clock                                               ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.241 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 1.623      ; 0.562      ;
; -0.809 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 1.623      ; 0.494      ;
; -0.058 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.774      ; 0.896      ;
; 0.370  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.774      ; 0.824      ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                               ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.867 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 1.843      ; 1.156      ;
; -0.492 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.874      ; 0.562      ;
; -0.394 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 1.843      ; 1.129      ;
; -0.060 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.874      ; 0.494      ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.816 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 1.282      ; 0.646      ;
; -0.378 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 1.282      ; 0.584      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.641 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.010      ; 0.559      ;
; -0.207 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.010      ; 0.493      ;
; 0.377  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.557      ; 0.454      ;
; 0.378  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.556      ; 0.454      ;
; 0.379  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.555      ; 0.454      ;
; 0.379  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.555      ; 0.454      ;
; 0.379  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.555      ; 0.454      ;
; 0.380  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.554      ; 0.454      ;
; 0.381  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.553      ; 0.454      ;
; 0.382  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.552      ; 0.454      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.520 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.899      ; 0.559      ;
; -0.086 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.899      ; 0.493      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.514 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.884      ; 0.560      ;
; -0.080 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.884      ; 0.494      ;
; 0.333  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.601      ; 0.454      ;
; 0.334  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.600      ; 0.454      ;
; 0.334  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.600      ; 0.454      ;
; 0.334  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.600      ; 0.454      ;
; 0.335  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.599      ; 0.454      ;
; 0.336  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.598      ; 0.454      ;
; 0.336  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.598      ; 0.454      ;
; 0.375  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.559      ; 0.454      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                  ; Launch Clock                                               ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.424 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 1.363      ; 1.129      ;
; 0.103  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 1.363      ; 1.156      ;
; 0.495  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.007      ; 3.532      ;
; 0.530  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.006      ; 3.566      ;
; 1.263  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.006      ; 3.799      ;
; 1.268  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.007      ; 3.805      ;
; 1.947  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_CLK                                                      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; -1.449     ; 0.528      ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.392 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.772      ; 0.560      ;
; 0.042  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.772      ; 0.494      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.298 ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.312 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.477 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.676      ;
; 0.481 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.679      ;
; 0.496 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.708      ;
; 0.497 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497 ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.709      ;
; 0.497 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.709      ;
; 0.498 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.710      ;
; 0.498 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.712      ;
; 0.500 ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.712      ;
; 0.501 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.713      ;
; 0.502 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.714      ;
; 0.503 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.715      ;
; 0.617 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.046     ; 0.638      ;
; 0.620 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.818      ;
; 0.661 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.268     ; 0.537      ;
; 0.716 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.952      ;
; 0.733 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.969      ;
; 0.740 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.952      ;
; 0.740 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.952      ;
; 0.740 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.952      ;
; 0.741 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.953      ;
; 0.741 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.953      ;
; 0.741 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.953      ;
; 0.741 ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.953      ;
; 0.742 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.954      ;
; 0.743 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.955      ;
; 0.743 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.955      ;
; 0.745 ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.957      ;
; 0.745 ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.957      ;
; 0.745 ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.957      ;
; 0.746 ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.958      ;
; 0.747 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.959      ;
; 0.748 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.960      ;
; 0.749 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.961      ;
; 0.750 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.962      ;
; 0.750 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.962      ;
; 0.750 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.962      ;
; 0.750 ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.962      ;
; 0.750 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.962      ;
; 0.751 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.963      ;
; 0.751 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.963      ;
; 0.751 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.963      ;
; 0.751 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.963      ;
; 0.751 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.963      ;
; 0.752 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.964      ;
; 0.752 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.964      ;
; 0.753 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.966      ;
; 0.754 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.967      ;
; 0.754 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.966      ;
; 0.755 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.967      ;
; 0.755 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.967      ;
; 0.756 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.968      ;
; 0.757 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.969      ;
; 0.757 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.969      ;
; 0.757 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.969      ;
; 0.758 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.970      ;
; 0.758 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.970      ;
; 0.758 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.970      ;
; 0.758 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.970      ;
; 0.758 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.970      ;
; 0.759 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.971      ;
; 0.759 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.971      ;
; 0.787 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.000      ;
; 0.805 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.016      ;
; 0.805 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.041      ;
; 0.812 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.025      ;
; 0.812 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.048      ;
; 0.812 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.048      ;
; 0.822 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.058      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.041      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.041      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.041      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.065      ;
; 0.829 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 1.065      ;
; 0.830 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.042      ;
; 0.830 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.042      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                                    ;
+-------+--------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.364 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.563      ;
; 0.435 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.633      ;
; 0.457 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.655      ;
; 0.471 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 1.002      ;
; 0.474 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]            ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 0.711      ;
; 0.475 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.673      ;
; 0.481 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 1.012      ;
; 0.484 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.682      ;
; 0.485 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.683      ;
; 0.486 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.684      ;
; 0.490 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.688      ;
; 0.490 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.688      ;
; 0.490 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.688      ;
; 0.491 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.689      ;
; 0.493 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.691      ;
; 0.500 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.698      ;
; 0.508 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.706      ;
; 0.509 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.707      ;
; 0.509 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.707      ;
; 0.510 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.708      ;
; 0.510 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.708      ;
; 0.512 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.710      ;
; 0.515 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.713      ;
; 0.520 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.720      ;
; 0.525 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.723      ;
; 0.534 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.732      ;
; 0.546 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.744      ;
; 0.597 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.795      ;
; 0.608 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.806      ;
; 0.618 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 0.854      ;
; 0.618 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.816      ;
; 0.619 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.817      ;
; 0.631 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.829      ;
; 0.669 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 0.868      ;
; 0.677 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 0.876      ;
; 0.721 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.053      ; 0.918      ;
; 0.753 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.952      ;
; 0.754 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.952      ;
; 0.756 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.954      ;
; 0.758 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.956      ;
; 0.760 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]           ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.959      ;
; 0.763 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.964      ;
; 0.768 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.968      ;
; 0.772 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 0.971      ;
; 0.775 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.973      ;
; 0.784 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.063      ; 1.021      ;
; 0.788 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.986      ;
; 0.793 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 0.992      ;
; 0.793 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.991      ;
; 0.794 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 0.992      ;
; 0.802 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.062      ; 1.038      ;
; 0.815 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.013      ;
; 0.820 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.053      ; 1.017      ;
; 0.829 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.027      ;
; 0.831 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 1.030      ;
; 0.843 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.041      ;
; 0.843 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.041      ;
; 0.852 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.050      ;
; 0.854 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.052      ;
; 0.855 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.053      ;
; 0.860 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.053      ; 1.057      ;
; 0.864 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.062      ;
; 0.873 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.071      ;
; 0.886 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.084      ;
; 0.903 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.052      ; 1.099      ;
; 0.933 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.053      ; 1.130      ;
; 0.936 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.056      ; 1.136      ;
; 0.972 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.170      ;
; 0.984 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.182      ;
; 0.990 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.188      ;
; 1.018 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.216      ;
; 1.036 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.234      ;
; 1.063 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.056      ; 1.263      ;
; 1.064 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.052      ; 1.260      ;
; 1.071 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.057      ; 1.272      ;
; 1.076 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.053      ; 1.273      ;
; 1.078 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.053      ; 1.275      ;
; 1.110 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 1.309      ;
; 1.122 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.320      ;
; 1.141 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 1.340      ;
; 1.145 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]            ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.343      ;
; 1.148 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.346      ;
; 1.157 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 1.688      ;
; 1.157 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.387      ; 1.688      ;
; 1.163 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.361      ;
; 1.175 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.055      ; 1.374      ;
; 1.175 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.206      ; 0.911      ;
; 1.181 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.379      ;
; 1.181 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.379      ;
; 1.181 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.054      ; 1.379      ;
+-------+--------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                       ; Launch Clock                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[2]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.631 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[1]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.329      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.607 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.353      ; 9.228      ;
; -8.401 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 9.031      ;
; -8.401 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 9.031      ;
; -8.401 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 9.031      ;
; -8.401 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.362      ; 9.031      ;
; -8.375 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.020      ; 8.663      ;
; -8.375 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.020      ; 8.663      ;
; -8.375 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.019      ; 8.662      ;
; -8.374 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0          ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.019      ; 8.661      ;
; -8.231 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated   ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.323      ; 8.822      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[2]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.192 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[1]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.329      ; 9.289      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.152 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.353      ; 9.273      ;
; -8.052 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.343      ; 8.663      ;
; -8.052 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.343      ; 8.663      ;
; -8.052 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.343      ; 8.663      ;
; -8.050 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.666      ;
; -8.050 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.666      ;
; -8.050 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.666      ;
; -8.050 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.666      ;
; -8.050 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.348      ; 8.666      ;
; -7.913 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 9.043      ;
; -7.913 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 9.043      ;
; -7.913 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 9.043      ;
; -7.913 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.362      ; 9.043      ;
; -7.900 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.020      ; 8.688      ;
; -7.900 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.020      ; 8.688      ;
; -7.900 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.019      ; 8.687      ;
; -7.899 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0          ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.019      ; 8.686      ;
; -7.769 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated   ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.323      ; 8.860      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
; -7.645 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -1.294     ; 7.139      ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                      ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.486 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.725      ; 2.016      ;
; -2.122 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.725      ; 2.152      ;
; -1.177 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 1.558      ; 2.372      ;
; -0.839 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 1.558      ; 2.534      ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; -1.895 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.840      ; 2.372      ;
; -1.557 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.840      ; 2.534      ;
; -0.841 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 1.769      ; 2.136      ;
; -0.500 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 1.769      ; 2.295      ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                              ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.740 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.969      ;
; -1.659 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.266     ; 1.888      ;
; -1.640 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.268     ; 1.867      ;
; -1.640 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.268     ; 1.867      ;
; -1.640 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.268     ; 1.867      ;
; -1.640 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.268     ; 1.867      ;
; -1.640 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.268     ; 1.867      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.955 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.969      ;
; -0.874 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.029      ; 1.888      ;
; -0.855 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.027      ; 1.867      ;
; -0.855 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.027      ; 1.867      ;
; -0.855 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.027      ; 1.867      ;
; -0.855 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.027      ; 1.867      ;
; -0.855 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.027      ; 1.867      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.088 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.157      ;
; -0.010 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.584      ; 3.079      ;
; 0.013  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.582      ; 3.054      ;
; 0.013  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.582      ; 3.054      ;
; 0.013  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.582      ; 3.054      ;
; 0.013  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.582      ; 3.054      ;
; 0.013  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 2.582      ; 3.054      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.520  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 3.049      ;
; 0.601  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.584      ; 2.968      ;
; 0.620  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.582      ; 2.947      ;
; 0.620  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.582      ; 2.947      ;
; 0.620  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.582      ; 2.947      ;
; 0.620  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.582      ; 2.947      ;
; 0.620  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 2.582      ; 2.947      ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.730 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.740      ; 2.094      ;
; -1.354 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.740      ; 2.218      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.632 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.848      ; 2.094      ;
; -1.273 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.055      ; 3.635      ;
; -1.256 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.848      ; 2.218      ;
; -1.029 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.054      ; 3.636      ;
; -0.942 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.056      ; 3.558      ;
; -0.841 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.054      ; 3.636      ;
; -0.792 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.055      ; 3.654      ;
; -0.765 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.056      ; 3.558      ;
; -0.761 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.057      ; 3.558      ;
; -0.736 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.057      ; 3.636      ;
; -0.584 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.016      ; 3.449      ;
; -0.549 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.054      ; 3.656      ;
; -0.497 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.056      ; 3.613      ;
; -0.362 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.054      ; 3.657      ;
; -0.317 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.057      ; 3.614      ;
; -0.316 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.056      ; 3.609      ;
; -0.257 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.057      ; 3.657      ;
; -0.095 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.016      ; 3.460      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                        ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -1.575 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.207      ; 2.360      ;
; -1.493 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.286      ; 2.295      ;
; -1.188 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 2.869      ; 3.790      ;
; -1.182 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 2.870      ; 3.790      ;
; -0.889 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.207      ; 2.174      ;
; -0.834 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.286      ; 2.136      ;
; -0.378 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 2.869      ; 3.480      ;
; -0.372 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 2.870      ; 3.480      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.317 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.862      ; 1.712      ;
; -0.943 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.862      ; 1.838      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -1.220 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.969      ; 1.712      ;
; -0.863 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.015      ; 3.117      ;
; -0.846 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.969      ; 1.838      ;
; -0.548 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.014      ; 3.117      ;
; -0.536 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.011      ; 3.113      ;
; -0.531 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.010      ; 3.112      ;
; -0.530 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.012      ; 3.121      ;
; -0.423 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.015      ; 3.177      ;
; -0.376 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.013      ; 3.113      ;
; -0.363 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.013      ; 3.113      ;
; -0.258 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.013      ; 3.117      ;
; -0.108 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.014      ; 3.177      ;
; -0.097 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.011      ; 3.174      ;
; -0.092 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.010      ; 3.173      ;
; -0.091 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.012      ; 3.182      ;
; 0.067  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.013      ; 3.170      ;
; 0.078  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.013      ; 3.172      ;
; 0.179  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.013      ; 3.180      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.008 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 1.229      ; 1.621      ;
; -0.608 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 1.229      ; 1.721      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.650 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.597      ; 1.621      ;
; -0.601 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.899      ; 2.544      ;
; -0.250 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.597      ; 1.721      ;
; -0.196 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.899      ; 2.639      ;
; -0.046 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.913      ; 2.533      ;
; 0.059  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.999      ; 2.648      ;
; 0.063  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.901      ; 2.548      ;
; 0.097  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.899      ; 2.544      ;
; 0.117  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.914      ; 2.535      ;
; 0.156  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 3.001      ; 2.565      ;
; 0.183  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.916      ; 2.582      ;
; 0.351  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.913      ; 2.636      ;
; 0.387  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 2.976      ; 2.307      ;
; 0.413  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.999      ; 2.794      ;
; 0.453  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.901      ; 2.658      ;
; 0.489  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.899      ; 2.652      ;
; 0.518  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.914      ; 2.634      ;
; 0.528  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 3.001      ; 2.693      ;
; 0.572  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.916      ; 2.693      ;
; 0.778  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 2.976      ; 2.416      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                                       ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.117 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.605      ; 2.361      ;
; -0.079 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.601      ; 2.357      ;
; 0.036  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.604      ; 2.351      ;
; 0.066  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.601      ; 2.322      ;
; 0.069  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.599      ; 2.325      ;
; 0.072  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.604      ; 2.310      ;
; 0.082  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.600      ; 2.324      ;
; 0.164  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 2.604      ; 2.357      ;
; 0.266  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.605      ; 2.478      ;
; 0.336  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.601      ; 2.442      ;
; 0.395  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.604      ; 2.492      ;
; 0.411  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.601      ; 2.477      ;
; 0.437  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.599      ; 2.457      ;
; 0.448  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.600      ; 2.458      ;
; 0.465  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.604      ; 2.417      ;
; 0.548  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 2.604      ; 2.473      ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLK'                                                                                                                       ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.045 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 0.500        ; 2.484      ; 3.004      ;
; -0.034 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 2.318      ; 2.827      ;
; -0.034 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 2.318      ; 2.827      ;
; -0.034 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 2.318      ; 2.827      ;
; -0.034 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 2.318      ; 2.827      ;
; -0.023 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 2.318      ; 2.816      ;
; -0.023 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 2.319      ; 2.817      ;
; -0.023 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 2.319      ; 2.817      ;
; -0.023 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.319      ; 2.817      ;
; -0.011 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 2.319      ; 2.805      ;
; -0.005 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 2.321      ; 2.801      ;
; -0.005 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 2.321      ; 2.801      ;
; -0.005 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 2.321      ; 2.801      ;
; -0.005 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.321      ; 2.801      ;
; 0.035  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 0.500        ; 2.308      ; 2.748      ;
; 0.035  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 0.500        ; 2.308      ; 2.748      ;
; 0.035  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 0.500        ; 2.308      ; 2.748      ;
; 0.081  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 2.321      ; 2.715      ;
; 0.119  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.500        ; 2.163      ; 2.519      ;
; 0.119  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.500        ; 2.163      ; 2.519      ;
; 0.131  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 0.500        ; 2.707      ; 3.051      ;
; 0.292  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.500        ; 2.644      ; 2.827      ;
; 0.292  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.500        ; 2.644      ; 2.827      ;
; 0.292  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.500        ; 2.644      ; 2.827      ;
; 0.292  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.500        ; 2.644      ; 2.827      ;
; 0.447  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.789      ; 2.817      ;
; 0.459  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.785      ; 2.801      ;
; 0.495  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.825      ; 2.805      ;
; 0.495  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.825      ; 2.805      ;
; 0.512  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 2.318      ; 2.781      ;
; 0.512  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 2.318      ; 2.781      ;
; 0.512  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 2.318      ; 2.781      ;
; 0.512  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 2.318      ; 2.781      ;
; 0.564  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 2.318      ; 2.729      ;
; 0.572  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 2.319      ; 2.722      ;
; 0.572  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 2.319      ; 2.722      ;
; 0.572  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.319      ; 2.722      ;
; 0.583  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 2.319      ; 2.711      ;
; 0.585  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 2.321      ; 2.711      ;
; 0.585  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 2.321      ; 2.711      ;
; 0.585  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 2.321      ; 2.711      ;
; 0.585  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.321      ; 2.711      ;
; 0.595  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 1.000        ; 2.484      ; 2.864      ;
; 0.664  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 2.321      ; 2.632      ;
; 0.678  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 1.000        ; 2.308      ; 2.605      ;
; 0.678  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 1.000        ; 2.308      ; 2.605      ;
; 0.678  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 1.000        ; 2.308      ; 2.605      ;
; 0.711  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 1.000        ; 2.163      ; 2.427      ;
; 0.711  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 1.000        ; 2.163      ; 2.427      ;
; 0.738  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 1.000        ; 2.707      ; 2.944      ;
; 0.838  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 1.000        ; 2.644      ; 2.781      ;
; 0.838  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 1.000        ; 2.644      ; 2.781      ;
; 0.838  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 1.000        ; 2.644      ; 2.781      ;
; 0.838  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 1.000        ; 2.644      ; 2.781      ;
; 1.042  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.789      ; 2.722      ;
; 1.049  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.785      ; 2.711      ;
; 1.089  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.825      ; 2.711      ;
; 1.089  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.825      ; 2.711      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_BT_A'                                                                                                            ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.432 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.500        ; 5.499      ; 3.790      ;
; 1.438 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.500        ; 5.500      ; 3.790      ;
; 2.242 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 1.000        ; 5.499      ; 3.480      ;
; 2.248 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 1.000        ; 5.500      ; 3.480      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_BT_A'                                                                                                              ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.371 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.000        ; 5.700      ; 3.369      ;
; -2.370 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.000        ; 5.699      ; 3.369      ;
; -1.568 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; -0.500       ; 5.700      ; 3.672      ;
; -1.567 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; -0.500       ; 5.699      ; 3.672      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.864 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.136      ; 2.302      ;
; -0.625 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.162      ; 2.567      ;
; -0.573 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.071      ; 2.528      ;
; -0.571 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.070      ; 2.529      ;
; -0.549 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.056      ; 2.537      ;
; -0.536 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.056      ; 2.550      ;
; -0.532 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.057      ; 2.555      ;
; -0.521 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.160      ; 2.669      ;
; -0.519 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.073      ; 2.584      ;
; -0.481 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.136      ; 2.185      ;
; -0.234 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.162      ; 2.458      ;
; -0.189 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.070      ; 2.411      ;
; -0.188 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.071      ; 2.413      ;
; -0.161 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.056      ; 2.425      ;
; -0.161 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.056      ; 2.425      ;
; -0.159 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.057      ; 2.428      ;
; -0.153 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.160      ; 2.537      ;
; -0.145 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.073      ; 2.458      ;
; -0.077 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.734      ; 1.687      ;
; 0.320  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.734      ; 1.584      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLK'                                                                                                                        ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.515 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 2.919      ; 2.588      ;
; -0.515 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 2.919      ; 2.588      ;
; -0.473 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 2.878      ; 2.589      ;
; -0.467 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 2.882      ; 2.599      ;
; -0.265 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.000        ; 2.737      ; 2.656      ;
; -0.265 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.000        ; 2.737      ; 2.656      ;
; -0.265 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.000        ; 2.737      ; 2.656      ;
; -0.265 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.000        ; 2.737      ; 2.656      ;
; -0.168 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 0.000        ; 2.797      ; 2.813      ;
; -0.106 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.000        ; 2.237      ; 2.315      ;
; -0.106 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.000        ; 2.237      ; 2.315      ;
; -0.079 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 0.000        ; 2.381      ; 2.486      ;
; -0.079 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 0.000        ; 2.381      ; 2.486      ;
; -0.079 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 0.000        ; 2.381      ; 2.486      ;
; -0.066 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 2.394      ; 2.512      ;
; -0.013 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 0.000        ; 2.564      ; 2.735      ;
; 0.011  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 2.394      ; 2.589      ;
; 0.011  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 2.394      ; 2.589      ;
; 0.011  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 2.394      ; 2.589      ;
; 0.011  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 2.394      ; 2.589      ;
; 0.012  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.588      ;
; 0.023  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.599      ;
; 0.023  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.599      ;
; 0.023  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.599      ;
; 0.030  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.606      ;
; 0.080  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.656      ;
; 0.080  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.656      ;
; 0.080  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.656      ;
; 0.080  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 2.392      ; 2.656      ;
; 0.091  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 2.919      ; 2.694      ;
; 0.091  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 2.919      ; 2.694      ;
; 0.127  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 2.878      ; 2.689      ;
; 0.139  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 2.882      ; 2.705      ;
; 0.294  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; -0.500       ; 2.737      ; 2.715      ;
; 0.294  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; -0.500       ; 2.737      ; 2.715      ;
; 0.294  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; -0.500       ; 2.737      ; 2.715      ;
; 0.294  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; -0.500       ; 2.737      ; 2.715      ;
; 0.449  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; -0.500       ; 2.797      ; 2.930      ;
; 0.498  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; -0.500       ; 2.237      ; 2.419      ;
; 0.498  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; -0.500       ; 2.237      ; 2.419      ;
; 0.530  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 2.394      ; 2.608      ;
; 0.573  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; -0.500       ; 2.381      ; 2.638      ;
; 0.573  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; -0.500       ; 2.381      ; 2.638      ;
; 0.573  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; -0.500       ; 2.381      ; 2.638      ;
; 0.611  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 2.394      ; 2.689      ;
; 0.611  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 2.394      ; 2.689      ;
; 0.611  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 2.394      ; 2.689      ;
; 0.611  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 2.394      ; 2.689      ;
; 0.618  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.694      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.705      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.705      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.705      ;
; 0.629  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.705      ;
; 0.636  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; -0.500       ; 2.564      ; 2.884      ;
; 0.639  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.715      ;
; 0.639  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.715      ;
; 0.639  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.715      ;
; 0.639  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 2.392      ; 2.715      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                                        ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.461 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.711      ; 2.280      ;
; -0.402 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.709      ; 2.337      ;
; -0.390 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.712      ; 2.352      ;
; -0.380 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.708      ; 2.358      ;
; -0.379 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.707      ; 2.358      ;
; -0.368 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.711      ; 2.373      ;
; -0.366 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.713      ; 2.377      ;
; -0.362 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 2.709      ; 2.377      ;
; -0.037 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.711      ; 2.204      ;
; -0.028 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.708      ; 2.210      ;
; -0.026 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.707      ; 2.211      ;
; -0.023 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.709      ; 2.216      ;
; 0.001  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.711      ; 2.242      ;
; 0.002  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.712      ; 2.244      ;
; 0.003  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.713      ; 2.246      ;
; 0.049  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 2.709      ; 2.288      ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.122 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.139      ; 3.047      ;
; -0.122 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.141      ; 3.049      ;
; -0.121 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.140      ; 3.049      ;
; -0.120 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.139      ; 3.049      ;
; -0.117 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.139      ; 3.052      ;
; -0.117 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.136      ; 3.049      ;
; -0.116 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.137      ; 3.051      ;
; -0.114 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.138      ; 3.054      ;
; 0.301  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.140      ; 2.971      ;
; 0.301  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.139      ; 2.970      ;
; 0.301  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.141      ; 2.972      ;
; 0.302  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.139      ; 2.971      ;
; 0.303  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.139      ; 2.972      ;
; 0.303  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.137      ; 2.970      ;
; 0.304  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.136      ; 2.970      ;
; 0.307  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.138      ; 2.975      ;
; 0.758  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.010      ; 1.798      ;
; 1.129  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.010      ; 1.669      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                               ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.035 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.705      ; 2.844      ;
; -0.035 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.705      ; 2.844      ;
; -0.035 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.705      ; 2.844      ;
; -0.035 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.705      ; 2.844      ;
; -0.035 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.705      ; 2.844      ;
; -0.017 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.864      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.061  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 2.707      ; 2.942      ;
; 0.580  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.705      ; 2.959      ;
; 0.580  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.705      ; 2.959      ;
; 0.580  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.705      ; 2.959      ;
; 0.580  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.705      ; 2.959      ;
; 0.580  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.705      ; 2.959      ;
; 0.603  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 2.984      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 0.677  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 2.707      ; 3.058      ;
; 1.322  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.262      ; 1.758      ;
; 1.322  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.262      ; 1.758      ;
; 1.322  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.262      ; 1.758      ;
; 1.322  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.262      ; 1.758      ;
; 1.322  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.262      ; 1.758      ;
; 1.345  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.783      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 1.419  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.264      ; 1.857      ;
; 2.073  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.021      ; 1.758      ;
; 2.073  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.021      ; 1.758      ;
; 2.073  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.021      ; 1.758      ;
; 2.073  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.021      ; 1.758      ;
; 2.073  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.021      ; 1.758      ;
; 2.096  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.783      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
; 2.170  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 0.023      ; 1.857      ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 0.153 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.142      ; 3.325      ;
; 0.250 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.184      ; 3.464      ;
; 0.253 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.185      ; 3.468      ;
; 0.254 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.184      ; 3.468      ;
; 0.298 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.183      ; 3.511      ;
; 0.300 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.184      ; 3.514      ;
; 0.301 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.182      ; 3.513      ;
; 0.303 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 3.182      ; 3.515      ;
; 0.621 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.142      ; 3.293      ;
; 0.680 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.185      ; 3.395      ;
; 0.681 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.184      ; 3.395      ;
; 0.681 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.184      ; 3.395      ;
; 0.758 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.184      ; 3.472      ;
; 0.759 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.183      ; 3.472      ;
; 0.760 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.182      ; 3.472      ;
; 0.761 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 3.182      ; 3.473      ;
; 1.198 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.884      ; 2.112      ;
; 1.566 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.884      ; 1.980      ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                        ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 0.332 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.007      ; 3.369      ;
; 0.333 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 3.006      ; 3.369      ;
; 0.683 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 1.363      ; 2.076      ;
; 0.785 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 1.258      ; 2.073      ;
; 1.135 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.007      ; 3.672      ;
; 1.136 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 3.006      ; 3.672      ;
; 1.344 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 1.363      ; 2.237      ;
; 1.437 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 1.258      ; 2.225      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; 0.374 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 1.843      ; 2.237      ;
; 0.713 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 1.843      ; 2.076      ;
; 1.572 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.874      ; 2.466      ;
; 1.909 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.874      ; 2.303      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.385 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 1.282      ; 1.687      ;
; 0.782 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 1.282      ; 1.584      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                      ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.823 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 1.623      ; 2.466      ;
; 1.160 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 1.623      ; 2.303      ;
; 1.307 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.774      ; 2.101      ;
; 1.669 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.774      ; 1.963      ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.879 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.899      ; 1.798      ;
; 1.250 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.899      ; 1.669      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.320 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.772      ; 2.112      ;
; 1.688 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.772      ; 1.980      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 1.404 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.046     ; 1.425      ;
; 1.606 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.359     ; 1.314      ;
; 1.647 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.153     ; 1.561      ;
; 1.864 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.468     ; 1.463      ;
; 1.941 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.886      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.006 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.122     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.146     ; 1.951      ;
; 2.032 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.044     ; 1.055      ;
; 2.032 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.044     ; 1.055      ;
; 2.032 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.044     ; 1.055      ;
; 2.039 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.561     ; 1.055      ;
; 2.039 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.561     ; 1.055      ;
; 2.039 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.561     ; 1.055      ;
; 2.133 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.679      ; 2.899      ;
; 2.163 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.725      ; 2.975      ;
; 2.163 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.725      ; 2.975      ;
; 2.163 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.725      ; 2.975      ;
; 2.365 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.871     ; 1.561      ;
; 2.499 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.679      ; 2.765      ;
; 2.537 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.725      ; 2.849      ;
; 2.537 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.725      ; 2.849      ;
; 2.537 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.725      ; 2.849      ;
; 2.582 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -1.186     ; 1.463      ;
; 2.602 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.366      ; 3.055      ;
; 2.659 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.886      ;
; 2.703 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.914      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.724 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.840     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.864     ; 1.951      ;
; 2.949 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.687      ; 3.723      ;
; 2.959 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.366      ; 2.912      ;
; 3.172 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.372      ; 3.631      ;
; 3.246 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.051      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
; 3.314 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.718      ; 4.119      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_RST'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_RST ; Rise       ; i_RST                                          ;
; -0.368 ; -0.368       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ;
; -0.368 ; -0.368       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ;
; -0.367 ; -0.367       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ;
; -0.367 ; -0.367       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10|combout               ;
; -0.366 ; -0.366       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ;
; -0.366 ; -0.366       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ;
; -0.366 ; -0.366       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ;
; -0.360 ; -0.360       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ;
; -0.360 ; -0.360       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ;
; -0.360 ; -0.360       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ;
; -0.346 ; -0.346       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|inclk[0]       ;
; -0.346 ; -0.346       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|outclk         ;
; -0.346 ; -0.346       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[10]~21|datad              ;
; -0.346 ; -0.346       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[11]~17|datad              ;
; -0.345 ; -0.345       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[2]~49|datad               ;
; -0.344 ; -0.344       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[1]~53|datad               ;
; -0.344 ; -0.344       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[3]~45|datad               ;
; -0.344 ; -0.344       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[4]~41|datad               ;
; -0.338 ; -0.338       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[7]~29|datad               ;
; -0.337 ; -0.337       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[5]~37|datad               ;
; -0.337 ; -0.337       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[6]~33|datad               ;
; -0.333 ; -0.333       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[8]~25|datac               ;
; -0.272 ; -0.272       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[8]~25|datac               ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ;
; -0.263 ; -0.263       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[7]~29|datad               ;
; -0.262 ; -0.262       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[5]~37|datad               ;
; -0.262 ; -0.262       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[6]~33|datad               ;
; -0.256 ; -0.256       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[1]~53|datad               ;
; -0.256 ; -0.256       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[2]~49|datad               ;
; -0.256 ; -0.256       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[3]~45|datad               ;
; -0.256 ; -0.256       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[4]~41|datad               ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|inclk[0]       ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|outclk         ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[10]~21|datad              ;
; -0.254 ; -0.254       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[11]~17|datad              ;
; -0.239 ; -0.239       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ;
; -0.239 ; -0.239       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ;
; -0.239 ; -0.239       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10|combout               ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ;
; -0.232 ; -0.232       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ;
; -0.230 ; -0.230       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ;
; -0.230 ; -0.230       ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_MASTER|U_P2S|process_0~0|datac               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|o                                  ;
; 0.340  ; 0.340        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|process_0~0|combout             ;
; 0.362  ; 0.362        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~8|datad                 ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~2|datad                 ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|dataa         ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|combout       ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_SLAVE_A|U_DET_FRAME|o_ENABLE|datab           ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|i                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|i                                  ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ;
; 0.580  ; 0.580        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_SLAVE_A|U_DET_FRAME|o_ENABLE|datab           ;
; 0.613  ; 0.613        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|combout       ;
; 0.615  ; 0.615        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|dataa         ;
; 0.634  ; 0.634        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~2|datad                 ;
; 0.635  ; 0.635        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~8|datad                 ;
; 0.658  ; 0.658        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|process_0~0|combout             ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|o                                  ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_MASTER|U_P2S|process_0~0|datac               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_BT_A ; Rise       ; i_BT_A                                                   ;
; 0.166  ; 0.166        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.166  ; 0.166        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.173  ; 0.173        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.173  ; 0.173        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.175  ; 0.175        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.175  ; 0.175        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.209  ; 0.209        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|dataa                  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|o                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|i                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|i                                           ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|o                                           ;
; 0.776  ; 0.776        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|dataa                  ;
; 0.783  ; 0.783        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.815  ; 0.815        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.817  ; 0.817        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.817  ; 0.817        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.824  ; 0.824        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.824  ; 0.824        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.412 ; 0.412        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.422 ; 0.422        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|datac               ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|combout             ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.465 ; 0.465        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.470 ; 0.470        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa                  ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|combout             ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|datac               ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.576 ; 0.576        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.585 ; 0.585        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.586 ; 0.586        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.596 ; 0.596        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|datac               ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|combout             ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac                  ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|combout             ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|datac               ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.567 ; 0.567        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.583 ; 0.583        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.585 ; 0.585        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.585 ; 0.585        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa               ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datac                  ;
; 0.452 ; 0.452        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout                ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_START|dataa             ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|combout                ;
; 0.491 ; 0.491        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|q              ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|combout                ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_START|dataa             ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout                ;
; 0.551 ; 0.551        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datac                  ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab           ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datac          ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|q          ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datac          ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab           ;
; 0.582 ; 0.582        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.419 ; 0.419        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.424 ; 0.424        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.430 ; 0.430        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]_177|datac             ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|datab               ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|combout             ;
; 0.434 ; 0.434        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.435 ; 0.435        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[2]$latch|datac           ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[4]$latch|datac           ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.467 ; 0.467        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab                  ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datab                 ;
; 0.476 ; 0.476        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datab                 ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab                  ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[2]$latch|datac           ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[4]$latch|datac           ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|combout             ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]_177|datac             ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.563 ; 0.563        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|datab               ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.568 ; 0.568        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout            ;
; 0.427 ; 0.427        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datab              ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab                ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.468 ; 0.468        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|WideOr1~0|datac                    ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|WideOr1~0|combout                  ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.487 ; 0.487        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.497 ; 0.497        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE|datac                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|q                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|q                    ;
; 0.502 ; 0.502        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ;
; 0.509 ; 0.509        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.531 ; 0.531        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|WideOr1~0|combout                  ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|WideOr1~0|datac                    ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab                ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout            ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datab              ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.429 ; 0.429        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa              ;
; 0.431 ; 0.431        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab             ;
; 0.440 ; 0.440        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout         ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datad                 ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datad           ;
; 0.455 ; 0.455        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ;
; 0.466 ; 0.466        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|q            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|q            ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout               ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datad           ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datad                 ;
; 0.558 ; 0.558        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout         ;
; 0.567 ; 0.567        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab             ;
; 0.570 ; 0.570        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa              ;
; 0.574 ; 0.574        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.464 ; 0.464        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|q          ;
; 0.530 ; 0.530        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa           ;
; 0.533 ; 0.533        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.432 ; 0.432        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|q          ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac           ;
; 0.556 ; 0.556        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.566 ; 0.566        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.476 ; 0.476        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ;
; 0.498 ; 0.498        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ;
; 0.499 ; 0.499        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|q                ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.523 ; 0.523        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.527 ; 0.527        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[3]$latch|datad             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i_CLK'                                                                                                                   ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                               ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                            ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                           ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.640 ; 9.856        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.641 ; 9.857        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                          ;
; 9.644 ; 9.860        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM                          ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.675 ; 9.891        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R                   ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R                   ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                                ;
; 9.707 ; 9.891        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                                                ;
; 9.707 ; 9.891        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S                   ;
; 9.707 ; 9.891        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T                   ;
; 9.707 ; 9.891        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S                   ;
; 9.707 ; 9.891        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T                   ;
; 9.785 ; 9.785        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785 ; 9.785        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.785 ; 9.785        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                                                       ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|clk                                             ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_R|clk                                         ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_R|clk                                         ;
; 9.842 ; 9.842        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|stage|clk                                                     ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_REG_SCL|o_Q|clk                                                          ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|stage|clk                                                     ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|stage|clk                                                     ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.846 ; 9.846        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 9.846 ; 9.846        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_START_COM|clk                                        ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                         ;
; 9.848 ; 9.848        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                           ;
; 9.860 ; 9.860        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.867 ; 9.867        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_REG_SDA|o_Q|clk                                                          ;
; 9.867 ; 9.867        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_S|clk                                         ;
; 9.867 ; 9.867        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_T|clk                                         ;
; 9.867 ; 9.867        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_S|clk                                         ;
; 9.867 ; 9.867        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_T|clk                                         ;
; 9.870 ; 9.870        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.877 ; 9.877        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.879 ; 9.879        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.879 ; 9.879        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.893 ; 10.109       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                                                ;
; 9.893 ; 10.109       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S                   ;
; 9.893 ; 10.109       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T                   ;
; 9.893 ; 10.109       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S                   ;
; 9.893 ; 10.109       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T                   ;
; 9.917 ; 10.133       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                                ;
; 9.917 ; 10.133       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R                   ;
; 9.917 ; 10.133       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R                   ;
; 9.920 ; 10.104       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.920 ; 10.104       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.922 ; 10.106       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.930 ; 10.114       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.954 ; 10.138       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                          ;
; 9.955 ; 10.139       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM                          ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.957 ; 10.141       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                               ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                            ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                           ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.958 ; 10.142       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
+-------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                           ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                   ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+
; 4999.761 ; 4999.977     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.761 ; 4999.977     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.761 ; 4999.977     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.786 ; 4999.970     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.787 ; 4999.971     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.789 ; 4999.973     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ;
; 4999.790 ; 4999.974     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ;
; 4999.791 ; 4999.975     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ;
; 4999.792 ; 4999.976     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.795 ; 4999.979     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.795 ; 4999.979     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.795 ; 4999.979     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ;
; 4999.796 ; 4999.980     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.796 ; 4999.980     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.796 ; 4999.980     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.796 ; 4999.980     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.796 ; 4999.980     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.803 ; 5000.019     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ;
; 4999.807 ; 5000.023     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                             ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 1.567    ; 1.815    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 2.083    ; 2.375    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.614    ; 1.988    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.134    ; 1.486    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.600    ; 1.988    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.381    ; 1.718    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.516    ; 1.842    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.454    ; 1.836    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.454    ; 1.820    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.579    ; 1.906    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.614    ; 1.961    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; -164.756 ; -164.718 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; -1.063   ; -0.815   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; -0.547   ; -0.255   ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.383    ; 0.529    ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; 3.324    ; 3.663    ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; 4.071    ; 4.485    ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; 4.302    ; 4.702    ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; 0.471    ; 0.540    ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                            ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -0.525  ; -0.793  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -1.043  ; -1.329  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.240  ; -0.582  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.240  ; -0.582  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.552  ; -0.926  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.480  ; -0.808  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.739  ; -1.055  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.571  ; -0.941  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.561  ; -0.915  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.674  ; -0.993  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.591  ; -0.920  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; 171.573 ; 171.406 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; 2.168   ; 1.900   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; 1.650   ; 1.364   ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.089   ; -0.016  ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; -1.969  ; -2.264  ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; -2.896  ; -3.245  ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; -2.807  ; -3.139  ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; -0.089  ; -0.218  ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                       ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.753 ; 61.505 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.749 ; 61.505 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.753 ; 61.477 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.596 ; 60.508 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.540 ; 61.244 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.203 ; 60.957 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.908 ; 60.770 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.614 ; 61.330 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.788 ; 60.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 57.008 ; 57.139 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.332 ; 56.310 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.481 ; 56.443 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 57.008 ; 57.139 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.480 ; 56.667 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.589 ; 56.551 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.613 ; 56.576 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.512 ; 56.691 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.783 ; 56.830 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.473 ; 13.564 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.224 ; 11.178 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.473 ; 13.564 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.603 ; 12.859 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.425 ; 13.542 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.196 ; 12.952 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.434 ; 13.544 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.087  ; 6.070  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.935  ; 6.070  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.681  ; 5.715  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.809  ; 5.945  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.050  ; 5.980  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.696  ; 5.660  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.087  ; 5.961  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.205 ; 61.957 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.201 ; 61.957 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.205 ; 61.929 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.048 ; 60.960 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.992 ; 61.696 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.655 ; 61.409 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.360 ; 61.222 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.066 ; 61.782 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.240 ; 61.286 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 57.460 ; 57.591 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.784 ; 56.762 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.933 ; 56.895 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 57.460 ; 57.591 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.932 ; 57.119 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 57.041 ; 57.003 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 57.065 ; 57.028 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.964 ; 57.143 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 57.235 ; 57.282 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.925 ; 14.016 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.676 ; 11.630 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.925 ; 14.016 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.055 ; 13.311 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.877 ; 13.994 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.648 ; 13.404 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.886 ; 13.996 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.539  ; 6.522  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.387  ; 6.522  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.133  ; 6.167  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.261  ; 6.397  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.502  ; 6.432  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.148  ; 6.112  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.539  ; 6.413  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.544  ; 7.613  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.468  ; 6.399  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.419  ; 6.346  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.544  ; 7.613  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.296  ; 6.239  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.360  ; 6.303  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.182  ; 6.124  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.268  ; 6.234  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.420  ; 6.360  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.123 ; 60.875 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.119 ; 60.875 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.123 ; 60.847 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 59.966 ; 59.878 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.910 ; 60.614 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.573 ; 60.327 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.278 ; 60.140 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.984 ; 60.700 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.158 ; 60.204 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.378 ; 56.509 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.702 ; 55.680 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.851 ; 55.813 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.378 ; 56.509 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.850 ; 56.037 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.959 ; 55.921 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.983 ; 55.946 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.882 ; 56.061 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.153 ; 56.200 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.843 ; 12.934 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.536 ; 10.548 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.843 ; 12.934 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.973 ; 12.229 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.795 ; 12.912 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.566 ; 12.322 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.804 ; 12.914 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.390  ; 5.372  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.305  ; 5.372  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.979  ; 5.052  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.179  ; 5.247  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.385  ; 5.318  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.024  ; 4.997  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.390  ; 5.329  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.234 ; 60.986 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.230 ; 60.986 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.234 ; 60.958 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.077 ; 59.989 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.021 ; 60.725 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.684 ; 60.438 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.389 ; 60.251 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.095 ; 60.811 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.269 ; 60.315 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.489 ; 56.620 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 55.813 ; 55.791 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 55.962 ; 55.924 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.489 ; 56.620 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 55.961 ; 56.148 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.070 ; 56.032 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.094 ; 56.057 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 55.993 ; 56.172 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.264 ; 56.311 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.954 ; 13.045 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.647 ; 10.659 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.954 ; 13.045 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.084 ; 12.340 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.906 ; 13.023 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.677 ; 12.433 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.915 ; 13.025 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.501  ; 5.483  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.416  ; 5.483  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.090  ; 5.163  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.290  ; 5.358  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.496  ; 5.429  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.135  ; 5.108  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.501  ; 5.440  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.095 ; 60.847 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.091 ; 60.847 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.095 ; 60.819 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 59.938 ; 59.850 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.882 ; 60.586 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.545 ; 60.299 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.250 ; 60.112 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.956 ; 60.672 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 60.130 ; 60.176 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.350 ; 56.481 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.674 ; 55.652 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.823 ; 55.785 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.350 ; 56.481 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.822 ; 56.009 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.931 ; 55.893 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.955 ; 55.918 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 55.854 ; 56.033 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 56.125 ; 56.172 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.815 ; 12.906 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.529 ; 10.520 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.815 ; 12.906 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.945 ; 12.201 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.767 ; 12.884 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.538 ; 12.294 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.776 ; 12.886 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.369  ; 5.375  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.277  ; 5.375  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.985  ; 5.036  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.151  ; 5.250  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.369  ; 5.294  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.016  ; 4.964  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.369  ; 5.302  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.670 ; 61.422 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.666 ; 61.422 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.670 ; 61.394 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.513 ; 60.425 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.457 ; 61.161 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.120 ; 60.874 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.825 ; 60.687 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 61.531 ; 61.247 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 60.705 ; 60.751 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.925 ; 57.056 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.249 ; 56.227 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.398 ; 56.360 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.925 ; 57.056 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.397 ; 56.584 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.506 ; 56.468 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.530 ; 56.493 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.429 ; 56.608 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 56.700 ; 56.747 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.390 ; 13.481 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.053 ; 11.095 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.390 ; 13.481 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.520 ; 12.776 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.342 ; 13.459 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.113 ; 12.869 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.351 ; 13.461 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.481  ; 5.487  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.389  ; 5.487  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.097  ; 5.148  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.263  ; 5.362  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.481  ; 5.406  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.128  ; 5.076  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.481  ; 5.414  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                               ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.051  ; 8.949  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.475  ; 9.501  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.504  ; 9.482  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.051  ; 9.051  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.341  ; 9.310  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.102  ; 8.949  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.821  ; 9.822  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.422  ; 9.301  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.911  ; 9.719  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.797 ; 11.702 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.797 ; 11.702 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.938 ; 11.829 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.210 ; 12.255 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.931 ; 12.011 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.008 ; 11.933 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.026 ; 11.950 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.954 ; 12.029 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.388 ; 12.307 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.766  ; 9.962  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.075 ; 9.962  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.350 ; 10.269 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.766  ; 10.005 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.508 ; 10.423 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.166 ; 10.058 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 10.516 ; 10.426 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.534  ; 5.514  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.776  ; 5.907  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.534  ; 5.569  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.657  ; 5.788  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.889  ; 5.819  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.550  ; 5.514  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.925  ; 5.803  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.499  ; 8.406  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.932  ; 8.898  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.961  ; 8.879  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.508  ; 8.448  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.798  ; 8.707  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.499  ; 8.406  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.278  ; 9.260  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.879  ; 8.758  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.342  ; 9.176  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.692 ; 10.591 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.692 ; 10.591 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.833 ; 10.718 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.105 ; 11.144 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.820 ; 10.900 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.897 ; 10.828 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.915 ; 10.839 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 10.843 ; 10.918 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.277 ; 11.196 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.699  ; 8.820  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.060  ; 9.051  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.439  ; 9.254  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.699  ; 8.820  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.441  ; 9.416  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.143  ; 9.034  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.449  ; 9.419  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.902  ; 5.882  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.144  ; 6.275  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.902  ; 5.937  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.025  ; 6.156  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.257  ; 6.187  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.918  ; 5.882  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.293  ; 6.171  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.991  ; 5.935  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.264  ; 6.198  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.217  ; 6.146  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.345  ; 7.415  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.100  ; 6.044  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.161  ; 6.106  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.991  ; 5.935  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.072  ; 6.040  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.219  ; 6.161  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.407  ; 8.305  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.831  ; 8.865  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.860  ; 8.846  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.407  ; 8.415  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.697  ; 8.674  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.466  ; 8.305  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.177  ; 9.178  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.778  ; 8.657  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.267  ; 9.075  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.153 ; 11.058 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.153 ; 11.058 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.294 ; 11.185 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.566 ; 11.611 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.287 ; 11.367 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.364 ; 11.289 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.382 ; 11.306 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.310 ; 11.385 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.744 ; 11.663 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.122  ; 9.341  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.406  ; 9.341  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.729  ; 9.600  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.122  ; 9.369  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.864  ; 9.802  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.545  ; 9.389  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.872  ; 9.805  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.861  ; 4.878  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.171  ; 5.238  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.861  ; 4.933  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.052  ; 5.119  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.242  ; 5.146  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.906  ; 4.878  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.257  ; 5.195  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.240  ; 8.143  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.669  ; 8.639  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.698  ; 8.620  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.245  ; 8.189  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.535  ; 8.448  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.240  ; 8.143  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.015  ; 9.001  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.616  ; 8.495  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.083  ; 8.913  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.242 ; 11.141 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.242 ; 11.141 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.383 ; 11.268 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.655 ; 11.694 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.370 ; 11.450 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.447 ; 11.378 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.465 ; 11.389 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.393 ; 11.468 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.827 ; 11.746 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.128  ; 9.064  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.128  ; 9.064  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.452  ; 9.322  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.229  ; 9.438  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.591  ; 9.525  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.268  ; 9.111  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.599  ; 9.528  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.968  ; 4.985  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.278  ; 5.345  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.968  ; 5.040  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.159  ; 5.226  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.349  ; 5.253  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.013  ; 4.985  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.364  ; 5.302  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.381  ; 8.279  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.805  ; 8.811  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.834  ; 8.792  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.381  ; 8.361  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.671  ; 8.620  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.412  ; 8.279  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.151  ; 9.152  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.752  ; 8.631  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.241  ; 9.049  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.127 ; 11.032 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.127 ; 11.032 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.268 ; 11.159 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.540 ; 11.585 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.261 ; 11.341 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.338 ; 11.263 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.356 ; 11.280 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.284 ; 11.359 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.718 ; 11.637 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.096  ; 9.315  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.389  ; 9.315  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.703  ; 9.583  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.096  ; 9.315  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.838  ; 9.776  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.519  ; 9.372  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 9.846  ; 9.779  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.844  ; 4.824  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.139  ; 5.221  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.844  ; 4.900  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.020  ; 5.102  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.204  ; 5.127  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 4.880  ; 4.824  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.220  ; 5.154  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.997  ; 7.895  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.421  ; 8.423  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.450  ; 8.404  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.997  ; 7.973  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.287  ; 8.232  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.024  ; 7.895  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.767  ; 8.768  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.368  ; 8.247  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.857  ; 8.665  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.060 ; 10.964 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.060 ; 10.964 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.201 ; 11.091 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.473 ; 11.517 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.193 ; 11.273 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.270 ; 11.196 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.288 ; 11.212 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.216 ; 11.291 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.650 ; 11.569 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.204  ; 9.201  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.232  ; 9.201  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.589  ; 9.426  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.204  ; 9.393  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.695  ; 9.662  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.405  ; 9.215  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 9.703  ; 9.665  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.952  ; 4.932  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.247  ; 5.329  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.952  ; 5.008  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.128  ; 5.210  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.312  ; 5.235  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.988  ; 4.932  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.328  ; 5.262  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                       ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.154 ; 6.156 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.304 ; 6.306 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.304 ; 6.306 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.154 ; 6.156 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.164 ; 6.166 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.423 ; 6.425 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.423 ; 6.425 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.717 ; 6.719 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.727 ; 6.729 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                               ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.571 ; 5.571 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.715 ; 5.715 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.715 ; 5.715 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.571 ; 5.571 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.581 ; 5.581 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.830 ; 5.830 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.830 ; 5.830 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.113 ; 6.113 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.123 ; 6.123 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                              ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.134     ; 6.134     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.246     ; 6.246     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.246     ; 6.246     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.134     ; 6.134     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.144     ; 6.144     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.409     ; 6.409     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.409     ; 6.409     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.700     ; 6.700     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.710     ; 6.710     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                      ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.550     ; 5.641     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.657     ; 5.748     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.657     ; 5.748     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.550     ; 5.641     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.560     ; 5.651     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.815     ; 5.906     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.815     ; 5.906     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.095     ; 6.186     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.105     ; 6.196     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                 ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -5.503 ; -163.779      ;
; i_CLK                                                                     ; -1.805 ; -13.212       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -1.188 ; -2.955        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -1.020 ; -17.280       ;
; i_RST                                                                     ; -0.872 ; -0.936        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.632 ; -2.367        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -0.573 ; -0.573        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.482 ; -1.791        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.372 ; -1.221        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.207  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.217  ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.263  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.311  ; 0.000         ;
; i_BT_A                                                                    ; 0.751  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; i_RST                                                                     ; -1.967 ; -17.754       ;
; i_BT_A                                                                    ; -1.533 ; -3.027        ;
; i_CLK                                                                     ; -1.378 ; -13.853       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -0.830 ; -0.860        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.790 ; -0.790        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; -0.504 ; -0.816        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.464 ; -0.464        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.384 ; -0.384        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.311 ; -0.311        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.309 ; -0.309        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.235 ; -0.235        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -0.227 ; -0.227        ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.176  ; 0.000         ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 0.208  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                              ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -5.467 ; -269.371      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.387 ; -1.799        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -1.152 ; -3.983        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -0.975 ; -14.172       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; -0.909 ; -1.187        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.835 ; -0.835        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.782 ; -3.148        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.589 ; -0.589        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.537 ; -1.165        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; -0.431 ; -0.431        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.186 ; -0.313        ;
; i_CLK                                                                     ; -0.030 ; -0.060        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; 0.330  ; 0.000         ;
; i_BT_A                                                                    ; 0.761  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+---------------------------------------------------------------------------+--------+---------------+
; Clock                                                                     ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------+--------+---------------+
; i_BT_A                                                                    ; -1.580 ; -3.158        ;
; i_CLK                                                                     ; -0.681 ; -12.323       ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.281 ; -0.741        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; -0.141 ; -0.693        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -0.130 ; -1.252        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0.100  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.257  ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.433  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.510  ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.554  ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0.766  ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.821  ; 0.000         ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.929  ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 1.119  ; 0.000         ;
+---------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+---------------------------------------------------------------------------+----------+---------------+
; Clock                                                                     ; Slack    ; End Point TNS ;
+---------------------------------------------------------------------------+----------+---------------+
; i_RST                                                                     ; -3.000   ; -9.296        ;
; i_BT_A                                                                    ; -3.000   ; -3.123        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -1.000   ; -78.000       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0.366    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; 0.368    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0.379    ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.392    ; 0.000         ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.409    ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.416    ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0.423    ; 0.000         ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.456    ; 0.000         ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.457    ; 0.000         ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.458    ; 0.000         ;
; i_CLK                                                                     ; 9.401    ; 0.000         ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 4999.742 ; 0.000         ;
+---------------------------------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                       ; Launch Clock                                               ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -5.503 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.186     ; 0.577      ;
; -5.490 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.570      ;
; -5.486 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.178     ; 0.568      ;
; -5.404 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.484      ;
; -5.402 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.482      ;
; -5.401 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.481      ;
; -5.397 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.179     ; 0.478      ;
; -5.396 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.476      ;
; -5.392 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.250     ; 0.402      ;
; -5.389 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.172     ; 0.477      ;
; -5.388 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.250     ; 0.398      ;
; -5.321 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.401      ;
; -5.315 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.171     ; 0.404      ;
; -5.254 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.671      ;
; -5.253 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.670      ;
; -5.231 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.311      ;
; -5.229 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.309      ;
; -5.226 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.179     ; 0.307      ;
; -5.225 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.180     ; 0.305      ;
; -5.224 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.641      ;
; -5.218 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.172     ; 0.306      ;
; -5.218 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17                   ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.171     ; 0.307      ;
; -5.188 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.145      ; 5.593      ;
; -5.146 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.557      ;
; -5.144 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.555      ;
; -5.087 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.498      ;
; -5.063 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.474      ;
; -5.043 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.460      ;
; -4.997 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.408      ;
; -4.968 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -5.178     ; 0.050      ;
; -4.953 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.870      ;
; -4.953 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.870      ;
; -4.937 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.854      ;
; -4.926 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.145      ; 5.331      ;
; -4.889 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.800      ;
; -4.889 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.800      ;
; -4.886 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.145      ; 5.791      ;
; -4.796 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.707      ;
; -4.790 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.701      ;
; -4.748 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.659      ;
; -4.736 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.653      ;
; -4.661 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.145      ; 5.566      ;
; -4.564 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.906     ; 4.438      ;
; -4.563 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.906     ; 4.437      ;
; -4.534 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.906     ; 4.408      ;
; -4.498 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.918     ; 4.360      ;
; -4.456 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.912     ; 4.324      ;
; -4.454 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.912     ; 4.322      ;
; -4.397 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.912     ; 4.265      ;
; -4.373 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.912     ; 4.241      ;
; -4.353 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.906     ; 4.227      ;
; -4.307 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.912     ; 4.175      ;
; -4.236 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.918     ; 4.098      ;
; -4.046 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.388     ; 4.438      ;
; -4.045 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.388     ; 4.437      ;
; -4.016 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.388     ; 4.408      ;
; -3.980 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.400     ; 4.360      ;
; -3.938 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.394     ; 4.324      ;
; -3.936 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.394     ; 4.322      ;
; -3.879 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.394     ; 4.265      ;
; -3.855 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.394     ; 4.241      ;
; -3.835 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.388     ; 4.227      ;
; -3.789 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.394     ; 4.175      ;
; -3.718 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.400     ; 4.098      ;
; -3.702 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_BT_A                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.551     ; 0.411      ;
; -3.533 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_BT_A                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -3.550     ; 0.243      ;
; -3.391 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.802      ;
; -3.342 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.253      ;
; -3.338 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.249      ;
; -3.327 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.738      ;
; -3.323 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.734      ;
; -3.274 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.185      ;
; -3.270 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.181      ;
; -3.259 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.670      ;
; -3.255 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.666      ;
; -3.206 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.117      ;
; -3.202 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.113      ;
; -3.191 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.602      ;
; -3.187 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.598      ;
; -3.138 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.049      ;
; -3.134 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 4.045      ;
; -3.123 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.534      ;
; -3.119 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.530      ;
; -3.070 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.981      ;
; -3.066 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.977      ;
; -3.055 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.466      ;
; -3.051 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.462      ;
; -3.002 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.913      ;
; -2.998 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.909      ;
; -2.987 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.398      ;
; -2.983 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.394      ;
; -2.934 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.845      ;
; -2.930 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.841      ;
; -2.919 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.330      ;
; -2.915 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.326      ;
; -2.866 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.777      ;
; -2.862 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 3.773      ;
; -2.861 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 3.258      ;
; -2.851 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 3.262      ;
; -2.812 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 3.709      ;
+--------+----------------------------------------------------------+-----------------------------------------------+------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLK'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.805 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 1.745      ; 4.017      ;
; -1.727 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 1.777      ; 3.971      ;
; -1.723 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 1.898      ; 4.088      ;
; -1.650 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 1.745      ; 3.862      ;
; -1.381 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 1.745      ; 3.718      ;
; -1.246 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                     ; i_CLK       ; 0.500        ; 1.745      ; 3.458      ;
; -1.091 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 1.745      ; 3.428      ;
; -1.021 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 1.898      ; 3.511      ;
; -0.899 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 1.745      ; 3.611      ;
; -0.716 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 1.777      ; 3.085      ;
; -0.687 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 1.777      ; 3.431      ;
; -0.648 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 1.745      ; 3.485      ;
; -0.635 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 1.898      ; 3.500      ;
; -0.612 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 0.500        ; 1.745      ; 2.949      ;
; -0.609 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.625      ;
; -0.597 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.120     ; 0.954      ;
; -0.583 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.120     ; 0.940      ;
; -0.581 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 1.745      ; 3.293      ;
; -0.544 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.560      ;
; -0.532 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.120     ; 0.889      ;
; -0.529 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.545      ;
; -0.502 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.516      ;
; -0.497 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.511      ;
; -0.496 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.119     ; 0.854      ;
; -0.464 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.480      ;
; -0.460 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.474      ;
; -0.456 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.470      ;
; -0.453 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.119     ; 0.811      ;
; -0.450 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.119     ; 0.808      ;
; -0.444 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.120     ; 0.801      ;
; -0.431 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.159     ; 1.249      ;
; -0.417 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.431      ;
; -0.410 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.119     ; 0.768      ;
; -0.400 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.159     ; 1.218      ;
; -0.388 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.159     ; 1.206      ;
; -0.387 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.401      ;
; -0.379 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.395      ;
; -0.379 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.395      ;
; -0.378 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.392      ;
; -0.377 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.391      ;
; -0.370 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.385      ;
; -0.367 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.381      ;
; -0.366 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; -0.159     ; 1.184      ;
; -0.362 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.376      ;
; -0.360 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.374      ;
; -0.360 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 1.898      ; 3.350      ;
; -0.349 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.363      ;
; -0.346 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE             ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 0.500        ; -0.119     ; 0.704      ;
; -0.344 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.358      ;
; -0.342 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.356      ;
; -0.333 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.349      ;
; -0.326 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 1.745      ; 3.163      ;
; -0.324 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.339      ;
; -0.323 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.338      ;
; -0.317 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.331      ;
; -0.315 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.330      ;
; -0.314 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.330      ;
; -0.309 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.323      ;
; -0.305 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.320      ;
; -0.299 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.314      ;
; -0.299 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.313      ;
; -0.293 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.308      ;
; -0.290 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.304      ;
; -0.288 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.302      ;
; -0.280 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.295      ;
; -0.275 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.290      ;
; -0.272 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.287      ;
; -0.269 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.284      ;
; -0.259 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.274      ;
; -0.255 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.269      ;
; -0.239 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.253      ;
; -0.234 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.249      ;
; -0.234 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.248      ;
; -0.233 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.248      ;
; -0.232 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.247      ;
; -0.228 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.242      ;
; -0.228 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.243      ;
; -0.226 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.241      ;
; -0.223 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.237      ;
; -0.214 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.228      ;
; -0.209 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.223      ;
; -0.203 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.217      ;
; -0.203 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.217      ;
; -0.202 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.216      ;
; -0.197 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.211      ;
; -0.196 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.210      ;
; -0.194 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.209      ;
; -0.181 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.196      ;
; -0.176 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.191      ;
; -0.175 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.190      ;
; -0.173 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.039      ; 1.189      ;
; -0.170 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.184      ;
; -0.168 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                   ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.183      ;
; -0.167 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; i_CLK       ; 1.000        ; 1.777      ; 3.036      ;
; -0.163 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE        ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.038      ; 1.178      ;
; -0.160 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.174      ;
; -0.160 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0                  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.174      ;
; -0.157 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE      ; i_BT_A                                                     ; i_CLK       ; 1.000        ; 1.745      ; 2.869      ;
; -0.156 ; i_RST                                                      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_RST                                                      ; i_CLK       ; 0.500        ; 1.362      ; 1.985      ;
; -0.151 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0                   ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                       ; i_CLK       ; 1.000        ; 0.037      ; 1.165      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                  ; Launch Clock                                               ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.188 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_CLK                                                      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; -1.239     ; 0.355      ;
; -0.887 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.931      ; 2.831      ;
; -0.827 ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.931      ; 2.772      ;
; -0.053 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 0.756      ; 0.796      ;
; 0.149  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.931      ; 2.296      ;
; 0.199  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.931      ; 2.245      ;
; 0.529  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 0.756      ; 0.714      ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.020 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 0.014      ; 0.806      ;
; -0.991 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 0.014      ; 0.777      ;
; -0.831 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 0.014      ; 0.617      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.400 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.352      ;
; -0.376 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.034     ; 1.329      ;
; -0.376 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.034     ; 1.329      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.365 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.317      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.338 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.290      ;
; -0.310 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.034     ; 1.263      ;
; -0.310 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.034     ; 1.263      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.256      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.302 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.254      ;
; -0.299 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.250      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.264 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.216      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.263 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.215      ;
; -0.252 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]              ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.203      ;
; -0.246 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.034     ; 1.199      ;
; -0.246 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.034     ; 1.199      ;
; -0.243 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.036     ; 1.194      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
; -0.238 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]                                 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; -0.035     ; 1.190      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_RST'                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.872 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.328     ; 0.806      ;
; -0.843 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.328     ; 0.777      ;
; -0.683 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 1.000        ; -0.328     ; 0.617      ;
; -0.047 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; i_BT_A                                                   ; i_RST       ; 1.000        ; 1.053      ; 1.732      ;
; -0.017 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; i_BT_A                                                   ; i_RST       ; 1.000        ; 1.053      ; 1.702      ;
; 1.306  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.928      ; 1.595      ;
; 1.313  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.938      ; 1.672      ;
; 1.354  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.930      ; 1.621      ;
; 1.398  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.928      ; 1.584      ;
; 1.403  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.929      ; 1.572      ;
; 1.475  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.938      ; 1.600      ;
; 1.478  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 2.939      ; 1.603      ;
; 1.536  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; 0.500        ; 3.005      ; 1.616      ;
; 1.633  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 1.000        ; 2.723      ; 1.732      ;
; 1.663  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 1.000        ; 2.723      ; 1.702      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.632 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.106      ; 0.300      ;
; -0.541 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_CLK                                               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; -0.196     ; 0.347      ;
; -0.271 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.118      ; 0.300      ;
; -0.193 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.108      ; 0.300      ;
; -0.177 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.106      ; 0.300      ;
; -0.168 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.118      ; 0.300      ;
; -0.149 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.172      ; 0.335      ;
; -0.147 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.170      ; 0.326      ;
; -0.089 ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.120      ; 0.300      ;
; 0.508  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.969      ; 0.360      ;
; 0.971  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.969      ; 0.397      ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                ; Launch Clock                                               ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.573 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.457      ; 0.509      ;
; -0.147 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.457      ; 0.583      ;
; 0.808  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 1.020      ; 0.303      ;
; 1.264  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 1.020      ; 0.347      ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.482 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.153      ; 0.300      ;
; -0.249 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.148      ; 0.300      ;
; -0.247 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.149      ; 0.300      ;
; -0.247 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.152      ; 0.300      ;
; -0.235 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.150      ; 0.300      ;
; -0.140 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.151      ; 0.300      ;
; -0.132 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.151      ; 0.300      ;
; -0.059 ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.151      ; 0.300      ;
; 0.269  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.580      ; 0.303      ;
; 0.726  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.580      ; 0.346      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.372 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.179      ; 0.300      ;
; -0.225 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.178      ; 0.300      ;
; -0.224 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.179      ; 0.300      ;
; -0.107 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.179      ; 0.300      ;
; -0.105 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.180      ; 0.300      ;
; -0.104 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.178      ; 0.300      ;
; -0.052 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.155      ; 0.300      ;
; -0.032 ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.179      ; 0.300      ;
; 0.260  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.510      ; 0.304      ;
; 0.718  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.510      ; 0.346      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.207 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.447      ; 0.304      ;
; 0.665 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.447      ; 0.346      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.217 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.518      ; 0.303      ;
; 0.674 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.518      ; 0.346      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.263 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.714      ; 0.360      ;
; 0.726 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.714      ; 0.397      ;
+-------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                               ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.523      ; 0.303      ;
; 0.404 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 1.121      ; 0.714      ;
; 0.767 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.523      ; 0.347      ;
; 0.822 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 1.121      ; 0.796      ;
+-------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_BT_A'                                                                                                               ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.751 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.500        ; 3.559      ; 2.831      ;
; 0.811 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.500        ; 3.559      ; 2.772      ;
; 1.787 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 1.000        ; 3.559      ; 2.296      ;
; 1.837 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 1.000        ; 3.559      ; 2.245      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_RST'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                        ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.967 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 0.000        ; 3.385      ; 1.448      ;
; -1.953 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; i_RST       ; 0.000        ; 3.386      ; 1.463      ;
; -1.803 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.649      ; 1.376      ;
; -1.747 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.580      ; 1.363      ;
; -1.736 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.571      ; 1.365      ;
; -1.732 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.581      ; 1.379      ;
; -1.725 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.569      ; 1.374      ;
; -1.715 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.569      ; 1.384      ;
; -1.713 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.569      ; 1.386      ;
; -1.663 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; i_RST       ; -0.500       ; 3.579      ; 1.446      ;
; -0.349 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch          ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ; i_BT_A                                                   ; i_RST       ; 0.000        ; 1.757      ; 1.448      ;
; -0.335 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch           ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ; i_BT_A                                                   ; i_RST       ; 0.000        ; 1.758      ; 1.463      ;
; 0.682  ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.189     ; 0.533      ;
; 0.792  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.189     ; 0.643      ;
; 0.893  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; i_CLK                                                    ; i_RST       ; 0.000        ; -0.189     ; 0.744      ;
+--------+-------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_BT_A'                                                                                                                 ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.533 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; 0.000        ; 3.695      ; 2.162      ;
; -1.494 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; 0.000        ; 3.696      ; 2.202      ;
; -0.543 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A       ; i_BT_A      ; -0.500       ; 3.696      ; 2.673      ;
; -0.488 ; i_BT_A    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A       ; i_BT_A      ; -0.500       ; 3.695      ; 2.727      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLK'                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                           ; Launch Clock                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.378 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 3.406      ; 2.122      ;
; -1.325 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK       ; 0.000        ; 3.406      ; 2.175      ;
; -0.622 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; 0.000        ; 1.796      ; 1.383      ;
; -0.584 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.432      ;
; -0.572 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.808      ; 1.445      ;
; -0.547 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.480      ;
; -0.545 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.481      ;
; -0.540 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.476      ;
; -0.537 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.479      ;
; -0.526 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 1.956      ; 1.639      ;
; -0.523 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.065      ; 1.751      ;
; -0.516 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.500      ;
; -0.504 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.808      ; 1.513      ;
; -0.503 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.956      ; 1.672      ;
; -0.502 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 1.956      ; 1.673      ;
; -0.501 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.525      ;
; -0.498 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.528      ;
; -0.497 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.808      ; 1.520      ;
; -0.495 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.808      ; 1.522      ;
; -0.484 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.065      ; 1.800      ;
; -0.483 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 1.796      ; 1.522      ;
; -0.483 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.047      ; 1.773      ;
; -0.479 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.548      ;
; -0.477 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.549      ;
; -0.475 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 1.796      ; 1.530      ;
; -0.472 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 1.830      ; 1.567      ;
; -0.472 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.555      ;
; -0.470 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.557      ;
; -0.466 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.065      ; 1.808      ;
; -0.460 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.796      ; 1.555      ;
; -0.459 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 1.796      ; 1.556      ;
; -0.458 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.047      ; 1.808      ;
; -0.453 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.573      ;
; -0.452 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.796      ; 1.563      ;
; -0.451 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 1.796      ; 1.564      ;
; -0.432 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.047      ; 1.834      ;
; -0.431 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.808      ; 1.586      ;
; -0.427 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 2.065      ; 1.857      ;
; -0.424 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.602      ;
; -0.406 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.621      ;
; -0.396 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.620      ;
; -0.391 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.635      ;
; -0.389 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.637      ;
; -0.375 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 2.047      ; 1.881      ;
; -0.367 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.649      ;
; -0.363 ; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 1.808      ; 1.569      ;
; -0.363 ; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 1.808      ; 1.569      ;
; -0.362 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; 0.000        ; 1.796      ; 1.643      ;
; -0.361 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.830      ; 1.688      ;
; -0.360 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 1.830      ; 1.689      ;
; -0.339 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.796      ; 1.676      ;
; -0.338 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; 0.000        ; 1.796      ; 1.677      ;
; -0.337 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.807      ; 1.689      ;
; -0.334 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.682      ;
; -0.332 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.684      ;
; -0.325 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.702      ;
; -0.313 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.714      ;
; -0.310 ; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 1.808      ; 1.622      ;
; -0.291 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; 0.000        ; 1.808      ; 1.736      ;
; -0.280 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; 0.000        ; 1.807      ; 1.736      ;
; -0.232 ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; i_RST                                                                     ; i_CLK       ; 0.000        ; 1.755      ; 1.647      ;
; -0.176 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK       ; 0.000        ; 1.418      ; 1.461      ;
; -0.060 ; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; i_RST                                                                     ; i_CLK       ; 0.000        ; 1.411      ; 1.475      ;
; -0.054 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; -0.500       ; 1.796      ; 1.451      ;
; -0.037 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE                          ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 1.038      ; 1.115      ;
; -0.033 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.807      ; 1.483      ;
; -0.023 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.807      ; 1.493      ;
; -0.016 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.808      ; 1.501      ;
; -0.008 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE                          ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; 0.000        ; 0.694      ; 0.800      ;
; -0.008 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.808      ; 1.519      ;
; -0.002 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.807      ; 1.524      ;
; 0.021  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.807      ; 1.537      ;
; 0.027  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; -0.500       ; 1.956      ; 1.702      ;
; 0.030  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 1.956      ; 1.695      ;
; 0.033  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; 0.000        ; 1.956      ; 2.198      ;
; 0.038  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.065      ; 1.812      ;
; 0.042  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.807      ; 1.568      ;
; 0.045  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.807      ; 1.561      ;
; 0.045  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.807      ; 1.571      ;
; 0.052  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.808      ; 1.569      ;
; 0.059  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.808      ; 1.576      ;
; 0.059  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.065      ; 1.843      ;
; 0.060  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.808      ; 1.587      ;
; 0.061  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.807      ; 1.577      ;
; 0.061  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 1.808      ; 1.578      ;
; 0.065  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 1.956      ; 1.740      ;
; 0.066  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.807      ; 1.592      ;
; 0.067  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.808      ; 1.594      ;
; 0.069  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.808      ; 1.596      ;
; 0.070  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; -0.500       ; 1.796      ; 1.585      ;
; 0.073  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 1.796      ; 1.578      ;
; 0.073  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK       ; -0.500       ; 2.047      ; 1.829      ;
; 0.078  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK       ; -0.500       ; 1.796      ; 1.593      ;
; 0.081  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK       ; -0.500       ; 1.796      ; 1.586      ;
; 0.081  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 2.047      ; 1.847      ;
; 0.084  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK       ; 0.000        ; 1.796      ; 2.089      ;
; 0.093  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK       ; -0.500       ; 1.807      ; 1.619      ;
; 0.094  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE                            ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                       ; i_RST                                                                     ; i_CLK       ; 0.000        ; 0.381      ; 0.599      ;
; 0.095  ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R         ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_CLK                                                                     ; i_CLK       ; 0.000        ; 0.386      ; 0.565      ;
; 0.095  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK       ; -0.500       ; 1.796      ; 1.610      ;
+--------+---------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                ; Launch Clock                                               ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.830 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 1.063      ; 0.338      ;
; -0.372 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 1.063      ; 0.296      ;
; -0.030 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.489      ; 0.564      ;
; 0.395  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.489      ; 0.489      ;
+--------+------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                              ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.790 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.060      ; 0.385      ;
; -0.325 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.060      ; 0.350      ;
; 0.410  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.355      ; 0.285      ;
; 0.418  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.357      ; 0.295      ;
; 0.454  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.302      ; 0.276      ;
; 0.456  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.300      ; 0.276      ;
; 0.456  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.300      ; 0.276      ;
; 0.467  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.289      ; 0.276      ;
; 0.468  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.288      ; 0.276      ;
; 0.468  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.288      ; 0.276      ;
; 0.795  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_CLK                                               ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; -0.029     ; 0.296      ;
+--------+---------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                               ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.504 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 1.167      ; 0.768      ;
; -0.312 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.545      ; 0.338      ;
; -0.083 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 1.167      ; 0.689      ;
; 0.146  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.545      ; 0.296      ;
+--------+------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.464 ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.744      ; 0.385      ;
; 0.001  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.744      ; 0.350      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.384 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.605      ; 0.336      ;
; 0.075  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.605      ; 0.295      ;
; 0.447  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.309      ; 0.276      ;
; 0.447  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.309      ; 0.276      ;
; 0.449  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.307      ; 0.276      ;
; 0.449  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.307      ; 0.276      ;
; 0.449  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.307      ; 0.276      ;
; 0.450  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.306      ; 0.276      ;
; 0.450  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.306      ; 0.276      ;
; 0.451  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.305      ; 0.276      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                               ; Launch Clock                                        ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.311 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.532      ; 0.336      ;
; 0.149  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.532      ; 0.296      ;
; 0.418  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.338      ; 0.276      ;
; 0.419  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.337      ; 0.276      ;
; 0.419  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.337      ; 0.276      ;
; 0.420  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.336      ; 0.276      ;
; 0.420  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.336      ; 0.276      ;
; 0.421  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.335      ; 0.276      ;
; 0.421  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.335      ; 0.276      ;
; 0.444  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0            ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.312      ; 0.276      ;
+--------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.309 ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.540      ; 0.336      ;
; 0.150  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.540      ; 0.295      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.235 ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.466      ; 0.336      ;
; 0.225  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.466      ; 0.296      ;
+--------+-----------------------------------------------------+------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                  ; Launch Clock                                               ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.227 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 0.801      ; 0.689      ;
; 0.107  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 2.025      ; 2.162      ;
; 0.146  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 2.026      ; 2.202      ;
; 0.352  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 0.801      ; 0.768      ;
; 1.117  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 2.026      ; 2.673      ;
; 1.172  ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_BT_A                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 2.025      ; 2.727      ;
; 1.435  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_CLK                                                      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; -1.152     ; 0.313      ;
+--------+------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.176 ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.186 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.262 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.291 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.421      ;
; 0.292 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.423      ;
; 0.292 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.423      ;
; 0.292 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.423      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.424      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.425      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.295 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.426      ;
; 0.296 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.427      ;
; 0.296 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.427      ;
; 0.344 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.465      ;
; 0.407 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.179     ; 0.312      ;
; 0.427 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.572      ;
; 0.441 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.572      ;
; 0.441 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.572      ;
; 0.441 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.572      ;
; 0.441 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.586      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.572      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.442 ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.573      ;
; 0.443 ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.574      ;
; 0.443 ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.574      ;
; 0.443 ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.574      ;
; 0.443 ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.574      ;
; 0.444 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.575      ;
; 0.447 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.082     ; 0.372      ;
; 0.452 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.583      ;
; 0.452 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.583      ;
; 0.452 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.583      ;
; 0.452 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.583      ;
; 0.452 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.583      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.453 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.584      ;
; 0.454 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.585      ;
; 0.454 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.585      ;
; 0.455 ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.586      ;
; 0.455 ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.586      ;
; 0.455 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.586      ;
; 0.455 ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.586      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.456 ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.587      ;
; 0.457 ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.457 ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.588      ;
; 0.459 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.590      ;
; 0.466 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.597      ;
; 0.475 ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.593      ;
; 0.478 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.608      ;
; 0.490 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.635      ;
; 0.493 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.638      ;
; 0.493 ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.638      ;
; 0.504 ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.635      ;
; 0.504 ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.635      ;
; 0.504 ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.649      ;
; 0.505 ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.636      ;
; 0.505 ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.636      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                               ;
+-------+--------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.208 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.329      ;
; 0.258 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.234      ; 0.576      ;
; 0.260 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.234      ; 0.578      ;
; 0.262 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.382      ;
; 0.269 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]       ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.027      ; 0.410      ;
; 0.271 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.392      ;
; 0.278 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.406      ;
; 0.294 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11] ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.415      ;
; 0.303 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.435      ;
; 0.320 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.440      ;
; 0.329 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.449      ;
; 0.340 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.460      ;
; 0.347 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0  ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.026      ; 0.487      ;
; 0.350 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.471      ;
; 0.354 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.475      ;
; 0.381 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.038      ; 0.503      ;
; 0.383 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.504      ;
; 0.417 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.537      ;
; 0.426 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.547      ;
; 0.431 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.552      ;
; 0.438 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.559      ;
; 0.439 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0  ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.027      ; 0.580      ;
; 0.442 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.563      ;
; 0.445 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.566      ;
; 0.448 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0  ; i_CLK                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.026      ; 0.596      ;
; 0.459 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.592      ;
; 0.481 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.035      ; 0.600      ;
; 0.487 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.607      ;
; 0.490 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.610      ;
; 0.516 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.636      ;
; 0.518 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.638      ;
; 0.522 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.034      ; 0.644      ;
; 0.526 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.648      ;
; 0.535 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.655      ;
; 0.539 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.035      ; 0.658      ;
; 0.547 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.038      ; 0.669      ;
; 0.575 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.696      ;
; 0.585 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.705      ;
; 0.590 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.710      ;
; 0.593 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.713      ;
; 0.607 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.034      ; 0.725      ;
; 0.610 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.038      ; 0.732      ;
; 0.618 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.038      ; 0.740      ;
; 0.629 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.749      ;
; 0.636 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13] ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.756      ;
; 0.645 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.765      ;
; 0.650 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.771      ;
; 0.654 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.774      ;
; 0.664 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.784      ;
; 0.682 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.802      ;
; 0.684 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]  ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.804      ;
; 0.686 ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]    ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]         ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.037      ; 0.807      ;
; 0.688 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.808      ;
; 0.691 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14] ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.038      ; 0.813      ;
; 0.702 ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]  ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.035      ; 0.821      ;
; 0.704 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.234      ; 1.022      ;
; 0.704 ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]    ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.234      ; 1.022      ;
; 0.710 ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]    ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.036      ; 0.830      ;
+-------+--------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                       ; Launch Clock                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[2]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.467 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[1]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.137      ; 5.864      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.452 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.863      ;
; -5.273 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.690      ;
; -5.273 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.690      ;
; -5.273 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.690      ;
; -5.273 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.157      ; 5.690      ;
; -5.253 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.071     ; 5.442      ;
; -5.253 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.071     ; 5.442      ;
; -5.253 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.072     ; 5.441      ;
; -5.253 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0          ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; -0.072     ; 5.441      ;
; -5.190 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated   ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.131      ; 5.581      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[11]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[10]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[9]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[8]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[7]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[6]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[5]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[4]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[3]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[2]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.105 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[1]             ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.137      ; 6.002      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[31]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[30]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[29]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[28]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[27]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[26]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[25]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[24]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[23]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[22]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[21]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[20]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[19]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[18]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[17]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.092 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[16]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 6.003      ;
; -5.065 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.072     ; 5.753      ;
; -5.064 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.071     ; 5.753      ;
; -5.064 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.071     ; 5.753      ;
; -5.064 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0          ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.072     ; 5.752      ;
; -5.053 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.970      ;
; -5.053 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.970      ;
; -5.053 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.970      ;
; -5.053 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]            ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.157      ; 5.970      ;
; -5.037 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.145      ; 5.442      ;
; -5.037 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.145      ; 5.442      ;
; -5.037 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.145      ; 5.442      ;
; -5.036 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.447      ;
; -5.036 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.447      ;
; -5.036 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.447      ;
; -5.036 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.447      ;
; -5.036 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.333        ; 0.151      ; 5.447      ;
; -4.864 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated   ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.131      ; 5.755      ;
; -4.848 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]           ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.145      ; 5.753      ;
; -4.848 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.145      ; 5.753      ;
; -4.848 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.145      ; 5.753      ;
; -4.847 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.758      ;
; -4.847 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.758      ;
; -4.847 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.758      ;
; -4.847 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.758      ;
; -4.847 ; i_RST                                                ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated  ; i_RST                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; 0.151      ; 5.758      ;
; -4.777 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[14]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.926     ; 4.631      ;
; -4.777 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[15]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.926     ; 4.631      ;
; -4.777 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[13]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.926     ; 4.631      ;
; -4.777 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S ; MASTER:U_MASTER|P2S:U_P2S|cont[12]            ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.833        ; -0.926     ; 4.631      ;
+--------+------------------------------------------------------+-----------------------------------------------+-----------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                      ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.387 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 0.457      ; 1.198      ;
; -1.344 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 0.457      ; 1.655      ;
; -0.412 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.500        ; 1.020      ; 1.398      ;
; -0.408 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 1.000        ; 1.020      ; 1.894      ;
+--------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                        ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; -1.152 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 0.717      ; 1.775      ;
; -1.118 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 0.756      ; 1.736      ;
; -0.857 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.931      ; 2.801      ;
; -0.856 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.500        ; 1.931      ; 2.801      ;
; -0.167 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 0.717      ; 1.290      ;
; -0.153 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 0.756      ; 1.271      ;
; 0.210  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.931      ; 2.234      ;
; 0.211  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 1.000        ; 1.931      ; 2.234      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                              ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.975 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.225      ;
; -0.912 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.237     ; 1.162      ;
; -0.897 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.238     ; 1.146      ;
; -0.897 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.238     ; 1.146      ;
; -0.897 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.238     ; 1.146      ;
; -0.897 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.238     ; 1.146      ;
; -0.897 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; -0.238     ; 1.146      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.112 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.225      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.111 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.227      ;
; -0.060 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.639      ; 2.176      ;
; -0.049 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.136      ; 1.162      ;
; -0.048 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.638      ; 2.163      ;
; -0.048 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.638      ; 2.163      ;
; -0.048 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.638      ; 2.163      ;
; -0.048 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.638      ; 2.163      ;
; -0.048 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.500        ; 1.638      ; 2.163      ;
; -0.034 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.135      ; 1.146      ;
; -0.034 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.135      ; 1.146      ;
; -0.034 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.135      ; 1.146      ;
; -0.034 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.135      ; 1.146      ;
; -0.034 ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 0.135      ; 1.146      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.769  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.847      ;
; 0.832  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.639      ; 1.784      ;
; 0.847  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.638      ; 1.768      ;
; 0.847  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.638      ; 1.768      ;
; 0.847  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.638      ; 1.768      ;
; 0.847  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.638      ; 1.768      ;
; 0.847  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 1.000        ; 1.638      ; 1.768      ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; -0.909 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 0.523      ; 1.398      ;
; -0.905 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 0.523      ; 1.894      ;
; -0.278 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.500        ; 1.121      ; 1.271      ;
; -0.243 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 1.000        ; 1.121      ; 1.736      ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.835 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.447      ; 1.221      ;
; -0.786 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.447      ; 1.672      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.782 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.510      ; 1.221      ;
; -0.733 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.510      ; 1.672      ;
; -0.551 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.898      ; 2.688      ;
; -0.484 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.898      ; 2.121      ;
; -0.405 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.897      ; 2.689      ;
; -0.356 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.898      ; 2.641      ;
; -0.338 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.897      ; 2.122      ;
; -0.296 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.898      ; 2.081      ;
; -0.283 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.897      ; 2.688      ;
; -0.241 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.899      ; 2.645      ;
; -0.240 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.898      ; 2.642      ;
; -0.217 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.897      ; 2.122      ;
; -0.214 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.898      ; 2.691      ;
; -0.180 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.899      ; 2.084      ;
; -0.179 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.898      ; 2.081      ;
; -0.146 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.898      ; 2.123      ;
; -0.076 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.873      ; 2.532      ;
; -0.052 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.873      ; 2.008      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.589 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.518      ; 0.984      ;
; -0.512 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.518      ; 1.407      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.537 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.580      ; 0.984      ;
; -0.460 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.580      ; 1.407      ;
; -0.313 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.872      ; 2.340      ;
; -0.297 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.872      ; 1.824      ;
; -0.084 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.867      ; 2.344      ;
; -0.082 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.868      ; 2.344      ;
; -0.078 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.871      ; 2.340      ;
; -0.071 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.869      ; 2.345      ;
; -0.066 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.867      ; 1.826      ;
; -0.064 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.868      ; 1.826      ;
; -0.062 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.871      ; 1.824      ;
; -0.055 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.869      ; 1.829      ;
; 0.030  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.870      ; 2.339      ;
; 0.035  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.870      ; 2.342      ;
; 0.047  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.870      ; 1.822      ;
; 0.053  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.870      ; 1.824      ;
; 0.110  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.870      ; 2.340      ;
; 0.125  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.870      ; 1.825      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.431 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.500        ; 0.714      ; 0.929      ;
; -0.343 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 1.000        ; 0.714      ; 1.341      ;
+--------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.186 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 0.969      ; 0.929      ;
; -0.127 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.823      ; 1.502      ;
; -0.108 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.823      ; 1.983      ;
; -0.098 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 0.969      ; 1.341      ;
; 0.255  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.836      ; 1.482      ;
; 0.279  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.836      ; 1.958      ;
; 0.305  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.825      ; 1.509      ;
; 0.309  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.888      ; 2.078      ;
; 0.325  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.823      ; 1.505      ;
; 0.327  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.825      ; 1.987      ;
; 0.344  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.888      ; 1.543      ;
; 0.348  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.823      ; 1.982      ;
; 0.356  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.836      ; 1.484      ;
; 0.377  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.890      ; 1.517      ;
; 0.381  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.836      ; 1.959      ;
; 0.387  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.890      ; 2.007      ;
; 0.395  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.838      ; 1.524      ;
; 0.413  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.838      ; 2.006      ;
; 0.541  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.500        ; 1.869      ; 1.330      ;
; 0.577  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 1.000        ; 1.869      ; 1.794      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLK'                                                                                                                       ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.030 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.500        ; 1.369      ; 1.866      ;
; -0.030 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.500        ; 1.369      ; 1.866      ;
; 0.027  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 0.500        ; 1.777      ; 2.217      ;
; 0.087  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.500        ; 1.692      ; 2.072      ;
; 0.087  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.500        ; 1.692      ; 2.072      ;
; 0.087  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.500        ; 1.692      ; 2.072      ;
; 0.087  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.500        ; 1.692      ; 2.072      ;
; 0.119  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 0.500        ; 1.898      ; 2.246      ;
; 0.148  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.075      ;
; 0.148  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.075      ;
; 0.148  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.075      ;
; 0.151  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.072      ;
; 0.151  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.072      ;
; 0.151  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.072      ;
; 0.151  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.072      ;
; 0.152  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 1.755      ; 2.070      ;
; 0.158  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 1.757      ; 2.066      ;
; 0.158  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.500        ; 1.757      ; 2.066      ;
; 0.158  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.500        ; 1.757      ; 2.066      ;
; 0.158  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 1.757      ; 2.066      ;
; 0.159  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.500        ; 1.756      ; 2.064      ;
; 0.167  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 0.500        ; 1.745      ; 2.045      ;
; 0.167  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 0.500        ; 1.745      ; 2.045      ;
; 0.167  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 0.500        ; 1.745      ; 2.045      ;
; 0.230  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.500        ; 1.757      ; 1.994      ;
; 0.378  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 1.986      ; 2.075      ;
; 0.387  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 1.986      ; 2.066      ;
; 0.406  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.500        ; 2.003      ; 2.064      ;
; 0.406  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.500        ; 2.003      ; 2.064      ;
; 0.920  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 1.000        ; 1.369      ; 1.416      ;
; 0.920  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 1.000        ; 1.369      ; 1.416      ;
; 1.031  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 1.000        ; 1.777      ; 1.713      ;
; 1.045  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 1.000        ; 1.692      ; 1.614      ;
; 1.045  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 1.000        ; 1.692      ; 1.614      ;
; 1.045  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 1.000        ; 1.692      ; 1.614      ;
; 1.045  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 1.000        ; 1.692      ; 1.614      ;
; 1.109  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.614      ;
; 1.109  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.614      ;
; 1.109  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.614      ;
; 1.109  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.614      ;
; 1.116  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 1.000        ; 1.898      ; 1.749      ;
; 1.124  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 1.757      ; 1.600      ;
; 1.124  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 1.000        ; 1.757      ; 1.600      ;
; 1.124  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 1.757      ; 1.600      ;
; 1.124  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 1.757      ; 1.600      ;
; 1.128  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 1.755      ; 1.594      ;
; 1.128  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.595      ;
; 1.128  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.595      ;
; 1.128  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.595      ;
; 1.133  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 1.000        ; 1.756      ; 1.590      ;
; 1.143  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 1.000        ; 1.745      ; 1.569      ;
; 1.143  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 1.000        ; 1.745      ; 1.569      ;
; 1.143  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 1.000        ; 1.745      ; 1.569      ;
; 1.184  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 1.000        ; 1.757      ; 1.540      ;
; 1.353  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 1.986      ; 1.600      ;
; 1.358  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 1.986      ; 1.595      ;
; 1.380  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 1.000        ; 2.003      ; 1.590      ;
; 1.380  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 1.000        ; 2.003      ; 1.590      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                                      ;
+-------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 0.330 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.762      ; 1.390      ;
; 0.360 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.762      ; 1.860      ;
; 0.373 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.758      ; 1.357      ;
; 0.410 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.758      ; 1.820      ;
; 0.417 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.761      ; 1.387      ;
; 0.425 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.758      ; 1.377      ;
; 0.436 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.756      ; 1.376      ;
; 0.438 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.761      ; 1.866      ;
; 0.442 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.758      ; 1.860      ;
; 0.444 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.757      ; 1.374      ;
; 0.463 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.760      ; 1.339      ;
; 0.464 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.756      ; 1.848      ;
; 0.474 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.757      ; 1.844      ;
; 0.489 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.760      ; 1.813      ;
; 0.511 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.500        ; 1.760      ; 1.386      ;
; 0.542 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.000        ; 1.760      ; 1.855      ;
+-------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_BT_A'                                                                                                            ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.761 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.500        ; 3.559      ; 2.801      ;
; 0.762 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.500        ; 3.559      ; 2.801      ;
; 1.828 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 1.000        ; 3.559      ; 2.234      ;
; 1.829 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 1.000        ; 3.559      ; 2.234      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_BT_A'                                                                                                              ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.580 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; 0.000        ; 3.696      ; 2.156      ;
; -1.578 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; 0.000        ; 3.695      ; 2.157      ;
; -0.517 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; i_BT_A      ; -0.500       ; 3.696      ; 2.719      ;
; -0.516 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; i_BT_A      ; -0.500       ; 3.695      ; 2.719      ;
+--------+-----------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLK'                                                                                                                        ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.681 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 2.065      ; 1.508      ;
; -0.681 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 2.065      ; 1.508      ;
; -0.658 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 2.047      ; 1.513      ;
; -0.653 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; 0.000        ; 2.047      ; 1.518      ;
; -0.471 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 1.808      ; 1.461      ;
; -0.432 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; 0.000        ; 1.796      ; 1.488      ;
; -0.432 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; 0.000        ; 1.796      ; 1.488      ;
; -0.432 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; 0.000        ; 1.796      ; 1.488      ;
; -0.423 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.508      ;
; -0.419 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; 0.000        ; 1.956      ; 1.661      ;
; -0.419 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.512      ;
; -0.418 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.513      ;
; -0.418 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.513      ;
; -0.418 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.513      ;
; -0.414 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; 0.000        ; 1.808      ; 1.518      ;
; -0.414 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 1.808      ; 1.518      ;
; -0.414 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; 0.000        ; 1.808      ; 1.518      ;
; -0.414 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; 0.000        ; 1.808      ; 1.518      ;
; -0.399 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.532      ;
; -0.399 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.532      ;
; -0.399 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.532      ;
; -0.399 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; 0.000        ; 1.807      ; 1.532      ;
; -0.347 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.000        ; 1.755      ; 1.532      ;
; -0.347 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.000        ; 1.755      ; 1.532      ;
; -0.347 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; 0.000        ; 1.755      ; 1.532      ;
; -0.347 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; 0.000        ; 1.755      ; 1.532      ;
; -0.328 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; 0.000        ; 1.830      ; 1.626      ;
; -0.200 ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.000        ; 1.418      ; 1.342      ;
; -0.200 ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; 0.000        ; 1.418      ; 1.342      ;
; 0.297  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 2.065      ; 1.986      ;
; 0.297  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 2.065      ; 1.986      ;
; 0.317  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 2.047      ; 1.988      ;
; 0.325  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA           ; i_RST        ; i_CLK       ; -0.500       ; 2.047      ; 1.996      ;
; 0.487  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 1.808      ; 1.919      ;
; 0.548  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE             ; i_RST        ; i_CLK       ; -0.500       ; 1.796      ; 1.968      ;
; 0.548  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW          ; i_RST        ; i_CLK       ; -0.500       ; 1.796      ; 1.968      ;
; 0.548  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA         ; i_RST        ; i_CLK       ; -0.500       ; 1.796      ; 1.968      ;
; 0.555  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.986      ;
; 0.556  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 1.808      ; 1.988      ;
; 0.556  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 1.808      ; 1.988      ;
; 0.556  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 1.808      ; 1.988      ;
; 0.556  ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 1.808      ; 1.988      ;
; 0.561  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.992      ;
; 0.563  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.994      ;
; 0.563  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.994      ;
; 0.563  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE               ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.994      ;
; 0.563  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                 ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.994      ;
; 0.565  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA            ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.996      ;
; 0.565  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                 ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.996      ;
; 0.565  ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL               ; i_RST        ; i_CLK       ; -0.500       ; 1.807      ; 1.996      ;
; 0.580  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM        ; i_RST        ; i_CLK       ; -0.500       ; 1.956      ; 2.160      ;
; 0.615  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; -0.500       ; 1.755      ; 1.994      ;
; 0.615  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; -0.500       ; 1.755      ; 1.994      ;
; 0.615  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S ; i_RST        ; i_CLK       ; -0.500       ; 1.755      ; 1.994      ;
; 0.615  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T ; i_RST        ; i_CLK       ; -0.500       ; 1.755      ; 1.994      ;
; 0.679  ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM        ; i_RST        ; i_CLK       ; -0.500       ; 1.830      ; 2.133      ;
; 0.753  ; i_RST     ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; -0.500       ; 1.418      ; 1.795      ;
; 0.753  ; i_RST     ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R ; i_RST        ; i_CLK       ; -0.500       ; 1.418      ; 1.795      ;
+--------+-----------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; -0.281 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.974      ; 1.723      ;
; -0.248 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.974      ; 1.256      ;
; -0.101 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.996      ; 1.925      ;
; -0.079 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.939      ; 1.890      ;
; -0.078 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.996      ; 1.448      ;
; -0.077 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.939      ; 1.892      ;
; -0.061 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.939      ; 1.408      ;
; -0.060 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.939      ; 1.409      ;
; -0.050 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.994      ; 1.474      ;
; -0.042 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.926      ; 1.914      ;
; -0.040 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.926      ; 1.916      ;
; -0.037 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.927      ; 1.920      ;
; -0.034 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.941      ; 1.937      ;
; -0.032 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.994      ; 1.992      ;
; -0.028 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.926      ; 1.428      ;
; -0.025 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.926      ; 1.431      ;
; -0.023 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.941      ; 1.448      ;
; -0.021 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.927      ; 1.436      ;
; 0.228  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.060      ; 1.318      ;
; 0.315  ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.060      ; 0.905      ;
+--------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                                        ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                 ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; -0.141 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.833      ; 1.722      ;
; -0.091 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.833      ; 1.272      ;
; -0.090 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.831      ; 1.771      ;
; -0.086 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.833      ; 1.777      ;
; -0.084 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.831      ; 1.777      ;
; -0.079 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.830      ; 1.781      ;
; -0.074 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.829      ; 1.785      ;
; -0.071 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.833      ; 1.792      ;
; -0.068 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.000        ; 1.835      ; 1.797      ;
; -0.057 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.830      ; 1.303      ;
; -0.053 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.831      ; 1.308      ;
; -0.053 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.829      ; 1.306      ;
; -0.048 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.833      ; 1.315      ;
; -0.046 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.833      ; 1.317      ;
; -0.046 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.835      ; 1.319      ;
; -0.045 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.500       ; 1.831      ; 1.316      ;
+--------+-----------+---------------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                                                                                               ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                           ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.130 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.717      ; 1.701      ;
; -0.130 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.717      ; 1.701      ;
; -0.130 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.717      ; 1.701      ;
; -0.130 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.717      ; 1.701      ;
; -0.130 ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.717      ; 1.701      ;
; -0.116 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.719      ; 1.717      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; -0.054 ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 1.718      ; 1.778      ;
; 0.670  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.290      ; 1.074      ;
; 0.670  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.290      ; 1.074      ;
; 0.670  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.290      ; 1.074      ;
; 0.670  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.290      ; 1.074      ;
; 0.670  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.290      ; 1.074      ;
; 0.681  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.292      ; 1.087      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.730  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; 0.000        ; 0.291      ; 1.135      ;
; 0.771  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.717      ; 2.102      ;
; 0.771  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.717      ; 2.102      ;
; 0.771  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.717      ; 2.102      ;
; 0.771  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.717      ; 2.102      ;
; 0.771  ; i_RST                                          ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.717      ; 2.102      ;
; 0.782  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.719      ; 2.115      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 0.831  ; i_RST                                          ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; i_RST                                ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; 1.718      ; 2.163      ;
; 1.522  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.052     ; 1.074      ;
; 1.522  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.052     ; 1.074      ;
; 1.522  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.052     ; 1.074      ;
; 1.522  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.052     ; 1.074      ;
; 1.522  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.052     ; 1.074      ;
; 1.533  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.050     ; 1.087      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
; 1.582  ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4] ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; -0.500       ; -0.051     ; 1.135      ;
+--------+------------------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                                        ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                  ; Launch Clock ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+
; 0.100 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 2.026      ; 2.156      ;
; 0.102 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 2.025      ; 2.157      ;
; 0.402 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 0.801      ; 1.233      ;
; 0.447 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; 0.000        ; 0.746      ; 1.223      ;
; 1.163 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 2.026      ; 2.719      ;
; 1.164 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 2.025      ; 2.719      ;
; 1.366 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 0.801      ; 1.697      ;
; 1.413 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; -0.500       ; 0.746      ; 1.689      ;
+-------+-----------+----------------------------------------------------------+--------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 0.257 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.949      ; 1.736      ;
; 0.257 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.949      ; 1.736      ;
; 0.259 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.947      ; 1.736      ;
; 0.260 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.947      ; 1.737      ;
; 0.261 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.947      ; 1.738      ;
; 0.264 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.946      ; 1.740      ;
; 0.265 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.946      ; 1.741      ;
; 0.265 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.945      ; 1.740      ;
; 0.278 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.949      ; 2.257      ;
; 0.278 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.949      ; 2.257      ;
; 0.280 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.947      ; 2.257      ;
; 0.281 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.947      ; 2.258      ;
; 0.284 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.947      ; 2.261      ;
; 0.286 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.946      ; 2.262      ;
; 0.287 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.946      ; 2.263      ;
; 0.287 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.945      ; 2.262      ;
; 0.746 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.605      ; 1.381      ;
; 0.823 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.605      ; 0.958      ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+
; 0.433 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.951      ; 1.914      ;
; 0.462 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.951      ; 2.443      ;
; 0.476 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.977      ; 1.983      ;
; 0.477 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.976      ; 1.983      ;
; 0.477 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.978      ; 1.985      ;
; 0.517 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.976      ; 2.023      ;
; 0.518 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.975      ; 2.023      ;
; 0.518 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.977      ; 2.025      ;
; 0.519 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 1.975      ; 2.024      ;
; 0.540 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.977      ; 2.547      ;
; 0.541 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.976      ; 2.547      ;
; 0.542 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.978      ; 2.550      ;
; 0.587 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.975      ; 2.592      ;
; 0.587 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.976      ; 2.593      ;
; 0.588 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.977      ; 2.595      ;
; 0.589 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 1.975      ; 2.594      ;
; 1.043 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 0.000        ; 0.532      ; 1.605      ;
; 1.089 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; -0.500       ; 0.532      ; 1.151      ;
+-------+-----------+-------------------------------------------------------+--------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                                     ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; 0.510 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 1.167      ; 1.697      ;
; 0.546 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 1.167      ; 1.233      ;
; 1.284 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; 0.000        ; 0.545      ; 1.849      ;
; 1.291 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; -0.500       ; 0.545      ; 1.356      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.554 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.744      ; 1.318      ;
; 0.641 ; i_RST     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.744      ; 0.905      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                                      ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.766 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 1.063      ; 1.849      ;
; 0.773 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 1.063      ; 1.356      ;
; 1.111 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; 0.000        ; 0.489      ; 1.620      ;
; 1.154 ; i_RST     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ; i_RST        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; -0.500       ; 0.489      ; 1.163      ;
+-------+-----------+--------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.821 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.540      ; 1.381      ;
; 0.898 ; i_RST     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.540      ; 0.958      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                                              ; Latch Clock                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+
; 0.929 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.082     ; 0.854      ;
; 1.084 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.142     ; 0.949      ;
; 1.092 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START   ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.291     ; 0.808      ;
; 1.251 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.349     ; 0.909      ;
; 1.276 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.163      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.301 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.120     ; 1.188      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.314 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.134     ; 1.187      ;
; 1.413 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.766     ; 0.654      ;
; 1.413 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.766     ; 0.654      ;
; 1.413 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.766     ; 0.654      ;
; 1.538 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.401     ; 0.654      ;
; 1.538 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.401     ; 0.654      ;
; 1.538 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; -0.401     ; 0.654      ;
; 1.581 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.639     ; 0.949      ;
; 1.674 ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.804      ;
; 1.705 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.375      ; 2.107      ;
; 1.748 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.846     ; 0.909      ;
; 1.764 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.375      ; 1.666      ;
; 1.770 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.355      ; 2.152      ;
; 1.770 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.355      ; 2.152      ;
; 1.770 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.355      ; 2.152      ;
; 1.773 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.163      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.798 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.617     ; 1.188      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.811 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S     ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; -0.631     ; 1.187      ;
; 1.839 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.355      ; 1.721      ;
; 1.839 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.355      ; 1.721      ;
; 1.839 ; i_RST                                                    ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.355      ; 1.721      ;
; 1.990 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.166      ; 2.183      ;
; 2.070 ; i_RST                                                    ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.166      ; 1.763      ;
; 2.200 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.381      ; 2.608      ;
; 2.261 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.667       ; 0.381      ; 2.169      ;
; 2.358 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.499      ;
; 2.358 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.499      ;
; 2.358 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.499      ;
; 2.358 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.499      ;
; 2.358 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.499      ;
; 2.360 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.494      ;
; 2.360 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.494      ;
; 2.360 ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.494      ;
; 2.367 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.174      ; 2.568      ;
; 2.392 ; i_RST                                                    ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -0.167       ; 0.403      ; 2.822      ;
; 2.409 ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated             ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.550      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                                              ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                        ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 1.119 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; 0.000        ; 0.466      ; 1.605      ;
; 1.165 ; i_RST     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ; i_RST        ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; -0.500       ; 0.466      ; 1.151      ;
+-------+-----------+------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_RST'                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_RST ; Rise       ; i_RST                                          ;
; -0.344 ; -0.344       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10|combout               ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|inclk[0]       ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|outclk         ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ;
; -0.272 ; -0.272       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ;
; -0.271 ; -0.271       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ;
; -0.271 ; -0.271       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ;
; -0.271 ; -0.271       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ;
; -0.268 ; -0.268       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[10]~21|datad              ;
; -0.268 ; -0.268       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[11]~17|datad              ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[1]~53|datad               ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[3]~45|datad               ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[4]~41|datad               ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[5]~37|datad               ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[6]~33|datad               ;
; -0.266 ; -0.266       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[7]~29|datad               ;
; -0.265 ; -0.265       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[2]~49|datad               ;
; -0.263 ; -0.263       ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[8]~25|datac               ;
; -0.260 ; -0.260       ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ;
; 0.007  ; 0.007        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_MASTER|U_P2S|process_0~0|datac               ;
; 0.013  ; 0.013        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|process_0~0|combout             ;
; 0.030  ; 0.030        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~8|datad                 ;
; 0.032  ; 0.032        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~2|datad                 ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|combout       ;
; 0.061  ; 0.061        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|dataa         ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; i_RST ; Fall       ; U_SLAVE_A|U_DET_FRAME|o_ENABLE|datab           ;
; 0.085  ; 0.085        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|o                                  ;
; 0.288  ; 0.288        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~25          ;
; 0.291  ; 0.291        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[8]~25|datac               ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[1]~53|datad               ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[2]~49|datad               ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[3]~45|datad               ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[4]~41|datad               ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[5]~37|datad               ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[6]~33|datad               ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[7]~29|datad               ;
; 0.296  ; 0.296        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[10]~21|datad              ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|w_REG[11]~17|datad              ;
; 0.298  ; 0.298        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~49          ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~53          ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~45          ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~41          ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~37          ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~33          ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~29          ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~21         ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~17         ;
; 0.325  ; 0.325        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|inclk[0]       ;
; 0.325  ; 0.325        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10clkctrl|outclk         ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|Equal0~10|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|i                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_RST ; Rise       ; i_RST~input|i                                  ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; i_RST~input|o                                  ;
; 0.905  ; 0.905        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|o_ENABLE ;
; 0.916  ; 0.916        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_SLAVE_A|U_DET_FRAME|o_ENABLE|datab           ;
; 0.939  ; 0.939        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|dataa         ;
; 0.945  ; 0.945        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_SLAVE_C|U_DET_FRAME|o_ENABLE~2|combout       ;
; 0.966  ; 0.966        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~2|datad                 ;
; 0.967  ; 0.967        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|cont[0]~8|datad                 ;
; 0.984  ; 0.984        ; 0.000          ; Low Pulse Width  ; i_RST ; Fall       ; U_MASTER|U_P2S|process_0~0|combout             ;
; 0.990  ; 0.990        ; 0.000          ; High Pulse Width ; i_RST ; Rise       ; U_MASTER|U_P2S|process_0~0|datac               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_BT_A'                                                                                         ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; i_BT_A ; Rise       ; i_BT_A                                                   ;
; -0.067 ; -0.067       ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; -0.056 ; -0.056       ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|dataa                  ;
; 0.022  ; 0.022        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.022  ; 0.022        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.056  ; 0.056        ; 0.000          ; High Pulse Width ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.058  ; 0.058        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.059  ; 0.059        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|o                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|i                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Rise       ; i_BT_A~input|i                                           ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; i_BT_A~input|o                                           ;
; 0.940  ; 0.940        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.940  ; 0.940        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.943  ; 0.943        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.943  ; 0.943        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.975  ; 0.975        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.975  ; 0.975        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 1.050  ; 1.050        ; 0.000          ; High Pulse Width ; i_BT_A ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|dataa                  ;
; 1.061  ; 1.061        ; 0.000          ; Low Pulse Width  ; i_BT_A ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q'                                                                         ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[9]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_B|S2P:U_S2P|o_DATA[9]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|cont[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[0]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[10]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[11]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[14]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[15]~reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[1]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[2]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[3]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[4]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[5]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[6]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[7]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[8]~reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[9]~reg0  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[12]~reg0 ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_C|S2P:U_S2P|o_DATA[13]~reg0 ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[0]         ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[1]         ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[2]         ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[3]         ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|cont[4]         ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[5]~reg0  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[6]~reg0  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[7]~reg0  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[8]~reg0  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[4]       ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[5]       ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|w_DATA[6]       ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[0]~reg0  ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[10]~reg0 ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[11]~reg0 ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[12]~reg0 ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[13]~reg0 ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[14]~reg0 ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[15]~reg0 ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q ; Rise       ; SLAVE:U_SLAVE_A|S2P:U_S2P|o_DATA[1]~reg0  ;
+--------+--------------+----------------+-----------------+--------------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE'                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+
; 0.366 ; 0.366        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
; 0.367 ; 0.367        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab                ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.403 ; 0.403        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.421 ; 0.421        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|WideOr1~0|datac                    ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|WideOr1~0|combout                  ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout            ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE|datac                     ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datab              ;
; 0.492 ; 0.492        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|Selector4~2|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|q                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|q                    ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2|combout                ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout            ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE         ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datab              ;
; 0.550 ; 0.550        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE|datac                     ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|WideOr1~0|combout                  ;
; 0.576 ; 0.576        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|WideOr1~0|datac                    ;
; 0.578 ; 0.578        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab                ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP    ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|inclk[0]        ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|Selector4~2clkctrl|outclk          ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[10]$latch|datac             ;
; 0.622 ; 0.622        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Fall       ; U_MASTER|U_STM_MASTER|o_DATA[9]$latch|datac              ;
; 0.625 ; 0.625        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[10]$latch ;
; 0.625 ; 0.625        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[9]$latch  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW'                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[3]$latch|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.373 ; 0.373        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ;
; 0.374 ; 0.374        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ;
; 0.375 ; 0.375        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|q                ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|inclk[0] ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW~clkctrl|outclk   ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[4]$latch ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[5]$latch ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[6]$latch ;
; 0.621 ; 0.621        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[7]$latch ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[0]$latch ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[1]$latch ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[2]$latch ;
; 0.622 ; 0.622        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_DATA[3]$latch ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[4]$latch|datad             ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[5]$latch|datad             ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[6]$latch|datad             ;
; 0.625 ; 0.625        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[7]$latch|datad             ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[0]$latch|datad             ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[1]$latch|datad             ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[2]$latch|datad             ;
; 0.626 ; 0.626        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; Rise       ; U_MASTER|U_STM_MASTER|o_DATA[3]$latch|datad             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA'                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa               ;
; 0.388 ; 0.388        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ;
; 0.410 ; 0.410        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout                ;
; 0.413 ; 0.413        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datac                  ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_START|dataa             ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|q              ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr2~0|combout                ;
; 0.528 ; 0.528        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_START ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_START|dataa             ;
; 0.583 ; 0.583        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datac                  ;
; 0.586 ; 0.586        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout                ;
; 0.606 ; 0.606        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S   ;
; 0.615 ; 0.615        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.457 ; 0.457        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|datac               ;
; 0.461 ; 0.461        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|combout             ;
; 0.478 ; 0.478        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.517 ; 0.517        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac                  ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|combout             ;
; 0.537 ; 0.537        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0|datac               ;
; 0.541 ; 0.541        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_C|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.602 ; 0.602        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.603 ; 0.603        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM'                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+
; 0.409 ; 0.409        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout         ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datad           ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa              ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab             ;
; 0.448 ; 0.448        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datad                 ;
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|q            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|q            ;
; 0.532 ; 0.532        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|combout               ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|WideOr3~0|datad                 ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_STOP ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|o_ENABLE_P2S  ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|o_ENABLE_STOP|datab             ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|o_ENABLE_P2S|dataa              ;
; 0.582 ; 0.582        ; 0.000          ; High Pulse Width ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|datad           ;
; 0.587 ; 0.587        ; 0.000          ; Low Pulse Width  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM ; Fall       ; U_MASTER|U_STM_MASTER|state.st_IDLE~3|combout         ;
+-------+--------------+----------------+------------------+------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.416 ; 0.416        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.422 ; 0.422        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.423 ; 0.423        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|datac               ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.462 ; 0.462        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|combout             ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa                  ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.506 ; 0.506        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa                  ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.536 ; 0.536        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|combout             ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.539 ; 0.539        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datac                 ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_B|U_STM_SLAVE|Selector9~0|datac               ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.574 ; 0.574        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[2]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[4]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.575 ; 0.575        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_B|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.580 ; 0.580        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+
; 0.423 ; 0.423        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datab                 ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.441 ; 0.441        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.442 ; 0.442        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|combout             ;
; 0.443 ; 0.443        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[4]$latch|datac           ;
; 0.444 ; 0.444        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[2]$latch|datac           ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]_177|datac             ;
; 0.446 ; 0.446        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.447 ; 0.447        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.448 ; 0.448        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ;
; 0.450 ; 0.450        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|datab               ;
; 0.471 ; 0.471        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab                  ;
; 0.472 ; 0.472        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.478 ; 0.478        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|q              ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|inclk[0]     ;
; 0.516 ; 0.516        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0clkctrl|outclk       ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE        ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab                  ;
; 0.545 ; 0.545        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|datab               ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]_177   ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[2]$latch ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[4]$latch ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|Selector9~0|combout             ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[1]$latch|datad           ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[5]$latch|datad           ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[6]$latch|datad           ;
; 0.548 ; 0.548        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[7]$latch|datad           ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]$latch|datad           ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[3]$latch|datad           ;
; 0.550 ; 0.550        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[0]_177|datac             ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[2]$latch|datac           ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|o_DATA[4]$latch|datac           ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[1]$latch ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[5]$latch ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[6]$latch ;
; 0.554 ; 0.554        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[7]$latch ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[0]$latch ;
; 0.555 ; 0.555        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|o_DATA[3]$latch ;
; 0.564 ; 0.564        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout               ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datab                 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.456 ; 0.456        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.462 ; 0.462        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.473 ; 0.473        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.477 ; 0.477        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|q          ;
; 0.521 ; 0.521        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|w_ENABLE|datac           ;
; 0.525 ; 0.525        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.541 ; 0.541        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_C|U_STM_SLAVE|WideOr5~0|combout        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.457 ; 0.457        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.487 ; 0.487        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa           ;
; 0.495 ; 0.495        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|q          ;
; 0.503 ; 0.503        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.511 ; 0.511        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|w_ENABLE|dataa           ;
; 0.535 ; 0.535        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|datad          ;
; 0.540 ; 0.540        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_B|U_STM_SLAVE|WideOr5~0|combout        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL'                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+
; 0.458 ; 0.458        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datac          ;
; 0.463 ; 0.463        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.488 ; 0.488        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.489 ; 0.489        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|q          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|q          ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|w_ENABLE ;
; 0.511 ; 0.511        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|w_ENABLE|datab           ;
; 0.535 ; 0.535        ; 0.000          ; Low Pulse Width  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Fall       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|combout        ;
; 0.540 ; 0.540        ; 0.000          ; High Pulse Width ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL ; Rise       ; U_SLAVE_A|U_STM_SLAVE|WideOr5~0|datac          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i_CLK'                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.401  ; 9.617        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                               ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                            ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                           ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_IDLE                                 ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 9.402  ; 9.618        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                                ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R                   ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R                   ;
; 9.491  ; 9.707        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                          ;
; 9.511  ; 9.727        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM                          ;
; 9.515  ; 9.731        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.520  ; 9.736        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.530  ; 9.746        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 9.530  ; 9.746        ; 0.216          ; High Pulse Width ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 9.554  ; 9.738        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                                                ;
; 9.554  ; 9.738        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S                   ;
; 9.554  ; 9.738        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T                   ;
; 9.554  ; 9.738        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S                   ;
; 9.554  ; 9.738        ; 0.184          ; Low Pulse Width  ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T                   ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|o                                                                       ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_REG_SCL|o_Q|clk                                                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|stage|clk                                                     ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|stage|clk                                                     ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_IDLE|clk                                             ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_READ_SW|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_SND_DATA|clk                                         ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_R|clk                                         ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_R|clk                                         ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|stage|clk                                                     ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_IDLE|clk                                             ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_ID|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RC_DATA|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_RW|clk                                               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|inclk[0]                                                         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~inputclkctrl|outclk                                                           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_CLOSE_COM|clk                                        ;
; 9.732  ; 9.732        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_REG_SDA|o_Q|clk                                                          ;
; 9.732  ; 9.732        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_S|clk                                         ;
; 9.732  ; 9.732        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_DET_FRAME|SCL_I2C|w_SINAL_T|clk                                         ;
; 9.732  ; 9.732        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_S|clk                                         ;
; 9.732  ; 9.732        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_DET_FRAME|SDA_I2C|w_SINAL_T|clk                                         ;
; 9.733  ; 9.733        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_MASTER|U_STM_MASTER|state.st_START_COM|clk                                        ;
; 9.737  ; 9.737        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_C|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.742  ; 9.742        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_B|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 9.752  ; 9.752        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_NULL|clk                                             ;
; 9.752  ; 9.752        ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; U_SLAVE_A|U_STM_SLAVE|state.st_SND_DATA|clk                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; i_CLK ; Rise       ; i_CLK~input|i                                                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; i_CLK ; Rise       ; i_CLK~input|i                                                                       ;
; 10.044 ; 10.260       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SDA|o_Q                                                ;
; 10.044 ; 10.260       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_S                   ;
; 10.044 ; 10.260       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_T                   ;
; 10.044 ; 10.260       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_S                   ;
; 10.044 ; 10.260       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_T                   ;
; 10.064 ; 10.248       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 10.064 ; 10.248       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 10.074 ; 10.258       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 10.079 ; 10.263       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_SND_DATA                             ;
; 10.084 ; 10.268       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_START_COM                          ;
; 10.104 ; 10.288       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                          ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_A|DET_FRAME:U_DET_FRAME|DET_BORDA:SCL_I2C|w_SINAL_R                   ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; SLAVE:U_SLAVE_C|DET_FRAME:U_DET_FRAME|DET_BORDA:SDA_I2C|w_SINAL_R                   ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; i_CLK ; Rise       ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                                ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                               ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                            ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                           ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                                 ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                              ;
; 10.196 ; 10.380       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RW                                   ;
; 10.197 ; 10.381       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|stage                                         ;
; 10.197 ; 10.381       ; 0.184          ; Low Pulse Width  ; i_CLK ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_ID                                   ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                           ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                                     ; Clock Edge ; Target                                                   ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[1]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[2]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[3]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[4]~_emulated             ;
; 4999.742 ; 4999.958     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[5]~_emulated             ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[10]~_emulated            ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[11]~_emulated            ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[12]                      ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[8]~_emulated             ;
; 4999.743 ; 4999.959     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[9]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ;
; 4999.746 ; 4999.962     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ;
; 4999.751 ; 4999.967     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ;
; 4999.756 ; 4999.972     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ;
; 4999.771 ; 4999.987     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.772 ; 4999.988     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ;
; 4999.782 ; 4999.966     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.782 ; 4999.966     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.782 ; 4999.966     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.814 ; 5000.030     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_CTRL_STOP      ;
; 4999.814 ; 5000.030     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~en         ;
; 4999.814 ; 5000.030     ; 0.216          ; High Pulse Width ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MASTER:U_MASTER|STOP_FRAME:U_STOP_FRAME|o_SDA~reg0       ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~reg0                     ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[13]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[14]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[15]                      ;
; 4999.828 ; 5000.012     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|o_CTRL_START   ;
; 4999.829 ; 5000.013     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_SDA~en                       ;
; 4999.843 ; 5000.027     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|START_FRAME:U_START_FRAME|done~_emulated ;
; 4999.848 ; 5000.032     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[0]~_emulated              ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[10]                       ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[11]                       ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[12]                       ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[13]                       ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[14]                       ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[15]                       ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[1]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[2]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[3]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[4]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[5]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[6]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[7]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[8]                        ;
; 4999.853 ; 5000.037     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[9]                        ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[16]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[17]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[18]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[19]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[20]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[21]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[22]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[23]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[24]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[25]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[26]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[27]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[28]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[29]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[30]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|cont[31]                       ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|o_CTRL_P2S                     ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[6]~_emulated             ;
; 4999.856 ; 5000.040     ; 0.184          ; Low Pulse Width  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; MASTER:U_MASTER|P2S:U_P2S|w_REG[7]~_emulated             ;
+----------+--------------+----------------+------------------+---------------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                             ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 0.821    ; 1.357    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 1.155    ; 1.781    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.930    ; 1.511    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.616    ; 1.162    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.926    ; 1.511    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.772    ; 1.330    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.834    ; 1.425    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.826    ; 1.415    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.816    ; 1.408    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.889    ; 1.462    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 0.930    ; 1.508    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; -167.826 ; -167.627 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; -0.807   ; -0.271   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; -0.473   ; 0.153    ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.165    ; 0.616    ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; 1.859    ; 2.265    ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; 2.380    ; 2.839    ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; 2.539    ; 3.020    ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; -0.150   ; 0.324    ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                            ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -0.137  ; -0.647  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -0.493  ; -1.105  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.048  ; -0.589  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.048  ; -0.589  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.263  ; -0.840  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.199  ; -0.752  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.348  ; -0.930  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.266  ; -0.847  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.252  ; -0.836  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.311  ; -0.878  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.277  ; -0.837  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; 172.273 ; 171.764 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; 1.533   ; 1.023   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; 1.177   ; 0.565   ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.192   ; -0.294  ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; -0.856  ; -1.442  ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; -1.478  ; -2.128  ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; -1.442  ; -2.086  ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; 0.323   ; -0.119  ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                       ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 39.114 ; 38.851 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 39.114 ; 38.851 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 39.099 ; 38.848 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.355 ; 38.285 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.964 ; 38.717 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.760 ; 38.545 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.545 ; 38.575 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 39.000 ; 38.806 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.356 ; 38.614 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 36.070 ; 36.080 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.561 ; 35.649 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.638 ; 35.734 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 36.070 ; 36.080 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.741 ; 35.798 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.703 ; 35.816 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.730 ; 35.841 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.764 ; 35.813 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.863 ; 35.956 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.465  ; 8.573  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.106  ; 7.102  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.465  ; 8.573  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.988  ; 8.088  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.445  ; 8.528  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.269  ; 8.191  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.447  ; 8.529  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.841  ; 3.839  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.841  ; 3.651  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.512  ; 3.625  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.761  ; 3.589  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.808  ; 3.710  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.609  ; 3.499  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.659  ; 3.839  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.430 ; 39.167 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.430 ; 39.167 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.415 ; 39.164 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.671 ; 38.601 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.280 ; 39.033 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.076 ; 38.861 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.861 ; 38.891 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.316 ; 39.122 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.672 ; 38.930 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.386 ; 36.396 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.877 ; 35.965 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.954 ; 36.050 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.386 ; 36.396 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.057 ; 36.114 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.019 ; 36.132 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.046 ; 36.157 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.080 ; 36.129 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.179 ; 36.272 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.781  ; 8.889  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.422  ; 7.418  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.781  ; 8.889  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.304  ; 8.404  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.761  ; 8.844  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.585  ; 8.507  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.763  ; 8.845  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.157  ; 4.155  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.157  ; 3.967  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.828  ; 3.941  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.077  ; 3.905  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.124  ; 4.026  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.925  ; 3.815  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.975  ; 4.155  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.836  ; 5.022  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.087  ; 4.143  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.060  ; 4.114  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.836  ; 5.022  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.998  ; 4.035  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.044  ; 4.085  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.920  ; 3.958  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.979  ; 4.025  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.067  ; 4.108  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.893 ; 38.630 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.893 ; 38.630 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.878 ; 38.627 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.134 ; 38.064 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.743 ; 38.496 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.539 ; 38.324 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.324 ; 38.354 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.779 ; 38.585 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.135 ; 38.393 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.849 ; 35.859 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.340 ; 35.428 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.417 ; 35.513 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.849 ; 35.859 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.520 ; 35.577 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.482 ; 35.595 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.509 ; 35.620 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.543 ; 35.592 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.642 ; 35.735 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.236  ; 8.352  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.888  ; 6.751  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.236  ; 8.352  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.759  ; 7.867  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.216  ; 8.307  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.048  ; 7.962  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.218  ; 8.308  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.490  ; 3.493  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.490  ; 3.284  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.142  ; 3.251  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.410  ; 3.222  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.436  ; 3.493  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.102  ; 3.281  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.291  ; 3.486  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.958 ; 38.695 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.958 ; 38.695 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.943 ; 38.692 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.199 ; 38.129 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.808 ; 38.561 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.604 ; 38.389 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.389 ; 38.419 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.844 ; 38.650 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.200 ; 38.458 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.914 ; 35.924 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.405 ; 35.493 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.482 ; 35.578 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.914 ; 35.924 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.585 ; 35.642 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.547 ; 35.660 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.574 ; 35.685 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.608 ; 35.657 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.707 ; 35.800 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.301  ; 8.417  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.953  ; 6.816  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.301  ; 8.417  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.824  ; 7.932  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.281  ; 8.372  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.113  ; 8.027  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.283  ; 8.373  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.555  ; 3.558  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.555  ; 3.349  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.207  ; 3.316  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.475  ; 3.287  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.501  ; 3.558  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.167  ; 3.346  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.356  ; 3.551  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.726 ; 38.463 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.726 ; 38.463 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.711 ; 38.460 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 37.967 ; 37.897 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.576 ; 38.329 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.372 ; 38.157 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.157 ; 38.187 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 38.612 ; 38.418 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 37.968 ; 38.226 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.682 ; 35.692 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.173 ; 35.261 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.250 ; 35.346 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.682 ; 35.692 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.353 ; 35.410 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.315 ; 35.428 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.342 ; 35.453 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.376 ; 35.425 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 35.475 ; 35.568 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.069  ; 8.185  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.721  ; 6.588  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.069  ; 8.185  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.592  ; 7.700  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.049  ; 8.140  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.881  ; 7.795  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 8.051  ; 8.141  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.417  ; 3.460  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.327  ; 3.408  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.128  ; 3.233  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.247  ; 3.346  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.417  ; 3.460  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.216  ; 3.114  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.262  ; 3.453  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.085 ; 38.822 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.085 ; 38.822 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 39.070 ; 38.819 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.326 ; 38.256 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.935 ; 38.688 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.731 ; 38.516 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.516 ; 38.546 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.971 ; 38.777 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 38.327 ; 38.585 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.041 ; 36.051 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.532 ; 35.620 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.609 ; 35.705 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 36.041 ; 36.051 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.712 ; 35.769 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.674 ; 35.787 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.701 ; 35.812 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.735 ; 35.784 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 35.834 ; 35.927 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.428  ; 8.544  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.080  ; 6.826  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.428  ; 8.544  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.951  ; 8.059  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.408  ; 8.499  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.240  ; 8.154  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 8.410  ; 8.500  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.483  ; 3.526  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.393  ; 3.474  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.194  ; 3.299  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.313  ; 3.412  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.483  ; 3.526  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.282  ; 3.180  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.328  ; 3.519  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.621 ; 5.642 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.899 ; 5.936 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.906 ; 5.945 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.621 ; 5.696 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.803 ; 5.848 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.650 ; 5.642 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.063 ; 6.166 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.836 ; 5.882 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.128 ; 6.112 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.250 ; 7.336 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.250 ; 7.336 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.324 ; 7.418 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.566 ; 7.622 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.418 ; 7.395 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.443 ; 7.414 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.404 ; 7.434 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.434 ; 7.404 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.649 ; 7.660 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.130 ; 6.276 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.229 ; 6.288 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.427 ; 6.418 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.130 ; 6.276 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.477 ; 6.558 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.308 ; 6.289 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.478 ; 6.558 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.426 ; 3.413 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.740 ; 3.556 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.426 ; 3.533 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.664 ; 3.498 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.707 ; 3.613 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.518 ; 3.413 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.565 ; 3.738 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.284 ; 5.305 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.562 ; 5.772 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.569 ; 5.781 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.284 ; 5.532 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.466 ; 5.585 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.486 ; 5.305 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.726 ; 5.829 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.499 ; 5.545 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.791 ; 5.775 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.563 ; 6.649 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.563 ; 6.649 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.637 ; 6.731 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.879 ; 6.935 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.731 ; 6.708 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.756 ; 6.727 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.717 ; 6.747 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.747 ; 6.717 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.962 ; 6.973 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.443 ; 5.609 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.809 ; 5.695 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.834 ; 5.998 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.443 ; 5.609 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.849 ; 5.965 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.715 ; 5.636 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.850 ; 5.965 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.681 ; 3.668 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.995 ; 3.811 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.681 ; 3.788 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.919 ; 3.753 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.962 ; 3.868 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.773 ; 3.668 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.820 ; 3.993 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.798 ; 3.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.957 ; 4.010 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.931 ; 3.982 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.708 ; 4.892 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.872 ; 3.906 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.915 ; 3.954 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.798 ; 3.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.854 ; 3.898 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.939 ; 3.977 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.134 ; 5.155 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.412 ; 5.585 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.419 ; 5.594 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.134 ; 5.345 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.316 ; 5.435 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.299 ; 5.155 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.576 ; 5.679 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.349 ; 5.395 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.641 ; 5.625 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.763 ; 6.849 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.763 ; 6.849 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.837 ; 6.931 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.079 ; 7.135 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.931 ; 6.908 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.956 ; 6.927 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.917 ; 6.947 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.947 ; 6.917 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.162 ; 7.173 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.643 ; 5.801 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.878 ; 5.801 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.940 ; 6.067 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.643 ; 5.925 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.049 ; 6.071 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.821 ; 5.836 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.050 ; 6.071 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.031 ; 3.147 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.403 ; 3.205 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.069 ; 3.174 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.327 ; 3.147 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.221 ; 3.257 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.031 ; 3.203 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.212 ; 3.399 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.075 ; 5.096 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.353 ; 5.531 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.360 ; 5.540 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.075 ; 5.291 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.257 ; 5.376 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.245 ; 5.096 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.517 ; 5.620 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.290 ; 5.336 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.582 ; 5.566 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.825 ; 6.911 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.825 ; 6.911 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.899 ; 6.993 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.141 ; 7.197 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.993 ; 6.970 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.018 ; 6.989 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.979 ; 7.009 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.009 ; 6.979 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.224 ; 7.235 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.682 ; 5.662 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.783 ; 5.662 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.801 ; 5.972 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.705 ; 5.987 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.031 ; 5.932 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.682 ; 5.843 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.032 ; 5.932 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.093 ; 3.209 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.465 ; 3.267 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.131 ; 3.236 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.389 ; 3.209 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.283 ; 3.319 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.093 ; 3.265 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.274 ; 3.461 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.232 ; 5.253 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.510 ; 5.680 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.517 ; 5.689 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.232 ; 5.440 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.414 ; 5.533 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.394 ; 5.253 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.674 ; 5.777 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.447 ; 5.493 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.739 ; 5.723 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.861 ; 6.947 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.861 ; 6.947 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.935 ; 7.029 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.177 ; 7.233 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.029 ; 7.006 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.054 ; 7.025 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.015 ; 7.045 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.045 ; 7.015 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.260 ; 7.271 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.741 ; 5.899 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.982 ; 5.899 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.038 ; 6.171 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.741 ; 5.916 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.147 ; 6.169 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.919 ; 5.934 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.148 ; 6.169 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.038 ; 3.025 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.236 ; 3.309 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.038 ; 3.145 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.160 ; 3.251 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.186 ; 3.224 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.129 ; 3.025 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.177 ; 3.357 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.946 ; 4.967 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.224 ; 5.386 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.231 ; 5.395 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.946 ; 5.146 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.128 ; 5.247 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.100 ; 4.967 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.388 ; 5.491 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.161 ; 5.207 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.453 ; 5.437 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.811 ; 6.897 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.811 ; 6.897 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.885 ; 6.979 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.127 ; 7.183 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.979 ; 6.956 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.004 ; 6.975 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.965 ; 6.995 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.995 ; 6.965 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.210 ; 7.221 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.746 ; 5.727 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.842 ; 5.727 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.866 ; 6.031 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.746 ; 5.935 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.090 ; 5.997 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.747 ; 5.902 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.091 ; 5.997 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.101 ; 3.088 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.299 ; 3.372 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.101 ; 3.208 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.223 ; 3.314 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.249 ; 3.287 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.192 ; 3.088 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.240 ; 3.420 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                       ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.656 ; 4.652 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.745 ; 4.741 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.745 ; 4.741 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.656 ; 4.652 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.666 ; 4.662 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.834 ; 4.830 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.834 ; 4.830 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.019 ; 5.015 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.029 ; 5.025 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                               ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.686 ; 3.686 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.771 ; 3.771 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.771 ; 3.771 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.686 ; 3.686 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.696 ; 3.696 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.858 ; 3.858 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.858 ; 3.858 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.035 ; 4.035 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.045 ; 4.045 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                              ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.720     ; 4.720     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.802     ; 4.802     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.802     ; 4.802     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.720     ; 4.720     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.730     ; 4.730     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.916     ; 4.916     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.916     ; 4.916     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.131     ; 5.131     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.141     ; 5.141     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                      ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.747     ; 3.805     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.826     ; 3.884     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.826     ; 3.884     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.747     ; 3.805     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.757     ; 3.815     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.936     ; 3.994     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.936     ; 3.994     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.143     ; 4.201     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.153     ; 4.211     ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-----------+-----------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                        ;
+----------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                      ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                           ; -9.753   ; -3.612  ; -9.604   ; -2.621  ; -3.000              ;
;  MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -2.192   ; 0.208   ; -2.012   ; -0.130  ; -1.000              ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.147    ; -0.952  ; -2.013   ; 0.321   ; 0.374               ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -2.308   ; -0.480  ; -1.749   ; 0.100   ; 0.366               ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; N/A      ; N/A     ; -0.117   ; -0.606  ; 0.368               ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.296   ; -1.407  ; -2.675   ; 0.766   ; 0.361               ;
;  SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.148    ; -0.885  ; -1.099   ; 0.361   ; 0.416               ;
;  SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.414   ; -1.415  ; -0.685   ; -1.035  ; 0.418               ;
;  SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.032    ; -0.576  ; -1.428   ; 0.821   ; 0.421               ;
;  SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -1.090   ; -0.706  ; -1.324   ; -0.205  ; 0.401               ;
;  SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.001    ; -0.437  ; -1.875   ; 1.119   ; 0.420               ;
;  SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -0.963   ; -0.568  ; -1.769   ; 0.113   ; 0.392               ;
;  U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -9.753   ; 0.176   ; -9.604   ; 0.929   ; 4999.742            ;
;  i_BT_A                                                                    ; 0.751    ; -2.437  ; 0.761    ; -2.621  ; -3.000              ;
;  i_CLK                                                                     ; -3.614   ; -2.240  ; -0.171   ; -0.681  ; 9.401               ;
;  i_RST                                                                     ; -2.095   ; -3.612  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                            ; -457.444 ; -53.239 ; -538.785 ; -23.338 ; -101.77             ;
;  MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; -81.712  ; 0.000   ; -29.576  ; -1.252  ; -78.000             ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0.000    ; -1.510  ; -2.899   ; 0.000   ; 0.000               ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; -5.615   ; -0.480  ; -6.199   ; 0.000   ; 0.000               ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; N/A      ; N/A     ; -0.196   ; -4.256  ; 0.000               ;
;  MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; -1.296   ; -1.477  ; -3.874   ; 0.000   ; 0.000               ;
;  SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.000    ; -0.885  ; -1.099   ; 0.000   ; 0.000               ;
;  SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -6.848   ; -1.415  ; -1.297   ; -6.884  ; 0.000               ;
;  SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.000    ; -0.576  ; -1.428   ; 0.000   ; 0.000               ;
;  SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -5.627   ; -0.706  ; -5.225   ; -1.613  ; 0.000               ;
;  SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0.000    ; -0.437  ; -1.875   ; 0.000   ; 0.000               ;
;  SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; -4.708   ; -0.568  ; -8.703   ; 0.000   ; 0.000               ;
;  U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; -299.591 ; 0.000   ; -475.457 ; 0.000   ; 0.000               ;
;  i_BT_A                                                                    ; 0.000    ; -4.872  ; 0.000    ; -5.241  ; -3.123              ;
;  i_CLK                                                                     ; -48.901  ; -13.853 ; -1.252   ; -12.323 ; 0.000               ;
;  i_RST                                                                     ; -3.146   ; -34.625 ; N/A      ; N/A     ; -20.770             ;
+----------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                             ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 1.656    ; 1.978    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; 2.279    ; 2.691    ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.817    ; 2.264    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.291    ; 1.703    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.793    ; 2.264    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.555    ; 1.964    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.691    ; 2.105    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.635    ; 2.099    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.638    ; 2.075    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.768    ; 2.167    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; 1.817    ; 2.247    ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; -163.825 ; -163.826 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; -0.807   ; -0.271   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; -0.473   ; 0.153    ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.383    ; 0.616    ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; 3.740    ; 4.074    ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; 4.640    ; 5.052    ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; 4.883    ; 5.303    ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; 0.471    ; 0.581    ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+----------+----------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                            ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; Data Port     ; Clock Port                                               ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                                           ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+
; i_BT_A        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -0.137  ; -0.647  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_BT_B        ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE    ; -0.493  ; -1.105  ; Rise       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ;
; i_DATA_SW[*]  ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.048  ; -0.582  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[0] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.048  ; -0.582  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[1] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.263  ; -0.840  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[2] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.199  ; -0.752  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[3] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.348  ; -0.930  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[4] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.266  ; -0.847  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[5] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.252  ; -0.836  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[6] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.311  ; -0.878  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
;  i_DATA_SW[7] ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW ; -0.277  ; -0.837  ; Fall       ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ;
; i_RST         ; i_CLK                                                    ; 172.273 ; 171.764 ; Fall       ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ;
; i_BT_A        ; i_BT_A                                                   ; 2.437   ; 2.165   ; Rise       ; i_BT_A                                                                    ;
; i_BT_B        ; i_BT_A                                                   ; 1.847   ; 1.447   ; Rise       ; i_BT_A                                                                    ;
; i_RST         ; i_CLK                                                    ; 0.192   ; -0.016  ; Rise       ; i_CLK                                                                     ;
; i_BT_A        ; i_CLK                                                    ; -0.856  ; -1.442  ; Fall       ; i_CLK                                                                     ;
; i_BT_B        ; i_CLK                                                    ; -1.478  ; -2.128  ; Fall       ; i_CLK                                                                     ;
; i_BT_C        ; i_CLK                                                    ; -1.442  ; -2.086  ; Fall       ; i_CLK                                                                     ;
; i_RST         ; i_CLK                                                    ; 0.323   ; -0.119  ; Fall       ; i_CLK                                                                     ;
+---------------+----------------------------------------------------------+---------+---------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                       ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.744 ; 68.414 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.744 ; 68.414 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.734 ; 68.407 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.429 ; 67.347 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.489 ; 68.149 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.117 ; 67.840 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.763 ; 67.671 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.548 ; 68.254 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.589 ; 67.714 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 63.404 ; 63.520 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.629 ; 62.647 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.792 ; 62.799 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 63.404 ; 63.520 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.817 ; 63.000 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.901 ; 62.918 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.930 ; 62.945 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.852 ; 63.027 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 63.158 ; 63.226 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.685 ; 14.789 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.140 ; 12.123 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.685 ; 14.789 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.734 ; 13.999 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.632 ; 14.770 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.378 ; 14.142 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 14.639 ; 14.770 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.455  ; 6.399  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.359  ; 6.399  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.988  ; 6.091  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.222  ; 6.259  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.455  ; 6.343  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.070  ; 5.960  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.411  ; 6.375  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.264 ; 68.934 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.264 ; 68.934 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.254 ; 68.927 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.949 ; 67.867 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.009 ; 68.669 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.637 ; 68.360 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.283 ; 68.191 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 69.068 ; 68.774 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.109 ; 68.234 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.924 ; 64.040 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.149 ; 63.167 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.312 ; 63.319 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.924 ; 64.040 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.337 ; 63.520 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.421 ; 63.438 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.450 ; 63.465 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.372 ; 63.547 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.678 ; 63.746 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.205 ; 15.309 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.660 ; 12.643 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.205 ; 15.309 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.254 ; 14.519 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.152 ; 15.290 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.898 ; 14.662 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 15.159 ; 15.290 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.975  ; 6.919  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.879  ; 6.919  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.508  ; 6.611  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.742  ; 6.779  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.975  ; 6.863  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.590  ; 6.480  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.931  ; 6.895  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.972  ; 8.097  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.899  ; 6.863  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.851  ; 6.833  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.972  ; 8.097  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.720  ; 6.704  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.796  ; 6.782  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.582  ; 6.570  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.694  ; 6.686  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.849  ; 6.835  ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.052 ; 67.722 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.052 ; 67.722 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 68.042 ; 67.715 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.737 ; 66.655 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.797 ; 67.457 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.425 ; 67.148 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.071 ; 66.979 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.856 ; 67.562 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.897 ; 67.022 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.712 ; 62.828 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.937 ; 61.955 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.100 ; 62.107 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.712 ; 62.828 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.125 ; 62.308 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.209 ; 62.226 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.238 ; 62.253 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.160 ; 62.335 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.466 ; 62.534 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.993 ; 14.097 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.489 ; 11.431 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.993 ; 14.097 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.042 ; 13.307 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.940 ; 14.078 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.686 ; 13.450 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.947 ; 14.078 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.722  ; 5.693  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.667  ; 5.661  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.246  ; 5.361  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.530  ; 5.521  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.722  ; 5.693  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.281  ; 5.309  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.672  ; 5.678  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.172 ; 67.842 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.172 ; 67.842 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.162 ; 67.835 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 66.857 ; 66.775 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.917 ; 67.577 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.545 ; 67.268 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.191 ; 67.099 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.976 ; 67.682 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.017 ; 67.142 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.832 ; 62.948 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.057 ; 62.075 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.220 ; 62.227 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.832 ; 62.948 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.245 ; 62.428 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.329 ; 62.346 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.358 ; 62.373 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.280 ; 62.455 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.586 ; 62.654 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.113 ; 14.217 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 11.609 ; 11.551 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.113 ; 14.217 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.162 ; 13.427 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.060 ; 14.198 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.806 ; 13.570 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.067 ; 14.198 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.842  ; 5.813  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.787  ; 5.781  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.366  ; 5.481  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.650  ; 5.641  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.842  ; 5.813  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.401  ; 5.429  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.792  ; 5.798  ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.992 ; 67.662 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.992 ; 67.662 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.982 ; 67.655 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.677 ; 66.595 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.737 ; 67.397 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.365 ; 67.088 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.011 ; 66.919 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 67.796 ; 67.502 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 66.837 ; 66.962 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.652 ; 62.768 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 61.877 ; 61.895 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.040 ; 62.047 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.652 ; 62.768 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.065 ; 62.248 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.149 ; 62.166 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.178 ; 62.193 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.100 ; 62.275 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 62.406 ; 62.474 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.933 ; 14.037 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 11.430 ; 11.371 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.933 ; 14.037 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 12.982 ; 13.247 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.880 ; 14.018 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.626 ; 13.390 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 13.887 ; 14.018 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.726  ; 5.738  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.607  ; 5.738  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.269  ; 5.364  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.470  ; 5.598  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.726  ; 5.689  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.342  ; 5.241  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.668  ; 5.674  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.595 ; 68.265 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.595 ; 68.265 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.585 ; 68.258 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.280 ; 67.198 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.340 ; 68.000 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.968 ; 67.691 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.614 ; 67.522 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 68.399 ; 68.105 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 67.440 ; 67.565 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.255 ; 63.371 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.480 ; 62.498 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.643 ; 62.650 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.255 ; 63.371 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.668 ; 62.851 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.752 ; 62.769 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.781 ; 62.796 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 62.703 ; 62.878 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 63.009 ; 63.077 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.536 ; 14.640 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 12.070 ; 11.974 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.536 ; 14.640 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 13.585 ; 13.850 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.483 ; 14.621 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.229 ; 13.993 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 14.490 ; 14.621 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.847  ; 5.859  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.728  ; 5.859  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.390  ; 5.485  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.591  ; 5.719  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.847  ; 5.810  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.463  ; 5.362  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.789  ; 5.795  ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port  ; Clock Port                                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.621 ; 5.642 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.899 ; 5.936 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.906 ; 5.945 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.621 ; 5.696 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.803 ; 5.848 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.650 ; 5.642 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.063 ; 6.166 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.836 ; 5.882 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.128 ; 6.112 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.250 ; 7.336 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.250 ; 7.336 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.324 ; 7.418 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.566 ; 7.622 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.418 ; 7.395 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.443 ; 7.414 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.404 ; 7.434 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.434 ; 7.404 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.649 ; 7.660 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.130 ; 6.276 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.229 ; 6.288 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.427 ; 6.418 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.130 ; 6.276 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.477 ; 6.558 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.308 ; 6.289 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.478 ; 6.558 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.426 ; 3.413 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.740 ; 3.556 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.426 ; 3.533 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.664 ; 3.498 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.707 ; 3.613 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.518 ; 3.413 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.565 ; 3.738 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.284 ; 5.305 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.562 ; 5.772 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.569 ; 5.781 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.284 ; 5.532 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.466 ; 5.585 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.486 ; 5.305 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.726 ; 5.829 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.499 ; 5.545 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.791 ; 5.775 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.563 ; 6.649 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.563 ; 6.649 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.637 ; 6.731 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.879 ; 6.935 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.731 ; 6.708 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.756 ; 6.727 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.717 ; 6.747 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.747 ; 6.717 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.962 ; 6.973 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.443 ; 5.609 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.809 ; 5.695 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.834 ; 5.998 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.443 ; 5.609 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.849 ; 5.965 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.715 ; 5.636 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.850 ; 5.965 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.681 ; 3.668 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.995 ; 3.811 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.681 ; 3.788 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.919 ; 3.753 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.962 ; 3.868 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.773 ; 3.668 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.820 ; 3.993 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_LEDg[*]  ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.798 ; 3.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[0] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.957 ; 4.010 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[1] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.931 ; 3.982 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[2] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.708 ; 4.892 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[3] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.872 ; 3.906 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[4] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.915 ; 3.954 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[5] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.798 ; 3.834 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[6] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.854 ; 3.898 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_LEDg[7] ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.939 ; 3.977 ; Fall       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.134 ; 5.155 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.412 ; 5.585 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.419 ; 5.594 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.134 ; 5.345 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.316 ; 5.435 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.299 ; 5.155 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.576 ; 5.679 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.349 ; 5.395 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.641 ; 5.625 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.763 ; 6.849 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.763 ; 6.849 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.837 ; 6.931 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.079 ; 7.135 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.931 ; 6.908 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.956 ; 6.927 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.917 ; 6.947 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.947 ; 6.917 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.162 ; 7.173 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.643 ; 5.801 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.878 ; 5.801 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.940 ; 6.067 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.643 ; 5.925 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.049 ; 6.071 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.821 ; 5.836 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.050 ; 6.071 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.031 ; 3.147 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.403 ; 3.205 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.069 ; 3.174 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.327 ; 3.147 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.221 ; 3.257 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.031 ; 3.203 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.212 ; 3.399 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.075 ; 5.096 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.353 ; 5.531 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.360 ; 5.540 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.075 ; 5.291 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.257 ; 5.376 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.245 ; 5.096 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.517 ; 5.620 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.290 ; 5.336 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.582 ; 5.566 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.825 ; 6.911 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.825 ; 6.911 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.899 ; 6.993 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.141 ; 7.197 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.993 ; 6.970 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.018 ; 6.989 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.979 ; 7.009 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.009 ; 6.979 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.224 ; 7.235 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.682 ; 5.662 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.783 ; 5.662 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.801 ; 5.972 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.705 ; 5.987 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.031 ; 5.932 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.682 ; 5.843 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.032 ; 5.932 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.093 ; 3.209 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.465 ; 3.267 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.131 ; 3.236 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.389 ; 3.209 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.283 ; 3.319 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.093 ; 3.265 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.274 ; 3.461 ; Fall       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.232 ; 5.253 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.510 ; 5.680 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.517 ; 5.689 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.232 ; 5.440 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.414 ; 5.533 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.394 ; 5.253 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.674 ; 5.777 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.447 ; 5.493 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.739 ; 5.723 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.861 ; 6.947 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.861 ; 6.947 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.935 ; 7.029 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.177 ; 7.233 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.029 ; 7.006 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.054 ; 7.025 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.015 ; 7.045 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.045 ; 7.015 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 7.260 ; 7.271 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.741 ; 5.899 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.982 ; 5.899 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.038 ; 6.171 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.741 ; 5.916 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.147 ; 6.169 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 5.919 ; 5.934 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 6.148 ; 6.169 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.038 ; 3.025 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.236 ; 3.309 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.038 ; 3.145 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.160 ; 3.251 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.186 ; 3.224 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.129 ; 3.025 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ; 3.177 ; 3.357 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL    ;
; o_BCD0[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.946 ; 4.967 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.224 ; 5.386 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.231 ; 5.395 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 4.946 ; 5.146 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.128 ; 5.247 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.100 ; 4.967 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.388 ; 5.491 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.161 ; 5.207 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD0[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.453 ; 5.437 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD1[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.811 ; 6.897 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.811 ; 6.897 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.885 ; 6.979 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.127 ; 7.183 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.979 ; 6.956 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.004 ; 6.975 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.965 ; 6.995 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.995 ; 6.965 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD1[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 7.210 ; 7.221 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD2[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.746 ; 5.727 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.842 ; 5.727 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[1] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.866 ; 6.031 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[2] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.746 ; 5.935 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.090 ; 5.997 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 5.747 ; 5.902 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD2[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 6.091 ; 5.997 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
; o_BCD3[*]  ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.101 ; 3.088 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[0] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.299 ; 3.372 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[3] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.101 ; 3.208 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[4] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.223 ; 3.314 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[5] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.249 ; 3.287 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[6] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.192 ; 3.088 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
;  o_BCD3[7] ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ; 3.240 ; 3.420 ; Fall       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA ;
+------------+--------------------------------------------------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_BCD0[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD0[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD1[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD2[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_BCD3[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LEDg[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_CLK                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_BT_C                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_BT_A                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_BT_B                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_DATA_SW[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BCD0[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; o_LEDg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_BCD0[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD0[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD1[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD2[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_BCD3[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; o_LEDg[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LEDg[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LEDg[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; o_LEDg[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LEDg[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LEDg[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LEDg[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; o_LEDg[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; i_BT_A                                                                    ; i_BT_A                                                                    ; 2        ; 2        ; 0        ; 0        ;
; i_BT_A                                                                    ; i_CLK                                                                     ; 0        ; 0        ; 8        ; 8        ;
; i_CLK                                                                     ; i_CLK                                                                     ; 5        ; 0        ; 0        ; 169      ;
; i_RST                                                                     ; i_CLK                                                                     ; 2        ; 2        ; 12       ; 3        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK                                                                     ; 1        ; 1        ; 144      ; 9        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK                                                                     ; 0        ; 0        ; 18       ; 18       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK                                                                     ; 2        ; 0        ; 18       ; 18       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK                                                                     ; 0        ; 0        ; 18       ; 18       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK                                                                     ; 0        ; 0        ; 19       ; 19       ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK                                                                     ; 0        ; 0        ; 13       ; 13       ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK                                                                     ; 0        ; 0        ; 14       ; 14       ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK                                                                     ; 0        ; 0        ; 13       ; 13       ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK                                                                     ; 0        ; 0        ; 14       ; 14       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK                                                                     ; 0        ; 0        ; 13       ; 13       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK                                                                     ; 0        ; 0        ; 14       ; 14       ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK                                                                     ; 1        ; 1        ; 0        ; 0        ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK                                                                     ; 2        ; 2        ; 8        ; 16       ;
; i_BT_A                                                                    ; i_RST                                                                     ; 2        ; 0        ; 0        ; 0        ;
; i_CLK                                                                     ; i_RST                                                                     ; 3        ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_RST                                                                     ; 2        ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_RST                                                                     ; 0        ; 8        ; 0        ; 0        ;
; i_CLK                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 4        ; 0        ; 3        ; 0        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 407      ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0        ; 0        ; 2        ; 2        ;
; i_BT_A                                                                    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 2        ; 2        ; 0        ; 0        ;
; i_CLK                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0        ; 1        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 1        ; 1        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0        ; 0        ; 1        ; 1        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0        ; 0        ; 1        ; 1        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_CLK                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 0        ; 1        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 8        ; 0        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 1        ; 1        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 8        ; 0        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 1        ; 1        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 8        ; 0        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 1        ; 1        ;
; i_BT_A                                                                    ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 2        ; 0        ;
; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 172      ; 152      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 150      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 2        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 8        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 153      ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 3411     ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                    ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; i_BT_A                                                                    ; i_BT_A                                                                    ; 2        ; 2        ; 0        ; 0        ;
; i_BT_A                                                                    ; i_CLK                                                                     ; 0        ; 0        ; 8        ; 8        ;
; i_CLK                                                                     ; i_CLK                                                                     ; 5        ; 0        ; 0        ; 169      ;
; i_RST                                                                     ; i_CLK                                                                     ; 2        ; 2        ; 12       ; 3        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; i_CLK                                                                     ; 1        ; 1        ; 144      ; 9        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; i_CLK                                                                     ; 0        ; 0        ; 18       ; 18       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_CLK                                                                     ; 2        ; 0        ; 18       ; 18       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_CLK                                                                     ; 0        ; 0        ; 18       ; 18       ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; i_CLK                                                                     ; 0        ; 0        ; 19       ; 19       ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK                                                                     ; 0        ; 0        ; 13       ; 13       ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK                                                                     ; 0        ; 0        ; 14       ; 14       ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK                                                                     ; 0        ; 0        ; 13       ; 13       ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK                                                                     ; 0        ; 0        ; 14       ; 14       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; i_CLK                                                                     ; 0        ; 0        ; 13       ; 13       ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; i_CLK                                                                     ; 0        ; 0        ; 14       ; 14       ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0] ; i_CLK                                                                     ; 1        ; 1        ; 0        ; 0        ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; i_CLK                                                                     ; 2        ; 2        ; 8        ; 16       ;
; i_BT_A                                                                    ; i_RST                                                                     ; 2        ; 0        ; 0        ; 0        ;
; i_CLK                                                                     ; i_RST                                                                     ; 3        ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; i_RST                                                                     ; 2        ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; i_RST                                                                     ; 0        ; 8        ; 0        ; 0        ;
; i_CLK                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 4        ; 0        ; 3        ; 0        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 407      ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0        ; 0        ; 2        ; 2        ;
; i_BT_A                                                                    ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 2        ; 2        ; 0        ; 0        ;
; i_CLK                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 0        ; 1        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 1        ; 1        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0        ; 0        ; 1        ; 1        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0        ; 0        ; 1        ; 1        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_CLK                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 0        ; 1        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 8        ; 0        ;
; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 1        ; 1        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 8        ; 0        ;
; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 1        ; 1        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 8        ; 0        ;
; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 1        ; 1        ;
; i_BT_A                                                                    ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 2        ; 0        ;
; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 172      ; 152      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 150      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 2        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 8        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 153      ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 3411     ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; i_RST                                                                     ; i_BT_A                                                                    ; 2        ; 2        ; 0        ; 0        ;
; i_RST                                                                     ; i_CLK                                                                     ; 6        ; 6        ; 23       ; 23       ;
; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 30       ; 15       ; 0        ; 0        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 0        ; 15       ; 0        ; 0        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0        ; 0        ; 2        ; 2        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 4        ; 4        ; 0        ; 0        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; 0        ; 0        ; 8        ; 8        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0        ; 0        ; 2        ; 2        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 10       ; 10       ;
; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 9        ; 9        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 9        ; 9        ;
; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 3        ; 3        ; 133      ; 133      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 3        ; 0        ; 130      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 3        ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 132      ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 1537     ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                ; To Clock                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
; i_RST                                                                     ; i_BT_A                                                                    ; 2        ; 2        ; 0        ; 0        ;
; i_RST                                                                     ; i_CLK                                                                     ; 6        ; 6        ; 23       ; 23       ;
; i_RST                                                                     ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 30       ; 15       ; 0        ; 0        ;
; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q                                      ; 0        ; 15       ; 0        ; 0        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; 0        ; 0        ; 2        ; 2        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; 4        ; 4        ; 0        ; 0        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW                  ; 0        ; 0        ; 8        ; 8        ;
; i_RST                                                                     ; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; 0        ; 0        ; 2        ; 2        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 10       ; 10       ;
; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 9        ; 9        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL                       ; 0        ; 0        ; 1        ; 1        ;
; i_RST                                                                     ; SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA                    ; 0        ; 0        ; 9        ; 9        ;
; i_RST                                                                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 3        ; 3        ; 133      ; 133      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM                ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 3        ; 0        ; 130      ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE                     ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 3        ; 0        ; 0        ; 0        ;
; MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA                 ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 132      ;
; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 0        ; 1537     ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 611   ; 611  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Dec 04 19:23:43 2018
Info: Command: quartus_sta I2C_TOP -c I2C_TOP
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 55 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'I2C_TOP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_CLK i_CLK
    Info (332110): create_generated_clock -source {U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]} {U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -phase 6.24 -duty_cycle 50.00 -name {U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]} {U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_RST i_RST
    Info (332105): create_clock -period 1.000 -name MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q
    Info (332105): create_clock -period 1.000 -name MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM
    Info (332105): create_clock -period 1.000 -name MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA
    Info (332105): create_clock -period 1.000 -name i_BT_A i_BT_A
    Info (332105): create_clock -period 1.000 -name MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW
    Info (332105): create_clock -period 1.000 -name MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE
    Info (332105): create_clock -period 1.000 -name SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL
    Info (332105): create_clock -period 1.000 -name SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL
    Info (332105): create_clock -period 1.000 -name SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL
    Info (332105): create_clock -period 1.000 -name SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA
    Info (332105): create_clock -period 1.000 -name SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA
    Info (332105): create_clock -period 1.000 -name SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "U_MASTER|U_START_FRAME|done~8|combout"
    Warning (332126): Node "U_MASTER|U_START_FRAME|done~2|dataa"
    Warning (332126): Node "U_MASTER|U_START_FRAME|done~2|combout"
    Warning (332126): Node "U_MASTER|U_START_FRAME|done~8|datac"
Warning (332125): Found combinational loop of 10 nodes
    Warning (332126): Node "U_MASTER|U_P2S|cont[0]~2|combout"
    Warning (332126): Node "U_MASTER|U_P2S|Equal0~8|datab"
    Warning (332126): Node "U_MASTER|U_P2S|Equal0~8|combout"
    Warning (332126): Node "U_MASTER|U_P2S|Equal0~9|datab"
    Warning (332126): Node "U_MASTER|U_P2S|Equal0~9|combout"
    Warning (332126): Node "U_MASTER|U_P2S|Equal0~10|dataa"
    Warning (332126): Node "U_MASTER|U_P2S|Equal0~10|combout"
    Warning (332126): Node "U_MASTER|U_P2S|cont[0]~8|datab"
    Warning (332126): Node "U_MASTER|U_P2S|cont[0]~8|combout"
    Warning (332126): Node "U_MASTER|U_P2S|cont[0]~2|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.753            -299.591 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.614             -48.901 i_CLK 
    Info (332119):    -2.308              -5.615 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -2.192             -81.712 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):    -2.095              -3.146 i_RST 
    Info (332119):    -1.414              -6.848 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.296              -1.296 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.090              -5.627 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.963              -4.708 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.001               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.032               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.147               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.148               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     1.383               0.000 i_BT_A 
Info (332146): Worst-case hold slack is -3.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.612             -34.625 i_RST 
    Info (332119):    -2.437              -4.872 i_BT_A 
    Info (332119):    -2.240              -5.688 i_CLK 
    Info (332119):    -1.415              -1.415 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.407              -1.477 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.952              -1.510 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.885              -0.885 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.706              -0.706 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.576              -0.576 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.568              -0.568 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.480              -0.480 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -0.437              -0.437 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.342               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
Info (332146): Worst-case recovery slack is -9.604
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.604            -475.457 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.675              -3.874 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -2.013              -2.899 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -2.012             -29.576 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):    -1.875              -1.875 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -1.769              -8.703 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.749              -6.199 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -1.428              -1.428 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -1.324              -5.122 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.099              -1.099 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.685              -1.263 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.171              -1.252 i_CLK 
    Info (332119):    -0.038              -0.038 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     1.474               0.000 i_BT_A 
Info (332146): Worst-case removal slack is -2.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.621              -5.241 i_BT_A 
    Info (332119):    -1.035              -6.884 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.606              -4.256 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.537              -4.508 i_CLK 
    Info (332119):    -0.205              -1.613 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.116              -0.836 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):     0.113               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.321               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.345               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.361               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.797               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.886               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     1.383               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     1.661               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -20.770 i_RST 
    Info (332119):    -3.000              -3.000 i_BT_A 
    Info (332119):    -1.000             -78.000 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):     0.361               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.374               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.391               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.418               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.420               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.420               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.421               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.421               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.422               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.443               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     9.638               0.000 i_CLK 
    Info (332119):  4999.775               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.766            -268.505 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.203             -39.884 i_CLK 
    Info (332119):    -2.091              -4.974 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -2.009             -66.870 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):    -1.760              -2.298 i_RST 
    Info (332119):    -1.243              -5.871 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.130              -1.130 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.934              -4.586 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.827              -3.775 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.056               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.088               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.169               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.211               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     1.295               0.000 i_BT_A 
Info (332146): Worst-case hold slack is -3.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.335             -32.016 i_RST 
    Info (332119):    -2.168              -4.301 i_BT_A 
    Info (332119):    -1.960              -6.533 i_CLK 
    Info (332119):    -1.278              -1.278 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.241              -1.299 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.867              -1.359 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.816              -0.816 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.641              -0.641 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.520              -0.520 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.514              -0.514 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.424              -0.424 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -0.392              -0.392 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.298               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.364               0.000 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
Info (332146): Worst-case recovery slack is -8.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.631            -427.515 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.486              -3.663 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.895              -2.736 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -1.740             -25.519 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):    -1.730              -1.730 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -1.632              -8.563 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.575              -5.438 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -1.317              -1.317 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -1.220              -5.225 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -1.008              -1.008 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.650              -1.297 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.117              -0.196 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.045              -0.304 i_CLK 
    Info (332119):     1.432               0.000 i_BT_A 
Info (332146): Worst-case removal slack is -2.371
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.371              -4.741 i_BT_A 
    Info (332119):    -0.864              -5.367 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.515              -3.726 i_CLK 
    Info (332119):    -0.461              -3.108 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.122              -0.949 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.035              -0.192 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):     0.153               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.332               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.374               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.385               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.823               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.879               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     1.320               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     1.404               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -16.786 i_RST 
    Info (332119):    -3.000              -3.000 i_BT_A 
    Info (332119):    -1.000             -78.000 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):     0.401               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.414               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.415               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.416               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.419               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.422               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.423               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.432               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.432               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.472               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     9.640               0.000 i_CLK 
    Info (332119):  4999.761               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.503
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.503            -163.779 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.805             -13.212 i_CLK 
    Info (332119):    -1.188              -2.955 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -1.020             -17.280 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):    -0.872              -0.936 i_RST 
    Info (332119):    -0.632              -2.367 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.573              -0.573 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.482              -1.791 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.372              -1.221 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.207               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.217               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.263               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.311               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.751               0.000 i_BT_A 
Info (332146): Worst-case hold slack is -1.967
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.967             -17.754 i_RST 
    Info (332119):    -1.533              -3.027 i_BT_A 
    Info (332119):    -1.378             -13.853 i_CLK 
    Info (332119):    -0.830              -0.860 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -0.790              -0.790 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.504              -0.816 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.464              -0.464 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.384              -0.384 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.311              -0.311 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.309              -0.309 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.235              -0.235 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.227              -0.227 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.176               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.208               0.000 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
Info (332146): Worst-case recovery slack is -5.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.467            -269.371 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.387              -1.799 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):    -1.152              -3.983 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):    -0.975             -14.172 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):    -0.909              -1.187 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):    -0.835              -0.835 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.782              -3.148 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.589              -0.589 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.537              -1.165 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.431              -0.431 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):    -0.186              -0.313 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.030              -0.060 i_CLK 
    Info (332119):     0.330               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     0.761               0.000 i_BT_A 
Info (332146): Worst-case removal slack is -1.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.580              -3.158 i_BT_A 
    Info (332119):    -0.681             -12.323 i_CLK 
    Info (332119):    -0.281              -0.741 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):    -0.141              -0.693 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):    -0.130              -1.252 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):     0.100               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.257               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.433               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.510               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.554               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.766               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.821               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.929               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.119               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -9.296 i_RST 
    Info (332119):    -3.000              -3.123 i_BT_A 
    Info (332119):    -1.000             -78.000 MASTER:U_MASTER|REG_EN:U_REG_SCL|o_Q 
    Info (332119):     0.366               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_IDLE 
    Info (332119):     0.368               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_READ_SW 
    Info (332119):     0.379               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_SND_DATA 
    Info (332119):     0.392               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.409               0.000 MASTER:U_MASTER|STM_MASTER:U_STM_MASTER|state.st_CLOSE_COM 
    Info (332119):     0.416               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.423               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_RC_DATA 
    Info (332119):     0.456               0.000 SLAVE:U_SLAVE_C|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.457               0.000 SLAVE:U_SLAVE_B|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     0.458               0.000 SLAVE:U_SLAVE_A|STM_SLAVE:U_STM_SLAVE|state.st_NULL 
    Info (332119):     9.401               0.000 i_CLK 
    Info (332119):  4999.742               0.000 U_MASTER|U_PLL_100K|U_altpll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Tue Dec 04 19:23:59 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:11


