// Seed: 2756253932
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_0 = 1;
  assign id_0 = id_6;
  genvar id_8;
  tri0 id_9 = id_2;
endmodule
module module_1 (
    input logic id_0,
    input uwire void id_1,
    input supply0 id_2,
    input tri id_3,
    output wor id_4,
    input logic id_5,
    input wand id_6,
    output logic id_7
);
  id_9 :
  assert property (@(posedge id_5) id_0) id_7 <= id_5;
  module_0(
      id_4, id_1, id_1, id_3, id_3, id_3, id_6
  );
endmodule
