$date
	Tue Dec 24 15:00:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Quantization_tb $end
$var wire 16 ! out_data [15:0] $end
$var reg 34 " in_data [33:0] $end
$var real 1 # tmp $end
$scope module DUT $end
$var wire 34 $ in [33:0] $end
$var wire 1 % round_carry $end
$var wire 16 & out_part [15:0] $end
$var wire 16 ' out [15:0] $end
$var wire 1 ( is_overflow $end
$var wire 18 ) input_integer [17:0] $end
$var wire 16 * input_decimal [15:0] $end
$upscope $end
$scope task generate_test_data $end
$var reg 34 + data [33:0] $end
$var reg 16 , decimal_part [15:0] $end
$var reg 18 - integer_part [17:0] $end
$var real 1 . data_real $end
$var real 1 / tmp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r0 /
r0 .
bx -
bx ,
bx +
b0 *
b0 )
0(
b0 '
b0 &
0%
b0 $
r256 #
b0 "
b0 !
$end
#10000
b1011010010110100 !
b1011010010110100 '
b1011010010110011 &
1%
b10110100 )
b1011001110000000 *
b101101001011001110000000 "
b101101001011001110000000 $
b101101001011001110000000 +
r180.701171875 .
r65536 /
b1011001110000000 ,
b10110100 -
#25000
