\hypertarget{union__hw__sim__scgc5}{}\section{\+\_\+hw\+\_\+sim\+\_\+scgc5 Union Reference}
\label{union__hw__sim__scgc5}\index{\+\_\+hw\+\_\+sim\+\_\+scgc5@{\+\_\+hw\+\_\+sim\+\_\+scgc5}}


H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C5 -\/ System Clock Gating Control Register 5 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__sim__scgc5_a8109a555d5f7eb794b7529339a0c974b}{}\label{union__hw__sim__scgc5_a8109a555d5f7eb794b7529339a0c974b}

\item 
struct \hyperlink{struct__hw__sim__scgc5_1_1__hw__sim__scgc5__bitfields}{\+\_\+hw\+\_\+sim\+\_\+scgc5\+::\+\_\+hw\+\_\+sim\+\_\+scgc5\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__sim__scgc5_a33b9926e33a39b8cf814b0fdd9bb7149}{}\label{union__hw__sim__scgc5_a33b9926e33a39b8cf814b0fdd9bb7149}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+S\+I\+M\+\_\+\+S\+C\+G\+C5 -\/ System Clock Gating Control Register 5 (RW) 

Reset value\+: 0x00040182U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
