
LVI_Gimbal2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae14  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000760  0800afb8  0800afb8  0001afb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b718  0800b718  000221e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b718  0800b718  0001b718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b720  0800b720  000221e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b720  0800b720  0001b720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b724  0800b724  0001b724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000021e8  20000000  0800b728  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c698  200021e8  0800d910  000221e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000e880  0800d910  0002e880  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000221e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026ea4  00000000  00000000  00022218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000049bd  00000000  00000000  000490bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00017039  00000000  00000000  0004da79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f08  00000000  00000000  00064ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002ab0  00000000  00000000  000659c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bf95  00000000  00000000  00068470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000227a9  00000000  00000000  00084405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009ed69  00000000  00000000  000a6bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00145917  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ad4  00000000  00000000  0014596c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200021e8 	.word	0x200021e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800af9c 	.word	0x0800af9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200021ec 	.word	0x200021ec
 80001dc:	0800af9c 	.word	0x0800af9c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <as5048a_read>:
uint8_t calcEvenParity(uint16_t value) {
	uint8_t cnt = 0;

	for (uint8_t i = 0; i < 16; i++) {
		if (value & 0x1) {
			cnt++;
 8000f90:	f001 0301 	and.w	r3, r1, #1
	uint16_t cmd = CMD_READ | reg;
 8000f94:	f441 4280 	orr.w	r2, r1, #16384	; 0x4000
uint16_t as5048a_read(uint16_t ss, uint16_t reg) {
 8000f98:	b530      	push	{r4, r5, lr}
 8000f9a:	4604      	mov	r4, r0
		if (value & 0x1) {
 8000f9c:	0788      	lsls	r0, r1, #30
			cnt++;
 8000f9e:	bf48      	it	mi
 8000fa0:	3301      	addmi	r3, #1
		if (value & 0x1) {
 8000fa2:	0751      	lsls	r1, r2, #29
			cnt++;
 8000fa4:	bf44      	itt	mi
 8000fa6:	3301      	addmi	r3, #1
 8000fa8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000faa:	0715      	lsls	r5, r2, #28
			cnt++;
 8000fac:	bf44      	itt	mi
 8000fae:	3301      	addmi	r3, #1
 8000fb0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fb2:	06d0      	lsls	r0, r2, #27
			cnt++;
 8000fb4:	bf44      	itt	mi
 8000fb6:	3301      	addmi	r3, #1
 8000fb8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fba:	0691      	lsls	r1, r2, #26
			cnt++;
 8000fbc:	bf44      	itt	mi
 8000fbe:	3301      	addmi	r3, #1
 8000fc0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fc2:	0655      	lsls	r5, r2, #25
			cnt++;
 8000fc4:	bf44      	itt	mi
 8000fc6:	3301      	addmi	r3, #1
 8000fc8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fca:	0610      	lsls	r0, r2, #24
			cnt++;
 8000fcc:	bf44      	itt	mi
 8000fce:	3301      	addmi	r3, #1
 8000fd0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fd2:	05d1      	lsls	r1, r2, #23
			cnt++;
 8000fd4:	bf44      	itt	mi
 8000fd6:	3301      	addmi	r3, #1
 8000fd8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fda:	0595      	lsls	r5, r2, #22
			cnt++;
 8000fdc:	bf44      	itt	mi
 8000fde:	3301      	addmi	r3, #1
 8000fe0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fe2:	0550      	lsls	r0, r2, #21
			cnt++;
 8000fe4:	bf44      	itt	mi
 8000fe6:	3301      	addmi	r3, #1
 8000fe8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000fea:	0511      	lsls	r1, r2, #20
			cnt++;
 8000fec:	bf44      	itt	mi
 8000fee:	3301      	addmi	r3, #1
 8000ff0:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000ff2:	04d5      	lsls	r5, r2, #19
			cnt++;
 8000ff4:	bf44      	itt	mi
 8000ff6:	3301      	addmi	r3, #1
 8000ff8:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8000ffa:	0490      	lsls	r0, r2, #18
			cnt++;
 8000ffc:	bf44      	itt	mi
 8000ffe:	3301      	addmi	r3, #1
 8001000:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 8001002:	0451      	lsls	r1, r2, #17
			cnt++;
 8001004:	bf44      	itt	mi
 8001006:	3301      	addmi	r3, #1
 8001008:	b2db      	uxtbmi	r3, r3
		if (value & 0x1) {
 800100a:	0bd1      	lsrs	r1, r2, #15
			cnt++;
 800100c:	bf1c      	itt	ne
 800100e:	3301      	addne	r3, #1
 8001010:	b2db      	uxtbne	r3, r3
	cmd |= ((uint16_t) calcEvenParity(cmd) << 15);
 8001012:	f003 0301 	and.w	r3, r3, #1
uint16_t as5048a_read(uint16_t ss, uint16_t reg) {
 8001016:	b083      	sub	sp, #12
	cmd |= ((uint16_t) calcEvenParity(cmd) << 15);
 8001018:	ea42 33c3 	orr.w	r3, r2, r3, lsl #15
	data[0] = (cmd >> 8) & 0xFF;
 800101c:	ba5b      	rev16	r3, r3
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 800101e:	481d      	ldr	r0, [pc, #116]	; (8001094 <as5048a_read+0x104>)
	data[0] = (cmd >> 8) & 0xFF;
 8001020:	f8ad 3004 	strh.w	r3, [sp, #4]
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	4621      	mov	r1, r4
 8001028:	f003 fdc6 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 800102c:	481a      	ldr	r0, [pc, #104]	; (8001098 <as5048a_read+0x108>)
 800102e:	a901      	add	r1, sp, #4
 8001030:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001034:	2202      	movs	r2, #2
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 8001036:	4605      	mov	r5, r0
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 8001038:	f004 f968 	bl	800530c <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800103c:	4628      	mov	r0, r5
 800103e:	f004 fd1b 	bl	8005a78 <HAL_SPI_GetState>
 8001042:	2801      	cmp	r0, #1
 8001044:	d1fa      	bne.n	800103c <as5048a_read+0xac>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 8001046:	4602      	mov	r2, r0
 8001048:	4621      	mov	r1, r4
 800104a:	4812      	ldr	r0, [pc, #72]	; (8001094 <as5048a_read+0x104>)
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800104c:	4d12      	ldr	r5, [pc, #72]	; (8001098 <as5048a_read+0x108>)
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 800104e:	f003 fdb3 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_RESET);
 8001052:	4810      	ldr	r0, [pc, #64]	; (8001094 <as5048a_read+0x104>)
 8001054:	2200      	movs	r2, #0
 8001056:	4621      	mov	r1, r4
 8001058:	f003 fdae 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 2, 0xFFFF);
 800105c:	a901      	add	r1, sp, #4
 800105e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001062:	2202      	movs	r2, #2
 8001064:	4628      	mov	r0, r5
 8001066:	f004 fbfb 	bl	8005860 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY) {
 800106a:	4628      	mov	r0, r5
 800106c:	f004 fd04 	bl	8005a78 <HAL_SPI_GetState>
 8001070:	2801      	cmp	r0, #1
 8001072:	d1fa      	bne.n	800106a <as5048a_read+0xda>
	HAL_GPIO_WritePin(GPIOB, ss, GPIO_PIN_SET);
 8001074:	4602      	mov	r2, r0
 8001076:	4621      	mov	r1, r4
 8001078:	4806      	ldr	r0, [pc, #24]	; (8001094 <as5048a_read+0x104>)
 800107a:	f003 fd9d 	bl	8004bb8 <HAL_GPIO_WritePin>
	return (((data[0] & 0xFF) << 8) | (data[1] & 0xFF)) & ~0xC000; //wat
 800107e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001082:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8001086:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
}
 800108a:	f3c0 000d 	ubfx	r0, r0, #0, #14
 800108e:	b003      	add	sp, #12
 8001090:	bd30      	pop	{r4, r5, pc}
 8001092:	bf00      	nop
 8001094:	40020400 	.word	0x40020400
 8001098:	2000e5dc 	.word	0x2000e5dc
 800109c:	00000000 	.word	0x00000000

080010a0 <as5048a_init>:
void as5048a_init(MotorDriver *driver) {
 80010a0:	b510      	push	{r4, lr}
 80010a2:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_ENC, driver->PIN_ENC, GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	8801      	ldrh	r1, [r0, #0]
 80010a8:	4825      	ldr	r0, [pc, #148]	; (8001140 <as5048a_init+0xa0>)
 80010aa:	f003 fd85 	bl	8004bb8 <HAL_GPIO_WritePin>
	return as5048a_read(ss, REG_ANGLE);
 80010ae:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80010b2:	8820      	ldrh	r0, [r4, #0]
 80010b4:	f7ff ff6c 	bl	8000f90 <as5048a_read>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 80010b8:	ee07 0a90 	vmov	s15, r0
 80010bc:	ed9f 6a21 	vldr	s12, [pc, #132]	; 8001144 <as5048a_init+0xa4>
	angle += _PI;
 80010c0:	eddf 6a21 	vldr	s13, [pc, #132]	; 8001148 <as5048a_init+0xa8>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 80010c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010c8:	eddf 7a20 	vldr	s15, [pc, #128]	; 800114c <as5048a_init+0xac>
 80010cc:	eee7 7a06 	vfma.f32	s15, s14, s12
	angle += _PI;
 80010d0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
	angle = fmod(angle, _2PI);
 80010d4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80010d8:	ee16 0a90 	vmov	r0, s13
 80010dc:	f7ff fa3c 	bl	8000558 <__aeabi_f2d>
 80010e0:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8001138 <as5048a_init+0x98>
 80010e4:	ec41 0b10 	vmov	d0, r0, r1
 80010e8:	f008 fb54 	bl	8009794 <fmod>
 80010ec:	ec51 0b10 	vmov	r0, r1, d0
 80010f0:	f7ff fd82 	bl	8000bf8 <__aeabi_d2f>
 80010f4:	ee07 0a90 	vmov	s15, r0
	if (angle < 0) {
 80010f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		angle += _2PI;
 8001100:	bf44      	itt	mi
 8001102:	ed9f 7a13 	vldrmi	s14, [pc, #76]	; 8001150 <as5048a_init+0xb0>
 8001106:	ee77 7a87 	vaddmi.f32	s15, s15, s14
	angle -= _PI;
 800110a:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8001148 <as5048a_init+0xa8>
 800110e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 * @brief Set the zero position to arbitrary value.
 * Use: When moving the camera by hand, you could make the zero position the same as the current angle
 * @param input angle
 */
void as5048a_setZeroArg(MotorDriver *driver, float arg_pos) {
	driver->zero_pos_map = fmod(arg_pos, _2PI);
 8001112:	ee17 0a90 	vmov	r0, s15
	driver->angle = as5048a_normalize(angle);
 8001116:	edc4 7a63 	vstr	s15, [r4, #396]	; 0x18c
	driver->zero_pos_map = fmod(arg_pos, _2PI);
 800111a:	f7ff fa1d 	bl	8000558 <__aeabi_f2d>
 800111e:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8001138 <as5048a_init+0x98>
 8001122:	ec41 0b10 	vmov	d0, r0, r1
 8001126:	f008 fb35 	bl	8009794 <fmod>
 800112a:	ec51 0b10 	vmov	r0, r1, d0
 800112e:	f7ff fd63 	bl	8000bf8 <__aeabi_d2f>
 8001132:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
}
 8001136:	bd10      	pop	{r4, pc}
 8001138:	60000000 	.word	0x60000000
 800113c:	401921fb 	.word	0x401921fb
 8001140:	40020400 	.word	0x40020400
 8001144:	39c90fdb 	.word	0x39c90fdb
 8001148:	40490fdb 	.word	0x40490fdb
 800114c:	c0490fdb 	.word	0xc0490fdb
 8001150:	40c90fdb 	.word	0x40c90fdb
 8001154:	00000000 	.word	0x00000000

08001158 <as5048a_getAngle>:
void as5048a_getAngle(MotorDriver *driver) {
 8001158:	b510      	push	{r4, lr}
	return as5048a_read(ss, REG_ANGLE);
 800115a:	f643 71ff 	movw	r1, #16383	; 0x3fff
void as5048a_getAngle(MotorDriver *driver) {
 800115e:	4604      	mov	r4, r0
	return as5048a_read(ss, REG_ANGLE);
 8001160:	8800      	ldrh	r0, [r0, #0]
 8001162:	f7ff ff15 	bl	8000f90 <as5048a_read>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 8001166:	ee07 0a90 	vmov	s15, r0
 800116a:	ed9f 6a19 	vldr	s12, [pc, #100]	; 80011d0 <as5048a_getAngle+0x78>
	angle += _PI;
 800116e:	eddf 6a19 	vldr	s13, [pc, #100]	; 80011d4 <as5048a_getAngle+0x7c>
	return 2 * ((float) angle * (_2PI * _1_16384) - _PI);
 8001172:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001176:	eddf 7a18 	vldr	s15, [pc, #96]	; 80011d8 <as5048a_getAngle+0x80>
 800117a:	eee7 7a06 	vfma.f32	s15, s14, s12
	angle += _PI;
 800117e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
	angle = fmod(angle, _2PI);
 8001182:	eee7 6a87 	vfma.f32	s13, s15, s14
 8001186:	ee16 0a90 	vmov	r0, s13
 800118a:	f7ff f9e5 	bl	8000558 <__aeabi_f2d>
 800118e:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 80011c8 <as5048a_getAngle+0x70>
 8001192:	ec41 0b10 	vmov	d0, r0, r1
 8001196:	f008 fafd 	bl	8009794 <fmod>
 800119a:	ec51 0b10 	vmov	r0, r1, d0
 800119e:	f7ff fd2b 	bl	8000bf8 <__aeabi_d2f>
 80011a2:	ee07 0a90 	vmov	s15, r0
	if (angle < 0) {
 80011a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		angle += _2PI;
 80011ae:	bf44      	itt	mi
 80011b0:	ed9f 7a0a 	vldrmi	s14, [pc, #40]	; 80011dc <as5048a_getAngle+0x84>
 80011b4:	ee77 7a87 	vaddmi.f32	s15, s15, s14
	angle -= _PI;
 80011b8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80011d4 <as5048a_getAngle+0x7c>
 80011bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
	driver->angle = as5048a_normalize(angle);
 80011c0:	edc4 7a63 	vstr	s15, [r4, #396]	; 0x18c
}
 80011c4:	bd10      	pop	{r4, pc}
 80011c6:	bf00      	nop
 80011c8:	60000000 	.word	0x60000000
 80011cc:	401921fb 	.word	0x401921fb
 80011d0:	39c90fdb 	.word	0x39c90fdb
 80011d4:	40490fdb 	.word	0x40490fdb
 80011d8:	c0490fdb 	.word	0xc0490fdb
 80011dc:	40c90fdb 	.word	0x40c90fdb

080011e0 <as5048a_getVelocity>:
}

/**@brief Calculate speed in /s using angular values and input time
 *@param Motor driver containing anglular values
 */
void as5048a_getVelocity(MotorDriver *driver){
 80011e0:	b538      	push	{r3, r4, r5, lr}
 80011e2:	4604      	mov	r4, r0
 80011e4:	ed2d 8b02 	vpush	{d8}

//	as5048a_getAngle(driver);
	uint32_t timestamp_us = get_us();
 80011e8:	f002 fedc 	bl	8003fa4 <get_us>

	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 80011ec:	f8d4 3198 	ldr.w	r3, [r4, #408]	; 0x198
 80011f0:	ed9f 8a39 	vldr	s16, [pc, #228]	; 80012d8 <as5048a_getVelocity+0xf8>
	if(T_samp <= 0 || T_samp > 0.5f) T_samp = 1e-3;

	/* Calculate difference between current and previous angles */
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 80011f4:	edd4 8a63 	vldr	s17, [r4, #396]	; 0x18c
	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 80011f8:	1ac3      	subs	r3, r0, r3
 80011fa:	ee07 3a90 	vmov	s15, r3
 80011fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
	uint32_t timestamp_us = get_us();
 8001202:	4605      	mov	r5, r0
	float T_samp = (timestamp_us - driver->prev_timestamp_us) * 1e-6f;
 8001204:	ee27 8a88 	vmul.f32	s16, s15, s16
	if(T_samp <= 0 || T_samp > 0.5f) T_samp = 1e-3;
 8001208:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800120c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001210:	d92e      	bls.n	8001270 <as5048a_getVelocity+0x90>
 8001212:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80012dc <as5048a_getVelocity+0xfc>
 8001216:	eef4 7ac7 	vcmpe.f32	s15, s14
 800121a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121e:	dc27      	bgt.n	8001270 <as5048a_getVelocity+0x90>
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 8001220:	eddf 7a2f 	vldr	s15, [pc, #188]	; 80012e0 <as5048a_getVelocity+0x100>
 8001224:	ed94 7a64 	vldr	s14, [r4, #400]	; 0x190
 8001228:	ee78 7aa7 	vadd.f32	s15, s17, s15
 800122c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001230:	ee17 0a90 	vmov	r0, s15
 8001234:	f7ff f990 	bl	8000558 <__aeabi_f2d>
 8001238:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80012c8 <as5048a_getVelocity+0xe8>
 800123c:	ec41 0b10 	vmov	d0, r0, r1
 8001240:	f008 faa8 	bl	8009794 <fmod>
 8001244:	a322      	add	r3, pc, #136	; (adr r3, 80012d0 <as5048a_getVelocity+0xf0>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	ec51 0b10 	vmov	r0, r1, d0
 800124e:	f7ff f823 	bl	8000298 <__aeabi_dsub>
 8001252:	f7ff fcd1 	bl	8000bf8 <__aeabi_d2f>

	/* Calculate velocity */
	driver->velocity = angle_diff/T_samp;
 8001256:	ee07 0a90 	vmov	s15, r0
 800125a:	eec7 7a88 	vdiv.f32	s15, s15, s16
	if(T_samp == 0) driver->velocity = 0;

	driver->prev_timestamp_us = timestamp_us;
 800125e:	f8c4 5198 	str.w	r5, [r4, #408]	; 0x198
	driver->prev_angle = driver->angle;
 8001262:	edc4 8a64 	vstr	s17, [r4, #400]	; 0x190
}
 8001266:	ecbd 8b02 	vpop	{d8}
	driver->velocity = angle_diff/T_samp;
 800126a:	edc4 7a67 	vstr	s15, [r4, #412]	; 0x19c
}
 800126e:	bd38      	pop	{r3, r4, r5, pc}
	float angle_diff = fmod(driver->angle - driver->prev_angle + _PI, _2PI) - _PI;
 8001270:	eddf 7a1b 	vldr	s15, [pc, #108]	; 80012e0 <as5048a_getVelocity+0x100>
 8001274:	ed94 7a64 	vldr	s14, [r4, #400]	; 0x190
 8001278:	ee78 7aa7 	vadd.f32	s15, s17, s15
 800127c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001280:	ee17 0a90 	vmov	r0, s15
 8001284:	f7ff f968 	bl	8000558 <__aeabi_f2d>
 8001288:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80012c8 <as5048a_getVelocity+0xe8>
 800128c:	ec41 0b10 	vmov	d0, r0, r1
 8001290:	f008 fa80 	bl	8009794 <fmod>
 8001294:	a30e      	add	r3, pc, #56	; (adr r3, 80012d0 <as5048a_getVelocity+0xf0>)
 8001296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129a:	ec51 0b10 	vmov	r0, r1, d0
 800129e:	f7fe fffb 	bl	8000298 <__aeabi_dsub>
 80012a2:	f7ff fca9 	bl	8000bf8 <__aeabi_d2f>
	driver->prev_angle = driver->angle;
 80012a6:	edc4 8a64 	vstr	s17, [r4, #400]	; 0x190
}
 80012aa:	ecbd 8b02 	vpop	{d8}
	driver->velocity = angle_diff/T_samp;
 80012ae:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80012e4 <as5048a_getVelocity+0x104>
	driver->prev_timestamp_us = timestamp_us;
 80012b2:	f8c4 5198 	str.w	r5, [r4, #408]	; 0x198
	driver->velocity = angle_diff/T_samp;
 80012b6:	ee07 0a10 	vmov	s14, r0
 80012ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012be:	edc4 7a67 	vstr	s15, [r4, #412]	; 0x19c
}
 80012c2:	bd38      	pop	{r3, r4, r5, pc}
 80012c4:	f3af 8000 	nop.w
 80012c8:	60000000 	.word	0x60000000
 80012cc:	401921fb 	.word	0x401921fb
 80012d0:	60000000 	.word	0x60000000
 80012d4:	400921fb 	.word	0x400921fb
 80012d8:	358637bd 	.word	0x358637bd
 80012dc:	48f42400 	.word	0x48f42400
 80012e0:	40490fdb 	.word	0x40490fdb
 80012e4:	4479ffff 	.word	0x4479ffff

080012e8 <bmi270_spi_init>:
uint16_t factor_zx_div = 512; //2^9

/*
 * @brief Initialization sequence for BMI270 as described on p. 20 in datasheet.
 */
void bmi270_spi_init() {
 80012e8:	b570      	push	{r4, r5, r6, lr}
	uint8_t chip_id = 0;

	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80012ea:	2201      	movs	r2, #1
void bmi270_spi_init() {
 80012ec:	b082      	sub	sp, #8
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80012ee:	4611      	mov	r1, r2
/*
 * @brief Read 8 bits of data from SDO-pin on BMI270.
 * @param Which BMI270-register to perform the read on
 */
uint8_t bmi270_spi_read_8(uint8_t reg) {
	uint8_t dummy = 0x00;
 80012f0:	2400      	movs	r4, #0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80012f2:	486a      	ldr	r0, [pc, #424]	; (800149c <bmi270_spi_init+0x1b4>)
 80012f4:	f003 fc60 	bl	8004bb8 <HAL_GPIO_WritePin>
	uint8_t data = 0x00;
	uint8_t cmd = reg | 0x80;
 80012f8:	2380      	movs	r3, #128	; 0x80

	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80012fa:	4868      	ldr	r0, [pc, #416]	; (800149c <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x80;
 80012fc:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001300:	4622      	mov	r2, r4
 8001302:	2101      	movs	r1, #1
	uint8_t dummy = 0x00;
 8001304:	f88d 4005 	strb.w	r4, [sp, #5]
	uint8_t data = 0x00;
 8001308:	f88d 4006 	strb.w	r4, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800130c:	f003 fc54 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001310:	f10d 0107 	add.w	r1, sp, #7
 8001314:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001318:	2201      	movs	r2, #1
 800131a:	4861      	ldr	r0, [pc, #388]	; (80014a0 <bmi270_spi_init+0x1b8>)
 800131c:	f003 fff6 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001320:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001324:	2201      	movs	r2, #1
 8001326:	f10d 0105 	add.w	r1, sp, #5
 800132a:	485d      	ldr	r0, [pc, #372]	; (80014a0 <bmi270_spi_init+0x1b8>)
 800132c:	f004 fa98 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001330:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001334:	f10d 0106 	add.w	r1, sp, #6
 8001338:	2201      	movs	r2, #1
 800133a:	4859      	ldr	r0, [pc, #356]	; (80014a0 <bmi270_spi_init+0x1b8>)
 800133c:	f004 fa90 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001340:	2201      	movs	r2, #1
 8001342:	4856      	ldr	r0, [pc, #344]	; (800149c <bmi270_spi_init+0x1b4>)
 8001344:	4611      	mov	r1, r2
 8001346:	f003 fc37 	bl	8004bb8 <HAL_GPIO_WritePin>

	return data;
 800134a:	f89d 3006 	ldrb.w	r3, [sp, #6]
	if (chip_id != 0x24) {
 800134e:	2b24      	cmp	r3, #36	; 0x24
 8001350:	d00a      	beq.n	8001368 <bmi270_spi_init+0x80>
void bmi270_print(uint16_t code) {
	if ((uint16_t*) code != NULL) {
		sprintf((char*) buff, "BMI270: %s\r\n", bmi270_codeToStr(code));
	}

	HAL_UART_Transmit(&huart2, buff, strlen((char*) buff), 200);
 8001352:	4854      	ldr	r0, [pc, #336]	; (80014a4 <bmi270_spi_init+0x1bc>)
 8001354:	f7fe ff44 	bl	80001e0 <strlen>
 8001358:	4952      	ldr	r1, [pc, #328]	; (80014a4 <bmi270_spi_init+0x1bc>)
 800135a:	b282      	uxth	r2, r0
 800135c:	23c8      	movs	r3, #200	; 0xc8
 800135e:	4852      	ldr	r0, [pc, #328]	; (80014a8 <bmi270_spi_init+0x1c0>)
 8001360:	f005 fa14 	bl	800678c <HAL_UART_Transmit>
}
 8001364:	b002      	add	sp, #8
 8001366:	bd70      	pop	{r4, r5, r6, pc}
		sprintf((char*) buff, "BMI270: %s\r\n", bmi270_codeToStr(code));
 8001368:	4a50      	ldr	r2, [pc, #320]	; (80014ac <bmi270_spi_init+0x1c4>)
 800136a:	4951      	ldr	r1, [pc, #324]	; (80014b0 <bmi270_spi_init+0x1c8>)
 800136c:	484d      	ldr	r0, [pc, #308]	; (80014a4 <bmi270_spi_init+0x1bc>)
 800136e:	f005 ff57 	bl	8007220 <siprintf>
	HAL_UART_Transmit(&huart2, buff, strlen((char*) buff), 200);
 8001372:	484c      	ldr	r0, [pc, #304]	; (80014a4 <bmi270_spi_init+0x1bc>)
 8001374:	f7fe ff34 	bl	80001e0 <strlen>
 8001378:	494a      	ldr	r1, [pc, #296]	; (80014a4 <bmi270_spi_init+0x1bc>)
 800137a:	b282      	uxth	r2, r0
 800137c:	23c8      	movs	r3, #200	; 0xc8
 800137e:	484a      	ldr	r0, [pc, #296]	; (80014a8 <bmi270_spi_init+0x1c0>)
 8001380:	f005 fa04 	bl	800678c <HAL_UART_Transmit>
	uint8_t cmd = reg | 0x00; //write command
 8001384:	237c      	movs	r3, #124	; 0x7c
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001386:	4845      	ldr	r0, [pc, #276]	; (800149c <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x00; //write command
 8001388:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800138c:	4622      	mov	r2, r4
 800138e:	2101      	movs	r1, #1
 8001390:	f88d 4006 	strb.w	r4, [sp, #6]
 8001394:	f003 fc10 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001398:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800139c:	2201      	movs	r2, #1
 800139e:	f10d 0107 	add.w	r1, sp, #7
 80013a2:	483f      	ldr	r0, [pc, #252]	; (80014a0 <bmi270_spi_init+0x1b8>)
 80013a4:	f003 ffb2 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80013a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ac:	2201      	movs	r2, #1
 80013ae:	f10d 0106 	add.w	r1, sp, #6
 80013b2:	483b      	ldr	r0, [pc, #236]	; (80014a0 <bmi270_spi_init+0x1b8>)
 80013b4:	f003 ffaa 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80013b8:	2201      	movs	r2, #1
 80013ba:	4611      	mov	r1, r2
 80013bc:	4837      	ldr	r0, [pc, #220]	; (800149c <bmi270_spi_init+0x1b4>)
 80013be:	f003 fbfb 	bl	8004bb8 <HAL_GPIO_WritePin>
		HAL_Delay(1);								//wait for 450us
 80013c2:	2001      	movs	r0, #1
 80013c4:	f002 fe72 	bl	80040ac <HAL_Delay>
	uint8_t cmd = reg | 0x00; //write command
 80013c8:	2359      	movs	r3, #89	; 0x59
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80013ca:	4834      	ldr	r0, [pc, #208]	; (800149c <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x00; //write command
 80013cc:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80013d0:	4622      	mov	r2, r4
 80013d2:	2101      	movs	r1, #1
 80013d4:	f88d 4006 	strb.w	r4, [sp, #6]
 80013d8:	f003 fbee 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80013dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013e0:	2201      	movs	r2, #1
 80013e2:	f10d 0107 	add.w	r1, sp, #7
 80013e6:	482e      	ldr	r0, [pc, #184]	; (80014a0 <bmi270_spi_init+0x1b8>)
 80013e8:	f003 ff90 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80013ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013f0:	2201      	movs	r2, #1
 80013f2:	f10d 0106 	add.w	r1, sp, #6
 80013f6:	482a      	ldr	r0, [pc, #168]	; (80014a0 <bmi270_spi_init+0x1b8>)
 80013f8:	f003 ff88 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	4611      	mov	r1, r2
 8001400:	4826      	ldr	r0, [pc, #152]	; (800149c <bmi270_spi_init+0x1b4>)
 8001402:	f003 fbd9 	bl	8004bb8 <HAL_GPIO_WritePin>
		bmi270_spi_write_burst(REG_INIT_DATA, bmi270_config_file, bmi270_config_size); //burst write to reg INIT_DATA. Start with byte 0.
 8001406:	4b2b      	ldr	r3, [pc, #172]	; (80014b4 <bmi270_spi_init+0x1cc>)
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001408:	4824      	ldr	r0, [pc, #144]	; (800149c <bmi270_spi_init+0x1b4>)
		bmi270_spi_write_burst(REG_INIT_DATA, bmi270_config_file, bmi270_config_size); //burst write to reg INIT_DATA. Start with byte 0.
 800140a:	881d      	ldrh	r5, [r3, #0]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800140c:	4622      	mov	r2, r4
	uint8_t cmd = reg | 0x00; //write command
 800140e:	235e      	movs	r3, #94	; 0x5e
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001410:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001412:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001416:	f003 fbcf 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800141a:	4821      	ldr	r0, [pc, #132]	; (80014a0 <bmi270_spi_init+0x1b8>)
 800141c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001420:	2201      	movs	r2, #1
 8001422:	f10d 0107 	add.w	r1, sp, #7
 8001426:	f003 ff71 	bl	800530c <HAL_SPI_Transmit>
	for (i = 0; i < data_size; i++) {
 800142a:	b17d      	cbz	r5, 800144c <bmi270_spi_init+0x164>
 800142c:	4c22      	ldr	r4, [pc, #136]	; (80014b8 <bmi270_spi_init+0x1d0>)
		HAL_SPI_Transmit(&hspi1, (uint8_t*) &data[i], 1, 0xFFFF);
 800142e:	4e1c      	ldr	r6, [pc, #112]	; (80014a0 <bmi270_spi_init+0x1b8>)
 8001430:	3d01      	subs	r5, #1
 8001432:	1c63      	adds	r3, r4, #1
 8001434:	fa13 f585 	uxtah	r5, r3, r5
 8001438:	2201      	movs	r2, #1
 800143a:	4621      	mov	r1, r4
 800143c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001440:	4414      	add	r4, r2
 8001442:	4630      	mov	r0, r6
 8001444:	f003 ff62 	bl	800530c <HAL_SPI_Transmit>
	for (i = 0; i < data_size; i++) {
 8001448:	42a5      	cmp	r5, r4
 800144a:	d1f5      	bne.n	8001438 <bmi270_spi_init+0x150>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	4614      	mov	r4, r2
 8001450:	4611      	mov	r1, r2
 8001452:	4812      	ldr	r0, [pc, #72]	; (800149c <bmi270_spi_init+0x1b4>)
 8001454:	f003 fbb0 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001458:	4621      	mov	r1, r4
	uint8_t cmd = reg | 0x00; //write command
 800145a:	2359      	movs	r3, #89	; 0x59
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800145c:	480f      	ldr	r0, [pc, #60]	; (800149c <bmi270_spi_init+0x1b4>)
	uint8_t cmd = reg | 0x00; //write command
 800145e:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	f88d 4006 	strb.w	r4, [sp, #6]
 8001468:	f003 fba6 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800146c:	f10d 0107 	add.w	r1, sp, #7
 8001470:	4622      	mov	r2, r4
 8001472:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001476:	480a      	ldr	r0, [pc, #40]	; (80014a0 <bmi270_spi_init+0x1b8>)
 8001478:	f003 ff48 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800147c:	f10d 0106 	add.w	r1, sp, #6
 8001480:	4622      	mov	r2, r4
 8001482:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001486:	4806      	ldr	r0, [pc, #24]	; (80014a0 <bmi270_spi_init+0x1b8>)
 8001488:	f003 ff40 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800148c:	4803      	ldr	r0, [pc, #12]	; (800149c <bmi270_spi_init+0x1b4>)
 800148e:	4622      	mov	r2, r4
 8001490:	4621      	mov	r1, r4
 8001492:	f003 fb91 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 8001496:	b002      	add	sp, #8
 8001498:	bd70      	pop	{r4, r5, r6, pc}
 800149a:	bf00      	nop
 800149c:	40020400 	.word	0x40020400
 80014a0:	2000e5dc 	.word	0x2000e5dc
 80014a4:	2000a2a0 	.word	0x2000a2a0
 80014a8:	2000e67c 	.word	0x2000e67c
 80014ac:	0800afb8 	.word	0x0800afb8
 80014b0:	0800afc8 	.word	0x0800afc8
 80014b4:	20002000 	.word	0x20002000
 80014b8:	20000000 	.word	0x20000000

080014bc <bmi270_spi_init_check>:
void bmi270_spi_init_check() {
 80014bc:	b570      	push	{r4, r5, r6, lr}
	sprintf((char*) buff, "BMI270: initialization sequence complete\r\n");
 80014be:	4d38      	ldr	r5, [pc, #224]	; (80015a0 <bmi270_spi_init_check+0xe4>)
 80014c0:	4c38      	ldr	r4, [pc, #224]	; (80015a4 <bmi270_spi_init_check+0xe8>)
 80014c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014ce:	c403      	stmia	r4!, {r0, r1}
 80014d0:	f824 2b02 	strh.w	r2, [r4], #2
 80014d4:	4621      	mov	r1, r4
 80014d6:	0c12      	lsrs	r2, r2, #16
void bmi270_spi_init_check() {
 80014d8:	b082      	sub	sp, #8
	sprintf((char*) buff, "BMI270: initialization sequence complete\r\n");
 80014da:	f801 292a 	strb.w	r2, [r1], #-42
	HAL_UART_Transmit(&huart2, buff, strlen(buff), 200);
 80014de:	23c8      	movs	r3, #200	; 0xc8
 80014e0:	222a      	movs	r2, #42	; 0x2a
 80014e2:	4831      	ldr	r0, [pc, #196]	; (80015a8 <bmi270_spi_init_check+0xec>)
 80014e4:	f005 f952 	bl	800678c <HAL_UART_Transmit>
	HAL_Delay(150); //wait >140 ms
 80014e8:	2096      	movs	r0, #150	; 0x96
 80014ea:	f002 fddf 	bl	80040ac <HAL_Delay>
	uint8_t dummy = 0x00;
 80014ee:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x80;
 80014f0:	23a1      	movs	r3, #161	; 0xa1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80014f2:	482e      	ldr	r0, [pc, #184]	; (80015ac <bmi270_spi_init_check+0xf0>)
	uint8_t dummy = 0x00;
 80014f4:	f88d 2005 	strb.w	r2, [sp, #5]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80014f8:	2101      	movs	r1, #1
	uint8_t data = 0x00;
 80014fa:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 80014fe:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001502:	f003 fb59 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001506:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800150a:	2201      	movs	r2, #1
 800150c:	f10d 0107 	add.w	r1, sp, #7
 8001510:	4827      	ldr	r0, [pc, #156]	; (80015b0 <bmi270_spi_init_check+0xf4>)
 8001512:	f003 fefb 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001516:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800151a:	2201      	movs	r2, #1
 800151c:	f10d 0105 	add.w	r1, sp, #5
 8001520:	4823      	ldr	r0, [pc, #140]	; (80015b0 <bmi270_spi_init_check+0xf4>)
 8001522:	f004 f99d 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001526:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800152a:	2201      	movs	r2, #1
 800152c:	f10d 0106 	add.w	r1, sp, #6
 8001530:	481f      	ldr	r0, [pc, #124]	; (80015b0 <bmi270_spi_init_check+0xf4>)
 8001532:	f004 f995 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	481c      	ldr	r0, [pc, #112]	; (80015ac <bmi270_spi_init_check+0xf0>)
 800153a:	4611      	mov	r1, r2
 800153c:	f003 fb3c 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 8001540:	f89d 3006 	ldrb.w	r3, [sp, #6]
	init_status &= 0x0F;
 8001544:	f003 030f 	and.w	r3, r3, #15
}

const char* bmi270_codeToStr(uint16_t code) {

	//error codes
	switch (code) {
 8001548:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800154c:	f5a3 4340 	sub.w	r3, r3, #49152	; 0xc000
 8001550:	2b07      	cmp	r3, #7
 8001552:	d806      	bhi.n	8001562 <bmi270_spi_init_check+0xa6>
 8001554:	e8df f003 	tbb	[pc, r3]
 8001558:	04211715 	.word	0x04211715
 800155c:	191b1d1f 	.word	0x191b1d1f
	case 0xc001:
		return "REG_INTERNAL_STATUS: init_ok";
	case 0xc002:
		return "REG_INTERNAL_STATUS: init_err";
	case 0xc003:
		return "REG_INTERNAL_STATUS: drv_error";
 8001560:	4e14      	ldr	r6, [pc, #80]	; (80015b4 <bmi270_spi_init_check+0xf8>)
		sprintf((char*) buff, "BMI270: %s\r\n", bmi270_codeToStr(code));
 8001562:	4915      	ldr	r1, [pc, #84]	; (80015b8 <bmi270_spi_init_check+0xfc>)
 8001564:	480f      	ldr	r0, [pc, #60]	; (80015a4 <bmi270_spi_init_check+0xe8>)
 8001566:	4632      	mov	r2, r6
 8001568:	f005 fe5a 	bl	8007220 <siprintf>
	HAL_UART_Transmit(&huart2, buff, strlen((char*) buff), 200);
 800156c:	480d      	ldr	r0, [pc, #52]	; (80015a4 <bmi270_spi_init_check+0xe8>)
 800156e:	f7fe fe37 	bl	80001e0 <strlen>
 8001572:	490c      	ldr	r1, [pc, #48]	; (80015a4 <bmi270_spi_init_check+0xe8>)
 8001574:	b282      	uxth	r2, r0
 8001576:	23c8      	movs	r3, #200	; 0xc8
 8001578:	480b      	ldr	r0, [pc, #44]	; (80015a8 <bmi270_spi_init_check+0xec>)
 800157a:	f005 f907 	bl	800678c <HAL_UART_Transmit>
}
 800157e:	b002      	add	sp, #8
 8001580:	bd70      	pop	{r4, r5, r6, pc}
	init_status |= 0xC000;
 8001582:	4e0e      	ldr	r6, [pc, #56]	; (80015bc <bmi270_spi_init_check+0x100>)
 8001584:	e7ed      	b.n	8001562 <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: init_ok";
 8001586:	4e0e      	ldr	r6, [pc, #56]	; (80015c0 <bmi270_spi_init_check+0x104>)
 8001588:	e7eb      	b.n	8001562 <bmi270_spi_init_check+0xa6>
	case 0xc005:
		return "REG_INTERNAL_STATUS: nvm_error";
	case 0xc006:
		return "REG_INTERNAL_STATUS: start_up_error";
	case 0xc007:
		return "REG_INTERNAL_STATUS: compat_error";
 800158a:	4e0e      	ldr	r6, [pc, #56]	; (80015c4 <bmi270_spi_init_check+0x108>)
 800158c:	e7e9      	b.n	8001562 <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: start_up_error";
 800158e:	4e0e      	ldr	r6, [pc, #56]	; (80015c8 <bmi270_spi_init_check+0x10c>)
 8001590:	e7e7      	b.n	8001562 <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: nvm_error";
 8001592:	4e0e      	ldr	r6, [pc, #56]	; (80015cc <bmi270_spi_init_check+0x110>)
 8001594:	e7e5      	b.n	8001562 <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: sns_stop";
 8001596:	4e0e      	ldr	r6, [pc, #56]	; (80015d0 <bmi270_spi_init_check+0x114>)
 8001598:	e7e3      	b.n	8001562 <bmi270_spi_init_check+0xa6>
		return "REG_INTERNAL_STATUS: init_err";
 800159a:	4e0e      	ldr	r6, [pc, #56]	; (80015d4 <bmi270_spi_init_check+0x118>)
 800159c:	e7e1      	b.n	8001562 <bmi270_spi_init_check+0xa6>
 800159e:	bf00      	nop
 80015a0:	0800b0e0 	.word	0x0800b0e0
 80015a4:	2000a2a0 	.word	0x2000a2a0
 80015a8:	2000e67c 	.word	0x2000e67c
 80015ac:	40020400 	.word	0x40020400
 80015b0:	2000e5dc 	.word	0x2000e5dc
 80015b4:	0800aff8 	.word	0x0800aff8
 80015b8:	0800afc8 	.word	0x0800afc8
 80015bc:	0800b0c0 	.word	0x0800b0c0
 80015c0:	0800b038 	.word	0x0800b038
 80015c4:	0800b058 	.word	0x0800b058
 80015c8:	0800b07c 	.word	0x0800b07c
 80015cc:	0800b0a0 	.word	0x0800b0a0
 80015d0:	0800afd8 	.word	0x0800afd8
 80015d4:	0800b018 	.word	0x0800b018

080015d8 <bmi270_pwr_conf>:
void bmi270_pwr_conf(uint8_t pwr_mode) {
 80015d8:	b530      	push	{r4, r5, lr}
	if (pwr_mode == BMI270_PWR_MODE_LOW) {
 80015da:	4604      	mov	r4, r0
void bmi270_pwr_conf(uint8_t pwr_mode) {
 80015dc:	b083      	sub	sp, #12
	if (pwr_mode == BMI270_PWR_MODE_LOW) {
 80015de:	b130      	cbz	r0, 80015ee <bmi270_pwr_conf+0x16>
	} else if (pwr_mode == BMI270_PWR_MODE_NORM) {
 80015e0:	2801      	cmp	r0, #1
 80015e2:	f000 80c9 	beq.w	8001778 <bmi270_pwr_conf+0x1a0>
	} else if (pwr_mode == BMI270_PWR_MODE_PERF) {
 80015e6:	2802      	cmp	r0, #2
 80015e8:	d063      	beq.n	80016b2 <bmi270_pwr_conf+0xda>
}
 80015ea:	b003      	add	sp, #12
 80015ec:	bd30      	pop	{r4, r5, pc}
	uint8_t cmd = reg | 0x00; //write command
 80015ee:	237d      	movs	r3, #125	; 0x7d
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80015f0:	4602      	mov	r2, r0
 80015f2:	2504      	movs	r5, #4
 80015f4:	4894      	ldr	r0, [pc, #592]	; (8001848 <bmi270_pwr_conf+0x270>)
 80015f6:	f88d 5006 	strb.w	r5, [sp, #6]
 80015fa:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 80015fc:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001600:	f003 fada 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001604:	f10d 0107 	add.w	r1, sp, #7
 8001608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800160c:	2201      	movs	r2, #1
 800160e:	488f      	ldr	r0, [pc, #572]	; (800184c <bmi270_pwr_conf+0x274>)
 8001610:	f003 fe7c 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001614:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001618:	f10d 0106 	add.w	r1, sp, #6
 800161c:	2201      	movs	r2, #1
 800161e:	488b      	ldr	r0, [pc, #556]	; (800184c <bmi270_pwr_conf+0x274>)
 8001620:	f003 fe74 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001624:	2201      	movs	r2, #1
 8001626:	4611      	mov	r1, r2
 8001628:	4887      	ldr	r0, [pc, #540]	; (8001848 <bmi270_pwr_conf+0x270>)
 800162a:	f003 fac5 	bl	8004bb8 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_ACC_CONF, 0x17); //disable the acc_filter_perf bit; set acc_bwp to 2 repetitions; set acc_odr to 50 Hz
 800162e:	2517      	movs	r5, #23
	uint8_t cmd = reg | 0x00; //write command
 8001630:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001632:	4622      	mov	r2, r4
 8001634:	4884      	ldr	r0, [pc, #528]	; (8001848 <bmi270_pwr_conf+0x270>)
	uint8_t cmd = reg | 0x00; //write command
 8001636:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800163a:	2101      	movs	r1, #1
 800163c:	f88d 5006 	strb.w	r5, [sp, #6]
 8001640:	f003 faba 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001644:	f10d 0107 	add.w	r1, sp, #7
 8001648:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800164c:	2201      	movs	r2, #1
 800164e:	487f      	ldr	r0, [pc, #508]	; (800184c <bmi270_pwr_conf+0x274>)
 8001650:	f003 fe5c 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001654:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001658:	f10d 0106 	add.w	r1, sp, #6
 800165c:	2201      	movs	r2, #1
 800165e:	487b      	ldr	r0, [pc, #492]	; (800184c <bmi270_pwr_conf+0x274>)
 8001660:	f003 fe54 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001664:	2201      	movs	r2, #1
 8001666:	4611      	mov	r1, r2
 8001668:	4877      	ldr	r0, [pc, #476]	; (8001848 <bmi270_pwr_conf+0x270>)
 800166a:	f003 faa5 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800166e:	4622      	mov	r2, r4
	uint8_t cmd = reg | 0x00; //write command
 8001670:	237c      	movs	r3, #124	; 0x7c
 8001672:	2403      	movs	r4, #3
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001674:	4874      	ldr	r0, [pc, #464]	; (8001848 <bmi270_pwr_conf+0x270>)
 8001676:	f88d 4006 	strb.w	r4, [sp, #6]
 800167a:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 800167c:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001680:	f003 fa9a 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001684:	f10d 0107 	add.w	r1, sp, #7
 8001688:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800168c:	2201      	movs	r2, #1
 800168e:	486f      	ldr	r0, [pc, #444]	; (800184c <bmi270_pwr_conf+0x274>)
 8001690:	f003 fe3c 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001694:	f10d 0106 	add.w	r1, sp, #6
 8001698:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800169c:	2201      	movs	r2, #1
 800169e:	486b      	ldr	r0, [pc, #428]	; (800184c <bmi270_pwr_conf+0x274>)
 80016a0:	f003 fe34 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80016a4:	2201      	movs	r2, #1
 80016a6:	4868      	ldr	r0, [pc, #416]	; (8001848 <bmi270_pwr_conf+0x270>)
 80016a8:	4611      	mov	r1, r2
 80016aa:	f003 fa85 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 80016ae:	b003      	add	sp, #12
 80016b0:	bd30      	pop	{r4, r5, pc}
	uint8_t cmd = reg | 0x00; //write command
 80016b2:	237d      	movs	r3, #125	; 0x7d
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80016b4:	4864      	ldr	r0, [pc, #400]	; (8001848 <bmi270_pwr_conf+0x270>)
	uint8_t cmd = reg | 0x00; //write command
 80016b6:	f88d 3007 	strb.w	r3, [sp, #7]
 80016ba:	250e      	movs	r5, #14
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80016bc:	2200      	movs	r2, #0
 80016be:	2101      	movs	r1, #1
 80016c0:	f88d 5006 	strb.w	r5, [sp, #6]
 80016c4:	f003 fa78 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80016c8:	f10d 0107 	add.w	r1, sp, #7
 80016cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016d0:	2201      	movs	r2, #1
 80016d2:	485e      	ldr	r0, [pc, #376]	; (800184c <bmi270_pwr_conf+0x274>)
 80016d4:	f003 fe1a 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80016d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016dc:	f10d 0106 	add.w	r1, sp, #6
 80016e0:	2201      	movs	r2, #1
 80016e2:	485a      	ldr	r0, [pc, #360]	; (800184c <bmi270_pwr_conf+0x274>)
 80016e4:	f003 fe12 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80016e8:	2201      	movs	r2, #1
 80016ea:	4611      	mov	r1, r2
 80016ec:	4856      	ldr	r0, [pc, #344]	; (8001848 <bmi270_pwr_conf+0x270>)
 80016ee:	f003 fa63 	bl	8004bb8 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_ACC_CONF, 0xA8); //enable the acc_filter_perf bit; set acc_bwp to normal mode; set acc_odr to 100 Hz
 80016f2:	25a8      	movs	r5, #168	; 0xa8
	uint8_t cmd = reg | 0x00; //write command
 80016f4:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80016f6:	4854      	ldr	r0, [pc, #336]	; (8001848 <bmi270_pwr_conf+0x270>)
 80016f8:	f88d 5006 	strb.w	r5, [sp, #6]
 80016fc:	2200      	movs	r2, #0
 80016fe:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001700:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001704:	f003 fa58 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001708:	f10d 0107 	add.w	r1, sp, #7
 800170c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001710:	2201      	movs	r2, #1
 8001712:	484e      	ldr	r0, [pc, #312]	; (800184c <bmi270_pwr_conf+0x274>)
 8001714:	f003 fdfa 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001718:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800171c:	f10d 0106 	add.w	r1, sp, #6
 8001720:	2201      	movs	r2, #1
 8001722:	484a      	ldr	r0, [pc, #296]	; (800184c <bmi270_pwr_conf+0x274>)
 8001724:	f003 fdf2 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001728:	2201      	movs	r2, #1
 800172a:	4611      	mov	r1, r2
 800172c:	4846      	ldr	r0, [pc, #280]	; (8001848 <bmi270_pwr_conf+0x270>)
 800172e:	f003 fa43 	bl	8004bb8 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_GYR_CONF, 0xE9); //enable the gyr_filter_perf bit; enable gyr_noise_perf bit; set gyr_bwp to normal mode; set gyr_odr to 200 Hz
 8001732:	25e9      	movs	r5, #233	; 0xe9
	uint8_t cmd = reg | 0x00; //write command
 8001734:	2342      	movs	r3, #66	; 0x42
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001736:	4844      	ldr	r0, [pc, #272]	; (8001848 <bmi270_pwr_conf+0x270>)
	uint8_t cmd = reg | 0x00; //write command
 8001738:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800173c:	2200      	movs	r2, #0
 800173e:	2101      	movs	r1, #1
 8001740:	f88d 5006 	strb.w	r5, [sp, #6]
 8001744:	f003 fa38 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001748:	f10d 0107 	add.w	r1, sp, #7
 800174c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001750:	2201      	movs	r2, #1
 8001752:	483e      	ldr	r0, [pc, #248]	; (800184c <bmi270_pwr_conf+0x274>)
 8001754:	f003 fdda 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001758:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800175c:	f10d 0106 	add.w	r1, sp, #6
 8001760:	2201      	movs	r2, #1
 8001762:	483a      	ldr	r0, [pc, #232]	; (800184c <bmi270_pwr_conf+0x274>)
 8001764:	f003 fdd2 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	4611      	mov	r1, r2
 800176c:	4836      	ldr	r0, [pc, #216]	; (8001848 <bmi270_pwr_conf+0x270>)
 800176e:	f003 fa23 	bl	8004bb8 <HAL_GPIO_WritePin>
	uint8_t cmd = reg | 0x00; //write command
 8001772:	237c      	movs	r3, #124	; 0x7c
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001774:	2200      	movs	r2, #0
 8001776:	e77d      	b.n	8001674 <bmi270_pwr_conf+0x9c>
	uint8_t cmd = reg | 0x00; //write command
 8001778:	237d      	movs	r3, #125	; 0x7d
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800177a:	4601      	mov	r1, r0
 800177c:	250e      	movs	r5, #14
 800177e:	4832      	ldr	r0, [pc, #200]	; (8001848 <bmi270_pwr_conf+0x270>)
 8001780:	f88d 5006 	strb.w	r5, [sp, #6]
 8001784:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x00; //write command
 8001786:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800178a:	f003 fa15 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800178e:	f10d 0107 	add.w	r1, sp, #7
 8001792:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001796:	4622      	mov	r2, r4
 8001798:	482c      	ldr	r0, [pc, #176]	; (800184c <bmi270_pwr_conf+0x274>)
 800179a:	f003 fdb7 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800179e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017a2:	f10d 0106 	add.w	r1, sp, #6
 80017a6:	4622      	mov	r2, r4
 80017a8:	4828      	ldr	r0, [pc, #160]	; (800184c <bmi270_pwr_conf+0x274>)
 80017aa:	f003 fdaf 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80017ae:	4826      	ldr	r0, [pc, #152]	; (8001848 <bmi270_pwr_conf+0x270>)
 80017b0:	4622      	mov	r2, r4
 80017b2:	4621      	mov	r1, r4
 80017b4:	f003 fa00 	bl	8004bb8 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_ACC_CONF, 0xA8); //enable the acc_filter_perf bit; set acc_bwp to normal mode; set acc_odr to 100 Hz
 80017b8:	25a8      	movs	r5, #168	; 0xa8
	uint8_t cmd = reg | 0x00; //write command
 80017ba:	2340      	movs	r3, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80017bc:	4822      	ldr	r0, [pc, #136]	; (8001848 <bmi270_pwr_conf+0x270>)
 80017be:	f88d 5006 	strb.w	r5, [sp, #6]
 80017c2:	2200      	movs	r2, #0
 80017c4:	4621      	mov	r1, r4
	uint8_t cmd = reg | 0x00; //write command
 80017c6:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80017ca:	f003 f9f5 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80017ce:	f10d 0107 	add.w	r1, sp, #7
 80017d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017d6:	4622      	mov	r2, r4
 80017d8:	481c      	ldr	r0, [pc, #112]	; (800184c <bmi270_pwr_conf+0x274>)
 80017da:	f003 fd97 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80017de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80017e2:	f10d 0106 	add.w	r1, sp, #6
 80017e6:	4622      	mov	r2, r4
 80017e8:	4818      	ldr	r0, [pc, #96]	; (800184c <bmi270_pwr_conf+0x274>)
 80017ea:	f003 fd8f 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80017ee:	4816      	ldr	r0, [pc, #88]	; (8001848 <bmi270_pwr_conf+0x270>)
 80017f0:	4622      	mov	r2, r4
 80017f2:	4621      	mov	r1, r4
 80017f4:	f003 f9e0 	bl	8004bb8 <HAL_GPIO_WritePin>
		bmi270_spi_write_8(REG_GYR_CONF, 0xA9); //enable the gyr_filter_perf bit; set gyr_bwp to normal mode; set gyr_odr to 200 Hz
 80017f8:	25a9      	movs	r5, #169	; 0xa9
	uint8_t cmd = reg | 0x00; //write command
 80017fa:	2342      	movs	r3, #66	; 0x42
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80017fc:	4812      	ldr	r0, [pc, #72]	; (8001848 <bmi270_pwr_conf+0x270>)
 80017fe:	f88d 5006 	strb.w	r5, [sp, #6]
 8001802:	2200      	movs	r2, #0
 8001804:	4621      	mov	r1, r4
	uint8_t cmd = reg | 0x00; //write command
 8001806:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800180a:	f003 f9d5 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800180e:	f10d 0107 	add.w	r1, sp, #7
 8001812:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001816:	4622      	mov	r2, r4
 8001818:	480c      	ldr	r0, [pc, #48]	; (800184c <bmi270_pwr_conf+0x274>)
 800181a:	f003 fd77 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800181e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001822:	f10d 0106 	add.w	r1, sp, #6
 8001826:	4622      	mov	r2, r4
 8001828:	4808      	ldr	r0, [pc, #32]	; (800184c <bmi270_pwr_conf+0x274>)
 800182a:	f003 fd6f 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800182e:	2502      	movs	r5, #2
 8001830:	4805      	ldr	r0, [pc, #20]	; (8001848 <bmi270_pwr_conf+0x270>)
 8001832:	4622      	mov	r2, r4
 8001834:	4621      	mov	r1, r4
 8001836:	f003 f9bf 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800183a:	4803      	ldr	r0, [pc, #12]	; (8001848 <bmi270_pwr_conf+0x270>)
 800183c:	f88d 5006 	strb.w	r5, [sp, #6]
	uint8_t cmd = reg | 0x00; //write command
 8001840:	237c      	movs	r3, #124	; 0x7c
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	4621      	mov	r1, r4
 8001846:	e719      	b.n	800167c <bmi270_pwr_conf+0xa4>
 8001848:	40020400 	.word	0x40020400
 800184c:	2000e5dc 	.word	0x2000e5dc

08001850 <bmi270_read_gyro>:
uint16_t bmi270_read_gyro(uint8_t axis){
 8001850:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t reg = 2 * axis + REG_DATA_14;
 8001852:	f100 0409 	add.w	r4, r0, #9
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001856:	4f31      	ldr	r7, [pc, #196]	; (800191c <bmi270_read_gyro+0xcc>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001858:	4d31      	ldr	r5, [pc, #196]	; (8001920 <bmi270_read_gyro+0xd0>)
	uint8_t reg = 2 * axis + REG_DATA_14;
 800185a:	0064      	lsls	r4, r4, #1
uint16_t bmi270_read_gyro(uint8_t axis){
 800185c:	b083      	sub	sp, #12
	uint8_t dummy = 0x00;
 800185e:	2600      	movs	r6, #0
	uint8_t reg = 2 * axis + REG_DATA_14;
 8001860:	b2e4      	uxtb	r4, r4
	uint8_t cmd = reg | 0x80;
 8001862:	f064 037f 	orn	r3, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001866:	4638      	mov	r0, r7
 8001868:	4632      	mov	r2, r6
 800186a:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 800186c:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t dummy = 0x00;
 8001870:	f88d 6005 	strb.w	r6, [sp, #5]
	uint8_t data = 0x00;
 8001874:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001878:	f003 f99e 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800187c:	f10d 0107 	add.w	r1, sp, #7
 8001880:	4628      	mov	r0, r5
 8001882:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001886:	2201      	movs	r2, #1
 8001888:	f003 fd40 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 800188c:	f10d 0105 	add.w	r1, sp, #5
 8001890:	4628      	mov	r0, r5
 8001892:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001896:	2201      	movs	r2, #1
 8001898:	f003 ffe2 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800189c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a0:	f10d 0106 	add.w	r1, sp, #6
 80018a4:	4628      	mov	r0, r5
 80018a6:	2201      	movs	r2, #1
 80018a8:	f003 ffda 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	4638      	mov	r0, r7
 80018b0:	4611      	mov	r1, r2
	data |= bmi270_spi_read_8(reg + 1)<<8;
 80018b2:	3401      	adds	r4, #1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80018b4:	f003 f980 	bl	8004bb8 <HAL_GPIO_WritePin>
	uint8_t cmd = reg | 0x80;
 80018b8:	f064 047f 	orn	r4, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80018bc:	4632      	mov	r2, r6
 80018be:	4638      	mov	r0, r7
 80018c0:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 80018c2:	f88d 4007 	strb.w	r4, [sp, #7]
	uint8_t dummy = 0x00;
 80018c6:	f88d 6005 	strb.w	r6, [sp, #5]
	return data;
 80018ca:	f89d 4006 	ldrb.w	r4, [sp, #6]
	uint8_t data = 0x00;
 80018ce:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80018d2:	f003 f971 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80018d6:	f10d 0107 	add.w	r1, sp, #7
 80018da:	4628      	mov	r0, r5
 80018dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e0:	2201      	movs	r2, #1
 80018e2:	f003 fd13 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 80018e6:	f10d 0105 	add.w	r1, sp, #5
 80018ea:	4628      	mov	r0, r5
 80018ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018f0:	2201      	movs	r2, #1
 80018f2:	f003 ffb5 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80018f6:	f10d 0106 	add.w	r1, sp, #6
 80018fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018fe:	4628      	mov	r0, r5
 8001900:	2201      	movs	r2, #1
 8001902:	f003 ffad 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001906:	2201      	movs	r2, #1
 8001908:	4638      	mov	r0, r7
 800190a:	4611      	mov	r1, r2
 800190c:	f003 f954 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 8001910:	f89d 0006 	ldrb.w	r0, [sp, #6]
}
 8001914:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
 8001918:	b003      	add	sp, #12
 800191a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800191c:	40020400 	.word	0x40020400
 8001920:	2000e5dc 	.word	0x2000e5dc

08001924 <bmi270_read_accel>:
uint16_t bmi270_read_accel(uint8_t axis){
 8001924:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t reg = 2 * axis + REG_DATA_8;
 8001926:	1d84      	adds	r4, r0, #6
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001928:	4f31      	ldr	r7, [pc, #196]	; (80019f0 <bmi270_read_accel+0xcc>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800192a:	4d32      	ldr	r5, [pc, #200]	; (80019f4 <bmi270_read_accel+0xd0>)
	uint8_t reg = 2 * axis + REG_DATA_8;
 800192c:	0064      	lsls	r4, r4, #1
uint16_t bmi270_read_accel(uint8_t axis){
 800192e:	b083      	sub	sp, #12
	uint8_t dummy = 0x00;
 8001930:	2600      	movs	r6, #0
	uint8_t reg = 2 * axis + REG_DATA_8;
 8001932:	b2e4      	uxtb	r4, r4
	uint8_t cmd = reg | 0x80;
 8001934:	f064 037f 	orn	r3, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001938:	4638      	mov	r0, r7
 800193a:	4632      	mov	r2, r6
 800193c:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 800193e:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t dummy = 0x00;
 8001942:	f88d 6005 	strb.w	r6, [sp, #5]
	uint8_t data = 0x00;
 8001946:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800194a:	f003 f935 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 800194e:	f10d 0107 	add.w	r1, sp, #7
 8001952:	4628      	mov	r0, r5
 8001954:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001958:	2201      	movs	r2, #1
 800195a:	f003 fcd7 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 800195e:	f10d 0105 	add.w	r1, sp, #5
 8001962:	4628      	mov	r0, r5
 8001964:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001968:	2201      	movs	r2, #1
 800196a:	f003 ff79 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 800196e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001972:	f10d 0106 	add.w	r1, sp, #6
 8001976:	4628      	mov	r0, r5
 8001978:	2201      	movs	r2, #1
 800197a:	f003 ff71 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 800197e:	2201      	movs	r2, #1
 8001980:	4638      	mov	r0, r7
 8001982:	4611      	mov	r1, r2
	data |= (bmi270_spi_read_8(reg + 1)<<8);
 8001984:	3401      	adds	r4, #1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001986:	f003 f917 	bl	8004bb8 <HAL_GPIO_WritePin>
	uint8_t cmd = reg | 0x80;
 800198a:	f064 047f 	orn	r4, r4, #127	; 0x7f
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 800198e:	4632      	mov	r2, r6
 8001990:	4638      	mov	r0, r7
 8001992:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 8001994:	f88d 4007 	strb.w	r4, [sp, #7]
	uint8_t dummy = 0x00;
 8001998:	f88d 6005 	strb.w	r6, [sp, #5]
	return data;
 800199c:	f89d 4006 	ldrb.w	r4, [sp, #6]
	uint8_t data = 0x00;
 80019a0:	f88d 6006 	strb.w	r6, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80019a4:	f003 f908 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80019a8:	f10d 0107 	add.w	r1, sp, #7
 80019ac:	4628      	mov	r0, r5
 80019ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019b2:	2201      	movs	r2, #1
 80019b4:	f003 fcaa 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 80019b8:	f10d 0105 	add.w	r1, sp, #5
 80019bc:	4628      	mov	r0, r5
 80019be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019c2:	2201      	movs	r2, #1
 80019c4:	f003 ff4c 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 80019c8:	f10d 0106 	add.w	r1, sp, #6
 80019cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019d0:	4628      	mov	r0, r5
 80019d2:	2201      	movs	r2, #1
 80019d4:	f003 ff44 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 80019d8:	2201      	movs	r2, #1
 80019da:	4638      	mov	r0, r7
 80019dc:	4611      	mov	r1, r2
 80019de:	f003 f8eb 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 80019e2:	f89d 0006 	ldrb.w	r0, [sp, #6]
}
 80019e6:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
 80019ea:	b003      	add	sp, #12
 80019ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40020400 	.word	0x40020400
 80019f4:	2000e5dc 	.word	0x2000e5dc

080019f8 <bmi270_spi_write_8>:
void bmi270_spi_write_8(uint8_t reg, uint8_t data) {
 80019f8:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 80019fa:	4c12      	ldr	r4, [pc, #72]	; (8001a44 <bmi270_spi_write_8+0x4c>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 80019fc:	4d12      	ldr	r5, [pc, #72]	; (8001a48 <bmi270_spi_write_8+0x50>)
void bmi270_spi_write_8(uint8_t reg, uint8_t data) {
 80019fe:	b084      	sub	sp, #16
 8001a00:	460b      	mov	r3, r1
 8001a02:	4606      	mov	r6, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a04:	2200      	movs	r2, #0
 8001a06:	4620      	mov	r0, r4
 8001a08:	2101      	movs	r1, #1
void bmi270_spi_write_8(uint8_t reg, uint8_t data) {
 8001a0a:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t cmd = reg | 0x00; //write command
 8001a0e:	f88d 600f 	strb.w	r6, [sp, #15]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a12:	f003 f8d1 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a16:	f10d 010f 	add.w	r1, sp, #15
 8001a1a:	4628      	mov	r0, r5
 8001a1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a20:	2201      	movs	r2, #1
 8001a22:	f003 fc73 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001a26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a2a:	f10d 0107 	add.w	r1, sp, #7
 8001a2e:	4628      	mov	r0, r5
 8001a30:	2201      	movs	r2, #1
 8001a32:	f003 fc6b 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001a36:	2201      	movs	r2, #1
 8001a38:	4620      	mov	r0, r4
 8001a3a:	4611      	mov	r1, r2
 8001a3c:	f003 f8bc 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 8001a40:	b004      	add	sp, #16
 8001a42:	bd70      	pop	{r4, r5, r6, pc}
 8001a44:	40020400 	.word	0x40020400
 8001a48:	2000e5dc 	.word	0x2000e5dc

08001a4c <bmi270_getGyroConf>:
void bmi270_getGyroConf(IMU *Imu){
 8001a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a4e:	4f22      	ldr	r7, [pc, #136]	; (8001ad8 <bmi270_getGyroConf+0x8c>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a50:	4e22      	ldr	r6, [pc, #136]	; (8001adc <bmi270_getGyroConf+0x90>)
void bmi270_getGyroConf(IMU *Imu){
 8001a52:	b083      	sub	sp, #12
	uint8_t dummy = 0x00;
 8001a54:	2400      	movs	r4, #0
void bmi270_getGyroConf(IMU *Imu){
 8001a56:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a58:	4622      	mov	r2, r4
 8001a5a:	4638      	mov	r0, r7
	uint8_t cmd = reg | 0x80;
 8001a5c:	23c2      	movs	r3, #194	; 0xc2
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a5e:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x80;
 8001a60:	f88d 3007 	strb.w	r3, [sp, #7]
	uint8_t dummy = 0x00;
 8001a64:	f88d 4005 	strb.w	r4, [sp, #5]
	uint8_t data = 0x00;
 8001a68:	f88d 4006 	strb.w	r4, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001a6c:	f003 f8a4 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001a70:	f10d 0107 	add.w	r1, sp, #7
 8001a74:	4630      	mov	r0, r6
 8001a76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f003 fc46 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001a80:	f10d 0105 	add.w	r1, sp, #5
 8001a84:	4630      	mov	r0, r6
 8001a86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f003 fee8 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001a90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a94:	f10d 0106 	add.w	r1, sp, #6
 8001a98:	4630      	mov	r0, r6
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f003 fee0 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	4611      	mov	r1, r2
 8001aa4:	4638      	mov	r0, r7
 8001aa6:	f003 f887 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 8001aaa:	f89d 3006 	ldrb.w	r3, [sp, #6]
	Imu->gyr_odr = read_data&0x0F;
 8001aae:	4622      	mov	r2, r4
 8001ab0:	f003 010f 	and.w	r1, r3, #15
 8001ab4:	f361 0207 	bfi	r2, r1, #0, #8
	Imu->gyr_bwp = read_data&0x30;
 8001ab8:	f003 0130 	and.w	r1, r3, #48	; 0x30
	Imu->gyr_odr = read_data&0x0F;
 8001abc:	f361 220f 	bfi	r2, r1, #8, #8
	Imu->gyr_noise_perf = read_data&0x40;
 8001ac0:	f003 0140 	and.w	r1, r3, #64	; 0x40
	Imu->gyr_odr = read_data&0x0F;
 8001ac4:	f361 4217 	bfi	r2, r1, #16, #8
	Imu->gyr_filter_perf = read_data&0x80;
 8001ac8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
	Imu->gyr_odr = read_data&0x0F;
 8001acc:	f363 621f 	bfi	r2, r3, #24, #8
 8001ad0:	f8c5 206a 	str.w	r2, [r5, #106]	; 0x6a
}
 8001ad4:	b003      	add	sp, #12
 8001ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ad8:	40020400 	.word	0x40020400
 8001adc:	2000e5dc 	.word	0x2000e5dc

08001ae0 <bmi270_setGyroConf>:
void bmi270_setGyroConf(IMU *Imu){
 8001ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001ae2:	4c43      	ldr	r4, [pc, #268]	; (8001bf0 <bmi270_setGyroConf+0x110>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001ae4:	4d43      	ldr	r5, [pc, #268]	; (8001bf4 <bmi270_setGyroConf+0x114>)
 8001ae6:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
void bmi270_setGyroConf(IMU *Imu){
 8001aea:	b083      	sub	sp, #12
 8001aec:	4606      	mov	r6, r0
	uint8_t cmd = reg | 0x00; //write command
 8001aee:	2742      	movs	r7, #66	; 0x42
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001af0:	4620      	mov	r0, r4
 8001af2:	2200      	movs	r2, #0
 8001af4:	2101      	movs	r1, #1
 8001af6:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t cmd = reg | 0x00; //write command
 8001afa:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001afe:	f003 f85b 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001b02:	f10d 0107 	add.w	r1, sp, #7
 8001b06:	4628      	mov	r0, r5
 8001b08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	f003 fbfd 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001b12:	f10d 0106 	add.w	r1, sp, #6
 8001b16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b1a:	4628      	mov	r0, r5
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f003 fbf5 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001b22:	2201      	movs	r2, #1
 8001b24:	4620      	mov	r0, r4
 8001b26:	4611      	mov	r1, r2
 8001b28:	f003 f846 	bl	8004bb8 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_GYR_CONF, Imu->gyr_bwp);
 8001b2c:	f896 306b 	ldrb.w	r3, [r6, #107]	; 0x6b
 8001b30:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b34:	4620      	mov	r0, r4
 8001b36:	2200      	movs	r2, #0
 8001b38:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001b3a:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b3e:	f003 f83b 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001b42:	f10d 0107 	add.w	r1, sp, #7
 8001b46:	4628      	mov	r0, r5
 8001b48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f003 fbdd 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001b52:	f10d 0106 	add.w	r1, sp, #6
 8001b56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b5a:	4628      	mov	r0, r5
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f003 fbd5 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001b62:	2201      	movs	r2, #1
 8001b64:	4620      	mov	r0, r4
 8001b66:	4611      	mov	r1, r2
 8001b68:	f003 f826 	bl	8004bb8 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_GYR_CONF, Imu->gyr_noise_perf);
 8001b6c:	f896 306c 	ldrb.w	r3, [r6, #108]	; 0x6c
 8001b70:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b74:	4620      	mov	r0, r4
 8001b76:	2200      	movs	r2, #0
 8001b78:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001b7a:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001b7e:	f003 f81b 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001b82:	f10d 0107 	add.w	r1, sp, #7
 8001b86:	4628      	mov	r0, r5
 8001b88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f003 fbbd 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001b92:	f10d 0106 	add.w	r1, sp, #6
 8001b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b9a:	4628      	mov	r0, r5
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f003 fbb5 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	4620      	mov	r0, r4
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	f003 f806 	bl	8004bb8 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_GYR_CONF, Imu->gyr_filter_perf);
 8001bac:	f896 306d 	ldrb.w	r3, [r6, #109]	; 0x6d
 8001bb0:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001bba:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001bbe:	f002 fffb 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001bc2:	f10d 0107 	add.w	r1, sp, #7
 8001bc6:	4628      	mov	r0, r5
 8001bc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bcc:	2201      	movs	r2, #1
 8001bce:	f003 fb9d 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001bd2:	f10d 0106 	add.w	r1, sp, #6
 8001bd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bda:	4628      	mov	r0, r5
 8001bdc:	2201      	movs	r2, #1
 8001bde:	f003 fb95 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001be2:	2201      	movs	r2, #1
 8001be4:	4620      	mov	r0, r4
 8001be6:	4611      	mov	r1, r2
 8001be8:	f002 ffe6 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 8001bec:	b003      	add	sp, #12
 8001bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bf0:	40020400 	.word	0x40020400
 8001bf4:	2000e5dc 	.word	0x2000e5dc

08001bf8 <bmi270_getAccConf>:
void bmi270_getAccConf(IMU *Imu){
 8001bf8:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001bfa:	4e1e      	ldr	r6, [pc, #120]	; (8001c74 <bmi270_getAccConf+0x7c>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001bfc:	4d1e      	ldr	r5, [pc, #120]	; (8001c78 <bmi270_getAccConf+0x80>)
void bmi270_getAccConf(IMU *Imu){
 8001bfe:	b082      	sub	sp, #8
 8001c00:	4604      	mov	r4, r0
	uint8_t dummy = 0x00;
 8001c02:	2200      	movs	r2, #0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c04:	4630      	mov	r0, r6
	uint8_t cmd = reg | 0x80;
 8001c06:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c08:	2101      	movs	r1, #1
	uint8_t dummy = 0x00;
 8001c0a:	f88d 2005 	strb.w	r2, [sp, #5]
	uint8_t data = 0x00;
 8001c0e:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001c12:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c16:	f002 ffcf 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001c1a:	f10d 0107 	add.w	r1, sp, #7
 8001c1e:	4628      	mov	r0, r5
 8001c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c24:	2201      	movs	r2, #1
 8001c26:	f003 fb71 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001c2a:	f10d 0105 	add.w	r1, sp, #5
 8001c2e:	4628      	mov	r0, r5
 8001c30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c34:	2201      	movs	r2, #1
 8001c36:	f003 fe13 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c3e:	f10d 0106 	add.w	r1, sp, #6
 8001c42:	4628      	mov	r0, r5
 8001c44:	2201      	movs	r2, #1
 8001c46:	f003 fe0b 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	4611      	mov	r1, r2
 8001c4e:	4630      	mov	r0, r6
 8001c50:	f002 ffb2 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 8001c54:	f89d 3006 	ldrb.w	r3, [sp, #6]
	Imu->acc_odr = read_data&0x0F;
 8001c58:	f003 010f 	and.w	r1, r3, #15
	Imu->acc_bwp = read_data&0x70;
 8001c5c:	f003 0270 	and.w	r2, r3, #112	; 0x70
	Imu->acc_filter_perf = read_data&0x80;
 8001c60:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
	Imu->acc_odr = read_data&0x0F;
 8001c64:	f884 106e 	strb.w	r1, [r4, #110]	; 0x6e
	Imu->acc_bwp = read_data&0x70;
 8001c68:	f884 206f 	strb.w	r2, [r4, #111]	; 0x6f
	Imu->acc_filter_perf = read_data&0x80;
 8001c6c:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 8001c70:	b002      	add	sp, #8
 8001c72:	bd70      	pop	{r4, r5, r6, pc}
 8001c74:	40020400 	.word	0x40020400
 8001c78:	2000e5dc 	.word	0x2000e5dc

08001c7c <bmi270_setAccConf>:
void bmi270_setAccConf(IMU *Imu){
 8001c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c7e:	4c33      	ldr	r4, [pc, #204]	; (8001d4c <bmi270_setAccConf+0xd0>)
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001c80:	4d33      	ldr	r5, [pc, #204]	; (8001d50 <bmi270_setAccConf+0xd4>)
 8001c82:	f890 306e 	ldrb.w	r3, [r0, #110]	; 0x6e
void bmi270_setAccConf(IMU *Imu){
 8001c86:	b083      	sub	sp, #12
 8001c88:	4606      	mov	r6, r0
	uint8_t cmd = reg | 0x00; //write command
 8001c8a:	2740      	movs	r7, #64	; 0x40
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2101      	movs	r1, #1
 8001c92:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t cmd = reg | 0x00; //write command
 8001c96:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001c9a:	f002 ff8d 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001c9e:	f10d 0107 	add.w	r1, sp, #7
 8001ca2:	4628      	mov	r0, r5
 8001ca4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f003 fb2f 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001cae:	f10d 0106 	add.w	r1, sp, #6
 8001cb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cb6:	4628      	mov	r0, r5
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f003 fb27 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	4620      	mov	r0, r4
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	f002 ff78 	bl	8004bb8 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_ACC_CONF, Imu->acc_bwp);
 8001cc8:	f896 306f 	ldrb.w	r3, [r6, #111]	; 0x6f
 8001ccc:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001cd0:	4620      	mov	r0, r4
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001cd6:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001cda:	f002 ff6d 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001cde:	f10d 0107 	add.w	r1, sp, #7
 8001ce2:	4628      	mov	r0, r5
 8001ce4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f003 fb0f 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001cee:	f10d 0106 	add.w	r1, sp, #6
 8001cf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001cf6:	4628      	mov	r0, r5
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f003 fb07 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001cfe:	2201      	movs	r2, #1
 8001d00:	4620      	mov	r0, r4
 8001d02:	4611      	mov	r1, r2
 8001d04:	f002 ff58 	bl	8004bb8 <HAL_GPIO_WritePin>
	bmi270_spi_write_8(REG_ACC_CONF, Imu->acc_filter_perf);
 8001d08:	f896 3070 	ldrb.w	r3, [r6, #112]	; 0x70
 8001d0c:	f88d 3006 	strb.w	r3, [sp, #6]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d10:	4620      	mov	r0, r4
 8001d12:	2200      	movs	r2, #0
 8001d14:	2101      	movs	r1, #1
	uint8_t cmd = reg | 0x00; //write command
 8001d16:	f88d 7007 	strb.w	r7, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d1a:	f002 ff4d 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001d1e:	f10d 0107 	add.w	r1, sp, #7
 8001d22:	4628      	mov	r0, r5
 8001d24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f003 faef 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001d2e:	f10d 0106 	add.w	r1, sp, #6
 8001d32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d36:	4628      	mov	r0, r5
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f003 fae7 	bl	800530c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001d3e:	2201      	movs	r2, #1
 8001d40:	4620      	mov	r0, r4
 8001d42:	4611      	mov	r1, r2
 8001d44:	f002 ff38 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 8001d48:	b003      	add	sp, #12
 8001d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d4c:	40020400 	.word	0x40020400
 8001d50:	2000e5dc 	.word	0x2000e5dc

08001d54 <bmi270_getGyroRange>:
void bmi270_getGyroRange(IMU *Imu){
 8001d54:	b510      	push	{r4, lr}
 8001d56:	b082      	sub	sp, #8
	uint8_t dummy = 0x00;
 8001d58:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x80;
 8001d5a:	23c3      	movs	r3, #195	; 0xc3
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d5c:	2101      	movs	r1, #1
void bmi270_getGyroRange(IMU *Imu){
 8001d5e:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d60:	482e      	ldr	r0, [pc, #184]	; (8001e1c <bmi270_getGyroRange+0xc8>)
	uint8_t dummy = 0x00;
 8001d62:	f88d 2005 	strb.w	r2, [sp, #5]
	uint8_t data = 0x00;
 8001d66:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001d6a:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001d6e:	f002 ff23 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001d72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d76:	2201      	movs	r2, #1
 8001d78:	f10d 0107 	add.w	r1, sp, #7
 8001d7c:	4828      	ldr	r0, [pc, #160]	; (8001e20 <bmi270_getGyroRange+0xcc>)
 8001d7e:	f003 fac5 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d86:	2201      	movs	r2, #1
 8001d88:	f10d 0105 	add.w	r1, sp, #5
 8001d8c:	4824      	ldr	r0, [pc, #144]	; (8001e20 <bmi270_getGyroRange+0xcc>)
 8001d8e:	f003 fd67 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001d92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d96:	2201      	movs	r2, #1
 8001d98:	f10d 0106 	add.w	r1, sp, #6
 8001d9c:	4820      	ldr	r0, [pc, #128]	; (8001e20 <bmi270_getGyroRange+0xcc>)
 8001d9e:	f003 fd5f 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001da2:	2201      	movs	r2, #1
 8001da4:	481d      	ldr	r0, [pc, #116]	; (8001e1c <bmi270_getGyroRange+0xc8>)
 8001da6:	4611      	mov	r1, r2
 8001da8:	f002 ff06 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 8001dac:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001db0:	2b04      	cmp	r3, #4
 8001db2:	d82c      	bhi.n	8001e0e <bmi270_getGyroRange+0xba>
 8001db4:	e8df f003 	tbb	[pc, r3]
 8001db8:	231b130b 	.word	0x231b130b
 8001dbc:	03          	.byte	0x03
 8001dbd:	00          	.byte	0x00
		Imu->gyr_range = BMI270_GYRO_125_DPS;
 8001dbe:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <bmi270_getGyroRange+0xd0>)
		break;
 8001dc0:	eddf 7a19 	vldr	s15, [pc, #100]	; 8001e28 <bmi270_getGyroRange+0xd4>
		Imu->gyr_range = BMI270_GYRO_125_DPS;
 8001dc4:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001dc6:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_2000_DPS;
 8001dce:	4b17      	ldr	r3, [pc, #92]	; (8001e2c <bmi270_getGyroRange+0xd8>)
		break;
 8001dd0:	eddf 7a17 	vldr	s15, [pc, #92]	; 8001e30 <bmi270_getGyroRange+0xdc>
		Imu->gyr_range = BMI270_GYRO_2000_DPS;
 8001dd4:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001dd6:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001dda:	b002      	add	sp, #8
 8001ddc:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_1000_DPS;
 8001dde:	4b15      	ldr	r3, [pc, #84]	; (8001e34 <bmi270_getGyroRange+0xe0>)
		break;
 8001de0:	eddf 7a15 	vldr	s15, [pc, #84]	; 8001e38 <bmi270_getGyroRange+0xe4>
		Imu->gyr_range = BMI270_GYRO_1000_DPS;
 8001de4:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001de6:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001dea:	b002      	add	sp, #8
 8001dec:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_500_DPS;
 8001dee:	4b13      	ldr	r3, [pc, #76]	; (8001e3c <bmi270_getGyroRange+0xe8>)
		break;
 8001df0:	eddf 7a13 	vldr	s15, [pc, #76]	; 8001e40 <bmi270_getGyroRange+0xec>
		Imu->gyr_range = BMI270_GYRO_500_DPS;
 8001df4:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001df6:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001dfa:	b002      	add	sp, #8
 8001dfc:	bd10      	pop	{r4, pc}
		Imu->gyr_range = BMI270_GYRO_250_DPS;
 8001dfe:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <bmi270_getGyroRange+0xf0>)
		break;
 8001e00:	eddf 7a11 	vldr	s15, [pc, #68]	; 8001e48 <bmi270_getGyroRange+0xf4>
		Imu->gyr_range = BMI270_GYRO_250_DPS;
 8001e04:	6023      	str	r3, [r4, #0]
	Imu->inv_gyr_range = 1/Imu->gyr_range;
 8001e06:	edc4 7a02 	vstr	s15, [r4, #8]
}
 8001e0a:	b002      	add	sp, #8
 8001e0c:	bd10      	pop	{r4, pc}
 8001e0e:	ed94 7a00 	vldr	s14, [r4]
 8001e12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e1a:	e7d4      	b.n	8001dc6 <bmi270_getGyroRange+0x72>
 8001e1c:	40020400 	.word	0x40020400
 8001e20:	2000e5dc 	.word	0x2000e5dc
 8001e24:	4383126f 	.word	0x4383126f
 8001e28:	3b79ffff 	.word	0x3b79ffff
 8001e2c:	4183126f 	.word	0x4183126f
 8001e30:	3d79ffff 	.word	0x3d79ffff
 8001e34:	4203126f 	.word	0x4203126f
 8001e38:	3cf9ffff 	.word	0x3cf9ffff
 8001e3c:	4283126f 	.word	0x4283126f
 8001e40:	3c79ffff 	.word	0x3c79ffff
 8001e44:	4303126f 	.word	0x4303126f
 8001e48:	3bf9ffff 	.word	0x3bf9ffff

08001e4c <bmi270_getAccelRange>:
void bmi270_getAccelRange(IMU *Imu){
 8001e4c:	b510      	push	{r4, lr}
 8001e4e:	b082      	sub	sp, #8
	uint8_t dummy = 0x00;
 8001e50:	2200      	movs	r2, #0
	uint8_t cmd = reg | 0x80;
 8001e52:	23c1      	movs	r3, #193	; 0xc1
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001e54:	2101      	movs	r1, #1
void bmi270_getAccelRange(IMU *Imu){
 8001e56:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001e58:	482c      	ldr	r0, [pc, #176]	; (8001f0c <bmi270_getAccelRange+0xc0>)
	uint8_t dummy = 0x00;
 8001e5a:	f88d 2005 	strb.w	r2, [sp, #5]
	uint8_t data = 0x00;
 8001e5e:	f88d 2006 	strb.w	r2, [sp, #6]
	uint8_t cmd = reg | 0x80;
 8001e62:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_RESET);
 8001e66:	f002 fea7 	bl	8004bb8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) &cmd, 1, 0xFFFF);
 8001e6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f10d 0107 	add.w	r1, sp, #7
 8001e74:	4826      	ldr	r0, [pc, #152]	; (8001f10 <bmi270_getAccelRange+0xc4>)
 8001e76:	f003 fa49 	bl	800530c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &dummy, 1, 0xFFFF);
 8001e7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f10d 0105 	add.w	r1, sp, #5
 8001e84:	4822      	ldr	r0, [pc, #136]	; (8001f10 <bmi270_getAccelRange+0xc4>)
 8001e86:	f003 fceb 	bl	8005860 <HAL_SPI_Receive>
	HAL_SPI_Receive(&hspi1, (uint8_t*) &data, 1, 0xFFFF);
 8001e8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f10d 0106 	add.w	r1, sp, #6
 8001e94:	481e      	ldr	r0, [pc, #120]	; (8001f10 <bmi270_getAccelRange+0xc4>)
 8001e96:	f003 fce3 	bl	8005860 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(PINBUS_BMI270, PIN_BMI270_CS, GPIO_PIN_SET);
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	481b      	ldr	r0, [pc, #108]	; (8001f0c <bmi270_getAccelRange+0xc0>)
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	f002 fe8a 	bl	8004bb8 <HAL_GPIO_WritePin>
	return data;
 8001ea4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d827      	bhi.n	8001efc <bmi270_getAccelRange+0xb0>
 8001eac:	e8df f003 	tbb	[pc, r3]
 8001eb0:	021d140b 	.word	0x021d140b
		Imu->acc_range = BMI270_ACCEL_16G;
 8001eb4:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
		break;
 8001eb8:	eddf 7a16 	vldr	s15, [pc, #88]	; 8001f14 <bmi270_getAccelRange+0xc8>
		Imu->acc_range = BMI270_ACCEL_16G;
 8001ebc:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001ebe:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001ec2:	b002      	add	sp, #8
 8001ec4:	bd10      	pop	{r4, pc}
		break;
 8001ec6:	eddf 7a14 	vldr	s15, [pc, #80]	; 8001f18 <bmi270_getAccelRange+0xcc>
		Imu->acc_range = BMI270_ACCEL_2G;
 8001eca:	f04f 438d 	mov.w	r3, #1182793728	; 0x46800000
 8001ece:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001ed0:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001ed4:	b002      	add	sp, #8
 8001ed6:	bd10      	pop	{r4, pc}
		break;
 8001ed8:	eddf 7a10 	vldr	s15, [pc, #64]	; 8001f1c <bmi270_getAccelRange+0xd0>
		Imu->acc_range = BMI270_ACCEL_4G;
 8001edc:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 8001ee0:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001ee2:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001ee6:	b002      	add	sp, #8
 8001ee8:	bd10      	pop	{r4, pc}
		break;
 8001eea:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8001f20 <bmi270_getAccelRange+0xd4>
		Imu->acc_range = BMI270_ACCEL_8G;
 8001eee:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001ef2:	6063      	str	r3, [r4, #4]
	Imu->inv_acc_range = 1/Imu->acc_range;
 8001ef4:	edc4 7a03 	vstr	s15, [r4, #12]
}
 8001ef8:	b002      	add	sp, #8
 8001efa:	bd10      	pop	{r4, pc}
 8001efc:	ed94 7a01 	vldr	s14, [r4, #4]
 8001f00:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f08:	e7d9      	b.n	8001ebe <bmi270_getAccelRange+0x72>
 8001f0a:	bf00      	nop
 8001f0c:	40020400 	.word	0x40020400
 8001f10:	2000e5dc 	.word	0x2000e5dc
 8001f14:	3a000000 	.word	0x3a000000
 8001f18:	38800000 	.word	0x38800000
 8001f1c:	39000000 	.word	0x39000000
 8001f20:	39800000 	.word	0x39800000

08001f24 <bmi270_calibrateInit>:
	Imu->calibration_c = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
	Imu->gyr_lim_min_x = lim;
 8001f2a:	ed80 0a10 	vstr	s0, [r0, #64]	; 0x40
	Imu->gyr_lim_min_y = lim;
 8001f2e:	ed80 0a11 	vstr	s0, [r0, #68]	; 0x44
	Imu->gyr_lim_min_z = lim;
 8001f32:	ed80 0a12 	vstr	s0, [r0, #72]	; 0x48
	Imu->gyr_lim_max_x = lim;
 8001f36:	ed80 0a13 	vstr	s0, [r0, #76]	; 0x4c
	Imu->gyr_lim_max_y = lim;
 8001f3a:	ed80 0a14 	vstr	s0, [r0, #80]	; 0x50
	Imu->gyr_lim_max_z = lim;
 8001f3e:	ed80 0a15 	vstr	s0, [r0, #84]	; 0x54
}
 8001f42:	4770      	bx	lr

08001f44 <drv8313_init>:
 * 1: Set nRESET and nSLEEP to inactive HIGH to enable the three phase H-bridge.
 * 2: Read the nFAULT pin. If the pin is active HIGH, the initialization stops. If inactive LOW, the procedure continues.
 * 3: Pass references to timers and timer channels so that the PWM function of each timer may be used.
 * 4: Start PWM.
 */
uint8_t drv8313_init(MotorDriver *driver, TIM_HandleTypeDef *htim) {
 8001f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f46:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 8001f48:	4853      	ldr	r0, [pc, #332]	; (8002098 <drv8313_init+0x154>)
uint8_t drv8313_init(MotorDriver *driver, TIM_HandleTypeDef *htim) {
 8001f4a:	460e      	mov	r6, r1
 8001f4c:	ed2d 8b02 	vpush	{d8}
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 8001f50:	2201      	movs	r2, #1
 8001f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
//	HAL_Delay(1); //Misread prevention delay.

	/* Wait for nFAULT to flag inactive HIGH, before init */
	while(!HAL_GPIO_ReadPin(PINBUS_DRV8313, driver->PIN_nFAULT)) {
 8001f56:	4605      	mov	r5, r0
	HAL_GPIO_WritePin(PINBUS_DRV8313, PIN_nSLEEP, GPIO_PIN_SET); /* Enable the unit by setting nRESET + nSLEEP to HIGH*/
 8001f58:	f002 fe2e 	bl	8004bb8 <HAL_GPIO_WritePin>
	while(!HAL_GPIO_ReadPin(PINBUS_DRV8313, driver->PIN_nFAULT)) {
 8001f5c:	8861      	ldrh	r1, [r4, #2]
 8001f5e:	4628      	mov	r0, r5
 8001f60:	f002 fe24 	bl	8004bac <HAL_GPIO_ReadPin>
 8001f64:	2800      	cmp	r0, #0
 8001f66:	d0f9      	beq.n	8001f5c <drv8313_init+0x18>
	}

	driver->update_ctr = 0;
 8001f68:	2100      	movs	r1, #0

	driver->timer = htim;

	driver->pwm_ch1 = TIM_CHANNEL_1;
 8001f6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
	driver->pwm_ch2 = TIM_CHANNEL_2;
	driver->pwm_ch3 = TIM_CHANNEL_3;
 8001f6e:	2308      	movs	r3, #8
	driver->update_ctr = 0;
 8001f70:	80a1      	strh	r1, [r4, #4]
	driver->pwm_ch1 = TIM_CHANNEL_1;
 8001f72:	f8a4 2174 	strh.w	r2, [r4, #372]	; 0x174
	driver->pwm_ch3 = TIM_CHANNEL_3;
 8001f76:	f884 3176 	strb.w	r3, [r4, #374]	; 0x176
	driver->timer = htim;
 8001f7a:	f8c4 6170 	str.w	r6, [r4, #368]	; 0x170

	/* PID config */
	PID_Init(&driver->d_reg);
 8001f7e:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8001f82:	f001 fceb 	bl	800395c <PID_Init>
	PID_Init(&driver->q_reg);
 8001f86:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8001f8a:	f001 fce7 	bl	800395c <PID_Init>
	PID_Init(&driver->speed_reg);
 8001f8e:	f104 0098 	add.w	r0, r4, #152	; 0x98
 8001f92:	f001 fce3 	bl	800395c <PID_Init>
	PID_Init(&driver->pos_reg);
 8001f96:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
 8001f9a:	f001 fcdf 	bl	800395c <PID_Init>
	PID_Init(&driver->imu_reg);
 8001f9e:	f504 7080 	add.w	r0, r4, #256	; 0x100
 8001fa2:	f001 fcdb 	bl	800395c <PID_Init>

	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
	driver->q_reg.lim_min = -BLDC_MAX_VOLTAGE;
	driver->q_reg.lim_max = BLDC_MAX_VOLTAGE;
	driver->speed_reg.lim_min = -BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fa6:	4d3d      	ldr	r5, [pc, #244]	; (800209c <drv8313_init+0x158>)
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
//	driver->pos_reg.lim_min = -6000; 		/* /s */
//	driver->pos_reg.lim_max = 6000;		/* /s */
	driver->pos_reg.lim_min = -6283.2f; 		/* rad/s */
 8001fa8:	483d      	ldr	r0, [pc, #244]	; (80020a0 <drv8313_init+0x15c>)
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001faa:	4b3e      	ldr	r3, [pc, #248]	; (80020a4 <drv8313_init+0x160>)
	driver->imu_reg.lim_min = -6283.2f;
	driver->imu_reg.lim_max = 6283.2f;

	/* d-regulator */
	driver->d_reg.Kp = 1.5f;
	driver->d_reg.Ki = 0.001f;
 8001fac:	ed9f 8a3e 	vldr	s16, [pc, #248]	; 80020a8 <drv8313_init+0x164>
	driver->pos_reg.lim_max = 6283.2f;		/* rad/s */
 8001fb0:	493e      	ldr	r1, [pc, #248]	; (80020ac <drv8313_init+0x168>)
	driver->d_reg.Kd = 0.00001f;
 8001fb2:	4a3f      	ldr	r2, [pc, #252]	; (80020b0 <drv8313_init+0x16c>)
	driver->speed_reg.lim_min = -BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fb4:	f8c4 50a4 	str.w	r5, [r4, #164]	; 0xa4
	driver->speed_reg.lim_max = BLDC_MAX_VOLTAGE/BLDC_PHASE_RESISTANCE;
 8001fb8:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	driver->pos_reg.Ki = 0.0f;
	driver->pos_reg.Kd = 0.01f;

	/* imu regulator */
	driver->imu_reg.Kp = 7.0f;
	driver->imu_reg.Ki = 9.066f;
 8001fbc:	4d3d      	ldr	r5, [pc, #244]	; (80020b4 <drv8313_init+0x170>)
	driver->pos_reg.lim_min = -6283.2f; 		/* rad/s */
 8001fbe:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
	driver->pos_reg.Ki = 0.0f;
 8001fc2:	2300      	movs	r3, #0
	driver->imu_reg.lim_min = -6283.2f;
 8001fc4:	f8c4 010c 	str.w	r0, [r4, #268]	; 0x10c
	driver->imu_reg.Kd = 0.05f;
 8001fc8:	483b      	ldr	r0, [pc, #236]	; (80020b8 <drv8313_init+0x174>)
	driver->pos_reg.lim_max = 6283.2f;		/* rad/s */
 8001fca:	f8c4 10dc 	str.w	r1, [r4, #220]	; 0xdc
	driver->imu_reg.lim_max = 6283.2f;
 8001fce:	f8c4 1110 	str.w	r1, [r4, #272]	; 0x110
	driver->d_reg.Kd = 0.00001f;
 8001fd2:	63a2      	str	r2, [r4, #56]	; 0x38
	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8001fd4:	4939      	ldr	r1, [pc, #228]	; (80020bc <drv8313_init+0x178>)
	driver->q_reg.Kd = driver->d_reg.Kd;
 8001fd6:	66e2      	str	r2, [r4, #108]	; 0x6c
	driver->pos_reg.Ki = 0.0f;
 8001fd8:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001fdc:	4a38      	ldr	r2, [pc, #224]	; (80020c0 <drv8313_init+0x17c>)

	driver->offset = 0.0f;
 8001fde:	62e3      	str	r3, [r4, #44]	; 0x2c
	driver->imu_reg.Ki = 9.066f;
 8001fe0:	f8c4 5104 	str.w	r5, [r4, #260]	; 0x104
	driver->d_reg.Kp = 1.5f;
 8001fe4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
	driver->imu_reg.Kd = 0.05f;
 8001fe8:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
	driver->pos_reg.Kp = 0.85f;
 8001fec:	4f35      	ldr	r7, [pc, #212]	; (80020c4 <drv8313_init+0x180>)
	driver->imu_reg.Kp = 7.0f;
 8001fee:	4836      	ldr	r0, [pc, #216]	; (80020c8 <drv8313_init+0x184>)
	driver->pos_reg.Kd = 0.01f;
 8001ff0:	4e36      	ldr	r6, [pc, #216]	; (80020cc <drv8313_init+0x188>)
	driver->d_reg.Kp = 1.5f;
 8001ff2:	6323      	str	r3, [r4, #48]	; 0x30
	driver->speed_reg.Kp = 1.0f;
 8001ff4:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
	driver->q_reg.Kp = driver->d_reg.Kp;
 8001ff8:	6663      	str	r3, [r4, #100]	; 0x64
	driver->d_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001ffa:	6422      	str	r2, [r4, #64]	; 0x40
	driver->q_reg.lim_max = BLDC_MAX_VOLTAGE;
 8001ffc:	6762      	str	r2, [r4, #116]	; 0x74
	driver->d_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8001ffe:	63e1      	str	r1, [r4, #60]	; 0x3c
	driver->q_reg.lim_min = -BLDC_MAX_VOLTAGE;
 8002000:	6721      	str	r1, [r4, #112]	; 0x70

	/* LPF config */
	lpf_init(&driver->LPF_current_d, 0.001f);
 8002002:	eeb0 0a48 	vmov.f32	s0, s16
	driver->d_reg.Ki = 0.001f;
 8002006:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
	driver->q_reg.Ki = driver->d_reg.Ki;
 800200a:	ed84 8a1a 	vstr	s16, [r4, #104]	; 0x68
	driver->speed_reg.Ki = 0.001f;
 800200e:	ed84 8a27 	vstr	s16, [r4, #156]	; 0x9c
	driver->speed_reg.Kd = 0.001f; /* NOPE. DON'T. EDIT. */
 8002012:	ed84 8a28 	vstr	s16, [r4, #160]	; 0xa0
	driver->imu_reg.Kp = 7.0f;
 8002016:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
	driver->pos_reg.Kp = 0.85f;
 800201a:	f8c4 70cc 	str.w	r7, [r4, #204]	; 0xcc
	lpf_init(&driver->LPF_current_d, 0.001f);
 800201e:	f504 709a 	add.w	r0, r4, #308	; 0x134
	driver->pos_reg.Kd = 0.01f;
 8002022:	f8c4 60d4 	str.w	r6, [r4, #212]	; 0xd4
	driver->speed_reg.Kp = 1.0f;
 8002026:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
	lpf_init(&driver->LPF_current_d, 0.001f);
 800202a:	f000 fb97 	bl	800275c <lpf_init>
	lpf_init(&driver->LPF_current_q, 0.001f);
 800202e:	eeb0 0a48 	vmov.f32	s0, s16
 8002032:	f504 70a0 	add.w	r0, r4, #320	; 0x140
 8002036:	f000 fb91 	bl	800275c <lpf_init>
	lpf_init(&driver->LPF_velocity, 0.1f);
 800203a:	ed9f 0a25 	vldr	s0, [pc, #148]	; 80020d0 <drv8313_init+0x18c>
 800203e:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
 8002042:	f000 fb8b 	bl	800275c <lpf_init>
	lpf_init(&driver->LPF_angle, 0.07f);
 8002046:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80020d4 <drv8313_init+0x190>
 800204a:	f504 70ac 	add.w	r0, r4, #344	; 0x158
 800204e:	f000 fb85 	bl	800275c <lpf_init>
	lpf_init(&driver->LPF_imu, 0.16f);
 8002052:	ed9f 0a21 	vldr	s0, [pc, #132]	; 80020d8 <drv8313_init+0x194>
 8002056:	f504 70b2 	add.w	r0, r4, #356	; 0x164
 800205a:	f000 fb7f 	bl	800275c <lpf_init>

	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch1);
 800205e:	f894 1174 	ldrb.w	r1, [r4, #372]	; 0x174
 8002062:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 8002066:	f003 fe87 	bl	8005d78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch2);
 800206a:	f894 1175 	ldrb.w	r1, [r4, #373]	; 0x175
 800206e:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 8002072:	f003 fe81 	bl	8005d78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(driver->timer, driver->pwm_ch3);
 8002076:	f894 1176 	ldrb.w	r1, [r4, #374]	; 0x176
 800207a:	f8d4 0170 	ldr.w	r0, [r4, #368]	; 0x170
 800207e:	f003 fe7b 	bl	8005d78 <HAL_TIM_PWM_Start>

	/* Calculate PWM period */
	driver->pwm_period = driver->timer->Init.Period + 1;
 8002082:	f8d4 3170 	ldr.w	r3, [r4, #368]	; 0x170

	return 1;

}
 8002086:	ecbd 8b02 	vpop	{d8}
	driver->pwm_period = driver->timer->Init.Period + 1;
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	3301      	adds	r3, #1
}
 800208e:	2001      	movs	r0, #1
	driver->pwm_period = driver->timer->Init.Period + 1;
 8002090:	f8a4 3178 	strh.w	r3, [r4, #376]	; 0x178
}
 8002094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002096:	bf00      	nop
 8002098:	40020400 	.word	0x40020400
 800209c:	c01197a8 	.word	0xc01197a8
 80020a0:	c5c4599a 	.word	0xc5c4599a
 80020a4:	401197a8 	.word	0x401197a8
 80020a8:	3a83126f 	.word	0x3a83126f
 80020ac:	45c4599a 	.word	0x45c4599a
 80020b0:	3727c5ac 	.word	0x3727c5ac
 80020b4:	41110e56 	.word	0x41110e56
 80020b8:	3d4ccccd 	.word	0x3d4ccccd
 80020bc:	c1400000 	.word	0xc1400000
 80020c0:	41400000 	.word	0x41400000
 80020c4:	3f59999a 	.word	0x3f59999a
 80020c8:	40e00000 	.word	0x40e00000
 80020cc:	3c23d70a 	.word	0x3c23d70a
 80020d0:	3dcccccd 	.word	0x3dcccccd
 80020d4:	3d8f5c29 	.word	0x3d8f5c29
 80020d8:	3e23d70a 	.word	0x3e23d70a

080020dc <drv8313_setPWM>:
	/* Wait for PWM period to finish before setting new duty period
	 * Note: May be unnecessary, but used as a safety measure for now */
//	while(tim_instance->CNT != 0){
//	}

	tim_instance->CCR1 = duty_a * driver->pwm_period;
 80020dc:	f8b0 3178 	ldrh.w	r3, [r0, #376]	; 0x178
 80020e0:	ee07 3a90 	vmov	s15, r3
 80020e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020e8:	ee27 0a80 	vmul.f32	s0, s15, s0
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 80020ec:	ee67 0aa0 	vmul.f32	s1, s15, s1
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 80020f0:	ee27 1a81 	vmul.f32	s2, s15, s2
	tim_instance->CCR1 = duty_a * driver->pwm_period;
 80020f4:	eebc 0ac0 	vcvt.u32.f32	s0, s0
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 80020f8:	eefc 0ae0 	vcvt.u32.f32	s1, s1
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 80020fc:	eebc 1ac1 	vcvt.u32.f32	s2, s2
	tim_instance->CCR1 = duty_a * driver->pwm_period;
 8002100:	ed81 0a0d 	vstr	s0, [r1, #52]	; 0x34
	tim_instance->CCR2 = duty_b * driver->pwm_period;
 8002104:	edc1 0a0e 	vstr	s1, [r1, #56]	; 0x38
	tim_instance->CCR3 = duty_c * driver->pwm_period;
 8002108:	ed81 1a0f 	vstr	s2, [r1, #60]	; 0x3c
}
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop

08002110 <foc_pi_control>:
}

/**
 * @brief All PI regulation required to get dq-reference voltages
 */
void foc_pi_control(MotorDriver *driver, float target) {
 8002110:	b510      	push	{r4, lr}
 8002112:	4604      	mov	r4, r0
 8002114:	ed2d 8b02 	vpush	{d8}

	/* filter BLDC angle */
//	driver->angle = lpf_exec(&driver->LPF_angle, driver->angle);
	lpf_exec(&driver->LPF_angle, driver->angle);
 8002118:	f500 70ac 	add.w	r0, r0, #344	; 0x158
void foc_pi_control(MotorDriver *driver, float target) {
 800211c:	eeb0 8a40 	vmov.f32	s16, s0
	lpf_exec(&driver->LPF_angle, driver->angle);
 8002120:	ed90 0a0d 	vldr	s0, [r0, #52]	; 0x34
 8002124:	f000 fb24 	bl	8002770 <lpf_exec>

	/* Check which type of regulation should be used */
//	if (CONTROL_TYPE == CONTROL_POSITION){
		driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 8002128:	edd4 0a63 	vldr	s1, [r4, #396]	; 0x18c
 800212c:	eeb0 0a48 	vmov.f32	s0, s16
 8002130:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
 8002134:	f001 fc26 	bl	8003984 <PID_Update>
//	else if (CONTROL_TYPE == CONTROL_VELOCITY){
//		driver->velocity_target = target;
//	}

		/* filter velocity */
	driver->velocity = lpf_exec(&driver->LPF_velocity, driver->velocity);
 8002138:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
		driver->velocity_target = PID_Update(&driver->pos_reg, target, driver->angle);
 800213c:	ed84 0a68 	vstr	s0, [r4, #416]	; 0x1a0
	driver->velocity = lpf_exec(&driver->LPF_velocity, driver->velocity);
 8002140:	ed94 0a67 	vldr	s0, [r4, #412]	; 0x19c
 8002144:	f000 fb14 	bl	8002770 <lpf_exec>
 8002148:	eef0 0a40 	vmov.f32	s1, s0
 800214c:	edc4 0a67 	vstr	s1, [r4, #412]	; 0x19c

	/* Velocity regulation --> i_qref
	 * Note: Setpoint should be set by main function later*/
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target,
 8002150:	f104 0098 	add.w	r0, r4, #152	; 0x98
 8002154:	ed94 0a68 	vldr	s0, [r4, #416]	; 0x1a0
 8002158:	f001 fc14 	bl	8003984 <PID_Update>
			driver->velocity);


	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 800215c:	f504 709a 	add.w	r0, r4, #308	; 0x134
	float i_qref = PID_Update(&driver->speed_reg, driver->velocity_target,
 8002160:	eeb0 8a40 	vmov.f32	s16, s0
	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 8002164:	ed94 0a04 	vldr	s0, [r4, #16]
 8002168:	f000 fb02 	bl	8002770 <lpf_exec>
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 800216c:	f504 70a0 	add.w	r0, r4, #320	; 0x140
	driver->i_d = lpf_exec(&driver->LPF_current_d, driver->i_d);
 8002170:	ed84 0a04 	vstr	s0, [r4, #16]
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 8002174:	ed94 0a05 	vldr	s0, [r4, #20]
 8002178:	f000 fafa 	bl	8002770 <lpf_exec>

	/* current PI stuff */
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 800217c:	edd4 0a04 	vldr	s1, [r4, #16]
	driver->i_q = lpf_exec(&driver->LPF_current_q, driver->i_q);
 8002180:	ed84 0a05 	vstr	s0, [r4, #20]
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 8002184:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8002188:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80021b0 <foc_pi_control+0xa0>
 800218c:	f001 fbfa 	bl	8003984 <PID_Update>
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 8002190:	edd4 0a05 	vldr	s1, [r4, #20]
	driver->V_d = PID_Update(&driver->d_reg, 0, driver->i_d);
 8002194:	ed84 0a08 	vstr	s0, [r4, #32]
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 8002198:	f104 0064 	add.w	r0, r4, #100	; 0x64
 800219c:	eeb0 0a48 	vmov.f32	s0, s16
 80021a0:	f001 fbf0 	bl	8003984 <PID_Update>
}
 80021a4:	ecbd 8b02 	vpop	{d8}
	driver->V_q = PID_Update(&driver->q_reg, i_qref, driver->i_q);
 80021a8:	ed84 0a07 	vstr	s0, [r4, #28]
}
 80021ac:	bd10      	pop	{r4, pc}
 80021ae:	bf00      	nop
	...

080021b8 <foc_setPhaseVoltage>:



	float V_ref, a_duty = 0, b_duty = 0, c_duty = 0;

	V_ref = sqrtApprox(V_d * V_d + V_q * V_q);
 80021b8:	ee60 7aa0 	vmul.f32	s15, s1, s1
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 80021bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	V_ref = sqrtApprox(V_d * V_d + V_q * V_q);
 80021be:	eee0 7a00 	vfma.f32	s15, s0, s0
	i = 0x5f375a86 - (i >> 1);
 80021c2:	4bab      	ldr	r3, [pc, #684]	; (8002470 <foc_setPhaseVoltage+0x2b8>)
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 80021c4:	4605      	mov	r5, r0
	i = 0x5f375a86 - (i >> 1);
 80021c6:	ee17 2a90 	vmov	r2, s15
 80021ca:	eba3 0062 	sub.w	r0, r3, r2, asr #1

	float T1, T2, T0;

	float m = _SQRT3 * V_ref * _1_Vdc;
 80021ce:	ee07 0a10 	vmov	s14, r0
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 80021d2:	ed2d 8b06 	vpush	{d8-d10}
	float m = _SQRT3 * V_ref * _1_Vdc;
 80021d6:	ee67 7a87 	vmul.f32	s15, s15, s14
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 80021da:	b083      	sub	sp, #12
	float m = _SQRT3 * V_ref * _1_Vdc;
 80021dc:	ee17 0a90 	vmov	r0, s15
void foc_setPhaseVoltage(MotorDriver *driver, float V_d, float V_q) {
 80021e0:	eeb0 8a60 	vmov.f32	s16, s1
 80021e4:	eef0 8a40 	vmov.f32	s17, s0
	float m = _SQRT3 * V_ref * _1_Vdc;
 80021e8:	f7fe f9b6 	bl	8000558 <__aeabi_f2d>
 80021ec:	a39c      	add	r3, pc, #624	; (adr r3, 8002460 <foc_setPhaseVoltage+0x2a8>)
 80021ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f2:	f7fe fa09 	bl	8000608 <__aeabi_dmul>
 80021f6:	f7fe fcff 	bl	8000bf8 <__aeabi_d2f>
//	float theta = fmod(atan2(V_beta, V_alpha) + _2PI, _2PI);


	float theta = _normalizeAngle(driver->angle_electrical + FastTrigonometry_atan2(V_q, V_d));
 80021fa:	eef0 0a68 	vmov.f32	s1, s17
 80021fe:	eeb0 0a48 	vmov.f32	s0, s16
	float m = _SQRT3 * V_ref * _1_Vdc;
 8002202:	ee09 0a10 	vmov	s18, r0
	float theta = _normalizeAngle(driver->angle_electrical + FastTrigonometry_atan2(V_q, V_d));
 8002206:	ed95 8a65 	vldr	s16, [r5, #404]	; 0x194

	/*Sector selection*/
	uint8_t sector = theta * _3_PI + 1;

	/* Duty time calculation */
	T1 = m * FastTrigonometry_sin(sector * _PI_3 - theta);
 800220a:	ed9f aa9a 	vldr	s20, [pc, #616]	; 8002474 <foc_setPhaseVoltage+0x2bc>
	float theta = _normalizeAngle(driver->angle_electrical + FastTrigonometry_atan2(V_q, V_d));
 800220e:	f000 fa43 	bl	8002698 <FastTrigonometry_atan2>
	float a = fmod(angle, _2PI);
 8002212:	ee78 7a00 	vadd.f32	s15, s16, s0
	uint8_t sector = theta * _3_PI + 1;
 8002216:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	float a = fmod(angle, _2PI);
 800221a:	ee17 0a90 	vmov	r0, s15
 800221e:	f7fe f99b 	bl	8000558 <__aeabi_f2d>
 8002222:	ed9f 1b91 	vldr	d1, [pc, #580]	; 8002468 <foc_setPhaseVoltage+0x2b0>
 8002226:	ec41 0b10 	vmov	d0, r0, r1
 800222a:	f007 fab3 	bl	8009794 <fmod>
 800222e:	ec51 0b10 	vmov	r0, r1, d0
 8002232:	f7fe fce1 	bl	8000bf8 <__aeabi_d2f>
 8002236:	ee08 0a90 	vmov	s17, r0
	return a >= 0 ? a : (a + _2PI);
 800223a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800223e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002242:	bf44      	itt	mi
 8002244:	eddf 7a8c 	vldrmi	s15, [pc, #560]	; 8002478 <foc_setPhaseVoltage+0x2c0>
 8002248:	ee78 8aa7 	vaddmi.f32	s17, s17, s15
	uint8_t sector = theta * _3_PI + 1;
 800224c:	eddf 7a8b 	vldr	s15, [pc, #556]	; 800247c <foc_setPhaseVoltage+0x2c4>
 8002250:	eeb0 7a48 	vmov.f32	s14, s16
 8002254:	eea8 7aa7 	vfma.f32	s14, s17, s15
	T1 = m * FastTrigonometry_sin(sector * _PI_3 - theta);
 8002258:	eeb0 0a68 	vmov.f32	s0, s17
	uint8_t sector = theta * _3_PI + 1;
 800225c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8002260:	edcd 7a00 	vstr	s15, [sp]
 8002264:	f89d 4000 	ldrb.w	r4, [sp]
	T1 = m * FastTrigonometry_sin(sector * _PI_3 - theta);
 8002268:	ee07 4a90 	vmov	s15, r4
 800226c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	T2 = m * FastTrigonometry_sin(theta - (sector - 1) * _PI_3);
 8002270:	3c01      	subs	r4, #1
	T1 = m * FastTrigonometry_sin(sector * _PI_3 - theta);
 8002272:	ee97 0a8a 	vfnms.f32	s0, s15, s20
 8002276:	f000 f9e7 	bl	8002648 <FastTrigonometry_sin>
	T2 = m * FastTrigonometry_sin(theta - (sector - 1) * _PI_3);
 800227a:	ee07 4a90 	vmov	s15, r4
 800227e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	T1 = m * FastTrigonometry_sin(sector * _PI_3 - theta);
 8002282:	ee60 9a09 	vmul.f32	s19, s0, s18
	T2 = m * FastTrigonometry_sin(theta - (sector - 1) * _PI_3);
 8002286:	eeb0 0a68 	vmov.f32	s0, s17
 800228a:	eea7 0aca 	vfms.f32	s0, s15, s20
 800228e:	f000 f9db 	bl	8002648 <FastTrigonometry_sin>
 8002292:	ee20 9a09 	vmul.f32	s18, s0, s18
	T0 = 1 - T1 - T2;
 8002296:	ee79 8a89 	vadd.f32	s17, s19, s18
 800229a:	ee38 8a68 	vsub.f32	s16, s16, s17

	switch (sector) {
 800229e:	2c05      	cmp	r4, #5
 80022a0:	f200 80d7 	bhi.w	8002452 <foc_setPhaseVoltage+0x29a>
 80022a4:	e8df f004 	tbb	[pc, r4]
 80022a8:	9b7b633a 	.word	0x9b7b633a
 80022ac:	03bb      	.short	0x03bb
			a_duty = T2 + T0 * 0.5;
			b_duty = T0 * 0.5;
			c_duty = T1 + T2 + T0 * 0.5;
			break;
		case 6:
			a_duty = T1 + T2 + T0 * 0.5;
 80022ae:	ee18 0a10 	vmov	r0, s16
 80022b2:	f7fe f951 	bl	8000558 <__aeabi_f2d>
 80022b6:	4b72      	ldr	r3, [pc, #456]	; (8002480 <foc_setPhaseVoltage+0x2c8>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	f7fe f9a5 	bl	8000608 <__aeabi_dmul>
 80022be:	4606      	mov	r6, r0
 80022c0:	460f      	mov	r7, r1
 80022c2:	ee18 0a90 	vmov	r0, s17
 80022c6:	f7fe f947 	bl	8000558 <__aeabi_f2d>
 80022ca:	463b      	mov	r3, r7
 80022cc:	4632      	mov	r2, r6
 80022ce:	f7fd ffe5 	bl	800029c <__adddf3>
 80022d2:	f7fe fc91 	bl	8000bf8 <__aeabi_d2f>
 80022d6:	4603      	mov	r3, r0
			b_duty = T0 * 0.5;
			c_duty = T1 + T0 * 0.5;
 80022d8:	ee19 0a90 	vmov	r0, s19
			b_duty = T0 * 0.5;
 80022dc:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 80022e0:	ee68 0a20 	vmul.f32	s1, s16, s1
			a_duty = T1 + T2 + T0 * 0.5;
 80022e4:	9301      	str	r3, [sp, #4]
			b_duty = T0 * 0.5;
 80022e6:	edcd 0a00 	vstr	s1, [sp]
			c_duty = T1 + T0 * 0.5;
 80022ea:	f7fe f935 	bl	8000558 <__aeabi_f2d>
 80022ee:	4632      	mov	r2, r6
 80022f0:	463b      	mov	r3, r7
 80022f2:	f7fd ffd3 	bl	800029c <__adddf3>
 80022f6:	f7fe fc7f 	bl	8000bf8 <__aeabi_d2f>
			break;
 80022fa:	eddd 0a00 	vldr	s1, [sp]
 80022fe:	ed9d 0a01 	vldr	s0, [sp, #4]
			c_duty = T1 + T0 * 0.5;
 8002302:	ee01 0a10 	vmov	s2, r0
	}

	drv8313_setPWM(driver, driver->timer->Instance, a_duty, b_duty, c_duty);
 8002306:	f8d5 3170 	ldr.w	r3, [r5, #368]	; 0x170
 800230a:	6819      	ldr	r1, [r3, #0]
 800230c:	4628      	mov	r0, r5
}
 800230e:	b003      	add	sp, #12
 8002310:	ecbd 8b06 	vpop	{d8-d10}
 8002314:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	drv8313_setPWM(driver, driver->timer->Instance, a_duty, b_duty, c_duty);
 8002318:	f7ff bee0 	b.w	80020dc <drv8313_setPWM>
			a_duty = T1 + T2 + T0 * 0.5;
 800231c:	ee18 0a10 	vmov	r0, s16
 8002320:	f7fe f91a 	bl	8000558 <__aeabi_f2d>
 8002324:	4b56      	ldr	r3, [pc, #344]	; (8002480 <foc_setPhaseVoltage+0x2c8>)
 8002326:	2200      	movs	r2, #0
 8002328:	f7fe f96e 	bl	8000608 <__aeabi_dmul>
 800232c:	4606      	mov	r6, r0
 800232e:	460f      	mov	r7, r1
 8002330:	ee18 0a90 	vmov	r0, s17
 8002334:	f7fe f910 	bl	8000558 <__aeabi_f2d>
 8002338:	463b      	mov	r3, r7
 800233a:	4632      	mov	r2, r6
 800233c:	f7fd ffae 	bl	800029c <__adddf3>
 8002340:	f7fe fc5a 	bl	8000bf8 <__aeabi_d2f>
 8002344:	4603      	mov	r3, r0
			b_duty = T2 + T0 * 0.5;
 8002346:	ee19 0a10 	vmov	r0, s18
			a_duty = T1 + T0 * 0.5;
 800234a:	9300      	str	r3, [sp, #0]
			b_duty = T1 + T2 + T0 * 0.5;
 800234c:	f7fe f904 	bl	8000558 <__aeabi_f2d>
 8002350:	4632      	mov	r2, r6
 8002352:	463b      	mov	r3, r7
 8002354:	f7fd ffa2 	bl	800029c <__adddf3>
 8002358:	f7fe fc4e 	bl	8000bf8 <__aeabi_d2f>
			c_duty = T0 * 0.5;
 800235c:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
			b_duty = T1 + T2 + T0 * 0.5;
 8002360:	ee00 0a90 	vmov	s1, r0
			c_duty = T0 * 0.5;
 8002364:	ee28 1a01 	vmul.f32	s2, s16, s2
			break;
 8002368:	ed9d 0a00 	vldr	s0, [sp]
 800236c:	e7cb      	b.n	8002306 <foc_setPhaseVoltage+0x14e>
			a_duty = T1 + T0 * 0.5;
 800236e:	ee18 0a10 	vmov	r0, s16
 8002372:	f7fe f8f1 	bl	8000558 <__aeabi_f2d>
 8002376:	4b42      	ldr	r3, [pc, #264]	; (8002480 <foc_setPhaseVoltage+0x2c8>)
 8002378:	2200      	movs	r2, #0
 800237a:	f7fe f945 	bl	8000608 <__aeabi_dmul>
 800237e:	4606      	mov	r6, r0
 8002380:	460f      	mov	r7, r1
 8002382:	ee19 0a90 	vmov	r0, s19
 8002386:	f7fe f8e7 	bl	8000558 <__aeabi_f2d>
 800238a:	463b      	mov	r3, r7
 800238c:	4632      	mov	r2, r6
 800238e:	f7fd ff85 	bl	800029c <__adddf3>
 8002392:	f7fe fc31 	bl	8000bf8 <__aeabi_d2f>
 8002396:	4603      	mov	r3, r0
			b_duty = T1 + T2 + T0 * 0.5;
 8002398:	ee18 0a90 	vmov	r0, s17
 800239c:	e7d5      	b.n	800234a <foc_setPhaseVoltage+0x192>
			a_duty = T0 * 0.5;
 800239e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80023a2:	ee28 0a00 	vmul.f32	s0, s16, s0
			b_duty = T1 + T2 + T0 * 0.5;
 80023a6:	ee18 0a10 	vmov	r0, s16
			a_duty = T0 * 0.5;
 80023aa:	ed8d 0a01 	vstr	s0, [sp, #4]
			b_duty = T1 + T2 + T0 * 0.5;
 80023ae:	f7fe f8d3 	bl	8000558 <__aeabi_f2d>
 80023b2:	4b33      	ldr	r3, [pc, #204]	; (8002480 <foc_setPhaseVoltage+0x2c8>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	f7fe f927 	bl	8000608 <__aeabi_dmul>
 80023ba:	4606      	mov	r6, r0
 80023bc:	460f      	mov	r7, r1
 80023be:	ee18 0a90 	vmov	r0, s17
 80023c2:	f7fe f8c9 	bl	8000558 <__aeabi_f2d>
 80023c6:	463b      	mov	r3, r7
 80023c8:	4632      	mov	r2, r6
 80023ca:	f7fd ff67 	bl	800029c <__adddf3>
 80023ce:	f7fe fc13 	bl	8000bf8 <__aeabi_d2f>
 80023d2:	4603      	mov	r3, r0
 80023d4:	ee00 3a90 	vmov	s1, r3
			c_duty = T2 + T0 * 0.5;
 80023d8:	ee19 0a10 	vmov	r0, s18
 80023dc:	e783      	b.n	80022e6 <foc_setPhaseVoltage+0x12e>
			a_duty = T0 * 0.5;
 80023de:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 80023e2:	ee28 0a00 	vmul.f32	s0, s16, s0
			b_duty = T1 + T0 * 0.5;
 80023e6:	ee18 0a10 	vmov	r0, s16
			a_duty = T0 * 0.5;
 80023ea:	ed8d 0a01 	vstr	s0, [sp, #4]
			b_duty = T1 + T0 * 0.5;
 80023ee:	f7fe f8b3 	bl	8000558 <__aeabi_f2d>
 80023f2:	4b23      	ldr	r3, [pc, #140]	; (8002480 <foc_setPhaseVoltage+0x2c8>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	f7fe f907 	bl	8000608 <__aeabi_dmul>
 80023fa:	4606      	mov	r6, r0
 80023fc:	460f      	mov	r7, r1
 80023fe:	ee19 0a90 	vmov	r0, s19
 8002402:	f7fe f8a9 	bl	8000558 <__aeabi_f2d>
 8002406:	463b      	mov	r3, r7
 8002408:	4632      	mov	r2, r6
 800240a:	f7fd ff47 	bl	800029c <__adddf3>
 800240e:	f7fe fbf3 	bl	8000bf8 <__aeabi_d2f>
 8002412:	4603      	mov	r3, r0
 8002414:	ee00 3a90 	vmov	s1, r3
			c_duty = T1 + T2 + T0 * 0.5;
 8002418:	ee18 0a90 	vmov	r0, s17
 800241c:	e763      	b.n	80022e6 <foc_setPhaseVoltage+0x12e>
			a_duty = T2 + T0 * 0.5;
 800241e:	ee18 0a10 	vmov	r0, s16
 8002422:	f7fe f899 	bl	8000558 <__aeabi_f2d>
 8002426:	4b16      	ldr	r3, [pc, #88]	; (8002480 <foc_setPhaseVoltage+0x2c8>)
 8002428:	2200      	movs	r2, #0
 800242a:	f7fe f8ed 	bl	8000608 <__aeabi_dmul>
 800242e:	4606      	mov	r6, r0
 8002430:	460f      	mov	r7, r1
 8002432:	ee19 0a10 	vmov	r0, s18
 8002436:	f7fe f88f 	bl	8000558 <__aeabi_f2d>
 800243a:	463b      	mov	r3, r7
 800243c:	4632      	mov	r2, r6
 800243e:	f7fd ff2d 	bl	800029c <__adddf3>
 8002442:	f7fe fbd9 	bl	8000bf8 <__aeabi_d2f>
			b_duty = T0 * 0.5;
 8002446:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
			a_duty = T2 + T0 * 0.5;
 800244a:	4603      	mov	r3, r0
			c_duty = T1 + T2 + T0 * 0.5;
 800244c:	ee18 0a90 	vmov	r0, s17
 8002450:	e746      	b.n	80022e0 <foc_setPhaseVoltage+0x128>
	T0 = 1 - T1 - T2;
 8002452:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 8002484 <foc_setPhaseVoltage+0x2cc>
 8002456:	eef0 0a41 	vmov.f32	s1, s2
 800245a:	eeb0 0a41 	vmov.f32	s0, s2
 800245e:	e752      	b.n	8002306 <foc_setPhaseVoltage+0x14e>
 8002460:	c6f05b8e 	.word	0xc6f05b8e
 8002464:	3fc279a6 	.word	0x3fc279a6
 8002468:	60000000 	.word	0x60000000
 800246c:	401921fb 	.word	0x401921fb
 8002470:	5f375a86 	.word	0x5f375a86
 8002474:	3f860a92 	.word	0x3f860a92
 8002478:	40c90fdb 	.word	0x40c90fdb
 800247c:	3f747645 	.word	0x3f747645
 8002480:	3fe00000 	.word	0x3fe00000
 8002484:	00000000 	.word	0x00000000

08002488 <foc_update>:
void foc_update(MotorDriver *driver, float target) {
 8002488:	b570      	push	{r4, r5, r6, lr}
 800248a:	4604      	mov	r4, r0
 800248c:	ed2d 8b04 	vpush	{d8-d9}
 8002490:	eef0 8a40 	vmov.f32	s17, s0
		as5048a_getAngle(driver);
 8002494:	f7fe fe60 	bl	8001158 <as5048a_getAngle>
			driver->pole_pairs * driver->angle - _PI, _2PI); /* + driver->offset*/
 8002498:	f8b4 31a4 	ldrh.w	r3, [r4, #420]	; 0x1a4
 800249c:	edd4 6a63 	vldr	s13, [r4, #396]	; 0x18c
 80024a0:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002598 <foc_update+0x110>
	sin_val = FastTrigonometry_sin(driver->angle_electrical);
 80024a4:	4d3d      	ldr	r5, [pc, #244]	; (800259c <foc_update+0x114>)
	cos_val = FastTrigonometry_cos(driver->angle_electrical);
 80024a6:	4e3e      	ldr	r6, [pc, #248]	; (80025a0 <foc_update+0x118>)
			driver->pole_pairs * driver->angle - _PI, _2PI); /* + driver->offset*/
 80024a8:	ee07 3a90 	vmov	s15, r3
 80024ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	driver->angle_electrical = fmod(
 80024b0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80024b4:	ee17 0a10 	vmov	r0, s14
 80024b8:	f7fe f84e 	bl	8000558 <__aeabi_f2d>
 80024bc:	ed9f 1b32 	vldr	d1, [pc, #200]	; 8002588 <foc_update+0x100>
 80024c0:	ec41 0b10 	vmov	d0, r0, r1
 80024c4:	f007 f966 	bl	8009794 <fmod>
 80024c8:	ec51 0b10 	vmov	r0, r1, d0
 80024cc:	f7fe fb94 	bl	8000bf8 <__aeabi_d2f>
	float i_alpha = driver->i_a;
 80024d0:	ed94 9a02 	vldr	s18, [r4, #8]
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 80024d4:	ed94 7a03 	vldr	s14, [r4, #12]
 80024d8:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80024dc:	eef0 6a49 	vmov.f32	s13, s18
 80024e0:	eee7 6a27 	vfma.f32	s13, s14, s15
	driver->angle_electrical = fmod(
 80024e4:	ee08 0a10 	vmov	s16, r0
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 80024e8:	ee16 0a90 	vmov	r0, s13
	driver->angle_electrical = fmod(
 80024ec:	ed84 8a65 	vstr	s16, [r4, #404]	; 0x194
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 80024f0:	f7fe f832 	bl	8000558 <__aeabi_f2d>
 80024f4:	a326      	add	r3, pc, #152	; (adr r3, 8002590 <foc_update+0x108>)
 80024f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fa:	f7fe f885 	bl	8000608 <__aeabi_dmul>
 80024fe:	f7fe fb7b 	bl	8000bf8 <__aeabi_d2f>
	sin_val = FastTrigonometry_sin(driver->angle_electrical);
 8002502:	eeb0 0a48 	vmov.f32	s0, s16
	float i_beta = (driver->i_a + 2 * driver->i_b) * _1_SQRT3;
 8002506:	ee08 0a10 	vmov	s16, r0
	sin_val = FastTrigonometry_sin(driver->angle_electrical);
 800250a:	f000 f89d 	bl	8002648 <FastTrigonometry_sin>
 800250e:	eef0 7a40 	vmov.f32	s15, s0
	cos_val = FastTrigonometry_cos(driver->angle_electrical);
 8002512:	ed94 0a65 	vldr	s0, [r4, #404]	; 0x194
	sin_val = FastTrigonometry_sin(driver->angle_electrical);
 8002516:	edc5 7a00 	vstr	s15, [r5]
	cos_val = FastTrigonometry_cos(driver->angle_electrical);
 800251a:	f000 f86d 	bl	80025f8 <FastTrigonometry_cos>
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 800251e:	edd5 7a00 	vldr	s15, [r5]
	cos_val = FastTrigonometry_cos(driver->angle_electrical);
 8002522:	ed86 0a00 	vstr	s0, [r6]
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 8002526:	ee28 7a27 	vmul.f32	s14, s16, s15
	driver->i_q = i_beta * cos_val - i_alpha * sin_val;
 800252a:	ee67 7ac9 	vnmul.f32	s15, s15, s18
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 800252e:	eea9 7a00 	vfma.f32	s14, s18, s0
		as5048a_getVelocity(driver);
 8002532:	4620      	mov	r0, r4
	driver->i_q = i_beta * cos_val - i_alpha * sin_val;
 8002534:	eee8 7a00 	vfma.f32	s15, s16, s0
	driver->i_d = i_alpha * cos_val + i_beta * sin_val;
 8002538:	ed84 7a04 	vstr	s14, [r4, #16]
	driver->i_q = i_beta * cos_val - i_alpha * sin_val;
 800253c:	edc4 7a05 	vstr	s15, [r4, #20]
		as5048a_getVelocity(driver);
 8002540:	f7fe fe4e 	bl	80011e0 <as5048a_getVelocity>
		foc_pi_control(driver, target);
 8002544:	eeb0 0a68 	vmov.f32	s0, s17
 8002548:	4620      	mov	r0, r4
 800254a:	f7ff fde1 	bl	8002110 <foc_pi_control>
	driver->V_alpha = cos_val * driver->V_d - sin_val * driver->V_q;
 800254e:	edd4 0a07 	vldr	s1, [r4, #28]
 8002552:	edd5 6a00 	vldr	s13, [r5]
 8002556:	ed96 6a00 	vldr	s12, [r6]
 800255a:	ed94 0a08 	vldr	s0, [r4, #32]
 800255e:	ee26 7ae0 	vnmul.f32	s14, s13, s1
	driver->V_beta = sin_val * driver->V_d + cos_val * driver->V_q;
 8002562:	ee66 7a20 	vmul.f32	s15, s12, s1
}
 8002566:	ecbd 8b04 	vpop	{d8-d9}
	driver->V_alpha = cos_val * driver->V_d - sin_val * driver->V_q;
 800256a:	eea0 7a06 	vfma.f32	s14, s0, s12
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 800256e:	4620      	mov	r0, r4
	driver->V_beta = sin_val * driver->V_d + cos_val * driver->V_q;
 8002570:	eee0 7a26 	vfma.f32	s15, s0, s13
	driver->V_alpha = cos_val * driver->V_d - sin_val * driver->V_q;
 8002574:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
	driver->V_beta = sin_val * driver->V_d + cos_val * driver->V_q;
 8002578:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
}
 800257c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	foc_setPhaseVoltage(driver, driver->V_d, driver->V_q);
 8002580:	f7ff be1a 	b.w	80021b8 <foc_setPhaseVoltage>
 8002584:	f3af 8000 	nop.w
 8002588:	60000000 	.word	0x60000000
 800258c:	401921fb 	.word	0x401921fb
 8002590:	561abec8 	.word	0x561abec8
 8002594:	3fe279a7 	.word	0x3fe279a7
 8002598:	c0490fdb 	.word	0xc0490fdb
 800259c:	20002224 	.word	0x20002224
 80025a0:	20002220 	.word	0x20002220
 80025a4:	00000000 	.word	0x00000000

080025a8 <FastTrigonometry_buildTable>:
/**
 * @brief Builds sine lookup table using parameters in header file, where MAX_CIRCLE_ANGLE defines
 * the resultion of the approximation.
 * Source: https://www.flipcode.com/archives/Fast_Trigonometry_Functions_Using_Lookup_Tables.shtml
 */
void FastTrigonometry_buildTable() {
 80025a8:	b510      	push	{r4, lr}
	long i;
	for (i = 0; i < MAX_CIRCLE_ANGLE; i++) {
 80025aa:	2400      	movs	r4, #0
 80025ac:	f5b4 5f00 	cmp.w	r4, #8192	; 0x2000
 80025b0:	da19      	bge.n	80025e6 <FastTrigonometry_buildTable+0x3e>
		cossin_table[i] = (float) sin((double) i * _PI / HALF_MAX_CIRCLE_ANGLE);
 80025b2:	4620      	mov	r0, r4
 80025b4:	f7fd ffbe 	bl	8000534 <__aeabi_i2d>
 80025b8:	a30d      	add	r3, pc, #52	; (adr r3, 80025f0 <FastTrigonometry_buildTable+0x48>)
 80025ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025be:	f7fe f823 	bl	8000608 <__aeabi_dmul>
 80025c2:	2200      	movs	r2, #0
 80025c4:	4b08      	ldr	r3, [pc, #32]	; (80025e8 <FastTrigonometry_buildTable+0x40>)
 80025c6:	f7fe f81f 	bl	8000608 <__aeabi_dmul>
 80025ca:	ec41 0b10 	vmov	d0, r0, r1
 80025ce:	f007 f853 	bl	8009678 <sin>
 80025d2:	ec51 0b10 	vmov	r0, r1, d0
 80025d6:	f7fe fb0f 	bl	8000bf8 <__aeabi_d2f>
 80025da:	4b04      	ldr	r3, [pc, #16]	; (80025ec <FastTrigonometry_buildTable+0x44>)
 80025dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80025e0:	6018      	str	r0, [r3, #0]
	for (i = 0; i < MAX_CIRCLE_ANGLE; i++) {
 80025e2:	3401      	adds	r4, #1
 80025e4:	e7e2      	b.n	80025ac <FastTrigonometry_buildTable+0x4>
	}
}
 80025e6:	bd10      	pop	{r4, pc}
 80025e8:	3f300000 	.word	0x3f300000
 80025ec:	20002228 	.word	0x20002228
 80025f0:	60000000 	.word	0x60000000
 80025f4:	400921fb 	.word	0x400921fb

080025f8 <FastTrigonometry_cos>:
 * @brief Fast cosine approximation using lookup table.
 * @param x: input angle in radians
 * Source: https://www.flipcode.com/archives/Fast_Trigonometry_Functions_Using_Lookup_Tables.shtml
 */
float FastTrigonometry_cos(float x) {
	float f = x * HALF_MAX_CIRCLE_ANGLE / _PI;
 80025f8:	eddf 7a10 	vldr	s15, [pc, #64]	; 800263c <FastTrigonometry_cos+0x44>
 80025fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002600:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002640 <FastTrigonometry_cos+0x48>
 8002604:	eec0 7a07 	vdiv.f32	s15, s0, s14
	int i = (int) f;
 8002608:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800260c:	ee17 3a90 	vmov	r3, s15

	if (i < 0) {
 8002610:	2b00      	cmp	r3, #0
 8002612:	db09      	blt.n	8002628 <FastTrigonometry_cos+0x30>
		return cossin_table[((-i) + QUARTER_MAX_CIRCLE_ANGLE)
				& MASK_MAX_CIRCLE_ANGLE];
	}
	else {
		return cossin_table[(i + QUARTER_MAX_CIRCLE_ANGLE)
 8002614:	f503 6300 	add.w	r3, r3, #2048	; 0x800
				& MASK_MAX_CIRCLE_ANGLE];
 8002618:	f3c3 030c 	ubfx	r3, r3, #0, #13
		return cossin_table[(i + QUARTER_MAX_CIRCLE_ANGLE)
 800261c:	4a09      	ldr	r2, [pc, #36]	; (8002644 <FastTrigonometry_cos+0x4c>)
 800261e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002622:	ed93 0a00 	vldr	s0, [r3]
	}
}
 8002626:	4770      	bx	lr
		return cossin_table[((-i) + QUARTER_MAX_CIRCLE_ANGLE)
 8002628:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
				& MASK_MAX_CIRCLE_ANGLE];
 800262c:	f3c3 030c 	ubfx	r3, r3, #0, #13
		return cossin_table[((-i) + QUARTER_MAX_CIRCLE_ANGLE)
 8002630:	4a04      	ldr	r2, [pc, #16]	; (8002644 <FastTrigonometry_cos+0x4c>)
 8002632:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002636:	ed93 0a00 	vldr	s0, [r3]
 800263a:	4770      	bx	lr
 800263c:	45800000 	.word	0x45800000
 8002640:	40490fdb 	.word	0x40490fdb
 8002644:	20002228 	.word	0x20002228

08002648 <FastTrigonometry_sin>:
 * @brief Fast sine approximation using lookup table.
 * @param x: input angle in radians
 * Source: https://www.flipcode.com/archives/Fast_Trigonometry_Functions_Using_Lookup_Tables.shtml
 */
float FastTrigonometry_sin(float x) {
	float f = x * HALF_MAX_CIRCLE_ANGLE / _PI;
 8002648:	eddf 7a10 	vldr	s15, [pc, #64]	; 800268c <FastTrigonometry_sin+0x44>
 800264c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002650:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002690 <FastTrigonometry_sin+0x48>
 8002654:	eec0 7a07 	vdiv.f32	s15, s0, s14
	int i = (int) f;
 8002658:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800265c:	ee17 3a90 	vmov	r3, s15
	if (i < 0) {
 8002660:	2b00      	cmp	r3, #0
 8002662:	db07      	blt.n	8002674 <FastTrigonometry_sin+0x2c>
		return cossin_table[(-((-i) & MASK_MAX_CIRCLE_ANGLE))
				+ MAX_CIRCLE_ANGLE];
	}
	else {
		return cossin_table[i & MASK_MAX_CIRCLE_ANGLE];
 8002664:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002668:	4a0a      	ldr	r2, [pc, #40]	; (8002694 <FastTrigonometry_sin+0x4c>)
 800266a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800266e:	ed93 0a00 	vldr	s0, [r3]
	}
}
 8002672:	4770      	bx	lr
		return cossin_table[(-((-i) & MASK_MAX_CIRCLE_ANGLE))
 8002674:	425b      	negs	r3, r3
 8002676:	f3c3 030c 	ubfx	r3, r3, #0, #13
				+ MAX_CIRCLE_ANGLE];
 800267a:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
		return cossin_table[(-((-i) & MASK_MAX_CIRCLE_ANGLE))
 800267e:	4a05      	ldr	r2, [pc, #20]	; (8002694 <FastTrigonometry_sin+0x4c>)
 8002680:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8002684:	ed93 0a00 	vldr	s0, [r3]
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	45800000 	.word	0x45800000
 8002690:	40490fdb 	.word	0x40490fdb
 8002694:	20002228 	.word	0x20002228

08002698 <FastTrigonometry_atan2>:
 */
float FastTrigonometry_atan2(float y, float x) {
	const float n1 = 0.97239411f;
	const float n2 = -0.19194795f;
	float result = 0.0f;
	if (x != 0.0f) {
 8002698:	eef5 0a40 	vcmp.f32	s1, #0.0
 800269c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a0:	d03f      	beq.n	8002722 <FastTrigonometry_atan2+0x8a>
		const union {
			float flVal;
			uint32_t nVal;
		} tXSign = { x };

		if (fabsf(x) >= fabsf(y)) {
 80026a2:	eef0 7ae0 	vabs.f32	s15, s1
 80026a6:	eeb0 7ac0 	vabs.f32	s14, s0
 80026aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b2:	db1d      	blt.n	80026f0 <FastTrigonometry_atan2+0x58>
			union {
				float flVal;
				uint32_t nVal;
			} tOffset = { _PI };
			// Add or subtract PI based on y's sign.
			tOffset.nVal |= tYSign.nVal & 0x80000000u;
 80026b4:	ee10 3a10 	vmov	r3, s0
 80026b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80026bc:	4a20      	ldr	r2, [pc, #128]	; (8002740 <FastTrigonometry_atan2+0xa8>)
 80026be:	431a      	orrs	r2, r3
			// No offset if x is positive, so multiply by 0 or based on x's sign.
			tOffset.nVal *= tXSign.nVal >> 31;
 80026c0:	ee10 3a90 	vmov	r3, s1
 80026c4:	0fdb      	lsrs	r3, r3, #31
 80026c6:	fb03 f302 	mul.w	r3, r3, r2
			result = tOffset.flVal;
			const float z = y / x;
 80026ca:	ee80 7a20 	vdiv.f32	s14, s0, s1
			result += (n1 + n2 * z * z) * z;
 80026ce:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002744 <FastTrigonometry_atan2+0xac>
 80026d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026da:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8002748 <FastTrigonometry_atan2+0xb0>
 80026de:	ee77 7a80 	vadd.f32	s15, s15, s0
 80026e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e6:	ee07 3a10 	vmov	s14, r3
 80026ea:	ee37 0a87 	vadd.f32	s0, s15, s14
 80026ee:	4770      	bx	lr
				float flVal;
				uint32_t nVal;
			} tOffset = { _PI_2 };

			// Add or subtract PI/2 based on y's sign.
			tOffset.nVal |= tYSign.nVal & 0x80000000u;
 80026f0:	ee10 3a10 	vmov	r3, s0
 80026f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80026f8:	4b14      	ldr	r3, [pc, #80]	; (800274c <FastTrigonometry_atan2+0xb4>)
 80026fa:	4313      	orrs	r3, r2
			result = tOffset.flVal;
			const float z = x / y;
 80026fc:	eec0 7a80 	vdiv.f32	s15, s1, s0
			result -= (n1 + n2 * z * z) * z;
 8002700:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8002744 <FastTrigonometry_atan2+0xac>
 8002704:	ee27 0a80 	vmul.f32	s0, s15, s0
 8002708:	ee20 0a27 	vmul.f32	s0, s0, s15
 800270c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002748 <FastTrigonometry_atan2+0xb0>
 8002710:	ee30 0a07 	vadd.f32	s0, s0, s14
 8002714:	ee20 0a27 	vmul.f32	s0, s0, s15
 8002718:	ee07 3a90 	vmov	s15, r3
 800271c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8002720:	4770      	bx	lr
		}
	}
	else if (y > 0.0f) {
 8002722:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8002726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800272a:	dd02      	ble.n	8002732 <FastTrigonometry_atan2+0x9a>
		result = _PI_2;
 800272c:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8002750 <FastTrigonometry_atan2+0xb8>
 8002730:	4770      	bx	lr
	}
	else if (y < 0.0f) {
 8002732:	d402      	bmi.n	800273a <FastTrigonometry_atan2+0xa2>
	float result = 0.0f;
 8002734:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8002754 <FastTrigonometry_atan2+0xbc>
 8002738:	4770      	bx	lr
		result = -_PI_2;
 800273a:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8002758 <FastTrigonometry_atan2+0xc0>
	}
	return result;
}
 800273e:	4770      	bx	lr
 8002740:	40490fdb 	.word	0x40490fdb
 8002744:	be448e01 	.word	0xbe448e01
 8002748:	3f78eed2 	.word	0x3f78eed2
 800274c:	3fc90fdb 	.word	0x3fc90fdb
 8002750:	3fc90fdb 	.word	0x3fc90fdb
 8002754:	00000000 	.word	0x00000000
 8002758:	bfc90fdb 	.word	0xbfc90fdb

0800275c <lpf_init>:
 *      Author: maxborglowe
 */

#include "LowPassFilter.h"

void lpf_init(struct LPF *lpf, float Tf_init){
 800275c:	b510      	push	{r4, lr}
	lpf->Tf = Tf_init;
	lpf->out_prev = 0;
 800275e:	2300      	movs	r3, #0
	lpf->Tf = Tf_init;
 8002760:	ed80 0a02 	vstr	s0, [r0, #8]
	lpf->out_prev = 0;
 8002764:	6043      	str	r3, [r0, #4]
void lpf_init(struct LPF *lpf, float Tf_init){
 8002766:	4604      	mov	r4, r0
	lpf->timestamp_prev = get_ms();
 8002768:	f001 fc24 	bl	8003fb4 <get_ms>
 800276c:	6020      	str	r0, [r4, #0]
}
 800276e:	bd10      	pop	{r4, pc}

08002770 <lpf_exec>:

float lpf_exec(struct LPF *lpf, float input){
 8002770:	b510      	push	{r4, lr}
 8002772:	4604      	mov	r4, r0
 8002774:	ed2d 8b02 	vpush	{d8}
 8002778:	eeb0 8a40 	vmov.f32	s16, s0
	uint32_t timestamp = get_ms();
 800277c:	f001 fc1a 	bl	8003fb4 <get_ms>
	float dt = (timestamp - lpf->timestamp_prev) * 1e-3f;
 8002780:	6823      	ldr	r3, [r4, #0]

	if (dt < 0.0f ) dt = 1e-3f;
	else if(dt > 0.3f) {
 8002782:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80027e0 <lpf_exec+0x70>
	float dt = (timestamp - lpf->timestamp_prev) * 1e-3f;
 8002786:	1ac3      	subs	r3, r0, r3
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eef8 7a67 	vcvt.f32.u32	s15, s15
	else if(dt > 0.3f) {
 8002790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002798:	dc19      	bgt.n	80027ce <lpf_exec+0x5e>
		lpf->out_prev = input;
		lpf->timestamp_prev = timestamp;
		return input;
	}

	float alpha = lpf->Tf/(lpf->Tf + dt);
 800279a:	ed94 7a02 	vldr	s14, [r4, #8]
 800279e:	ed9f 6a11 	vldr	s12, [pc, #68]	; 80027e4 <lpf_exec+0x74>
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80027a2:	edd4 6a01 	vldr	s13, [r4, #4]
 80027a6:	6020      	str	r0, [r4, #0]
	float alpha = lpf->Tf/(lpf->Tf + dt);
 80027a8:	eef0 5a47 	vmov.f32	s11, s14
 80027ac:	eee7 5a86 	vfma.f32	s11, s15, s12
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80027b0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	float alpha = lpf->Tf/(lpf->Tf + dt);
 80027b4:	eec7 7a25 	vdiv.f32	s15, s14, s11
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80027b8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80027bc:	ee20 0a08 	vmul.f32	s0, s0, s16
	lpf->out_prev = out;
	lpf->timestamp_prev = timestamp;
	return out;
}
 80027c0:	ecbd 8b02 	vpop	{d8}
	float out = alpha * lpf->out_prev + (1.0f - alpha) * input;
 80027c4:	eea6 0aa7 	vfma.f32	s0, s13, s15
	return out;
 80027c8:	ed84 0a01 	vstr	s0, [r4, #4]
}
 80027cc:	bd10      	pop	{r4, pc}
		return input;
 80027ce:	eeb0 0a48 	vmov.f32	s0, s16
}
 80027d2:	ecbd 8b02 	vpop	{d8}
 80027d6:	6020      	str	r0, [r4, #0]
 80027d8:	ed84 0a01 	vstr	s0, [r4, #4]
 80027dc:	bd10      	pop	{r4, pc}
 80027de:	bf00      	nop
 80027e0:	43960000 	.word	0x43960000
 80027e4:	3a83126f 	.word	0x3a83126f

080027e8 <filterUpdate>:
 * @param Current acceleration on x-axis from accelerometer
 * @param Current acceleration on y-axis from accelerometer
 * @param Current acceleration on z-axis from accelerometer
 * @param Time passed since last conversion
 */
void filterUpdate(float gx, float gy, float gz, float ax, float ay, float az, float time) {
 80027e8:	b410      	push	{r4}
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1,
			q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80027ea:	4ac8      	ldr	r2, [pc, #800]	; (8002b0c <filterUpdate+0x324>)
 80027ec:	4bc8      	ldr	r3, [pc, #800]	; (8002b10 <filterUpdate+0x328>)
 80027ee:	48c9      	ldr	r0, [pc, #804]	; (8002b14 <filterUpdate+0x32c>)
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80027f0:	4cc9      	ldr	r4, [pc, #804]	; (8002b18 <filterUpdate+0x330>)
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80027f2:	ed92 4a00 	vldr	s8, [r2]
void filterUpdate(float gx, float gy, float gz, float ax, float ay, float az, float time) {
 80027f6:	ed2d 8b10 	vpush	{d8-d15}
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80027fa:	edd3 8a00 	vldr	s17, [r3]
 80027fe:	ed90 6a00 	vldr	s12, [r0]
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002802:	edd4 3a00 	vldr	s7, [r4]
 8002806:	edd3 4a00 	vldr	s9, [r3]
 800280a:	edd0 6a00 	vldr	s13, [r0]
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800280e:	ed94 8a00 	vldr	s16, [r4]
 8002812:	ed92 7a00 	vldr	s14, [r2]
 8002816:	ed90 5a00 	vldr	s10, [r0]
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800281a:	edd4 5a00 	vldr	s11, [r4]
 800281e:	edd2 7a00 	vldr	s15, [r2]
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002822:	ee26 6a01 	vmul.f32	s12, s12, s2
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8002826:	ee21 7a47 	vnmul.f32	s14, s2, s14
 800282a:	ee60 6ae6 	vnmul.f32	s13, s1, s13
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800282e:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8002832:	eee3 6a80 	vfma.f32	s13, s7, s0
 8002836:	eee5 7a81 	vfma.f32	s15, s11, s2
 800283a:	eea8 6aa0 	vfma.f32	s12, s17, s1
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800283e:	eea8 7a20 	vfma.f32	s14, s16, s1
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002842:	edd3 5a00 	vldr	s11, [r3]
 8002846:	eea4 6a00 	vfma.f32	s12, s8, s0
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800284a:	eee4 6a81 	vfma.f32	s13, s9, s2
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800284e:	eea5 7a00 	vfma.f32	s14, s10, s0
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002852:	eee5 7ac0 	vfms.f32	s15, s11, s0

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002856:	eef5 1a40 	vcmp.f32	s3, #0.0
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800285a:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800285e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002862:	ee66 3a64 	vnmul.f32	s7, s12, s9
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002866:	ee26 1aa4 	vmul.f32	s2, s13, s9
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800286a:	ee27 4a24 	vmul.f32	s8, s14, s9
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800286e:	ee67 4aa4 	vmul.f32	s9, s15, s9
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002872:	d105      	bne.n	8002880 <filterUpdate+0x98>
 8002874:	eeb5 2a40 	vcmp.f32	s4, #0.0
 8002878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800287c:	f000 813f 	beq.w	8002afe <filterUpdate+0x316>
		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002880:	ee22 7aa2 	vmul.f32	s14, s5, s5
 */
float invSqrt(float x) {
	float halfx = 0.5f * x;
	float y = x;
	long i = *(long*) &y;
	i = 0x5f3759df - (i >> 1);
 8002884:	49a5      	ldr	r1, [pc, #660]	; (8002b1c <filterUpdate+0x334>)
		_2q0 = 2.0f * q0;
 8002886:	edd4 8a00 	vldr	s17, [r4]
		_2q1 = 2.0f * q1;
 800288a:	edd2 aa00 	vldr	s21, [r2]
		_2q2 = 2.0f * q2;
 800288e:	edd3 7a00 	vldr	s15, [r3]
		_2q3 = 2.0f * q3;
 8002892:	edd0 9a00 	vldr	s19, [r0]
		_4q0 = 4.0f * q0;
 8002896:	ed94 aa00 	vldr	s20, [r4]
		_4q1 = 4.0f * q1;
 800289a:	ed92 ba00 	vldr	s22, [r2]
		_4q2 = 4.0f * q2;
 800289e:	ed93 ca00 	vldr	s24, [r3]
		_8q1 = 8.0f * q1;
 80028a2:	edd2 ba00 	vldr	s23, [r2]
		_8q2 = 8.0f * q2;
 80028a6:	edd3 da00 	vldr	s27, [r3]
		q0q0 = q0 * q0;
 80028aa:	edd4 ca00 	vldr	s25, [r4]
 80028ae:	edd4 6a00 	vldr	s13, [r4]
		q1q1 = q1 * q1;
 80028b2:	ed92 ea00 	vldr	s28, [r2]
 80028b6:	ed92 da00 	vldr	s26, [r2]
		q2q2 = q2 * q2;
 80028ba:	ed93 8a00 	vldr	s16, [r3]
 80028be:	ed93 5a00 	vldr	s10, [r3]
		q3q3 = q3 * q3;
 80028c2:	ed90 9a00 	vldr	s18, [r0]
 80028c6:	edd0 0a00 	vldr	s1, [r0]
 80028ca:	eea2 7a02 	vfma.f32	s14, s4, s4
	float halfx = 0.5f * x;
 80028ce:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 80028d2:	eea1 7aa1 	vfma.f32	s14, s3, s3
	y = *(float*) &i;
	y = y * (1.5f - (halfx * y * y));
 80028d6:	eeb7 6a08 	vmov.f32	s12, #120	; 0x3fc00000  1.5
	y = *(float*) &i;
 80028da:	ee17 ca10 	vmov	ip, s14
 80028de:	eba1 0c6c 	sub.w	ip, r1, ip, asr #1
 80028e2:	ee05 ca90 	vmov	s11, ip
		q0q0 = q0 * q0;
 80028e6:	ee6c caa6 	vmul.f32	s25, s25, s13
	float halfx = 0.5f * x;
 80028ea:	ee67 6a00 	vmul.f32	s13, s14, s0
	y = y * (1.5f - (halfx * y * y));
 80028ee:	ee25 7ae5 	vnmul.f32	s14, s11, s11
 80028f2:	eef0 ea46 	vmov.f32	s29, s12
 80028f6:	eee7 ea26 	vfma.f32	s29, s14, s13
		q2q2 = q2 * q2;
 80028fa:	ee28 5a05 	vmul.f32	s10, s16, s10
	y = y * (1.5f - (halfx * y * y));
 80028fe:	eeb0 7a6e 	vmov.f32	s14, s29
		_4q1 = 4.0f * q1;
 8002902:	eeb1 8a00 	vmov.f32	s16, #16	; 0x40800000  4.0
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 8002906:	edd2 ea00 	vldr	s29, [r2]
	y = y * (1.5f - (halfx * y * y));
 800290a:	ee65 5a87 	vmul.f32	s11, s11, s14
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 800290e:	ed93 7a00 	vldr	s14, [r3]
		_4q2 = 4.0f * q2;
 8002912:	ee2c ca08 	vmul.f32	s24, s24, s16
 8002916:	ee27 7a08 	vmul.f32	s14, s14, s16
	y = y * (1.5f - (halfx * y * y));
 800291a:	ee25 fae5 	vnmul.f32	s30, s11, s11
		q1q1 = q1 * q1;
 800291e:	ee2e da0d 	vmul.f32	s26, s28, s26
		q3q3 = q3 * q3;
 8002922:	ee29 9a20 	vmul.f32	s18, s18, s1
 8002926:	eeb0 ea4c 	vmov.f32	s28, s24
	y = y * (1.5f - (halfx * y * y));
 800292a:	eef0 0a46 	vmov.f32	s1, s12
 800292e:	eeef 0a26 	vfma.f32	s1, s30, s13
 8002932:	ee9c ea87 	vfnms.f32	s28, s25, s14
 8002936:	ee65 5aa0 	vmul.f32	s11, s11, s1
		ax *= recipNorm;
 800293a:	eeb0 7a4e 	vmov.f32	s14, s28
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800293e:	ed90 ea00 	vldr	s28, [r0]
 8002942:	edd0 0a00 	vldr	s1, [r0]
 8002946:	ee60 0a88 	vmul.f32	s1, s1, s16
 800294a:	ee2e ea08 	vmul.f32	s28, s28, s16
 800294e:	ee60 0a85 	vmul.f32	s1, s1, s10
 8002952:	ee3d 5a05 	vadd.f32	s10, s26, s10
 8002956:	eeed 0a0e 	vfma.f32	s1, s26, s28
		_8q1 = 8.0f * q1;
 800295a:	eeb2 da00 	vmov.f32	s26, #32	; 0x41000000  8.0
		_8q2 = 8.0f * q2;
 800295e:	ee6d da8d 	vmul.f32	s27, s27, s26
		_4q1 = 4.0f * q1;
 8002962:	ee2b ba08 	vmul.f32	s22, s22, s16
 8002966:	eead 7a85 	vfma.f32	s14, s27, s10
 800296a:	ee6e 6a88 	vmul.f32	s13, s29, s16
		ax *= recipNorm;
 800296e:	ee61 1aa5 	vmul.f32	s3, s3, s11
		_2q0 = 2.0f * q0;
 8002972:	ee78 8aa8 	vadd.f32	s17, s17, s17
		_2q1 = 2.0f * q1;
 8002976:	eef0 da4b 	vmov.f32	s27, s22
 800297a:	eedc daa6 	vfnms.f32	s27, s25, s13
 800297e:	eea2 9aa5 	vfma.f32	s18, s5, s11
 8002982:	eea1 7aa8 	vfma.f32	s14, s3, s17
 8002986:	ee7a aaaa 	vadd.f32	s21, s21, s21
		_8q1 = 8.0f * q1;
 800298a:	ee6b ba8d 	vmul.f32	s23, s23, s26
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800298e:	eee1 0aea 	vfms.f32	s1, s3, s21
 8002992:	eef0 6a6d 	vmov.f32	s13, s27
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002996:	ee25 2ac2 	vnmul.f32	s4, s11, s4
 800299a:	eeeb 6a85 	vfma.f32	s13, s23, s10
		_2q2 = 2.0f * q2;
 800299e:	ee77 7aa7 	vadd.f32	s15, s15, s15
		_2q3 = 2.0f * q3;
 80029a2:	eeac 7a09 	vfma.f32	s14, s24, s18
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80029a6:	eee2 0a27 	vfma.f32	s1, s4, s15
		_2q3 = 2.0f * q3;
 80029aa:	ee79 9aa9 	vadd.f32	s19, s19, s19
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80029ae:	ee61 7aa7 	vmul.f32	s15, s3, s15
		_4q0 = 4.0f * q0;
 80029b2:	ee2a 8a08 	vmul.f32	s16, s20, s16
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2
 80029b6:	eea2 7a29 	vfma.f32	s14, s4, s19
 80029ba:	eee8 7a05 	vfma.f32	s15, s16, s10
 80029be:	eeeb 6a09 	vfma.f32	s13, s22, s18
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80029c2:	ee20 5aa0 	vmul.f32	s10, s1, s1
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80029c6:	eee2 7a2a 	vfma.f32	s15, s4, s21
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1
 80029ca:	eee1 6ae9 	vfms.f32	s13, s3, s19
 80029ce:	eea7 5a07 	vfma.f32	s10, s14, s14
 80029d2:	eee2 6a28 	vfma.f32	s13, s4, s17
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80029d6:	eea7 5aa7 	vfma.f32	s10, s15, s15
	y = y * (1.5f - (halfx * y * y));
 80029da:	eef0 1a46 	vmov.f32	s3, s12
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80029de:	eea6 5aa6 	vfma.f32	s10, s13, s13
		qDot1 -= beta * s0;
 80029e2:	eddf 2a4f 	vldr	s5, [pc, #316]	; 8002b20 <filterUpdate+0x338>
	y = *(float*) &i;
 80029e6:	ee15 ca10 	vmov	ip, s10
 80029ea:	eba1 016c 	sub.w	r1, r1, ip, asr #1
 80029ee:	ee05 1a90 	vmov	s11, r1
	y = y * (1.5f - (halfx * y * y));
 80029f2:	ee20 5a45 	vnmul.f32	s10, s0, s10
 80029f6:	ee25 2aa5 	vmul.f32	s4, s11, s11
		qDot1 -= beta * s0;
 80029fa:	ee67 7aa2 	vmul.f32	s15, s15, s5
	y = y * (1.5f - (halfx * y * y));
 80029fe:	eee5 1a02 	vfma.f32	s3, s10, s4
		qDot2 -= beta * s1;
 8002a02:	ee66 6aa2 	vmul.f32	s13, s13, s5
	y = y * (1.5f - (halfx * y * y));
 8002a06:	ee65 5aa1 	vmul.f32	s11, s11, s3
		qDot3 -= beta * s2;
 8002a0a:	ee27 7a22 	vmul.f32	s14, s14, s5
	y = y * (1.5f - (halfx * y * y));
 8002a0e:	ee25 2aa5 	vmul.f32	s4, s11, s11
		qDot4 -= beta * s3;
 8002a12:	ee60 2aa2 	vmul.f32	s5, s1, s5
	y = y * (1.5f - (halfx * y * y));
 8002a16:	eea5 6a02 	vfma.f32	s12, s10, s4
		qDot1 -= beta * s0;
 8002a1a:	ee26 6a65 	vnmul.f32	s12, s12, s11
 8002a1e:	eee6 3a27 	vfma.f32	s7, s12, s15
		qDot2 -= beta * s1;
 8002a22:	eea6 1a26 	vfma.f32	s2, s12, s13
		qDot3 -= beta * s2;
 8002a26:	eea6 4a07 	vfma.f32	s8, s12, s14
		qDot4 -= beta * s3;
 8002a2a:	eee6 4a22 	vfma.f32	s9, s12, s5
	i = 0x5f3759df - (i >> 1);
 8002a2e:	493b      	ldr	r1, [pc, #236]	; (8002b1c <filterUpdate+0x334>)
	q0 += qDot1 * time;
 8002a30:	edd4 7a00 	vldr	s15, [r4]
 8002a34:	eee3 7a83 	vfma.f32	s15, s7, s6
}
 8002a38:	ecbd 8b10 	vpop	{d8-d15}
	q0 += qDot1 * time;
 8002a3c:	edc4 7a00 	vstr	s15, [r4]
	q1 += qDot2 * time;
 8002a40:	ed92 7a00 	vldr	s14, [r2]
 8002a44:	eea1 7a03 	vfma.f32	s14, s2, s6
	float halfx = 0.5f * x;
 8002a48:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
	q1 += qDot2 * time;
 8002a4c:	ed82 7a00 	vstr	s14, [r2]
	q2 += qDot3 * time;
 8002a50:	ed93 7a00 	vldr	s14, [r3]
 8002a54:	eea4 7a03 	vfma.f32	s14, s8, s6
	y = y * (1.5f - (halfx * y * y));
 8002a58:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
	q2 += qDot3 * time;
 8002a5c:	ed83 7a00 	vstr	s14, [r3]
	q3 += qDot4 * time;
 8002a60:	ed90 7a00 	vldr	s14, [r0]
 8002a64:	eea4 7a83 	vfma.f32	s14, s9, s6
 8002a68:	ed80 7a00 	vstr	s14, [r0]
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002a6c:	ed94 3a00 	vldr	s6, [r4]
 8002a70:	edd4 3a00 	vldr	s7, [r4]
 8002a74:	edd2 6a00 	vldr	s13, [r2]
 8002a78:	edd2 2a00 	vldr	s5, [r2]
 8002a7c:	ed93 4a00 	vldr	s8, [r3]
 8002a80:	edd3 4a00 	vldr	s9, [r3]
 8002a84:	ed90 5a00 	vldr	s10, [r0]
 8002a88:	ed90 7a00 	vldr	s14, [r0]
	q0 *= recipNorm;
 8002a8c:	edd4 5a00 	vldr	s11, [r4]
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002a90:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8002a94:	eee3 6a23 	vfma.f32	s13, s6, s7
 8002a98:	eee4 6a24 	vfma.f32	s13, s8, s9
 8002a9c:	eee5 6a07 	vfma.f32	s13, s10, s14
	y = y * (1.5f - (halfx * y * y));
 8002aa0:	eeb0 5a67 	vmov.f32	s10, s15
	y = *(float*) &i;
 8002aa4:	ee16 ca90 	vmov	ip, s13
 8002aa8:	eba1 016c 	sub.w	r1, r1, ip, asr #1
 8002aac:	ee07 1a10 	vmov	s14, r1
	y = y * (1.5f - (halfx * y * y));
 8002ab0:	ee66 6a66 	vnmul.f32	s13, s12, s13
 8002ab4:	ee27 6a07 	vmul.f32	s12, s14, s14
 8002ab8:	eea6 5a86 	vfma.f32	s10, s13, s12
 8002abc:	ee27 7a05 	vmul.f32	s14, s14, s10
	y = y * (1.5f - (halfx * y * y));
 8002ac0:	ee27 6a07 	vmul.f32	s12, s14, s14
 8002ac4:	eee6 7a86 	vfma.f32	s15, s13, s12
 8002ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
	q0 *= recipNorm;
 8002acc:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8002ad0:	ed84 7a00 	vstr	s14, [r4]
	q1 *= recipNorm;
 8002ad4:	ed92 7a00 	vldr	s14, [r2]
 8002ad8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002adc:	ed82 7a00 	vstr	s14, [r2]
	q2 *= recipNorm;
 8002ae0:	ed93 7a00 	vldr	s14, [r3]
 8002ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ae8:	ed83 7a00 	vstr	s14, [r3]
	q3 *= recipNorm;
 8002aec:	ed90 7a00 	vldr	s14, [r0]
 8002af0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002af4:	edc0 7a00 	vstr	s15, [r0]
}
 8002af8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002afc:	4770      	bx	lr
	if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002afe:	eef5 2a40 	vcmp.f32	s5, #0.0
 8002b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b06:	d092      	beq.n	8002a2e <filterUpdate+0x246>
 8002b08:	e6ba      	b.n	8002880 <filterUpdate+0x98>
 8002b0a:	bf00      	nop
 8002b0c:	20002208 	.word	0x20002208
 8002b10:	2000220c 	.word	0x2000220c
 8002b14:	20002210 	.word	0x20002210
 8002b18:	20002004 	.word	0x20002004
 8002b1c:	5f3759df 	.word	0x5f3759df
 8002b20:	3dcccccd 	.word	0x3dcccccd

08002b24 <ToEulerAngles>:
struct EulerAngles ToEulerAngles(float _q0, float _q1, float _q2, float _q3) {
 8002b24:	b500      	push	{lr}
			_q0 * _q0 - _q1 * _q1 - _q2 * _q2 + _q3 * _q3);
 8002b26:	ee61 7aa1 	vmul.f32	s15, s3, s3
struct EulerAngles ToEulerAngles(float _q0, float _q1, float _q2, float _q3) {
 8002b2a:	ed2d 8b04 	vpush	{d8-d9}
 8002b2e:	eee1 7a41 	vfms.f32	s15, s2, s2
 8002b32:	b089      	sub	sp, #36	; 0x24
 8002b34:	eeb0 9a40 	vmov.f32	s18, s0
 8002b38:	eee9 7a09 	vfma.f32	s15, s18, s18
	angles.x = -FastTrigonometry_atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002b3c:	ee21 0a21 	vmul.f32	s0, s2, s3
struct EulerAngles ToEulerAngles(float _q0, float _q1, float _q2, float _q3) {
 8002b40:	eeb0 8a61 	vmov.f32	s16, s3
 8002b44:	eef0 9a60 	vmov.f32	s19, s1
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002b48:	ee28 8a69 	vnmul.f32	s16, s16, s19
struct EulerAngles ToEulerAngles(float _q0, float _q1, float _q2, float _q3) {
 8002b4c:	eef0 8a41 	vmov.f32	s17, s2
	angles.x = -FastTrigonometry_atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002b50:	eea9 0a20 	vfma.f32	s0, s18, s1
 8002b54:	eee0 7ae0 	vfms.f32	s15, s1, s1
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002b58:	eea9 8a28 	vfma.f32	s16, s18, s17
	angles.x = -FastTrigonometry_atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002b5c:	eef0 0a67 	vmov.f32	s1, s15
 8002b60:	ee30 0a00 	vadd.f32	s0, s0, s0
 8002b64:	f7ff fd98 	bl	8002698 <FastTrigonometry_atan2>
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002b68:	ee78 7a08 	vadd.f32	s15, s16, s16
	angles.x = -FastTrigonometry_atan2(2 * (_q0 * _q1 + _q2 * _q3),
 8002b6c:	eef1 8a40 	vneg.f32	s17, s0
	angles.y = -asin(2 * (_q1 * _q3 - _q0 * _q2));
 8002b70:	ee17 0a90 	vmov	r0, s15
 8002b74:	f7fd fcf0 	bl	8000558 <__aeabi_f2d>
 8002b78:	ec41 0b10 	vmov	d0, r0, r1
 8002b7c:	f006 fdd0 	bl	8009720 <asin>
 8002b80:	ec51 0b10 	vmov	r0, r1, d0
 8002b84:	f7fe f838 	bl	8000bf8 <__aeabi_d2f>
}
 8002b88:	ed9d 1a07 	vldr	s2, [sp, #28]
 8002b8c:	ee00 0a90 	vmov	s1, r0
 8002b90:	eeb0 0a68 	vmov.f32	s0, s17
 8002b94:	b009      	add	sp, #36	; 0x24
 8002b96:	ecbd 8b04 	vpop	{d8-d9}
 8002b9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b9e:	bf00      	nop

08002ba0 <motorParams_optimized>:
	/*#######################################*/
	/*############### MotorX ################*/
	/*#######################################*/

	/*Filtering*/
	MotorX.LPF_current_d.Tf = 0.1f;
 8002ba0:	4a2c      	ldr	r2, [pc, #176]	; (8002c54 <motorParams_optimized+0xb4>)
	MotorX.pos_reg.Kp = 2.0f;
	MotorX.pos_reg.Ki = 0.0f;
	MotorX.pos_reg.Kd = 0.00f;

	/* imu regulator */
	MotorX.imu_reg.Kp = 7.89f;
 8002ba2:	4b2d      	ldr	r3, [pc, #180]	; (8002c58 <motorParams_optimized+0xb8>)
	MotorX.LPF_current_d.Tf = 0.1f;
 8002ba4:	482d      	ldr	r0, [pc, #180]	; (8002c5c <motorParams_optimized+0xbc>)
	MotorX.LPF_angle.Tf = 0.15f;
 8002ba6:	492e      	ldr	r1, [pc, #184]	; (8002c60 <motorParams_optimized+0xc0>)
void motorParams_optimized(){
 8002ba8:	b4f0      	push	{r4, r5, r6, r7}
	MotorX.imu_reg.Kp = 7.89f;
 8002baa:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	/*#######################################*/
	/*############### MotorY ################*/
	/*#######################################*/

	/*Filtering*/
	MotorY.LPF_current_d.Tf = 0.1f;
 8002bae:	4b2d      	ldr	r3, [pc, #180]	; (8002c64 <motorParams_optimized+0xc4>)
	MotorX.LPF_current_d.Tf = 0.1f;
 8002bb0:	f8c2 013c 	str.w	r0, [r2, #316]	; 0x13c
	MotorX.LPF_velocity.Tf = 0.1f;
 8002bb4:	f8c2 0154 	str.w	r0, [r2, #340]	; 0x154
	MotorY.LPF_current_d.Tf = 0.1f;
 8002bb8:	f8c3 013c 	str.w	r0, [r3, #316]	; 0x13c
	MotorY.LPF_current_q.Tf = MotorY.LPF_current_d.Tf;
 8002bbc:	f8c3 0148 	str.w	r0, [r3, #328]	; 0x148
	MotorY.LPF_velocity.Tf = 0.1f;
 8002bc0:	f8c3 0154 	str.w	r0, [r3, #340]	; 0x154
	MotorX.d_reg.Kp = 1.25f;
 8002bc4:	4828      	ldr	r0, [pc, #160]	; (8002c68 <motorParams_optimized+0xc8>)
 8002bc6:	6310      	str	r0, [r2, #48]	; 0x30
	MotorX.q_reg.Kp = MotorX.d_reg.Kp;
 8002bc8:	6650      	str	r0, [r2, #100]	; 0x64
	MotorX.imu_reg.Ki = 6.566f;
 8002bca:	4d28      	ldr	r5, [pc, #160]	; (8002c6c <motorParams_optimized+0xcc>)
	MotorX.imu_reg.Kd = 0.51f;
 8002bcc:	4c28      	ldr	r4, [pc, #160]	; (8002c70 <motorParams_optimized+0xd0>)
	MotorX.LPF_imu.Tf = 0.2f;
 8002bce:	4f29      	ldr	r7, [pc, #164]	; (8002c74 <motorParams_optimized+0xd4>)
	MotorX.imu_reg.Ki = 6.566f;
 8002bd0:	f8c2 5104 	str.w	r5, [r2, #260]	; 0x104
	MotorX.speed_reg.Kp = 0.75f;
 8002bd4:	f04f 507d 	mov.w	r0, #1061158912	; 0x3f400000
	MotorX.d_reg.Ki = 0.001f;
 8002bd8:	4d27      	ldr	r5, [pc, #156]	; (8002c78 <motorParams_optimized+0xd8>)
	MotorX.imu_reg.Kd = 0.51f;
 8002bda:	f8c2 4108 	str.w	r4, [r2, #264]	; 0x108
	MotorX.LPF_angle.Tf = 0.15f;
 8002bde:	f8c2 1160 	str.w	r1, [r2, #352]	; 0x160
	MotorX.d_reg.Kd = 0.00001f;
 8002be2:	4c26      	ldr	r4, [pc, #152]	; (8002c7c <motorParams_optimized+0xdc>)
	MotorX.speed_reg.Kp = 0.75f;
 8002be4:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
	MotorY.LPF_angle.Tf = 0.15f;
 8002be8:	f8c3 1160 	str.w	r1, [r3, #352]	; 0x160
	MotorY.q_reg.Kp = MotorY.d_reg.Kp;
	MotorY.q_reg.Ki = MotorY.d_reg.Ki;
	MotorY.q_reg.Kd = MotorY.d_reg.Kd;

	/* speed regulator */
	MotorY.speed_reg.Kp = 0.75f;
 8002bec:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
	MotorX.speed_reg.Ki = 0.00f;
 8002bf0:	2100      	movs	r1, #0
	MotorX.pos_reg.Kp = 2.0f;
 8002bf2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	MotorY.d_reg.Kp = 1.6f;
 8002bf6:	4e22      	ldr	r6, [pc, #136]	; (8002c80 <motorParams_optimized+0xe0>)
	MotorX.LPF_imu.Tf = 0.2f;
 8002bf8:	f8c2 716c 	str.w	r7, [r2, #364]	; 0x16c
	MotorX.d_reg.Ki = 0.001f;
 8002bfc:	6355      	str	r5, [r2, #52]	; 0x34
	MotorX.q_reg.Ki = MotorX.d_reg.Ki;
 8002bfe:	6695      	str	r5, [r2, #104]	; 0x68
	MotorX.d_reg.Kd = 0.00001f;
 8002c00:	6394      	str	r4, [r2, #56]	; 0x38
	MotorX.q_reg.Kd = MotorX.d_reg.Kd;
 8002c02:	66d4      	str	r4, [r2, #108]	; 0x6c
	MotorY.LPF_imu.Tf = 0.2f;
 8002c04:	f8c3 716c 	str.w	r7, [r3, #364]	; 0x16c
	MotorY.d_reg.Kd = 0.00001f;
 8002c08:	639c      	str	r4, [r3, #56]	; 0x38
	MotorY.pos_reg.Kd = 0.0f;

	/* imu regulator */
	MotorY.imu_reg.Kp = 6.5f;
	MotorY.imu_reg.Ki = 5.0f;
	MotorY.imu_reg.Kd = 0.63f;
 8002c0a:	4f1e      	ldr	r7, [pc, #120]	; (8002c84 <motorParams_optimized+0xe4>)
	MotorY.q_reg.Kd = MotorY.d_reg.Kd;
 8002c0c:	66dc      	str	r4, [r3, #108]	; 0x6c
	MotorX.speed_reg.Ki = 0.00f;
 8002c0e:	f8c2 109c 	str.w	r1, [r2, #156]	; 0x9c
	MotorY.imu_reg.Kp = 6.5f;
 8002c12:	4c1d      	ldr	r4, [pc, #116]	; (8002c88 <motorParams_optimized+0xe8>)
	MotorX.speed_reg.Kd = 0.00f;
 8002c14:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
	MotorX.pos_reg.Ki = 0.0f;
 8002c18:	f8c2 10d0 	str.w	r1, [r2, #208]	; 0xd0
	MotorX.pos_reg.Kd = 0.00f;
 8002c1c:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
	MotorX.pos_reg.Kp = 2.0f;
 8002c20:	f8c2 00cc 	str.w	r0, [r2, #204]	; 0xcc
	MotorY.imu_reg.Ki = 5.0f;
 8002c24:	4a19      	ldr	r2, [pc, #100]	; (8002c8c <motorParams_optimized+0xec>)
	MotorY.d_reg.Ki = 0.001f;
 8002c26:	635d      	str	r5, [r3, #52]	; 0x34
	MotorY.q_reg.Ki = MotorY.d_reg.Ki;
 8002c28:	669d      	str	r5, [r3, #104]	; 0x68
	MotorY.d_reg.Kp = 1.6f;
 8002c2a:	631e      	str	r6, [r3, #48]	; 0x30
	MotorY.speed_reg.Ki = 0.00f;
 8002c2c:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
	MotorY.q_reg.Kp = MotorY.d_reg.Kp;
 8002c30:	665e      	str	r6, [r3, #100]	; 0x64
	MotorY.imu_reg.Kp = 6.5f;
 8002c32:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	MotorY.imu_reg.Kd = 0.63f;
 8002c36:	f8c3 7108 	str.w	r7, [r3, #264]	; 0x108
	MotorY.speed_reg.Kd = 0.00f;
 8002c3a:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
}
 8002c3e:	bcf0      	pop	{r4, r5, r6, r7}
	MotorY.pos_reg.Kp = 2.0f;
 8002c40:	f8c3 00cc 	str.w	r0, [r3, #204]	; 0xcc
	MotorY.pos_reg.Ki = 0.0f;
 8002c44:	f8c3 10d0 	str.w	r1, [r3, #208]	; 0xd0
	MotorY.pos_reg.Kd = 0.0f;
 8002c48:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
	MotorY.imu_reg.Ki = 5.0f;
 8002c4c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
}
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	2000e6c0 	.word	0x2000e6c0
 8002c58:	40fc7ae1 	.word	0x40fc7ae1
 8002c5c:	3dcccccd 	.word	0x3dcccccd
 8002c60:	3e19999a 	.word	0x3e19999a
 8002c64:	2000e2a0 	.word	0x2000e2a0
 8002c68:	3fa00000 	.word	0x3fa00000
 8002c6c:	40d21cac 	.word	0x40d21cac
 8002c70:	3f028f5c 	.word	0x3f028f5c
 8002c74:	3e4ccccd 	.word	0x3e4ccccd
 8002c78:	3a83126f 	.word	0x3a83126f
 8002c7c:	3727c5ac 	.word	0x3727c5ac
 8002c80:	3fcccccd 	.word	0x3fcccccd
 8002c84:	3f2147ae 	.word	0x3f2147ae
 8002c88:	40d00000 	.word	0x40d00000
 8002c8c:	40a00000 	.word	0x40a00000

08002c90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c90:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c92:	2300      	movs	r3, #0
{
 8002c94:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c96:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 8002c9a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c9e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8002ca2:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ca6:	4923      	ldr	r1, [pc, #140]	; (8002d34 <SystemClock_Config+0xa4>)
 8002ca8:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002caa:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cac:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cae:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cb0:	4a21      	ldr	r2, [pc, #132]	; (8002d38 <SystemClock_Config+0xa8>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cb2:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8002cb6:	6408      	str	r0, [r1, #64]	; 0x40
 8002cb8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002cba:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8002cbe:	9100      	str	r1, [sp, #0]
 8002cc0:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	6813      	ldr	r3, [r2, #0]
 8002cc6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cce:	6013      	str	r3, [r2, #0]
 8002cd0:	6813      	ldr	r3, [r2, #0]
 8002cd2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002cd6:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cd8:	2301      	movs	r3, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cda:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cdc:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cde:	2202      	movs	r2, #2
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002ce6:	2208      	movs	r2, #8
 8002ce8:	2354      	movs	r3, #84	; 0x54
 8002cea:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cee:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cf0:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 8;
  RCC_OscInitStruct.PLL.PLLN = 84;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cf6:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cf8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002cfc:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cfe:	910c      	str	r1, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d00:	f001 ff6a 	bl	8004bd8 <HAL_RCC_OscConfig>
 8002d04:	b108      	cbz	r0, 8002d0a <SystemClock_Config+0x7a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d06:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d08:	e7fe      	b.n	8002d08 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d0a:	4603      	mov	r3, r0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d0c:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d0e:	2502      	movs	r5, #2
 8002d10:	240f      	movs	r4, #15
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d12:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d14:	2200      	movs	r2, #0
 8002d16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d1a:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d1c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002d20:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d24:	f002 f974 	bl	8005010 <HAL_RCC_ClockConfig>
 8002d28:	b108      	cbz	r0, 8002d2e <SystemClock_Config+0x9e>
 8002d2a:	b672      	cpsid	i
	while (1) {
 8002d2c:	e7fe      	b.n	8002d2c <SystemClock_Config+0x9c>
}
 8002d2e:	b015      	add	sp, #84	; 0x54
 8002d30:	bd30      	pop	{r4, r5, pc}
 8002d32:	bf00      	nop
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40007000 	.word	0x40007000
 8002d3c:	00000000 	.word	0x00000000

08002d40 <main>:
{
 8002d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d44:	ed2d 8b02 	vpush	{d8}
 8002d48:	b0a3      	sub	sp, #140	; 0x8c
	volatile clock_t us_t = 0;
 8002d4a:	2400      	movs	r4, #0
	volatile float ina_ref = 0.0f;    //should be at 1.65 V for INA2181
 8002d4c:	2300      	movs	r3, #0
	volatile clock_t us_t = 0;
 8002d4e:	9402      	str	r4, [sp, #8]
	volatile clock_t us_t_prev = 0;
 8002d50:	9403      	str	r4, [sp, #12]
	volatile float ina_ref = 0.0f;    //should be at 1.65 V for INA2181
 8002d52:	9304      	str	r3, [sp, #16]
  HAL_Init();
 8002d54:	f001 f97e 	bl	8004054 <HAL_Init>
  SystemClock_Config();
 8002d58:	f7ff ff9a 	bl	8002c90 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5c:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
 8002d60:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d64:	4dae      	ldr	r5, [pc, #696]	; (8003020 <main+0x2e0>)
 8002d66:	9406      	str	r4, [sp, #24]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	9418      	str	r4, [sp, #96]	; 0x60
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d6a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_GPIO_WritePin(FLAG_FUNCTION_DONE_GPIO_Port, FLAG_FUNCTION_DONE_Pin, GPIO_PIN_RESET);
 8002d6c:	48ad      	ldr	r0, [pc, #692]	; (8003024 <main+0x2e4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d6e:	f043 0304 	orr.w	r3, r3, #4
 8002d72:	632b      	str	r3, [r5, #48]	; 0x30
 8002d74:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	9306      	str	r3, [sp, #24]
 8002d7c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d7e:	9407      	str	r4, [sp, #28]
 8002d80:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d86:	632b      	str	r3, [r5, #48]	; 0x30
 8002d88:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d8e:	9307      	str	r3, [sp, #28]
 8002d90:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d92:	9408      	str	r4, [sp, #32]
 8002d94:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d96:	f043 0301 	orr.w	r3, r3, #1
 8002d9a:	632b      	str	r3, [r5, #48]	; 0x30
 8002d9c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	9308      	str	r3, [sp, #32]
 8002da4:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da6:	9409      	str	r4, [sp, #36]	; 0x24
 8002da8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002daa:	f043 0302 	orr.w	r3, r3, #2
 8002dae:	632b      	str	r3, [r5, #48]	; 0x30
 8002db0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(FLAG_FUNCTION_DONE_GPIO_Port, FLAG_FUNCTION_DONE_Pin, GPIO_PIN_RESET);
 8002db8:	4622      	mov	r2, r4
 8002dba:	2108      	movs	r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_GPIO_WritePin(FLAG_FUNCTION_DONE_GPIO_Port, FLAG_FUNCTION_DONE_Pin, GPIO_PIN_RESET);
 8002dbe:	f001 fefb 	bl	8004bb8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 8002dc2:	4899      	ldr	r0, [pc, #612]	; (8003028 <main+0x2e8>)
 8002dc4:	4622      	mov	r2, r4
 8002dc6:	f44f 7104 	mov.w	r1, #528	; 0x210
 8002dca:	f001 fef5 	bl	8004bb8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BMI270_CS_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin|MotorZ_encoder_CS_Pin, GPIO_PIN_SET);
 8002dce:	4897      	ldr	r0, [pc, #604]	; (800302c <main+0x2ec>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	2171      	movs	r1, #113	; 0x71
 8002dd4:	f001 fef0 	bl	8004bb8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(nSLEEP_GPIO_Port, nSLEEP_Pin, GPIO_PIN_RESET);
 8002dd8:	4894      	ldr	r0, [pc, #592]	; (800302c <main+0x2ec>)
 8002dda:	4622      	mov	r2, r4
 8002ddc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002de0:	f001 feea 	bl	8004bb8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Reset_program_Pin;
 8002de4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002de8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(Reset_program_GPIO_Port, &GPIO_InitStruct);
 8002dec:	488e      	ldr	r0, [pc, #568]	; (8003028 <main+0x2e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	941a      	str	r4, [sp, #104]	; 0x68
  HAL_GPIO_Init(Reset_program_GPIO_Port, &GPIO_InitStruct);
 8002df0:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = FLAG_FUNCTION_DONE_Pin;
 8002df2:	2600      	movs	r6, #0
 8002df4:	2702      	movs	r7, #2
  GPIO_InitStruct.Pin = Reset_program_Pin;
 8002df6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(Reset_program_GPIO_Port, &GPIO_InitStruct);
 8002dfa:	f001 fdeb 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FLAG_FUNCTION_DONE_Pin;
 8002dfe:	2208      	movs	r2, #8
 8002e00:	2301      	movs	r3, #1
  HAL_GPIO_Init(FLAG_FUNCTION_DONE_GPIO_Port, &GPIO_InitStruct);
 8002e02:	4888      	ldr	r0, [pc, #544]	; (8003024 <main+0x2e4>)
 8002e04:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = FLAG_FUNCTION_DONE_Pin;
 8002e06:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8002e0a:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
  HAL_GPIO_Init(FLAG_FUNCTION_DONE_GPIO_Port, &GPIO_InitStruct);
 8002e0e:	f001 fde1 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FLAG_WHILE_LOOP_DONE_Pin;
 8002e12:	2210      	movs	r2, #16
 8002e14:	2301      	movs	r3, #1
  HAL_GPIO_Init(FLAG_WHILE_LOOP_DONE_GPIO_Port, &GPIO_InitStruct);
 8002e16:	4884      	ldr	r0, [pc, #528]	; (8003028 <main+0x2e8>)
 8002e18:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = FLAG_WHILE_LOOP_DONE_Pin;
 8002e1a:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 8002e1e:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(FLAG_WHILE_LOOP_DONE_GPIO_Port, &GPIO_InitStruct);
 8002e22:	f001 fdd7 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BMI270_CS_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin|MotorZ_encoder_CS_Pin;
 8002e26:	2271      	movs	r2, #113	; 0x71
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e2e:	487f      	ldr	r0, [pc, #508]	; (800302c <main+0x2ec>)
  GPIO_InitStruct.Pin = BMI270_CS_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin|MotorZ_encoder_CS_Pin;
 8002e30:	2200      	movs	r2, #0
 8002e32:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e34:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = BMI270_CS_Pin|MotorX_encoder_CS_Pin|MotorY_encoder_CS_Pin|MotorZ_encoder_CS_Pin;
 8002e36:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3a:	f001 fdcb 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = nFAULT_Z_Pin|nFAULT_X_Pin|nFAULT_Y_Pin;
 8002e3e:	f44f 4250 	mov.w	r2, #53248	; 0xd000
 8002e42:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e44:	4879      	ldr	r0, [pc, #484]	; (800302c <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e46:	941a      	str	r4, [sp, #104]	; 0x68
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e48:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = nFAULT_Z_Pin|nFAULT_X_Pin|nFAULT_Y_Pin;
 8002e4a:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e4e:	f001 fdc1 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = nSLEEP_Pin;
 8002e52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e56:	2301      	movs	r3, #1
  HAL_GPIO_Init(nSLEEP_GPIO_Port, &GPIO_InitStruct);
 8002e58:	4874      	ldr	r0, [pc, #464]	; (800302c <main+0x2ec>)
 8002e5a:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = nSLEEP_Pin;
 8002e5c:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 8002e60:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e64:	f44f 7600 	mov.w	r6, #512	; 0x200
  HAL_GPIO_Init(nSLEEP_GPIO_Port, &GPIO_InitStruct);
 8002e68:	f001 fdb4 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e6c:	2701      	movs	r7, #1
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e72:	486d      	ldr	r0, [pc, #436]	; (8003028 <main+0x2e8>)
 8002e74:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e76:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8002e7a:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e7e:	f001 fda9 	bl	80049d4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Motor_selector_Pin;
 8002e82:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002e86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  HAL_GPIO_Init(Motor_selector_GPIO_Port, &GPIO_InitStruct);
 8002e8a:	4866      	ldr	r0, [pc, #408]	; (8003024 <main+0x2e4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	941a      	str	r4, [sp, #104]	; 0x68
  HAL_GPIO_Init(Motor_selector_GPIO_Port, &GPIO_InitStruct);
 8002e8e:	a918      	add	r1, sp, #96	; 0x60
  GPIO_InitStruct.Pin = Motor_selector_Pin;
 8002e90:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(Motor_selector_GPIO_Port, &GPIO_InitStruct);
 8002e94:	f001 fd9e 	bl	80049d4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e98:	4622      	mov	r2, r4
 8002e9a:	4621      	mov	r1, r4
 8002e9c:	2028      	movs	r0, #40	; 0x28
 8002e9e:	f001 fb71 	bl	8004584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ea2:	2028      	movs	r0, #40	; 0x28
 8002ea4:	f001 fba6 	bl	80045f4 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8002ea8:	4861      	ldr	r0, [pc, #388]	; (8003030 <main+0x2f0>)
 8002eaa:	4962      	ldr	r1, [pc, #392]	; (8003034 <main+0x2f4>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002eac:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002eae:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002eb2:	230c      	movs	r3, #12
  huart2.Init.Parity = UART_PARITY_NONE;
 8002eb4:	e9c0 4403 	strd	r4, r4, [r0, #12]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb8:	e9c0 4406 	strd	r4, r4, [r0, #24]
  huart2.Init.BaudRate = 115200;
 8002ebc:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ec0:	6143      	str	r3, [r0, #20]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002ec2:	f003 fbc3 	bl	800664c <HAL_HalfDuplex_Init>
 8002ec6:	b108      	cbz	r0, 8002ecc <main+0x18c>
 8002ec8:	b672      	cpsid	i
	while (1) {
 8002eca:	e7fe      	b.n	8002eca <main+0x18a>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ecc:	9005      	str	r0, [sp, #20]
 8002ece:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  hadc1.Instance = ADC1;
 8002ed0:	4c59      	ldr	r4, [pc, #356]	; (8003038 <main+0x2f8>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ed2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ed6:	632b      	str	r3, [r5, #48]	; 0x30
 8002ed8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ede:	4606      	mov	r6, r0
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	4601      	mov	r1, r0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ee4:	9305      	str	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002ee6:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002ee8:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002eea:	f001 fb4b 	bl	8004584 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002eee:	2038      	movs	r0, #56	; 0x38
 8002ef0:	f001 fb80 	bl	80045f4 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8002ef4:	4b51      	ldr	r3, [pc, #324]	; (800303c <main+0x2fc>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ef6:	4a52      	ldr	r2, [pc, #328]	; (8003040 <main+0x300>)
  hadc1.Instance = ADC1;
 8002ef8:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ENABLE;
 8002efa:	2701      	movs	r7, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002efc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  hadc1.Init.NbrOfConversion = 5;
 8002f00:	2305      	movs	r3, #5
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f02:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 8002f04:	e9cd 6618 	strd	r6, r6, [sp, #96]	; 0x60
 8002f08:	e9cd 661a 	strd	r6, r6, [sp, #104]	; 0x68
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f0c:	60a6      	str	r6, [r4, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f0e:	f884 6020 	strb.w	r6, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002f12:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f14:	60e6      	str	r6, [r4, #12]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002f16:	6061      	str	r1, [r4, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002f18:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 5;
 8002f1a:	61e3      	str	r3, [r4, #28]
  hadc1.Init.ScanConvMode = ENABLE;
 8002f1c:	6127      	str	r7, [r4, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002f1e:	7627      	strb	r7, [r4, #24]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002f20:	f884 7030 	strb.w	r7, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f24:	6167      	str	r7, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f26:	f001 f8d3 	bl	80040d0 <HAL_ADC_Init>
 8002f2a:	b108      	cbz	r0, 8002f30 <main+0x1f0>
 8002f2c:	b672      	cpsid	i
	while (1) {
 8002f2e:	e7fe      	b.n	8002f2e <main+0x1ee>
  sConfig.Channel = ADC_CHANNEL_0;
 8002f30:	2200      	movs	r2, #0
 8002f32:	2301      	movs	r3, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002f34:	901a      	str	r0, [sp, #104]	; 0x68
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f36:	a918      	add	r1, sp, #96	; 0x60
 8002f38:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8002f3a:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f3e:	f001 fa65 	bl	800440c <HAL_ADC_ConfigChannel>
 8002f42:	b108      	cbz	r0, 8002f48 <main+0x208>
 8002f44:	b672      	cpsid	i
	while (1) {
 8002f46:	e7fe      	b.n	8002f46 <main+0x206>
  sConfig.Channel = ADC_CHANNEL_4;
 8002f48:	2204      	movs	r2, #4
 8002f4a:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f4c:	a918      	add	r1, sp, #96	; 0x60
 8002f4e:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8002f50:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f54:	f001 fa5a 	bl	800440c <HAL_ADC_ConfigChannel>
 8002f58:	b108      	cbz	r0, 8002f5e <main+0x21e>
 8002f5a:	b672      	cpsid	i
	while (1) {
 8002f5c:	e7fe      	b.n	8002f5c <main+0x21c>
  sConfig.Channel = ADC_CHANNEL_9;
 8002f5e:	2209      	movs	r2, #9
 8002f60:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f62:	a918      	add	r1, sp, #96	; 0x60
 8002f64:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 8002f66:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f6a:	f001 fa4f 	bl	800440c <HAL_ADC_ConfigChannel>
 8002f6e:	b108      	cbz	r0, 8002f74 <main+0x234>
 8002f70:	b672      	cpsid	i
	while (1) {
 8002f72:	e7fe      	b.n	8002f72 <main+0x232>
  sConfig.Channel = ADC_CHANNEL_10;
 8002f74:	220a      	movs	r2, #10
 8002f76:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f78:	a918      	add	r1, sp, #96	; 0x60
 8002f7a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_10;
 8002f7c:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f80:	f001 fa44 	bl	800440c <HAL_ADC_ConfigChannel>
 8002f84:	b108      	cbz	r0, 8002f8a <main+0x24a>
 8002f86:	b672      	cpsid	i
	while (1) {
 8002f88:	e7fe      	b.n	8002f88 <main+0x248>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f8a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_13;
 8002f8c:	220d      	movs	r2, #13
 8002f8e:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f90:	a918      	add	r1, sp, #96	; 0x60
  sConfig.Channel = ADC_CHANNEL_13;
 8002f92:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f96:	f001 fa39 	bl	800440c <HAL_ADC_ConfigChannel>
 8002f9a:	4604      	mov	r4, r0
 8002f9c:	b108      	cbz	r0, 8002fa2 <main+0x262>
 8002f9e:	b672      	cpsid	i
	while (1) {
 8002fa0:	e7fe      	b.n	8002fa0 <main+0x260>
  htim1.Instance = TIM1;
 8002fa2:	4d28      	ldr	r5, [pc, #160]	; (8003044 <main+0x304>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fa4:	900c      	str	r0, [sp, #48]	; 0x30
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fa6:	2620      	movs	r6, #32
 8002fa8:	4632      	mov	r2, r6
 8002faa:	4601      	mov	r1, r0
 8002fac:	a818      	add	r0, sp, #96	; 0x60
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fae:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fb2:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8002fb6:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8002fba:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fbe:	940a      	str	r4, [sp, #40]	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fc0:	9410      	str	r4, [sp, #64]	; 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fc2:	940f      	str	r4, [sp, #60]	; 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fc4:	940b      	str	r4, [sp, #44]	; 0x2c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fc6:	f003 fcb9 	bl	800693c <memset>
  htim1.Instance = TIM1;
 8002fca:	4a1f      	ldr	r2, [pc, #124]	; (8003048 <main+0x308>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002fcc:	60ae      	str	r6, [r5, #8]
  htim1.Init.Period = 1024-1;
 8002fce:	f240 33ff 	movw	r3, #1023	; 0x3ff
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002fd2:	4628      	mov	r0, r5
  htim1.Init.RepetitionCounter = 0;
 8002fd4:	e9c5 4404 	strd	r4, r4, [r5, #16]
  htim1.Init.Prescaler = 1;
 8002fd8:	606f      	str	r7, [r5, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fda:	61ac      	str	r4, [r5, #24]
  htim1.Instance = TIM1;
 8002fdc:	602a      	str	r2, [r5, #0]
  htim1.Init.Period = 1024-1;
 8002fde:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002fe0:	f002 fd4e 	bl	8005a80 <HAL_TIM_Base_Init>
 8002fe4:	b108      	cbz	r0, 8002fea <main+0x2aa>
 8002fe6:	b672      	cpsid	i
	while (1) {
 8002fe8:	e7fe      	b.n	8002fe8 <main+0x2a8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002fee:	a90c      	add	r1, sp, #48	; 0x30
 8002ff0:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ff2:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002ff4:	f003 fa16 	bl	8006424 <HAL_TIM_ConfigClockSource>
 8002ff8:	b108      	cbz	r0, 8002ffe <main+0x2be>
 8002ffa:	b672      	cpsid	i
	while (1) {
 8002ffc:	e7fe      	b.n	8002ffc <main+0x2bc>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002ffe:	4628      	mov	r0, r5
 8003000:	f002 fe3c 	bl	8005c7c <HAL_TIM_PWM_Init>
 8003004:	b108      	cbz	r0, 800300a <main+0x2ca>
 8003006:	b672      	cpsid	i
	while (1) {
 8003008:	e7fe      	b.n	8003008 <main+0x2c8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800300a:	2400      	movs	r4, #0
 800300c:	2500      	movs	r5, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800300e:	480d      	ldr	r0, [pc, #52]	; (8003044 <main+0x304>)
 8003010:	a90a      	add	r1, sp, #40	; 0x28
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003012:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003016:	f003 fab5 	bl	8006584 <HAL_TIMEx_MasterConfigSynchronization>
 800301a:	b1b8      	cbz	r0, 800304c <main+0x30c>
 800301c:	b672      	cpsid	i
	while (1) {
 800301e:	e7fe      	b.n	800301e <main+0x2de>
 8003020:	40023800 	.word	0x40023800
 8003024:	40020000 	.word	0x40020000
 8003028:	40020800 	.word	0x40020800
 800302c:	40020400 	.word	0x40020400
 8003030:	2000e67c 	.word	0x2000e67c
 8003034:	40004400 	.word	0x40004400
 8003038:	2000e4e4 	.word	0x2000e4e4
 800303c:	40012000 	.word	0x40012000
 8003040:	0f000001 	.word	0x0f000001
 8003044:	2000e594 	.word	0x2000e594
 8003048:	40010000 	.word	0x40010000
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800304c:	2660      	movs	r6, #96	; 0x60
 800304e:	2700      	movs	r7, #0
 8003050:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003054:	4602      	mov	r2, r0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003056:	9016      	str	r0, [sp, #88]	; 0x58
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003058:	2604      	movs	r6, #4
 800305a:	2700      	movs	r7, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800305c:	4885      	ldr	r0, [pc, #532]	; (8003274 <main+0x534>)
 800305e:	a910      	add	r1, sp, #64	; 0x40
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003060:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
 8003064:	e9cd 6714 	strd	r6, r7, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003068:	f003 f8cc 	bl	8006204 <HAL_TIM_PWM_ConfigChannel>
 800306c:	b108      	cbz	r0, 8003072 <main+0x332>
 800306e:	b672      	cpsid	i
	while (1) {
 8003070:	e7fe      	b.n	8003070 <main+0x330>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003072:	4880      	ldr	r0, [pc, #512]	; (8003274 <main+0x534>)
 8003074:	2204      	movs	r2, #4
 8003076:	a910      	add	r1, sp, #64	; 0x40
 8003078:	f003 f8c4 	bl	8006204 <HAL_TIM_PWM_ConfigChannel>
 800307c:	b108      	cbz	r0, 8003082 <main+0x342>
 800307e:	b672      	cpsid	i
	while (1) {
 8003080:	e7fe      	b.n	8003080 <main+0x340>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003082:	487c      	ldr	r0, [pc, #496]	; (8003274 <main+0x534>)
 8003084:	2208      	movs	r2, #8
 8003086:	a910      	add	r1, sp, #64	; 0x40
 8003088:	f003 f8bc 	bl	8006204 <HAL_TIM_PWM_ConfigChannel>
 800308c:	b108      	cbz	r0, 8003092 <main+0x352>
 800308e:	b672      	cpsid	i
	while (1) {
 8003090:	e7fe      	b.n	8003090 <main+0x350>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003092:	2200      	movs	r2, #0
 8003094:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003098:	901f      	str	r0, [sp, #124]	; 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800309a:	a918      	add	r1, sp, #96	; 0x60
 800309c:	4875      	ldr	r0, [pc, #468]	; (8003274 <main+0x534>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800309e:	e9cd 4518 	strd	r4, r5, [sp, #96]	; 0x60
 80030a2:	e9cd 451a 	strd	r4, r5, [sp, #104]	; 0x68
 80030a6:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80030aa:	f003 faa5 	bl	80065f8 <HAL_TIMEx_ConfigBreakDeadTime>
 80030ae:	4606      	mov	r6, r0
 80030b0:	b108      	cbz	r0, 80030b6 <main+0x376>
 80030b2:	b672      	cpsid	i
	while (1) {
 80030b4:	e7fe      	b.n	80030b4 <main+0x374>
  HAL_TIM_MspPostInit(&htim1);
 80030b6:	486f      	ldr	r0, [pc, #444]	; (8003274 <main+0x534>)
 80030b8:	f000 fe46 	bl	8003d48 <HAL_TIM_MspPostInit>
  hspi1.Instance = SPI1;
 80030bc:	486e      	ldr	r0, [pc, #440]	; (8003278 <main+0x538>)
 80030be:	4a6f      	ldr	r2, [pc, #444]	; (800327c <main+0x53c>)
 80030c0:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030c2:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030c6:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030ca:	6041      	str	r1, [r0, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030cc:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80030ce:	2110      	movs	r1, #16
  hspi1.Init.CRCPolynomial = 10;
 80030d0:	220a      	movs	r2, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80030d2:	e9c0 6602 	strd	r6, r6, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030d6:	e9c0 6604 	strd	r6, r6, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80030da:	e9c0 6608 	strd	r6, r6, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030de:	6286      	str	r6, [r0, #40]	; 0x28
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80030e0:	61c1      	str	r1, [r0, #28]
  hspi1.Init.CRCPolynomial = 10;
 80030e2:	62c2      	str	r2, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80030e4:	f002 f8b2 	bl	800524c <HAL_SPI_Init>
 80030e8:	b108      	cbz	r0, 80030ee <main+0x3ae>
 80030ea:	b672      	cpsid	i
	while (1) {
 80030ec:	e7fe      	b.n	80030ec <main+0x3ac>
  htim2.Instance = TIM2;
 80030ee:	4e64      	ldr	r6, [pc, #400]	; (8003280 <main+0x540>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f0:	9010      	str	r0, [sp, #64]	; 0x40
  htim2.Instance = TIM2;
 80030f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 1;
 80030f6:	2301      	movs	r3, #1
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030f8:	e9cd 0011 	strd	r0, r0, [sp, #68]	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030fc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003100:	e9cd 0018 	strd	r0, r0, [sp, #96]	; 0x60
 8003104:	e9cd 001a 	strd	r0, r0, [sp, #104]	; 0x68
 8003108:	e9cd 001c 	strd	r0, r0, [sp, #112]	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800310c:	9013      	str	r0, [sp, #76]	; 0x4c
  TIM_OC_InitTypeDef sConfigOC = {0};
 800310e:	901e      	str	r0, [sp, #120]	; 0x78
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003110:	6130      	str	r0, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003112:	61b0      	str	r0, [r6, #24]
  htim2.Instance = TIM2;
 8003114:	6032      	str	r2, [r6, #0]
  htim2.Init.Prescaler = 1;
 8003116:	6073      	str	r3, [r6, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003118:	2220      	movs	r2, #32
  htim2.Init.Period = 1024-1;
 800311a:	f240 33ff 	movw	r3, #1023	; 0x3ff
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800311e:	4630      	mov	r0, r6
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8003120:	60b2      	str	r2, [r6, #8]
  htim2.Init.Period = 1024-1;
 8003122:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003124:	f002 fcac 	bl	8005a80 <HAL_TIM_Base_Init>
 8003128:	b108      	cbz	r0, 800312e <main+0x3ee>
 800312a:	b672      	cpsid	i
	while (1) {
 800312c:	e7fe      	b.n	800312c <main+0x3ec>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800312e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003132:	a910      	add	r1, sp, #64	; 0x40
 8003134:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003136:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003138:	f003 f974 	bl	8006424 <HAL_TIM_ConfigClockSource>
 800313c:	b108      	cbz	r0, 8003142 <main+0x402>
 800313e:	b672      	cpsid	i
	while (1) {
 8003140:	e7fe      	b.n	8003140 <main+0x400>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003142:	4630      	mov	r0, r6
 8003144:	f002 fd9a 	bl	8005c7c <HAL_TIM_PWM_Init>
 8003148:	b108      	cbz	r0, 800314e <main+0x40e>
 800314a:	b672      	cpsid	i
	while (1) {
 800314c:	e7fe      	b.n	800314c <main+0x40c>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800314e:	a90c      	add	r1, sp, #48	; 0x30
 8003150:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003152:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003156:	f003 fa15 	bl	8006584 <HAL_TIMEx_MasterConfigSynchronization>
 800315a:	b108      	cbz	r0, 8003160 <main+0x420>
 800315c:	b672      	cpsid	i
	while (1) {
 800315e:	e7fe      	b.n	800315e <main+0x41e>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003160:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003162:	2460      	movs	r4, #96	; 0x60
 8003164:	2500      	movs	r5, #0
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003166:	2604      	movs	r6, #4
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003168:	4845      	ldr	r0, [pc, #276]	; (8003280 <main+0x540>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800316a:	921a      	str	r2, [sp, #104]	; 0x68
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800316c:	a918      	add	r1, sp, #96	; 0x60
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800316e:	e9cd 4518 	strd	r4, r5, [sp, #96]	; 0x60
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003172:	961c      	str	r6, [sp, #112]	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003174:	f003 f846 	bl	8006204 <HAL_TIM_PWM_ConfigChannel>
 8003178:	b108      	cbz	r0, 800317e <main+0x43e>
 800317a:	b672      	cpsid	i
	while (1) {
 800317c:	e7fe      	b.n	800317c <main+0x43c>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800317e:	4840      	ldr	r0, [pc, #256]	; (8003280 <main+0x540>)
 8003180:	4632      	mov	r2, r6
 8003182:	a918      	add	r1, sp, #96	; 0x60
 8003184:	f003 f83e 	bl	8006204 <HAL_TIM_PWM_ConfigChannel>
 8003188:	b108      	cbz	r0, 800318e <main+0x44e>
 800318a:	b672      	cpsid	i
	while (1) {
 800318c:	e7fe      	b.n	800318c <main+0x44c>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800318e:	483c      	ldr	r0, [pc, #240]	; (8003280 <main+0x540>)
 8003190:	2208      	movs	r2, #8
 8003192:	a918      	add	r1, sp, #96	; 0x60
 8003194:	f003 f836 	bl	8006204 <HAL_TIM_PWM_ConfigChannel>
 8003198:	4681      	mov	r9, r0
 800319a:	b108      	cbz	r0, 80031a0 <main+0x460>
 800319c:	b672      	cpsid	i
	while (1) {
 800319e:	e7fe      	b.n	800319e <main+0x45e>
  htim3.Instance = TIM3;
 80031a0:	4f38      	ldr	r7, [pc, #224]	; (8003284 <main+0x544>)
  HAL_TIM_MspPostInit(&htim2);
 80031a2:	4837      	ldr	r0, [pc, #220]	; (8003280 <main+0x540>)
  htim3.Instance = TIM3;
 80031a4:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8003290 <main+0x550>
  HAL_TIM_MspPostInit(&htim2);
 80031a8:	f000 fdce 	bl	8003d48 <HAL_TIM_MspPostInit>
  htim3.Init.Period = 730;
 80031ac:	f240 22da 	movw	r2, #730	; 0x2da
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031b0:	2380      	movs	r3, #128	; 0x80
  htim3.Init.Period = 730;
 80031b2:	60fa      	str	r2, [r7, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80031b4:	61bb      	str	r3, [r7, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80031b6:	2203      	movs	r2, #3
 80031b8:	2300      	movs	r3, #0
 80031ba:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 80031be:	2400      	movs	r4, #0
 80031c0:	2201      	movs	r2, #1
 80031c2:	2300      	movs	r3, #0
 80031c4:	2500      	movs	r5, #0
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80031c6:	4638      	mov	r0, r7
 80031c8:	a918      	add	r1, sp, #96	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ca:	e9cd 9910 	strd	r9, r9, [sp, #64]	; 0x40
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ce:	e9c7 9901 	strd	r9, r9, [r7, #4]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80031d2:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 80031d6:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 80031da:	e9cd 451c 	strd	r4, r5, [sp, #112]	; 0x70
  sConfig.IC2Filter = 0;
 80031de:	f8cd 9080 	str.w	r9, [sp, #128]	; 0x80
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e2:	f8c7 9010 	str.w	r9, [r7, #16]
  htim3.Instance = TIM3;
 80031e6:	f8c7 8000 	str.w	r8, [r7]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80031ea:	f002 fe2d 	bl	8005e48 <HAL_TIM_Encoder_Init>
 80031ee:	b108      	cbz	r0, 80031f4 <main+0x4b4>
 80031f0:	b672      	cpsid	i
	while (1) {
 80031f2:	e7fe      	b.n	80031f2 <main+0x4b2>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031f4:	a910      	add	r1, sp, #64	; 0x40
 80031f6:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031f8:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80031fc:	f003 f9c2 	bl	8006584 <HAL_TIMEx_MasterConfigSynchronization>
 8003200:	b108      	cbz	r0, 8003206 <main+0x4c6>
 8003202:	b672      	cpsid	i
	while (1) {
 8003204:	e7fe      	b.n	8003204 <main+0x4c4>
  htim5.Instance = TIM5;
 8003206:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003294 <main+0x554>
 800320a:	4b1f      	ldr	r3, [pc, #124]	; (8003288 <main+0x548>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 800320c:	901e      	str	r0, [sp, #120]	; 0x78
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800320e:	e9cd 0010 	strd	r0, r0, [sp, #64]	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003212:	e9cd 0018 	strd	r0, r0, [sp, #96]	; 0x60
 8003216:	e9cd 001a 	strd	r0, r0, [sp, #104]	; 0x68
 800321a:	e9cd 001c 	strd	r0, r0, [sp, #112]	; 0x70
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800321e:	f8c9 0008 	str.w	r0, [r9, #8]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003222:	f8c9 0010 	str.w	r0, [r9, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003226:	f8c9 0018 	str.w	r0, [r9, #24]
  htim5.Init.Prescaler = 84;
 800322a:	2254      	movs	r2, #84	; 0x54
  htim5.Instance = TIM5;
 800322c:	f8c9 3000 	str.w	r3, [r9]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8003230:	4648      	mov	r0, r9
  htim5.Init.Period = 999999;
 8003232:	4b16      	ldr	r3, [pc, #88]	; (800328c <main+0x54c>)
  htim5.Init.Prescaler = 84;
 8003234:	f8c9 2004 	str.w	r2, [r9, #4]
  htim5.Init.Period = 999999;
 8003238:	f8c9 300c 	str.w	r3, [r9, #12]
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800323c:	f002 fc9e 	bl	8005b7c <HAL_TIM_OC_Init>
 8003240:	b108      	cbz	r0, 8003246 <main+0x506>
 8003242:	b672      	cpsid	i
	while (1) {
 8003244:	e7fe      	b.n	8003244 <main+0x504>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003246:	a910      	add	r1, sp, #64	; 0x40
 8003248:	4648      	mov	r0, r9
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800324a:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800324e:	f003 f999 	bl	8006584 <HAL_TIMEx_MasterConfigSynchronization>
 8003252:	4603      	mov	r3, r0
 8003254:	b108      	cbz	r0, 800325a <main+0x51a>
 8003256:	b672      	cpsid	i
	while (1) {
 8003258:	e7fe      	b.n	8003258 <main+0x518>
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800325a:	a918      	add	r1, sp, #96	; 0x60
 800325c:	4648      	mov	r0, r9
 800325e:	220c      	movs	r2, #12
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8003260:	e9cd 4518 	strd	r4, r5, [sp, #96]	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003264:	931a      	str	r3, [sp, #104]	; 0x68
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003266:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003268:	f002 fef6 	bl	8006058 <HAL_TIM_OC_ConfigChannel>
 800326c:	4683      	mov	fp, r0
 800326e:	b198      	cbz	r0, 8003298 <main+0x558>
 8003270:	b672      	cpsid	i
	while (1) {
 8003272:	e7fe      	b.n	8003272 <main+0x532>
 8003274:	2000e594 	.word	0x2000e594
 8003278:	2000e5dc 	.word	0x2000e5dc
 800327c:	40013000 	.word	0x40013000
 8003280:	2000e634 	.word	0x2000e634
 8003284:	2000e490 	.word	0x2000e490
 8003288:	40000c00 	.word	0x40000c00
 800328c:	000f423f 	.word	0x000f423f
 8003290:	40000400 	.word	0x40000400
 8003294:	2000e448 	.word	0x2000e448
		sprintf((char*) buff, "\r\n###########################\r\n");
 8003298:	f8df c3f0 	ldr.w	ip, [pc, #1008]	; 800368c <main+0x94c>
 800329c:	4de4      	ldr	r5, [pc, #912]	; (8003630 <main+0x8f0>)
		bmi270_getGyroRange(&Imu);
 800329e:	4ce5      	ldr	r4, [pc, #916]	; (8003634 <main+0x8f4>)
		bmi270_calibrateInit(&Imu, 0);
 80032a0:	ed9f 8ae5 	vldr	s16, [pc, #916]	; 8003638 <main+0x8f8>
	MotorX.PIN_ENC = PIN_ENC_X;
 80032a4:	f8df 93e8 	ldr.w	r9, [pc, #1000]	; 8003690 <main+0x950>
 80032a8:	f8df a3e8 	ldr.w	sl, [pc, #1000]	; 8003694 <main+0x954>
		sprintf((char*) buff, "\r\n###########################\r\n");
 80032ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80032b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032b2:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80032b6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart2, (uint8_t*) buff, strlen((char*) buff),
 80032ba:	f1a5 0110 	sub.w	r1, r5, #16
 80032be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032c2:	221f      	movs	r2, #31
 80032c4:	48dd      	ldr	r0, [pc, #884]	; (800363c <main+0x8fc>)
	MotorY.PIN_ENC = PIN_ENC_Y;
 80032c6:	4dde      	ldr	r5, [pc, #888]	; (8003640 <main+0x900>)
		HAL_UART_Transmit(&huart2, (uint8_t*) buff, strlen((char*) buff),
 80032c8:	f003 fa60 	bl	800678c <HAL_UART_Transmit>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80032cc:	213c      	movs	r1, #60	; 0x3c
 80032ce:	4638      	mov	r0, r7
 80032d0:	f002 fe66 	bl	8005fa0 <HAL_TIM_Encoder_Start>
	TIM3->CNT = 0.5f * htim3.Init.Period;
 80032d4:	edd7 7a03 	vldr	s15, [r7, #12]
uint32_t get_ms();
uint32_t get_us();

__STATIC_INLINE void DWT_Init(void)
{
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80032d8:	49da      	ldr	r1, [pc, #872]	; (8003644 <main+0x904>)
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80032da:	4adb      	ldr	r2, [pc, #876]	; (8003648 <main+0x908>)
 80032dc:	eefb 7aef 	vcvt.f32.u32	s15, s15, #1
 80032e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032e4:	edc8 7a09 	vstr	s15, [r8, #36]	; 0x24
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80032e8:	68cb      	ldr	r3, [r1, #12]
 80032ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ee:	60cb      	str	r3, [r1, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80032f0:	6813      	ldr	r3, [r2, #0]
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6013      	str	r3, [r2, #0]
		bmi270_spi_init();
 80032f8:	f7fd fff6 	bl	80012e8 <bmi270_spi_init>
		bmi270_spi_init_check();    //if (!USE_IMU_VIS)
 80032fc:	f7fe f8de 	bl	80014bc <bmi270_spi_init_check>
		bmi270_pwr_conf(BMI270_PWR_MODE_PERF);
 8003300:	2002      	movs	r0, #2
 8003302:	f7fe f969 	bl	80015d8 <bmi270_pwr_conf>
		bmi270_spi_write_8(REG_GYR_RANGE, range_2000);
 8003306:	4659      	mov	r1, fp
 8003308:	2043      	movs	r0, #67	; 0x43
 800330a:	f7fe fb75 	bl	80019f8 <bmi270_spi_write_8>
		bmi270_spi_write_8(REG_ACC_RANGE, range_16g);
 800330e:	2103      	movs	r1, #3
 8003310:	2041      	movs	r0, #65	; 0x41
 8003312:	f7fe fb71 	bl	80019f8 <bmi270_spi_write_8>
		bmi270_getGyroRange(&Imu);
 8003316:	4620      	mov	r0, r4
 8003318:	f7fe fd1c 	bl	8001d54 <bmi270_getGyroRange>
		bmi270_getAccelRange(&Imu);
 800331c:	4620      	mov	r0, r4
 800331e:	f7fe fd95 	bl	8001e4c <bmi270_getAccelRange>
		bmi270_calibrateInit(&Imu, 0);
 8003322:	eeb0 0a48 	vmov.f32	s0, s16
 8003326:	4620      	mov	r0, r4
 8003328:	f7fe fdfc 	bl	8001f24 <bmi270_calibrateInit>
		Imu.gyr_odr = gyr_odr_3k2; /* Set gyro 3dB LP-filter cutoff to 50Hz */
 800332c:	f240 230d 	movw	r3, #525	; 0x20d
 8003330:	f8c4 306a 	str.w	r3, [r4, #106]	; 0x6a
		bmi270_setGyroConf(&Imu);
 8003334:	4620      	mov	r0, r4
 8003336:	f7fe fbd3 	bl	8001ae0 <bmi270_setGyroConf>
		bmi270_getGyroConf(&Imu);
 800333a:	4620      	mov	r0, r4
 800333c:	f7fe fb86 	bl	8001a4c <bmi270_getGyroConf>
		Imu.acc_odr = acc_odr_1k6; /* Set accel 3dB LP-filter cutoff to 50Hz */
 8003340:	230c      	movs	r3, #12
 8003342:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
		bmi270_setAccConf(&Imu);
 8003346:	4620      	mov	r0, r4
		Imu.acc_filter_perf = acc_ulp;
 8003348:	f884 b070 	strb.w	fp, [r4, #112]	; 0x70
		bmi270_setAccConf(&Imu);
 800334c:	f7fe fc96 	bl	8001c7c <bmi270_setAccConf>
		bmi270_getAccConf(&Imu);
 8003350:	4620      	mov	r0, r4
 8003352:	f7fe fc51 	bl	8001bf8 <bmi270_getAccConf>
	MotorX.PIN_ENC = PIN_ENC_X;
 8003356:	4abd      	ldr	r2, [pc, #756]	; (800364c <main+0x90c>)
	MotorY.PIN_ENC = PIN_ENC_Y;
 8003358:	4bbd      	ldr	r3, [pc, #756]	; (8003650 <main+0x910>)
	MotorX.PIN_ENC = PIN_ENC_X;
 800335a:	f8c9 2000 	str.w	r2, [r9]
		Imu.update_ctr = 0;
 800335e:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
	MotorY.PIN_ENC = PIN_ENC_Y;
 8003362:	602b      	str	r3, [r5, #0]
		Imu.update_ctr = 0;
 8003364:	6661      	str	r1, [r4, #100]	; 0x64
		as5048a_init(&MotorX);
 8003366:	4648      	mov	r0, r9
		Imu.roll_sp = 0;
 8003368:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
		Imu.pitch_sp = 0;
 800336c:	ed84 8a0e 	vstr	s16, [r4, #56]	; 0x38
		as5048a_init(&MotorX);
 8003370:	f7fd fe96 	bl	80010a0 <as5048a_init>
		as5048a_init(&MotorY);
 8003374:	4628      	mov	r0, r5
 8003376:	f7fd fe93 	bl	80010a0 <as5048a_init>
		FastTrigonometry_buildTable();
 800337a:	f7ff f915 	bl	80025a8 <FastTrigonometry_buildTable>
		drv8313_init(&MotorX, &htim1);
 800337e:	49b5      	ldr	r1, [pc, #724]	; (8003654 <main+0x914>)
 8003380:	4648      	mov	r0, r9
 8003382:	f7fe fddf 	bl	8001f44 <drv8313_init>
		drv8313_init(&MotorY, &htim2);
 8003386:	49b4      	ldr	r1, [pc, #720]	; (8003658 <main+0x918>)
 8003388:	4628      	mov	r0, r5
 800338a:	f7fe fddb 	bl	8001f44 <drv8313_init>
		motorParams_optimized();
 800338e:	f7ff fc07 	bl	8002ba0 <motorParams_optimized>
		MotorX.pole_pairs = 11;
 8003392:	230b      	movs	r3, #11
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, 5);
 8003394:	49b1      	ldr	r1, [pc, #708]	; (800365c <main+0x91c>)
 8003396:	48b2      	ldr	r0, [pc, #712]	; (8003660 <main+0x920>)
		MotorX.update_goal = 4;
 8003398:	f8a9 6006 	strh.w	r6, [r9, #6]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, 5);
 800339c:	2205      	movs	r2, #5
		MotorY.update_goal = 4;
 800339e:	80ee      	strh	r6, [r5, #6]
		MotorX.pole_pairs = 11;
 80033a0:	f8a9 31a4 	strh.w	r3, [r9, #420]	; 0x1a4
		MotorY.pole_pairs = 11;
 80033a4:	f8a5 31a4 	strh.w	r3, [r5, #420]	; 0x1a4
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_read, 5);
 80033a8:	f000 ff40 	bl	800422c <HAL_ADC_Start_DMA>
		while (adcConvComplete == 0) {
 80033ac:	f89a 3000 	ldrb.w	r3, [sl]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0fb      	beq.n	80033ac <main+0x66c>
		ina_ref = adc_read[4] * adc_factor;
 80033b4:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 800365c <main+0x91c>
 80033b8:	eddf 5aaa 	vldr	s11, [pc, #680]	; 8003664 <main+0x924>
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80033bc:	ed9f 3aaa 	vldr	s6, [pc, #680]	; 8003668 <main+0x928>
 80033c0:	4eaa      	ldr	r6, [pc, #680]	; (800366c <main+0x92c>)
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, RESET);
 80033c2:	f8df b2d4 	ldr.w	fp, [pc, #724]	; 8003698 <main+0x958>
		adcConvComplete = 0;
 80033c6:	2100      	movs	r1, #0
 80033c8:	f88a 1000 	strb.w	r1, [sl]
		ina_ref = adc_read[4] * adc_factor;
 80033cc:	f8b8 3008 	ldrh.w	r3, [r8, #8]
		Imu.gyr_x = (int16_t) bmi270_read_gyro(AXIS_X) * Imu.inv_gyr_range;
 80033d0:	9101      	str	r1, [sp, #4]
		ina_ref = adc_read[4] * adc_factor;
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	ee07 3a90 	vmov	s15, r3
 80033d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033dc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80033e0:	edcd 7a04 	vstr	s15, [sp, #16]
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80033e4:	f8b8 c000 	ldrh.w	ip, [r8]
 80033e8:	ed9d 6a04 	vldr	s12, [sp, #16]
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80033ec:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 80033f0:	eddd 6a04 	vldr	s13, [sp, #16]
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 80033f4:	f8b8 2004 	ldrh.w	r2, [r8, #4]
 80033f8:	ed9d 7a04 	vldr	s14, [sp, #16]
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 80033fc:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8003400:	eddd 7a04 	vldr	s15, [sp, #16]
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 8003404:	fa1f fc8c 	uxth.w	ip, ip
 8003408:	ee05 ca10 	vmov	s10, ip
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 800340c:	b280      	uxth	r0, r0
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 800340e:	eef8 3ac5 	vcvt.f32.s32	s7, s10
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 8003412:	ee05 0a10 	vmov	s10, r0
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003416:	b292      	uxth	r2, r2
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 8003418:	eeb8 4ac5 	vcvt.f32.s32	s8, s10
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 800341c:	ee05 2a10 	vmov	s10, r2
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 8003420:	b29b      	uxth	r3, r3
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003422:	eef8 4ac5 	vcvt.f32.s32	s9, s10
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 8003426:	ee05 3a10 	vmov	s10, r3
 800342a:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 800342e:	ee93 6aa5 	vfnms.f32	s12, s7, s11
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 8003432:	eed4 6a25 	vfnms.f32	s13, s8, s11
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003436:	ee94 7aa5 	vfnms.f32	s14, s9, s11
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 800343a:	eed5 7a25 	vfnms.f32	s15, s10, s11
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 800343e:	ee26 6a03 	vmul.f32	s12, s12, s6
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 8003442:	ee66 6a83 	vmul.f32	s13, s13, s6
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003446:	ee27 7a03 	vmul.f32	s14, s14, s6
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 800344a:	ee67 7a83 	vmul.f32	s15, s15, s6
		MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 800344e:	ed89 6a02 	vstr	s12, [r9, #8]
		MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 8003452:	edc9 6a03 	vstr	s13, [r9, #12]
		MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003456:	ed85 7a02 	vstr	s14, [r5, #8]
		MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 800345a:	edc5 7a03 	vstr	s15, [r5, #12]
		t1 = HAL_GetTick();
 800345e:	f000 fe1f 	bl	80040a0 <HAL_GetTick>
 8003462:	4603      	mov	r3, r0
		Imu.gyr_x = (int16_t) bmi270_read_gyro(AXIS_X) * Imu.inv_gyr_range;
 8003464:	2000      	movs	r0, #0
		t1 = HAL_GetTick();
 8003466:	930c      	str	r3, [sp, #48]	; 0x30
		Imu.gyr_x = (int16_t) bmi270_read_gyro(AXIS_X) * Imu.inv_gyr_range;
 8003468:	f7fe f9f2 	bl	8001850 <bmi270_read_gyro>
 800346c:	b200      	sxth	r0, r0
 800346e:	ee07 0a90 	vmov	s15, r0
 8003472:	ed94 7a02 	vldr	s14, [r4, #8]
 8003476:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		Imu.gyr_y = (int16_t) bmi270_read_gyro(AXIS_Y) * Imu.inv_gyr_range;
 800347a:	2001      	movs	r0, #1
		Imu.gyr_x = (int16_t) bmi270_read_gyro(AXIS_X) * Imu.inv_gyr_range;
 800347c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003480:	edc4 7a04 	vstr	s15, [r4, #16]
		Imu.gyr_y = (int16_t) bmi270_read_gyro(AXIS_Y) * Imu.inv_gyr_range;
 8003484:	f7fe f9e4 	bl	8001850 <bmi270_read_gyro>
 8003488:	b200      	sxth	r0, r0
 800348a:	ee07 0a90 	vmov	s15, r0
 800348e:	ed94 7a02 	vldr	s14, [r4, #8]
 8003492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 8003496:	2002      	movs	r0, #2
		Imu.gyr_y = (int16_t) bmi270_read_gyro(AXIS_Y) * Imu.inv_gyr_range;
 8003498:	ee67 7a87 	vmul.f32	s15, s15, s14
 800349c:	edc4 7a05 	vstr	s15, [r4, #20]
		Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 80034a0:	f7fe f9d6 	bl	8001850 <bmi270_read_gyro>
 80034a4:	b200      	sxth	r0, r0
 80034a6:	ee07 0a90 	vmov	s15, r0
 80034aa:	ed94 7a02 	vldr	s14, [r4, #8]
 80034ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		Imu.acc_x = (int16_t) bmi270_read_accel(AXIS_X) * Imu.inv_acc_range;
 80034b2:	2000      	movs	r0, #0
		Imu.gyr_z = (int16_t) bmi270_read_gyro(AXIS_Z) * Imu.inv_gyr_range;
 80034b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034b8:	edc4 7a06 	vstr	s15, [r4, #24]
		Imu.acc_x = (int16_t) bmi270_read_accel(AXIS_X) * Imu.inv_acc_range;
 80034bc:	f7fe fa32 	bl	8001924 <bmi270_read_accel>
 80034c0:	b200      	sxth	r0, r0
 80034c2:	ee07 0a90 	vmov	s15, r0
 80034c6:	ed94 7a03 	vldr	s14, [r4, #12]
 80034ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		Imu.acc_y = (int16_t) bmi270_read_accel(AXIS_Y) * Imu.inv_acc_range;
 80034ce:	2001      	movs	r0, #1
		Imu.acc_x = (int16_t) bmi270_read_accel(AXIS_X) * Imu.inv_acc_range;
 80034d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034d4:	edc4 7a07 	vstr	s15, [r4, #28]
		Imu.acc_y = (int16_t) bmi270_read_accel(AXIS_Y) * Imu.inv_acc_range;
 80034d8:	f7fe fa24 	bl	8001924 <bmi270_read_accel>
 80034dc:	b200      	sxth	r0, r0
 80034de:	ee07 0a90 	vmov	s15, r0
 80034e2:	ed94 7a03 	vldr	s14, [r4, #12]
 80034e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		Imu.acc_z = (int16_t) bmi270_read_accel(AXIS_Z) * Imu.inv_acc_range;
 80034ea:	2002      	movs	r0, #2
		Imu.acc_y = (int16_t) bmi270_read_accel(AXIS_Y) * Imu.inv_acc_range;
 80034ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034f0:	edc4 7a08 	vstr	s15, [r4, #32]
		Imu.acc_z = (int16_t) bmi270_read_accel(AXIS_Z) * Imu.inv_acc_range;
 80034f4:	f7fe fa16 	bl	8001924 <bmi270_read_accel>
 80034f8:	b200      	sxth	r0, r0
 80034fa:	ee07 0a90 	vmov	s15, r0
 80034fe:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8003502:	edd4 7a03 	vldr	s15, [r4, #12]
 8003506:	ee28 8a27 	vmul.f32	s16, s16, s15
				loop_time * 1e-3);
 800350a:	ee18 0a90 	vmov	r0, s17
		Imu.acc_z = (int16_t) bmi270_read_accel(AXIS_Z) * Imu.inv_acc_range;
 800350e:	ed84 8a09 	vstr	s16, [r4, #36]	; 0x24
				loop_time * 1e-3);
 8003512:	f7fd f821 	bl	8000558 <__aeabi_f2d>
 8003516:	a344      	add	r3, pc, #272	; (adr r3, 8003628 <main+0x8e8>)
 8003518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351c:	f7fd f874 	bl	8000608 <__aeabi_dmul>
		filterUpdate(Imu.gyr_x * DEG_TO_RAD, Imu.gyr_y * DEG_TO_RAD,
 8003520:	f7fd fb6a 	bl	8000bf8 <__aeabi_d2f>
 8003524:	eddf 7a52 	vldr	s15, [pc, #328]	; 8003670 <main+0x930>
 8003528:	ed94 1a06 	vldr	s2, [r4, #24]
 800352c:	edd4 0a05 	vldr	s1, [r4, #20]
 8003530:	ed94 0a04 	vldr	s0, [r4, #16]
 8003534:	ed94 2a08 	vldr	s4, [r4, #32]
 8003538:	edd4 1a07 	vldr	s3, [r4, #28]
 800353c:	ee03 0a10 	vmov	s6, r0
 8003540:	ee21 1a27 	vmul.f32	s2, s2, s15
 8003544:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8003548:	ee20 0a27 	vmul.f32	s0, s0, s15
 800354c:	eef0 2a48 	vmov.f32	s5, s16
 8003550:	f7ff f94a 	bl	80027e8 <filterUpdate>
		Euler = ToEulerAngles(q0, q1, q2, q3);
 8003554:	4b47      	ldr	r3, [pc, #284]	; (8003674 <main+0x934>)
 8003556:	ed93 0a00 	vldr	s0, [r3]
 800355a:	4b47      	ldr	r3, [pc, #284]	; (8003678 <main+0x938>)
 800355c:	edd3 0a00 	vldr	s1, [r3]
 8003560:	4b46      	ldr	r3, [pc, #280]	; (800367c <main+0x93c>)
 8003562:	ed93 1a00 	vldr	s2, [r3]
 8003566:	4b46      	ldr	r3, [pc, #280]	; (8003680 <main+0x940>)
 8003568:	edd3 1a00 	vldr	s3, [r3]
 800356c:	f7ff fada 	bl	8002b24 <ToEulerAngles>
		Imu.roll = lpf_exec(&MotorX.LPF_imu, Euler.x);
 8003570:	4844      	ldr	r0, [pc, #272]	; (8003684 <main+0x944>)
		Euler = ToEulerAngles(q0, q1, q2, q3);
 8003572:	edcd 0a19 	vstr	s1, [sp, #100]	; 0x64
 8003576:	ed8d 1a1a 	vstr	s2, [sp, #104]	; 0x68
 800357a:	ed8d 0a18 	vstr	s0, [sp, #96]	; 0x60
		Imu.roll = lpf_exec(&MotorX.LPF_imu, Euler.x);
 800357e:	f7ff f8f7 	bl	8002770 <lpf_exec>
		Imu.pitch = lpf_exec(&MotorY.LPF_imu, Euler.y);
 8003582:	4841      	ldr	r0, [pc, #260]	; (8003688 <main+0x948>)
		Imu.roll = lpf_exec(&MotorX.LPF_imu, Euler.x);
 8003584:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
		Imu.pitch = lpf_exec(&MotorY.LPF_imu, Euler.y);
 8003588:	ed9d 0a19 	vldr	s0, [sp, #100]	; 0x64
 800358c:	f7ff f8f0 	bl	8002770 <lpf_exec>
 8003590:	ed84 0a0b 	vstr	s0, [r4, #44]	; 0x2c
		while (adcConvComplete == 0) {
 8003594:	f89a 3000 	ldrb.w	r3, [sl]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d0fb      	beq.n	8003594 <main+0x854>
		if(!Imu.update_ctr){
 800359c:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
		adcConvComplete = 0;
 80035a0:	9a01      	ldr	r2, [sp, #4]
 80035a2:	f88a 2000 	strb.w	r2, [sl]
		if(!Imu.update_ctr){
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f040 8088 	bne.w	80036bc <main+0x97c>
			ina_ref = adc_read[4] * adc_factor;
 80035ac:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 80035b0:	eddf 5a2c 	vldr	s11, [pc, #176]	; 8003664 <main+0x924>
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80035b4:	ed9f 3a2c 	vldr	s6, [pc, #176]	; 8003668 <main+0x928>
			ina_ref = adc_read[4] * adc_factor;
 80035b8:	b292      	uxth	r2, r2
 80035ba:	ee07 2a90 	vmov	s15, r2
 80035be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035c2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80035c6:	edcd 7a04 	vstr	s15, [sp, #16]
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80035ca:	f8b8 c000 	ldrh.w	ip, [r8]
 80035ce:	ed9d 6a04 	vldr	s12, [sp, #16]
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80035d2:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 80035d6:	eddd 6a04 	vldr	s13, [sp, #16]
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 80035da:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 80035de:	ed9d 7a04 	vldr	s14, [sp, #16]
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 80035e2:	f8b8 2006 	ldrh.w	r2, [r8, #6]
 80035e6:	eddd 7a04 	vldr	s15, [sp, #16]
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80035ea:	fa1f fc8c 	uxth.w	ip, ip
 80035ee:	ee05 ca10 	vmov	s10, ip
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80035f2:	b280      	uxth	r0, r0
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80035f4:	eef8 3ac5 	vcvt.f32.s32	s7, s10
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80035f8:	ee05 0a10 	vmov	s10, r0
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 80035fc:	b289      	uxth	r1, r1
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80035fe:	eeb8 4ac5 	vcvt.f32.s32	s8, s10
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003602:	ee05 1a10 	vmov	s10, r1
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 8003606:	b292      	uxth	r2, r2
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 8003608:	eef8 4ac5 	vcvt.f32.s32	s9, s10
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 800360c:	ee05 2a10 	vmov	s10, r2
 8003610:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 8003614:	ee93 6aa5 	vfnms.f32	s12, s7, s11
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 8003618:	eed4 6a25 	vfnms.f32	s13, s8, s11
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 800361c:	ee94 7aa5 	vfnms.f32	s14, s9, s11
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 8003620:	eed5 7a25 	vfnms.f32	s15, s10, s11
 8003624:	e03a      	b.n	800369c <main+0x95c>
 8003626:	bf00      	nop
 8003628:	d2f1a9fc 	.word	0xd2f1a9fc
 800362c:	3f50624d 	.word	0x3f50624d
 8003630:	2000a2a0 	.word	0x2000a2a0
 8003634:	2000a22c 	.word	0x2000a22c
 8003638:	00000000 	.word	0x00000000
 800363c:	2000e67c 	.word	0x2000e67c
 8003640:	2000e2a0 	.word	0x2000e2a0
 8003644:	e000edf0 	.word	0xe000edf0
 8003648:	e0001000 	.word	0xe0001000
 800364c:	40000010 	.word	0x40000010
 8003650:	80000020 	.word	0x80000020
 8003654:	2000e594 	.word	0x2000e594
 8003658:	2000e634 	.word	0x2000e634
 800365c:	2000e4d8 	.word	0x2000e4d8
 8003660:	2000e4e4 	.word	0x2000e4e4
 8003664:	3a533333 	.word	0x3a533333
 8003668:	3e628c76 	.word	0x3e628c76
 800366c:	2000a228 	.word	0x2000a228
 8003670:	3c8efa35 	.word	0x3c8efa35
 8003674:	20002004 	.word	0x20002004
 8003678:	20002208 	.word	0x20002208
 800367c:	2000220c 	.word	0x2000220c
 8003680:	20002210 	.word	0x20002210
 8003684:	2000e824 	.word	0x2000e824
 8003688:	2000e404 	.word	0x2000e404
 800368c:	0800b10c 	.word	0x0800b10c
 8003690:	2000e6c0 	.word	0x2000e6c0
 8003694:	20002204 	.word	0x20002204
 8003698:	40020800 	.word	0x40020800
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 800369c:	ee26 6a03 	vmul.f32	s12, s12, s6
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80036a0:	ee66 6a83 	vmul.f32	s13, s13, s6
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 80036a4:	ee27 7a03 	vmul.f32	s14, s14, s6
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 80036a8:	ee67 7a83 	vmul.f32	s15, s15, s6
			MotorX.i_a = (adc_read[0] * adc_factor - ina_ref) * sense_ratio;
 80036ac:	ed89 6a02 	vstr	s12, [r9, #8]
			MotorX.i_b = (adc_read[1] * adc_factor - ina_ref) * sense_ratio;
 80036b0:	edc9 6a03 	vstr	s13, [r9, #12]
			MotorY.i_a = (adc_read[2] * adc_factor - ina_ref) * sense_ratio;
 80036b4:	ed85 7a02 	vstr	s14, [r5, #8]
			MotorY.i_b = (adc_read[3] * adc_factor - ina_ref) * sense_ratio;
 80036b8:	edc5 7a03 	vstr	s15, [r5, #12]
		Imu.update_ctr = (Imu.update_ctr + 1) % Imu.update_goal;
 80036bc:	f8b4 1066 	ldrh.w	r1, [r4, #102]	; 0x66
		uint16_t midpoint = htim3.Init.Period * 0.5;
 80036c0:	68f8      	ldr	r0, [r7, #12]
		Imu.update_ctr = (Imu.update_ctr + 1) % Imu.update_goal;
 80036c2:	3301      	adds	r3, #1
 80036c4:	fbb3 f2f1 	udiv	r2, r3, r1
 80036c8:	fb01 3312 	mls	r3, r1, r2, r3
 80036cc:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
		uint16_t midpoint = htim3.Init.Period * 0.5;
 80036d0:	f7fc ff20 	bl	8000514 <__aeabi_ui2d>
 80036d4:	4b86      	ldr	r3, [pc, #536]	; (80038f0 <main+0xbb0>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	f7fc ff96 	bl	8000608 <__aeabi_dmul>
 80036dc:	f7fd fa6c 	bl	8000bb8 <__aeabi_d2uiz>
		if((int16_t)(midpoint - TIM3->CNT) < 0) DIR = INC;
 80036e0:	4a84      	ldr	r2, [pc, #528]	; (80038f4 <main+0xbb4>)
 80036e2:	6a53      	ldr	r3, [r2, #36]	; 0x24
		uint16_t midpoint = htim3.Init.Period * 0.5;
 80036e4:	b280      	uxth	r0, r0
		if((int16_t)(midpoint - TIM3->CNT) < 0) DIR = INC;
 80036e6:	1ac3      	subs	r3, r0, r3
 80036e8:	041b      	lsls	r3, r3, #16
 80036ea:	d446      	bmi.n	800377a <main+0xa3a>
		else if((int16_t)(midpoint - TIM3->CNT) > 0) DIR = DEC;
 80036ec:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80036ee:	1ac3      	subs	r3, r0, r3
 80036f0:	b21b      	sxth	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f340 80b5 	ble.w	8003862 <main+0xb22>
		if(motor_control_toggle == AXIS_X){
 80036f8:	7833      	ldrb	r3, [r6, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f040 809f 	bne.w	800383e <main+0xafe>
			else if(DIR == DEC) Imu.roll_sp -= increment;
 8003700:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
 8003704:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80038f8 <main+0xbb8>
 8003708:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800370c:	edc4 7a0d 	vstr	s15, [r4, #52]	; 0x34
		TIM3->CNT = midpoint;
 8003710:	4b78      	ldr	r3, [pc, #480]	; (80038f4 <main+0xbb4>)
 8003712:	6258      	str	r0, [r3, #36]	; 0x24
			switch (motor_control_toggle) {
 8003714:	7833      	ldrb	r3, [r6, #0]
 8003716:	2b01      	cmp	r3, #1
 8003718:	b2da      	uxtb	r2, r3
 800371a:	f000 80c3 	beq.w	80038a4 <main+0xb64>
 800371e:	2a02      	cmp	r2, #2
 8003720:	d07c      	beq.n	800381c <main+0xadc>
 8003722:	2300      	movs	r3, #0
 8003724:	2a00      	cmp	r2, #0
 8003726:	d066      	beq.n	80037f6 <main+0xab6>
			target_roll = PID_Update(&MotorX.imu_reg, Imu.roll_sp, Imu.roll);
 8003728:	edd4 0a0a 	vldr	s1, [r4, #40]	; 0x28
 800372c:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 8003730:	4872      	ldr	r0, [pc, #456]	; (80038fc <main+0xbbc>)
 8003732:	f000 f927 	bl	8003984 <PID_Update>
 8003736:	4b72      	ldr	r3, [pc, #456]	; (8003900 <main+0xbc0>)
			foc_update(&MotorX, target_roll);
 8003738:	4872      	ldr	r0, [pc, #456]	; (8003904 <main+0xbc4>)
			target_roll = PID_Update(&MotorX.imu_reg, Imu.roll_sp, Imu.roll);
 800373a:	ed83 0a00 	vstr	s0, [r3]
			foc_update(&MotorX, target_roll);
 800373e:	f7fe fea3 	bl	8002488 <foc_update>
			target_pitch = PID_Update(&MotorY.imu_reg, Imu.pitch_sp, Imu.pitch);
 8003742:	edd4 0a0b 	vldr	s1, [r4, #44]	; 0x2c
 8003746:	ed94 0a0e 	vldr	s0, [r4, #56]	; 0x38
 800374a:	486f      	ldr	r0, [pc, #444]	; (8003908 <main+0xbc8>)
 800374c:	f000 f91a 	bl	8003984 <PID_Update>
 8003750:	4b6e      	ldr	r3, [pc, #440]	; (800390c <main+0xbcc>)
			foc_update(&MotorY, target_pitch);
 8003752:	486f      	ldr	r0, [pc, #444]	; (8003910 <main+0xbd0>)
			target_pitch = PID_Update(&MotorY.imu_reg, Imu.pitch_sp, Imu.pitch);
 8003754:	ed83 0a00 	vstr	s0, [r3]
			foc_update(&MotorY, target_pitch);
 8003758:	f7fe fe96 	bl	8002488 <foc_update>
		t2 = HAL_GetTick() - t1;
 800375c:	f000 fca0 	bl	80040a0 <HAL_GetTick>
 8003760:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003762:	1ac0      	subs	r0, r0, r3
 8003764:	9010      	str	r0, [sp, #64]	; 0x40
		loop_time = t2;
 8003766:	eddd 8a10 	vldr	s17, [sp, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, RESET);
 800376a:	2200      	movs	r2, #0
 800376c:	2110      	movs	r1, #16
 800376e:	4658      	mov	r0, fp
		loop_time = t2;
 8003770:	eef8 8a68 	vcvt.f32.u32	s17, s17
		HAL_GPIO_WritePin(GPIOC, FLAG_WHILE_LOOP_DONE_Pin, RESET);
 8003774:	f001 fa20 	bl	8004bb8 <HAL_GPIO_WritePin>
	while (1) {
 8003778:	e671      	b.n	800345e <main+0x71e>
		if(motor_control_toggle == AXIS_X){
 800377a:	7833      	ldrb	r3, [r6, #0]
 800377c:	b333      	cbz	r3, 80037cc <main+0xa8c>
		else if(motor_control_toggle == AXIS_Y){
 800377e:	7833      	ldrb	r3, [r6, #0]
 8003780:	2b01      	cmp	r3, #1
 8003782:	d107      	bne.n	8003794 <main+0xa54>
			if(DIR == INC) Imu.pitch_sp += increment;
 8003784:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 8003788:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80038f8 <main+0xbb8>
 800378c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003790:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
		TIM3->CNT = midpoint;
 8003794:	4b57      	ldr	r3, [pc, #348]	; (80038f4 <main+0xbb4>)
 8003796:	6258      	str	r0, [r3, #36]	; 0x24
			switch (motor_control_toggle) {
 8003798:	7833      	ldrb	r3, [r6, #0]
 800379a:	2b01      	cmp	r3, #1
 800379c:	b2da      	uxtb	r2, r3
 800379e:	d01e      	beq.n	80037de <main+0xa9e>
 80037a0:	2301      	movs	r3, #1
 80037a2:	2a02      	cmp	r2, #2
 80037a4:	d1be      	bne.n	8003724 <main+0x9e4>
					Imu.roll_sp = -45 * DEG_TO_RAD;
 80037a6:	4a5b      	ldr	r2, [pc, #364]	; (8003914 <main+0xbd4>)
 80037a8:	6362      	str	r2, [r4, #52]	; 0x34
					Imu.pitch_sp = -45 * DEG_TO_RAD;
 80037aa:	63a2      	str	r2, [r4, #56]	; 0x38
					else if(DIR == INC) MotorY.imu_reg.Kd += 0.01;
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d1bb      	bne.n	8003728 <main+0x9e8>
 80037b0:	f8d5 0108 	ldr.w	r0, [r5, #264]	; 0x108
 80037b4:	f7fc fed0 	bl	8000558 <__aeabi_f2d>
 80037b8:	a349      	add	r3, pc, #292	; (adr r3, 80038e0 <main+0xba0>)
 80037ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037be:	f7fc fd6d 	bl	800029c <__adddf3>
 80037c2:	f7fd fa19 	bl	8000bf8 <__aeabi_d2f>
 80037c6:	f8c5 0108 	str.w	r0, [r5, #264]	; 0x108
 80037ca:	e7ad      	b.n	8003728 <main+0x9e8>
			if(DIR == INC) Imu.roll_sp += increment;
 80037cc:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
 80037d0:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80038f8 <main+0xbb8>
 80037d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037d8:	edc4 7a0d 	vstr	s15, [r4, #52]	; 0x34
 80037dc:	e7da      	b.n	8003794 <main+0xa54>
					else if(DIR == INC) MotorY.imu_reg.Ki += 0.5;
 80037de:	edd5 7a41 	vldr	s15, [r5, #260]	; 0x104
					Imu.roll_sp = -45 * DEG_TO_RAD;
 80037e2:	4b4c      	ldr	r3, [pc, #304]	; (8003914 <main+0xbd4>)
 80037e4:	6363      	str	r3, [r4, #52]	; 0x34
					else if(DIR == INC) MotorY.imu_reg.Ki += 0.5;
 80037e6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80037ea:	ee77 7a87 	vadd.f32	s15, s15, s14
					Imu.pitch_sp = -45 * DEG_TO_RAD;
 80037ee:	63a3      	str	r3, [r4, #56]	; 0x38
					else if(DIR == INC) MotorY.imu_reg.Ki += 0.5;
 80037f0:	edc5 7a41 	vstr	s15, [r5, #260]	; 0x104
 80037f4:	e798      	b.n	8003728 <main+0x9e8>
					Imu.roll_sp = 0;
 80037f6:	2200      	movs	r2, #0
 80037f8:	6362      	str	r2, [r4, #52]	; 0x34
					Imu.pitch_sp = 0;
 80037fa:	63a2      	str	r2, [r4, #56]	; 0x38
					if(DIR == DEC) MotorY.imu_reg.Kp -= 0.1;
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d15d      	bne.n	80038bc <main+0xb7c>
 8003800:	f8d5 0100 	ldr.w	r0, [r5, #256]	; 0x100
 8003804:	f7fc fea8 	bl	8000558 <__aeabi_f2d>
 8003808:	a337      	add	r3, pc, #220	; (adr r3, 80038e8 <main+0xba8>)
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	f7fc fd43 	bl	8000298 <__aeabi_dsub>
 8003812:	f7fd f9f1 	bl	8000bf8 <__aeabi_d2f>
 8003816:	f8c5 0100 	str.w	r0, [r5, #256]	; 0x100
 800381a:	e785      	b.n	8003728 <main+0x9e8>
					Imu.roll_sp = -45 * DEG_TO_RAD;
 800381c:	4b3d      	ldr	r3, [pc, #244]	; (8003914 <main+0xbd4>)
 800381e:	6363      	str	r3, [r4, #52]	; 0x34
					Imu.pitch_sp = -45 * DEG_TO_RAD;
 8003820:	63a3      	str	r3, [r4, #56]	; 0x38
					if(DIR == DEC) MotorY.imu_reg.Kd -= 0.01;
 8003822:	f8d5 0108 	ldr.w	r0, [r5, #264]	; 0x108
 8003826:	f7fc fe97 	bl	8000558 <__aeabi_f2d>
 800382a:	a32d      	add	r3, pc, #180	; (adr r3, 80038e0 <main+0xba0>)
 800382c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003830:	f7fc fd32 	bl	8000298 <__aeabi_dsub>
 8003834:	f7fd f9e0 	bl	8000bf8 <__aeabi_d2f>
 8003838:	f8c5 0108 	str.w	r0, [r5, #264]	; 0x108
 800383c:	e774      	b.n	8003728 <main+0x9e8>
		else if(motor_control_toggle == AXIS_Y){
 800383e:	7833      	ldrb	r3, [r6, #0]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d018      	beq.n	8003876 <main+0xb36>
		TIM3->CNT = midpoint;
 8003844:	6250      	str	r0, [r2, #36]	; 0x24
			switch (motor_control_toggle) {
 8003846:	7833      	ldrb	r3, [r6, #0]
 8003848:	2b01      	cmp	r3, #1
 800384a:	b2da      	uxtb	r2, r3
 800384c:	d02a      	beq.n	80038a4 <main+0xb64>
		else if((int16_t)(midpoint - TIM3->CNT) > 0) DIR = DEC;
 800384e:	2300      	movs	r3, #0
			switch (motor_control_toggle) {
 8003850:	2a02      	cmp	r2, #2
 8003852:	f47f af67 	bne.w	8003724 <main+0x9e4>
					Imu.roll_sp = -45 * DEG_TO_RAD;
 8003856:	4a2f      	ldr	r2, [pc, #188]	; (8003914 <main+0xbd4>)
 8003858:	6362      	str	r2, [r4, #52]	; 0x34
					Imu.pitch_sp = -45 * DEG_TO_RAD;
 800385a:	63a2      	str	r2, [r4, #56]	; 0x38
					if(DIR == DEC) MotorY.imu_reg.Kd -= 0.01;
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1a5      	bne.n	80037ac <main+0xa6c>
 8003860:	e7df      	b.n	8003822 <main+0xae2>
		if(motor_control_toggle == AXIS_X){
 8003862:	7833      	ldrb	r3, [r6, #0]
 8003864:	b9a3      	cbnz	r3, 8003890 <main+0xb50>
		TIM3->CNT = midpoint;
 8003866:	4b23      	ldr	r3, [pc, #140]	; (80038f4 <main+0xbb4>)
 8003868:	6258      	str	r0, [r3, #36]	; 0x24
			switch (motor_control_toggle) {
 800386a:	7833      	ldrb	r3, [r6, #0]
 800386c:	2b01      	cmp	r3, #1
 800386e:	b2da      	uxtb	r2, r3
 8003870:	d00a      	beq.n	8003888 <main+0xb48>
 8003872:	2302      	movs	r3, #2
 8003874:	e795      	b.n	80037a2 <main+0xa62>
			else if(DIR == DEC) Imu.pitch_sp -= increment;
 8003876:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 800387a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80038f8 <main+0xbb8>
 800387e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003882:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
 8003886:	e743      	b.n	8003710 <main+0x9d0>
					Imu.roll_sp = -45 * DEG_TO_RAD;
 8003888:	4b22      	ldr	r3, [pc, #136]	; (8003914 <main+0xbd4>)
 800388a:	6363      	str	r3, [r4, #52]	; 0x34
					Imu.pitch_sp = -45 * DEG_TO_RAD;
 800388c:	63a3      	str	r3, [r4, #56]	; 0x38
					else if(DIR == INC) MotorY.imu_reg.Ki += 0.5;
 800388e:	e74b      	b.n	8003728 <main+0x9e8>
		else if(motor_control_toggle == AXIS_Y){
 8003890:	7833      	ldrb	r3, [r6, #0]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d0e7      	beq.n	8003866 <main+0xb26>
		TIM3->CNT = midpoint;
 8003896:	6250      	str	r0, [r2, #36]	; 0x24
			switch (motor_control_toggle) {
 8003898:	7833      	ldrb	r3, [r6, #0]
 800389a:	2b01      	cmp	r3, #1
 800389c:	b2da      	uxtb	r2, r3
 800389e:	d0f3      	beq.n	8003888 <main+0xb48>
		uint8_t DEC = 0, INC = 1, DIR = 2;
 80038a0:	2302      	movs	r3, #2
 80038a2:	e7d5      	b.n	8003850 <main+0xb10>
					if(DIR == DEC) MotorY.imu_reg.Ki -= 0.5;
 80038a4:	edd5 7a41 	vldr	s15, [r5, #260]	; 0x104
					Imu.roll_sp = -45 * DEG_TO_RAD;
 80038a8:	4b1a      	ldr	r3, [pc, #104]	; (8003914 <main+0xbd4>)
 80038aa:	6363      	str	r3, [r4, #52]	; 0x34
					if(DIR == DEC) MotorY.imu_reg.Ki -= 0.5;
 80038ac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80038b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
					Imu.pitch_sp = -45 * DEG_TO_RAD;
 80038b4:	63a3      	str	r3, [r4, #56]	; 0x38
					if(DIR == DEC) MotorY.imu_reg.Ki -= 0.5;
 80038b6:	edc5 7a41 	vstr	s15, [r5, #260]	; 0x104
 80038ba:	e735      	b.n	8003728 <main+0x9e8>
					else if(DIR == INC) MotorY.imu_reg.Kp += 0.1;
 80038bc:	2b01      	cmp	r3, #1
 80038be:	f47f af33 	bne.w	8003728 <main+0x9e8>
 80038c2:	f8d5 0100 	ldr.w	r0, [r5, #256]	; 0x100
 80038c6:	f7fc fe47 	bl	8000558 <__aeabi_f2d>
 80038ca:	a307      	add	r3, pc, #28	; (adr r3, 80038e8 <main+0xba8>)
 80038cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d0:	f7fc fce4 	bl	800029c <__adddf3>
 80038d4:	f7fd f990 	bl	8000bf8 <__aeabi_d2f>
 80038d8:	f8c5 0100 	str.w	r0, [r5, #256]	; 0x100
 80038dc:	e724      	b.n	8003728 <main+0x9e8>
 80038de:	bf00      	nop
 80038e0:	47ae147b 	.word	0x47ae147b
 80038e4:	3f847ae1 	.word	0x3f847ae1
 80038e8:	9999999a 	.word	0x9999999a
 80038ec:	3fb99999 	.word	0x3fb99999
 80038f0:	3fe00000 	.word	0x3fe00000
 80038f4:	40000400 	.word	0x40000400
 80038f8:	3c0efa35 	.word	0x3c0efa35
 80038fc:	2000e7c0 	.word	0x2000e7c0
 8003900:	2000e530 	.word	0x2000e530
 8003904:	2000e6c0 	.word	0x2000e6c0
 8003908:	2000e3a0 	.word	0x2000e3a0
 800390c:	2000e52c 	.word	0x2000e52c
 8003910:	2000e2a0 	.word	0x2000e2a0
 8003914:	bf490fdb 	.word	0xbf490fdb

08003918 <HAL_ADC_ConvCpltCallback>:
	adcConvComplete = 1;
 8003918:	4b01      	ldr	r3, [pc, #4]	; (8003920 <HAL_ADC_ConvCpltCallback+0x8>)
 800391a:	2201      	movs	r2, #1
 800391c:	701a      	strb	r2, [r3, #0]
}
 800391e:	4770      	bx	lr
 8003920:	20002204 	.word	0x20002204

08003924 <HAL_GPIO_EXTI_Callback>:
	if(GPIO_Pin == GPIO_PIN_12){
 8003924:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8003928:	d110      	bne.n	800394c <HAL_GPIO_EXTI_Callback+0x28>
		motor_control_toggle++;
 800392a:	4909      	ldr	r1, [pc, #36]	; (8003950 <HAL_GPIO_EXTI_Callback+0x2c>)
			motor_control_toggle = motor_control_toggle % 3;
 800392c:	4809      	ldr	r0, [pc, #36]	; (8003954 <HAL_GPIO_EXTI_Callback+0x30>)
		motor_control_toggle++;
 800392e:	780a      	ldrb	r2, [r1, #0]
 8003930:	3201      	adds	r2, #1
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	700a      	strb	r2, [r1, #0]
			motor_control_toggle = motor_control_toggle % 3;
 8003936:	780b      	ldrb	r3, [r1, #0]
 8003938:	b2db      	uxtb	r3, r3
 800393a:	fba0 0203 	umull	r0, r2, r0, r3
 800393e:	f002 00fe 	and.w	r0, r2, #254	; 0xfe
 8003942:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	b2db      	uxtb	r3, r3
 800394a:	700b      	strb	r3, [r1, #0]
}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	2000a228 	.word	0x2000a228
 8003954:	aaaaaaab 	.word	0xaaaaaaab

08003958 <Error_Handler>:
 8003958:	b672      	cpsid	i
	while (1) {
 800395a:	e7fe      	b.n	800395a <Error_Handler+0x2>

0800395c <PID_Init>:
 *      Author: maxborglowe
 */

#include "pid.h"

void PID_Init(struct PID *pid) {
 800395c:	b510      	push	{r4, lr}
	pid->integrator = 0.0f;
 800395e:	2300      	movs	r3, #0
	pid->prevMeas = 0.0f;
	pid->out = 0.0f;
	pid->Kp = 0.0f;
	pid->Ki = 0.0f;
	pid->Kd = 0.0f;
	pid->tau = 0.001f;
 8003960:	4a07      	ldr	r2, [pc, #28]	; (8003980 <PID_Init+0x24>)
 8003962:	61c2      	str	r2, [r0, #28]
	pid->integrator = 0.0f;
 8003964:	6203      	str	r3, [r0, #32]
	pid->prevErr = 0.0f;
 8003966:	6243      	str	r3, [r0, #36]	; 0x24
	pid->differentiator = 0.0f;
 8003968:	6283      	str	r3, [r0, #40]	; 0x28
	pid->prevMeas = 0.0f;
 800396a:	62c3      	str	r3, [r0, #44]	; 0x2c
	pid->out = 0.0f;
 800396c:	6303      	str	r3, [r0, #48]	; 0x30
	pid->Kp = 0.0f;
 800396e:	6003      	str	r3, [r0, #0]
	pid->Ki = 0.0f;
 8003970:	6043      	str	r3, [r0, #4]
	pid->Kd = 0.0f;
 8003972:	6083      	str	r3, [r0, #8]
void PID_Init(struct PID *pid) {
 8003974:	4604      	mov	r4, r0

	pid->timestamp_prev = get_ms();
 8003976:	f000 fb1d 	bl	8003fb4 <get_ms>
 800397a:	6160      	str	r0, [r4, #20]
}
 800397c:	bd10      	pop	{r4, pc}
 800397e:	bf00      	nop
 8003980:	3a83126f 	.word	0x3a83126f

08003984 <PID_Update>:
/**
 * @brief Update the pid output based on error
 * @param The value to be achieved
 * @param Measured value
 */
float PID_Update(struct PID *pid, float setpoint, float meas) {
 8003984:	b510      	push	{r4, lr}
 8003986:	4604      	mov	r4, r0
 8003988:	ed2d 8b02 	vpush	{d8}
 800398c:	eeb0 8a40 	vmov.f32	s16, s0
 8003990:	eef0 8a60 	vmov.f32	s17, s1

	uint32_t timestamp_now = get_ms();
 8003994:	f000 fb0e 	bl	8003fb4 <get_ms>
	float Ts = (timestamp_now - pid->timestamp_prev) * 1e-3f;
 8003998:	6963      	ldr	r3, [r4, #20]
 800399a:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003a98 <PID_Update+0x114>
 800399e:	1ac3      	subs	r3, r0, r3
 80039a0:	ee07 3a90 	vmov	s15, r3
 80039a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039a8:	ee67 5a87 	vmul.f32	s11, s15, s14
	/* fix micros overflow */
	if(Ts <= 0.0f || Ts > 0.5f) Ts = 1e-3f;
 80039ac:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 80039b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b4:	d96c      	bls.n	8003a90 <PID_Update+0x10c>
 80039b6:	eddf 6a39 	vldr	s13, [pc, #228]	; 8003a9c <PID_Update+0x118>
 80039ba:	eef4 7a66 	vcmp.f32	s15, s13
 80039be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c2:	bfc8      	it	gt
 80039c4:	eef0 5a47 	vmovgt.f32	s11, s14

	/* Error output from leftmost summer*/
	float err = setpoint - meas;
 80039c8:	ee38 7a68 	vsub.f32	s14, s16, s17

	/* Proportional */
	float prop = pid->Kp * err;

	/* Integrator */
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80039cc:	edd4 6a09 	vldr	s13, [r4, #36]	; 0x24
 80039d0:	ed94 6a01 	vldr	s12, [r4, #4]
	float prop = pid->Kp * err;
 80039d4:	edd4 7a00 	vldr	s15, [r4]
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80039d8:	ed94 5a08 	vldr	s10, [r4, #32]

	/* Anti-windup scheme */
	float lim_min_int, lim_max_int;
	if (pid->lim_max > prop) {
 80039dc:	edd4 4a04 	vldr	s9, [r4, #16]
		lim_max_int = pid->lim_max - prop;
	} else {
		lim_max_int = 0.0f;
	}

	if (pid->lim_min < prop) {
 80039e0:	ed94 0a03 	vldr	s0, [r4, #12]
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80039e4:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 80039e8:	ee36 4a87 	vadd.f32	s8, s13, s14
 80039ec:	ee26 6a23 	vmul.f32	s12, s12, s7
	float prop = pid->Kp * err;
 80039f0:	ee67 7a27 	vmul.f32	s15, s14, s15
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80039f4:	ee26 6a04 	vmul.f32	s12, s12, s8
	if (pid->lim_max > prop) {
 80039f8:	eef4 4ae7 	vcmpe.f32	s9, s15
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 80039fc:	eea5 5a86 	vfma.f32	s10, s11, s12
	if (pid->lim_max > prop) {
 8003a00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	if (pid->lim_min < prop) {
 8003a04:	eeb4 0ae7 	vcmpe.f32	s0, s15
		lim_max_int = pid->lim_max - prop;
 8003a08:	bfcc      	ite	gt
 8003a0a:	ee34 4ae7 	vsubgt.f32	s8, s9, s15
		lim_max_int = 0.0f;
 8003a0e:	ed9f 4a24 	vldrle	s8, [pc, #144]	; 8003aa0 <PID_Update+0x11c>
	if (pid->lim_min < prop) {
 8003a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integrator = pid->integrator + 0.5f * pid->Ki * Ts * (err + pid->prevErr);
 8003a16:	eeb0 6a45 	vmov.f32	s12, s10
		lim_min_int = pid->lim_min - prop;
 8003a1a:	bf4c      	ite	mi
 8003a1c:	ee30 5a67 	vsubmi.f32	s10, s0, s15
	} else {
		lim_min_int = 0.0f;
 8003a20:	ed9f 5a1f 	vldrpl	s10, [pc, #124]	; 8003aa0 <PID_Update+0x11c>
	}

	/* Clamp integrator -> prevents integrator from growing out of proportions */
	pid->integrator = _clamp(pid->integrator, lim_min_int, lim_max_int);
 8003a24:	eeb4 6ac5 	vcmpe.f32	s12, s10
 8003a28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a2c:	db08      	blt.n	8003a40 <PID_Update+0xbc>
 8003a2e:	eeb4 6ac4 	vcmpe.f32	s12, s8
 8003a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a36:	bf8c      	ite	hi
 8003a38:	eeb0 5a44 	vmovhi.f32	s10, s8
 8003a3c:	eeb0 5a46 	vmovls.f32	s10, s12

	/* Derivative: might not be necessary for FOC */
	pid->differentiator = pid->Kd*(err - pid->prevErr) / Ts;
 8003a40:	ed94 6a02 	vldr	s12, [r4, #8]
	pid->integrator = _clamp(pid->integrator, lim_min_int, lim_max_int);
 8003a44:	ed84 5a08 	vstr	s10, [r4, #32]
	pid->differentiator = pid->Kd*(err - pid->prevErr) / Ts;
 8003a48:	ee77 6a66 	vsub.f32	s13, s14, s13
 8003a4c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8003a50:	ee86 6aa5 	vdiv.f32	s12, s13, s11
//	pid->differentiator = (2.0f * pid->Kd * (meas - pid->prevMeas)
//			+ (2.0f * pid->tau - pid->Ts) * pid->differentiator)
//			/ (2.0f * pid->tau + pid->Ts);

	/* Output */
	pid->out = prop + pid->integrator + pid->differentiator;
 8003a54:	ee76 7a27 	vadd.f32	s15, s12, s15
	pid->differentiator = pid->Kd*(err - pid->prevErr) / Ts;
 8003a58:	ed84 6a0a 	vstr	s12, [r4, #40]	; 0x28
	pid->out = prop + pid->integrator + pid->differentiator;
 8003a5c:	ee77 7a85 	vadd.f32	s15, s15, s10

	/* Limiter */
	pid->out = _clamp(pid->out, pid->lim_min, pid->lim_max);
 8003a60:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a68:	dc08      	bgt.n	8003a7c <PID_Update+0xf8>
 8003a6a:	eef4 4ae7 	vcmpe.f32	s9, s15
 8003a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a72:	bf8c      	ite	hi
 8003a74:	eeb0 0a67 	vmovhi.f32	s0, s15
 8003a78:	eeb0 0a64 	vmovls.f32	s0, s9

	/* Store error and measurement in PID struct*/
	pid->prevErr = err;
	pid->prevMeas = meas;
 8003a7c:	edc4 8a0b 	vstr	s17, [r4, #44]	; 0x2c
	pid->timestamp_prev = timestamp_now;

	return pid->out;
}
 8003a80:	ecbd 8b02 	vpop	{d8}
	pid->out = _clamp(pid->out, pid->lim_min, pid->lim_max);
 8003a84:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
	pid->prevErr = err;
 8003a88:	ed84 7a09 	vstr	s14, [r4, #36]	; 0x24
	pid->timestamp_prev = timestamp_now;
 8003a8c:	6160      	str	r0, [r4, #20]
}
 8003a8e:	bd10      	pop	{r4, pc}
	if(Ts <= 0.0f || Ts > 0.5f) Ts = 1e-3f;
 8003a90:	eef0 5a47 	vmov.f32	s11, s14
 8003a94:	e798      	b.n	80039c8 <PID_Update+0x44>
 8003a96:	bf00      	nop
 8003a98:	3a83126f 	.word	0x3a83126f
 8003a9c:	43f9ffff 	.word	0x43f9ffff
 8003aa0:	00000000 	.word	0x00000000

08003aa4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003aa4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aa6:	4b0d      	ldr	r3, [pc, #52]	; (8003adc <HAL_MspInit+0x38>)
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	9100      	str	r1, [sp, #0]
 8003aac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003aae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
 8003ab4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ab6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003aba:	9200      	str	r2, [sp, #0]
 8003abc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003abe:	9101      	str	r1, [sp, #4]
 8003ac0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ac2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ac6:	641a      	str	r2, [r3, #64]	; 0x40
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ace:	9301      	str	r3, [sp, #4]
 8003ad0:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003ad2:	2007      	movs	r0, #7
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ad4:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003ad6:	f000 bd41 	b.w	800455c <HAL_NVIC_SetPriorityGrouping>
 8003ada:	bf00      	nop
 8003adc:	40023800 	.word	0x40023800

08003ae0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ae0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8003ae2:	6802      	ldr	r2, [r0, #0]
 8003ae4:	4b38      	ldr	r3, [pc, #224]	; (8003bc8 <HAL_ADC_MspInit+0xe8>)
{
 8003ae6:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ae8:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8003aea:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aec:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8003af0:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8003af4:	9408      	str	r4, [sp, #32]
  if(hadc->Instance==ADC1)
 8003af6:	d001      	beq.n	8003afc <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003af8:	b00a      	add	sp, #40	; 0x28
 8003afa:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003afc:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003b00:	9400      	str	r4, [sp, #0]
 8003b02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 8003b04:	4e31      	ldr	r6, [pc, #196]	; (8003bcc <HAL_ADC_MspInit+0xec>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003b06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b0a:	645a      	str	r2, [r3, #68]	; 0x44
 8003b0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b0e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003b12:	9200      	str	r2, [sp, #0]
 8003b14:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b16:	9401      	str	r4, [sp, #4]
 8003b18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b1a:	f042 0204 	orr.w	r2, r2, #4
 8003b1e:	631a      	str	r2, [r3, #48]	; 0x30
 8003b20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b22:	f002 0204 	and.w	r2, r2, #4
 8003b26:	9201      	str	r2, [sp, #4]
 8003b28:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b2a:	9402      	str	r4, [sp, #8]
 8003b2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b2e:	f042 0201 	orr.w	r2, r2, #1
 8003b32:	631a      	str	r2, [r3, #48]	; 0x30
 8003b34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b36:	f002 0201 	and.w	r2, r2, #1
 8003b3a:	9202      	str	r2, [sp, #8]
 8003b3c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b3e:	9403      	str	r4, [sp, #12]
 8003b40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b42:	f042 0202 	orr.w	r2, r2, #2
 8003b46:	631a      	str	r2, [r3, #48]	; 0x30
 8003b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b4a:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = MotorY_i_b_Pin|MotorZ_i_a_Pin|MotorZ_i_b_Pin|current_sense_REF_Pin;
 8003b52:	220f      	movs	r2, #15
 8003b54:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b56:	9903      	ldr	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b58:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b5a:	a904      	add	r1, sp, #16
 8003b5c:	481c      	ldr	r0, [pc, #112]	; (8003bd0 <HAL_ADC_MspInit+0xf0>)
    GPIO_InitStruct.Pin = MotorY_i_b_Pin|MotorZ_i_a_Pin|MotorZ_i_b_Pin|current_sense_REF_Pin;
 8003b5e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b62:	f000 ff37 	bl	80049d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MotorX_i_a_Pin|MotorX_i_b_Pin;
 8003b66:	2211      	movs	r2, #17
 8003b68:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6a:	481a      	ldr	r0, [pc, #104]	; (8003bd4 <HAL_ADC_MspInit+0xf4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6c:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorX_i_a_Pin|MotorX_i_b_Pin;
 8003b70:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b74:	f000 ff2e 	bl	80049d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MotorY_i_a_Pin;
 8003b78:	2202      	movs	r2, #2
 8003b7a:	2303      	movs	r3, #3
    HAL_GPIO_Init(MotorY_i_a_GPIO_Port, &GPIO_InitStruct);
 8003b7c:	4816      	ldr	r0, [pc, #88]	; (8003bd8 <HAL_ADC_MspInit+0xf8>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7e:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(MotorY_i_a_GPIO_Port, &GPIO_InitStruct);
 8003b80:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorY_i_a_Pin;
 8003b82:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MotorY_i_a_GPIO_Port, &GPIO_InitStruct);
 8003b86:	f000 ff25 	bl	80049d4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8003b8a:	4b14      	ldr	r3, [pc, #80]	; (8003bdc <HAL_ADC_MspInit+0xfc>)
 8003b8c:	6033      	str	r3, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b8e:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b92:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b9a:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003b9e:	6130      	str	r0, [r6, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003ba0:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ba2:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ba6:	e9c6 4408 	strd	r4, r4, [r6, #32]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003baa:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003bae:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003bb0:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003bb2:	f000 fd47 	bl	8004644 <HAL_DMA_Init>
 8003bb6:	b918      	cbnz	r0, 8003bc0 <HAL_ADC_MspInit+0xe0>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003bb8:	63ae      	str	r6, [r5, #56]	; 0x38
 8003bba:	63b5      	str	r5, [r6, #56]	; 0x38
}
 8003bbc:	b00a      	add	sp, #40	; 0x28
 8003bbe:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8003bc0:	f7ff feca 	bl	8003958 <Error_Handler>
 8003bc4:	e7f8      	b.n	8003bb8 <HAL_ADC_MspInit+0xd8>
 8003bc6:	bf00      	nop
 8003bc8:	40012000 	.word	0x40012000
 8003bcc:	2000e534 	.word	0x2000e534
 8003bd0:	40020800 	.word	0x40020800
 8003bd4:	40020000 	.word	0x40020000
 8003bd8:	40020400 	.word	0x40020400
 8003bdc:	40026410 	.word	0x40026410

08003be0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003be0:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 8003be2:	6801      	ldr	r1, [r0, #0]
 8003be4:	4a18      	ldr	r2, [pc, #96]	; (8003c48 <HAL_SPI_MspInit+0x68>)
{
 8003be6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be8:	2300      	movs	r3, #0
  if(hspi->Instance==SPI1)
 8003bea:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bec:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003bf0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003bf4:	9306      	str	r3, [sp, #24]
  if(hspi->Instance==SPI1)
 8003bf6:	d001      	beq.n	8003bfc <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003bf8:	b009      	add	sp, #36	; 0x24
 8003bfa:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003bfc:	f502 3284 	add.w	r2, r2, #67584	; 0x10800
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c04:	4811      	ldr	r0, [pc, #68]	; (8003c4c <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c06:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8003c0a:	6451      	str	r1, [r2, #68]	; 0x44
 8003c0c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003c0e:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 8003c12:	9100      	str	r1, [sp, #0]
 8003c14:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c20:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c28:	2305      	movs	r3, #5
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c2a:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c2c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003c2e:	2200      	movs	r2, #0
 8003c30:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c32:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003c34:	24e0      	movs	r4, #224	; 0xe0
 8003c36:	2502      	movs	r5, #2
 8003c38:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003c3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c40:	f000 fec8 	bl	80049d4 <HAL_GPIO_Init>
}
 8003c44:	b009      	add	sp, #36	; 0x24
 8003c46:	bd30      	pop	{r4, r5, pc}
 8003c48:	40013000 	.word	0x40013000
 8003c4c:	40020000 	.word	0x40020000

08003c50 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8003c50:	4a13      	ldr	r2, [pc, #76]	; (8003ca0 <HAL_TIM_Base_MspInit+0x50>)
 8003c52:	6803      	ldr	r3, [r0, #0]
 8003c54:	4293      	cmp	r3, r2
{
 8003c56:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 8003c58:	d013      	beq.n	8003c82 <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8003c5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c5e:	d001      	beq.n	8003c64 <HAL_TIM_Base_MspInit+0x14>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003c60:	b002      	add	sp, #8
 8003c62:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c64:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8003c68:	2200      	movs	r2, #0
 8003c6a:	9201      	str	r2, [sp, #4]
 8003c6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c6e:	f042 0201 	orr.w	r2, r2, #1
 8003c72:	641a      	str	r2, [r3, #64]	; 0x40
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	9301      	str	r3, [sp, #4]
 8003c7c:	9b01      	ldr	r3, [sp, #4]
}
 8003c7e:	b002      	add	sp, #8
 8003c80:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003c82:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <HAL_TIM_Base_MspInit+0x54>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	9200      	str	r2, [sp, #0]
 8003c88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c8a:	f042 0201 	orr.w	r2, r2, #1
 8003c8e:	645a      	str	r2, [r3, #68]	; 0x44
 8003c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	9b00      	ldr	r3, [sp, #0]
}
 8003c9a:	b002      	add	sp, #8
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40010000 	.word	0x40010000
 8003ca4:	40023800 	.word	0x40023800

08003ca8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003ca8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM3)
 8003caa:	6801      	ldr	r1, [r0, #0]
 8003cac:	4a18      	ldr	r2, [pc, #96]	; (8003d10 <HAL_TIM_Encoder_MspInit+0x68>)
{
 8003cae:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb0:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM3)
 8003cb2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003cb8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003cbc:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM3)
 8003cbe:	d001      	beq.n	8003cc4 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003cc0:	b009      	add	sp, #36	; 0x24
 8003cc2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cc4:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ccc:	4811      	ldr	r0, [pc, #68]	; (8003d14 <HAL_TIM_Encoder_MspInit+0x6c>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003cce:	f041 0102 	orr.w	r1, r1, #2
 8003cd2:	6411      	str	r1, [r2, #64]	; 0x40
 8003cd4:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003cd6:	f001 0102 	and.w	r1, r1, #2
 8003cda:	9100      	str	r1, [sp, #0]
 8003cdc:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cde:	9301      	str	r3, [sp, #4]
 8003ce0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003ce2:	f043 0304 	orr.w	r3, r3, #4
 8003ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8003ce8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003cea:	f003 0304 	and.w	r3, r3, #4
 8003cee:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003cf0:	2302      	movs	r3, #2
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cf2:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003cf4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cfa:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cfc:	24c0      	movs	r4, #192	; 0xc0
 8003cfe:	2502      	movs	r5, #2
 8003d00:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003d04:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d08:	f000 fe64 	bl	80049d4 <HAL_GPIO_Init>
}
 8003d0c:	b009      	add	sp, #36	; 0x24
 8003d0e:	bd30      	pop	{r4, r5, pc}
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40020800 	.word	0x40020800

08003d18 <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM5)
 8003d18:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <HAL_TIM_OC_MspInit+0x2c>)
 8003d1a:	6802      	ldr	r2, [r0, #0]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d000      	beq.n	8003d22 <HAL_TIM_OC_MspInit+0xa>
 8003d20:	4770      	bx	lr
{
 8003d22:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003d24:	f503 330b 	add.w	r3, r3, #142336	; 0x22c00
 8003d28:	2200      	movs	r2, #0
 8003d2a:	9201      	str	r2, [sp, #4]
 8003d2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d2e:	f042 0208 	orr.w	r2, r2, #8
 8003d32:	641a      	str	r2, [r3, #64]	; 0x40
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	f003 0308 	and.w	r3, r3, #8
 8003d3a:	9301      	str	r3, [sp, #4]
 8003d3c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003d3e:	b002      	add	sp, #8
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	40000c00 	.word	0x40000c00

08003d48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d48:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8003d4a:	6802      	ldr	r2, [r0, #0]
 8003d4c:	492e      	ldr	r1, [pc, #184]	; (8003e08 <HAL_TIM_MspPostInit+0xc0>)
{
 8003d4e:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d50:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8003d52:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d54:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003d58:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8003d5c:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 8003d5e:	d004      	beq.n	8003d6a <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 8003d60:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003d64:	d01d      	beq.n	8003da2 <HAL_TIM_MspPostInit+0x5a>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003d66:	b00a      	add	sp, #40	; 0x28
 8003d68:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d6a:	4a28      	ldr	r2, [pc, #160]	; (8003e0c <HAL_TIM_MspPostInit+0xc4>)
 8003d6c:	9301      	str	r3, [sp, #4]
 8003d6e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d70:	4827      	ldr	r0, [pc, #156]	; (8003e10 <HAL_TIM_MspPostInit+0xc8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	6313      	str	r3, [r2, #48]	; 0x30
 8003d78:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003d80:	2301      	movs	r3, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d82:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003d84:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = MotorX_pwm1_Pin|MotorX_pwm2_Pin|MotorX_pwm3_Pin;
 8003d86:	2200      	movs	r2, #0
 8003d88:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d8a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorX_pwm1_Pin|MotorX_pwm2_Pin|MotorX_pwm3_Pin;
 8003d8c:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 8003d90:	2502      	movs	r5, #2
 8003d92:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003d96:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d9a:	f000 fe1b 	bl	80049d4 <HAL_GPIO_Init>
}
 8003d9e:	b00a      	add	sp, #40	; 0x28
 8003da0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003da2:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 8003da6:	9302      	str	r3, [sp, #8]
 8003da8:	6b11      	ldr	r1, [r2, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003daa:	4819      	ldr	r0, [pc, #100]	; (8003e10 <HAL_TIM_MspPostInit+0xc8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dac:	f041 0101 	orr.w	r1, r1, #1
 8003db0:	6311      	str	r1, [r2, #48]	; 0x30
 8003db2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003db4:	f001 0101 	and.w	r1, r1, #1
 8003db8:	9102      	str	r1, [sp, #8]
 8003dba:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dbc:	9303      	str	r3, [sp, #12]
 8003dbe:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003dc0:	f043 0302 	orr.w	r3, r3, #2
 8003dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003dc6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	9303      	str	r3, [sp, #12]
 8003dce:	9903      	ldr	r1, [sp, #12]
    GPIO_InitStruct.Pin = MotorY_pwm2_Pin|MotorY_pwm1_Pin;
 8003dd0:	f248 0202 	movw	r2, #32770	; 0x8002
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	2400      	movs	r4, #0
 8003dd8:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003dda:	2601      	movs	r6, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ddc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorY_pwm2_Pin|MotorY_pwm1_Pin;
 8003dde:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003de2:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003de6:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de8:	f000 fdf4 	bl	80049d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MotorY_pwm3_Pin;
 8003dec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003df0:	2302      	movs	r3, #2
    HAL_GPIO_Init(MotorY_pwm3_GPIO_Port, &GPIO_InitStruct);
 8003df2:	4808      	ldr	r0, [pc, #32]	; (8003e14 <HAL_TIM_MspPostInit+0xcc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003df4:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(MotorY_pwm3_GPIO_Port, &GPIO_InitStruct);
 8003df6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = MotorY_pwm3_Pin;
 8003df8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003dfc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MotorY_pwm3_GPIO_Port, &GPIO_InitStruct);
 8003e00:	f000 fde8 	bl	80049d4 <HAL_GPIO_Init>
}
 8003e04:	b00a      	add	sp, #40	; 0x28
 8003e06:	bd70      	pop	{r4, r5, r6, pc}
 8003e08:	40010000 	.word	0x40010000
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	40020000 	.word	0x40020000
 8003e14:	40020400 	.word	0x40020400

08003e18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003e18:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8003e1a:	6801      	ldr	r1, [r0, #0]
 8003e1c:	4a18      	ldr	r2, [pc, #96]	; (8003e80 <HAL_UART_MspInit+0x68>)
{
 8003e1e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e20:	2300      	movs	r3, #0
  if(huart->Instance==USART2)
 8003e22:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e24:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8003e28:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8003e2c:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART2)
 8003e2e:	d001      	beq.n	8003e34 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003e30:	b009      	add	sp, #36	; 0x24
 8003e32:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e34:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e3c:	4811      	ldr	r0, [pc, #68]	; (8003e84 <HAL_UART_MspInit+0x6c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e3e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8003e42:	6411      	str	r1, [r2, #64]	; 0x40
 8003e44:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8003e46:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
 8003e4a:	9100      	str	r1, [sp, #0]
 8003e4c:	9900      	ldr	r1, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003e52:	f043 0301 	orr.w	r3, r3, #1
 8003e56:	6313      	str	r3, [r2, #48]	; 0x30
 8003e58:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e60:	2307      	movs	r3, #7
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e62:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e64:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e66:	2200      	movs	r2, #0
 8003e68:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e6a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e6c:	2404      	movs	r4, #4
 8003e6e:	2512      	movs	r5, #18
 8003e70:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003e74:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e78:	f000 fdac 	bl	80049d4 <HAL_GPIO_Init>
}
 8003e7c:	b009      	add	sp, #36	; 0x24
 8003e7e:	bd30      	pop	{r4, r5, pc}
 8003e80:	40004400 	.word	0x40004400
 8003e84:	40020000 	.word	0x40020000

08003e88 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8003e88:	e7fe      	b.n	8003e88 <NMI_Handler>
 8003e8a:	bf00      	nop

08003e8c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e8c:	e7fe      	b.n	8003e8c <HardFault_Handler>
 8003e8e:	bf00      	nop

08003e90 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e90:	e7fe      	b.n	8003e90 <MemManage_Handler>
 8003e92:	bf00      	nop

08003e94 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e94:	e7fe      	b.n	8003e94 <BusFault_Handler>
 8003e96:	bf00      	nop

08003e98 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e98:	e7fe      	b.n	8003e98 <UsageFault_Handler>
 8003e9a:	bf00      	nop

08003e9c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop

08003ea0 <DebugMon_Handler>:
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop

08003ea4 <PendSV_Handler>:
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop

08003ea8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ea8:	f000 b8ee 	b.w	8004088 <HAL_IncTick>

08003eac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003eac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	 HAL_GPIO_EXTI_IRQHandler(Motor_selector_Pin);
 8003eae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003eb2:	f000 fe85 	bl	8004bc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(nFAULT_Z_Pin);
 8003eb6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003eba:	f000 fe81 	bl	8004bc0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Reset_program_Pin);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003ebe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(Reset_program_Pin);
 8003ec2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003ec6:	f000 be7b 	b.w	8004bc0 <HAL_GPIO_EXTI_IRQHandler>
 8003eca:	bf00      	nop

08003ecc <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003ecc:	4801      	ldr	r0, [pc, #4]	; (8003ed4 <DMA2_Stream0_IRQHandler+0x8>)
 8003ece:	f000 bc91 	b.w	80047f4 <HAL_DMA_IRQHandler>
 8003ed2:	bf00      	nop
 8003ed4:	2000e534 	.word	0x2000e534

08003ed8 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003ed8:	2001      	movs	r0, #1
 8003eda:	4770      	bx	lr

08003edc <_kill>:

int _kill(int pid, int sig)
{
 8003edc:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003ede:	f002 fd03 	bl	80068e8 <__errno>
 8003ee2:	2316      	movs	r3, #22
 8003ee4:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003ee6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003eea:	bd08      	pop	{r3, pc}

08003eec <_exit>:

void _exit (int status)
{
 8003eec:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003eee:	f002 fcfb 	bl	80068e8 <__errno>
 8003ef2:	2316      	movs	r3, #22
 8003ef4:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003ef6:	e7fe      	b.n	8003ef6 <_exit+0xa>

08003ef8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ef8:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003efa:	1e16      	subs	r6, r2, #0
 8003efc:	dd07      	ble.n	8003f0e <_read+0x16>
 8003efe:	460c      	mov	r4, r1
 8003f00:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8003f02:	f3af 8000 	nop.w
 8003f06:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f0a:	42a5      	cmp	r5, r4
 8003f0c:	d1f9      	bne.n	8003f02 <_read+0xa>
	}

return len;
}
 8003f0e:	4630      	mov	r0, r6
 8003f10:	bd70      	pop	{r4, r5, r6, pc}
 8003f12:	bf00      	nop

08003f14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f14:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f16:	1e16      	subs	r6, r2, #0
 8003f18:	dd07      	ble.n	8003f2a <_write+0x16>
 8003f1a:	460c      	mov	r4, r1
 8003f1c:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8003f1e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8003f22:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f26:	42ac      	cmp	r4, r5
 8003f28:	d1f9      	bne.n	8003f1e <_write+0xa>
	}
	return len;
}
 8003f2a:	4630      	mov	r0, r6
 8003f2c:	bd70      	pop	{r4, r5, r6, pc}
 8003f2e:	bf00      	nop

08003f30 <_close>:

int _close(int file)
{
	return -1;
}
 8003f30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop

08003f38 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003f38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f3c:	604b      	str	r3, [r1, #4]
	return 0;
}
 8003f3e:	2000      	movs	r0, #0
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop

08003f44 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003f44:	2001      	movs	r0, #1
 8003f46:	4770      	bx	lr

08003f48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003f48:	2000      	movs	r0, #0
 8003f4a:	4770      	bx	lr

08003f4c <_sbrk>:
			- (uint32_t) &_Min_Stack_Size;
	const uint8_t *max_heap = (uint8_t*) stack_limit;
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8003f4c:	490c      	ldr	r1, [pc, #48]	; (8003f80 <_sbrk+0x34>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8003f4e:	4a0d      	ldr	r2, [pc, #52]	; (8003f84 <_sbrk+0x38>)
	if (NULL == __sbrk_heap_end) {
 8003f50:	680b      	ldr	r3, [r1, #0]
void* _sbrk(ptrdiff_t incr) {
 8003f52:	b510      	push	{r4, lr}
	const uint32_t stack_limit = (uint32_t) &_estack
 8003f54:	4c0c      	ldr	r4, [pc, #48]	; (8003f88 <_sbrk+0x3c>)
 8003f56:	1b12      	subs	r2, r2, r4
	if (NULL == __sbrk_heap_end) {
 8003f58:	b12b      	cbz	r3, 8003f66 <_sbrk+0x1a>
		__sbrk_heap_end = &_end;
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8003f5a:	4418      	add	r0, r3
 8003f5c:	4290      	cmp	r0, r2
 8003f5e:	d807      	bhi.n	8003f70 <_sbrk+0x24>
		errno = ENOMEM;
		return (void*) -1;
	}

	prev_heap_end = __sbrk_heap_end;
	__sbrk_heap_end += incr;
 8003f60:	6008      	str	r0, [r1, #0]

	return (void*) prev_heap_end;
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	bd10      	pop	{r4, pc}
		__sbrk_heap_end = &_end;
 8003f66:	4b09      	ldr	r3, [pc, #36]	; (8003f8c <_sbrk+0x40>)
 8003f68:	600b      	str	r3, [r1, #0]
	if (__sbrk_heap_end + incr > max_heap) {
 8003f6a:	4418      	add	r0, r3
 8003f6c:	4290      	cmp	r0, r2
 8003f6e:	d9f7      	bls.n	8003f60 <_sbrk+0x14>
		errno = ENOMEM;
 8003f70:	f002 fcba 	bl	80068e8 <__errno>
 8003f74:	230c      	movs	r3, #12
 8003f76:	6003      	str	r3, [r0, #0]
		return (void*) -1;
 8003f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	bd10      	pop	{r4, pc}
 8003f80:	20002214 	.word	0x20002214
 8003f84:	20018000 	.word	0x20018000
 8003f88:	00000400 	.word	0x00000400
 8003f8c:	2000e880 	.word	0x2000e880

08003f90 <SystemInit>:
 * @retval None
 */
void SystemInit(void) {
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8003f90:	4a03      	ldr	r2, [pc, #12]	; (8003fa0 <SystemInit+0x10>)
 8003f92:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003f96:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f9a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f9e:	4770      	bx	lr
 8003fa0:	e000ed00 	.word	0xe000ed00

08003fa4 <get_us>:
 *      Author: maxborglowe
 */

#include "time_utils.h"

uint32_t get_us(){
 8003fa4:	b508      	push	{r3, lr}
	return HAL_GetTick()*1000;
 8003fa6:	f000 f87b 	bl	80040a0 <HAL_GetTick>
 8003faa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 8003fae:	fb03 f000 	mul.w	r0, r3, r0
 8003fb2:	bd08      	pop	{r3, pc}

08003fb4 <get_ms>:

uint32_t get_ms(){
	return HAL_GetTick();
 8003fb4:	f000 b874 	b.w	80040a0 <HAL_GetTick>

08003fb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ff0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003fbc:	480d      	ldr	r0, [pc, #52]	; (8003ff4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003fbe:	490e      	ldr	r1, [pc, #56]	; (8003ff8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003fc0:	4a0e      	ldr	r2, [pc, #56]	; (8003ffc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fc4:	e002      	b.n	8003fcc <LoopCopyDataInit>

08003fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fca:	3304      	adds	r3, #4

08003fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fd0:	d3f9      	bcc.n	8003fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fd2:	4a0b      	ldr	r2, [pc, #44]	; (8004000 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003fd4:	4c0b      	ldr	r4, [pc, #44]	; (8004004 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fd8:	e001      	b.n	8003fde <LoopFillZerobss>

08003fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fdc:	3204      	adds	r2, #4

08003fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fe0:	d3fb      	bcc.n	8003fda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003fe2:	f7ff ffd5 	bl	8003f90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fe6:	f002 fc85 	bl	80068f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fea:	f7fe fea9 	bl	8002d40 <main>
  bx  lr    
 8003fee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003ff0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ff8:	200021e8 	.word	0x200021e8
  ldr r2, =_sidata
 8003ffc:	0800b728 	.word	0x0800b728
  ldr r2, =_sbss
 8004000:	200021e8 	.word	0x200021e8
  ldr r4, =_ebss
 8004004:	2000e880 	.word	0x2000e880

08004008 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004008:	e7fe      	b.n	8004008 <ADC_IRQHandler>
	...

0800400c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800400c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800400e:	4a0e      	ldr	r2, [pc, #56]	; (8004048 <HAL_InitTick+0x3c>)
 8004010:	4b0e      	ldr	r3, [pc, #56]	; (800404c <HAL_InitTick+0x40>)
 8004012:	7812      	ldrb	r2, [r2, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
{
 8004016:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004018:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800401c:	fbb0 f0f2 	udiv	r0, r0, r2
 8004020:	fbb3 f0f0 	udiv	r0, r3, r0
 8004024:	f000 faf4 	bl	8004610 <HAL_SYSTICK_Config>
 8004028:	b908      	cbnz	r0, 800402e <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800402a:	2d0f      	cmp	r5, #15
 800402c:	d901      	bls.n	8004032 <HAL_InitTick+0x26>
    return HAL_ERROR;
 800402e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8004030:	bd38      	pop	{r3, r4, r5, pc}
 8004032:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004034:	4602      	mov	r2, r0
 8004036:	4629      	mov	r1, r5
 8004038:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800403c:	f000 faa2 	bl	8004584 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004040:	4b03      	ldr	r3, [pc, #12]	; (8004050 <HAL_InitTick+0x44>)
 8004042:	4620      	mov	r0, r4
 8004044:	601d      	str	r5, [r3, #0]
}
 8004046:	bd38      	pop	{r3, r4, r5, pc}
 8004048:	2000200c 	.word	0x2000200c
 800404c:	20002008 	.word	0x20002008
 8004050:	20002010 	.word	0x20002010

08004054 <HAL_Init>:
{
 8004054:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004056:	4b0b      	ldr	r3, [pc, #44]	; (8004084 <HAL_Init+0x30>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800405e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004066:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800406e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004070:	2003      	movs	r0, #3
 8004072:	f000 fa73 	bl	800455c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8004076:	2000      	movs	r0, #0
 8004078:	f7ff ffc8 	bl	800400c <HAL_InitTick>
  HAL_MspInit();
 800407c:	f7ff fd12 	bl	8003aa4 <HAL_MspInit>
}
 8004080:	2000      	movs	r0, #0
 8004082:	bd08      	pop	{r3, pc}
 8004084:	40023c00 	.word	0x40023c00

08004088 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004088:	4a03      	ldr	r2, [pc, #12]	; (8004098 <HAL_IncTick+0x10>)
 800408a:	4b04      	ldr	r3, [pc, #16]	; (800409c <HAL_IncTick+0x14>)
 800408c:	6811      	ldr	r1, [r2, #0]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	440b      	add	r3, r1
 8004092:	6013      	str	r3, [r2, #0]
}
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	2000e86c 	.word	0x2000e86c
 800409c:	2000200c 	.word	0x2000200c

080040a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80040a0:	4b01      	ldr	r3, [pc, #4]	; (80040a8 <HAL_GetTick+0x8>)
 80040a2:	6818      	ldr	r0, [r3, #0]
}
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	2000e86c 	.word	0x2000e86c

080040ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040ac:	b538      	push	{r3, r4, r5, lr}
 80040ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80040b0:	f7ff fff6 	bl	80040a0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040b4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80040b6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80040b8:	d002      	beq.n	80040c0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80040ba:	4b04      	ldr	r3, [pc, #16]	; (80040cc <HAL_Delay+0x20>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040c0:	f7ff ffee 	bl	80040a0 <HAL_GetTick>
 80040c4:	1b43      	subs	r3, r0, r5
 80040c6:	42a3      	cmp	r3, r4
 80040c8:	d3fa      	bcc.n	80040c0 <HAL_Delay+0x14>
  {
  }
}
 80040ca:	bd38      	pop	{r3, r4, r5, pc}
 80040cc:	2000200c 	.word	0x2000200c

080040d0 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80040d0:	2800      	cmp	r0, #0
 80040d2:	f000 80a0 	beq.w	8004216 <HAL_ADC_Init+0x146>
{
 80040d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80040d8:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80040da:	4604      	mov	r4, r0
 80040dc:	b13d      	cbz	r5, 80040ee <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80040e0:	06db      	lsls	r3, r3, #27
 80040e2:	d50c      	bpl.n	80040fe <HAL_ADC_Init+0x2e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80040e4:	2300      	movs	r3, #0
 80040e6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 80040ea:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 80040ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HAL_ADC_MspInit(hadc);
 80040ee:	f7ff fcf7 	bl	8003ae0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80040f2:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 80040f6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040fa:	06db      	lsls	r3, r3, #27
 80040fc:	d4f2      	bmi.n	80040e4 <HAL_ADC_Init+0x14>
    ADC_STATE_CLR_SET(hadc->State,
 80040fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004100:	4948      	ldr	r1, [pc, #288]	; (8004224 <HAL_ADC_Init+0x154>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004102:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004104:	4d48      	ldr	r5, [pc, #288]	; (8004228 <HAL_ADC_Init+0x158>)
    ADC_STATE_CLR_SET(hadc->State,
 8004106:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800410a:	f022 0202 	bic.w	r2, r2, #2
 800410e:	f042 0202 	orr.w	r2, r2, #2
 8004112:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004114:	684a      	ldr	r2, [r1, #4]
 8004116:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800411a:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800411c:	684a      	ldr	r2, [r1, #4]
 800411e:	6860      	ldr	r0, [r4, #4]
 8004120:	4302      	orrs	r2, r0
 8004122:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004124:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004126:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004128:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800412a:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800412c:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8004130:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004132:	685a      	ldr	r2, [r3, #4]
 8004134:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004138:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800413a:	6858      	ldr	r0, [r3, #4]
 800413c:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8004140:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004142:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004144:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004146:	4339      	orrs	r1, r7
 8004148:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800414a:	6899      	ldr	r1, [r3, #8]
 800414c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8004150:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004152:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004154:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004156:	ea42 0206 	orr.w	r2, r2, r6
 800415a:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800415c:	d052      	beq.n	8004204 <HAL_ADC_Init+0x134>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800415e:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004160:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004162:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8004166:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	4310      	orrs	r0, r2
 800416c:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800416e:	6899      	ldr	r1, [r3, #8]
 8004170:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8004174:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004176:	689a      	ldr	r2, [r3, #8]
 8004178:	432a      	orrs	r2, r5
 800417a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	f022 0202 	bic.w	r2, r2, #2
 8004182:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004184:	689a      	ldr	r2, [r3, #8]
 8004186:	7e21      	ldrb	r1, [r4, #24]
 8004188:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800418c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800418e:	f894 2020 	ldrb.w	r2, [r4, #32]
 8004192:	2a00      	cmp	r2, #0
 8004194:	d041      	beq.n	800421a <HAL_ADC_Init+0x14a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004196:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004198:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800419a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800419e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80041a0:	685a      	ldr	r2, [r3, #4]
 80041a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80041a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	3901      	subs	r1, #1
 80041ac:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80041b0:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80041b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80041b4:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041b6:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80041b8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80041bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80041be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80041c0:	3801      	subs	r0, #1
 80041c2:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 80041c6:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80041c8:	6899      	ldr	r1, [r3, #8]
 80041ca:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80041ce:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80041d0:	6899      	ldr	r1, [r3, #8]
 80041d2:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80041d6:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 80041da:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80041dc:	6899      	ldr	r1, [r3, #8]
 80041de:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80041e2:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041e4:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80041e6:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80041e8:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 80041ec:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80041ee:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80041f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041f2:	f023 0303 	bic.w	r3, r3, #3
 80041f6:	f043 0301 	orr.w	r3, r3, #1
 80041fa:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80041fc:	2300      	movs	r3, #0
 80041fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8004202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800420a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004212:	609a      	str	r2, [r3, #8]
 8004214:	e7b2      	b.n	800417c <HAL_ADC_Init+0xac>
    return HAL_ERROR;
 8004216:	2001      	movs	r0, #1
}
 8004218:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004220:	605a      	str	r2, [r3, #4]
 8004222:	e7c6      	b.n	80041b2 <HAL_ADC_Init+0xe2>
 8004224:	40012300 	.word	0x40012300
 8004228:	0f000001 	.word	0x0f000001

0800422c <HAL_ADC_Start_DMA>:
{
 800422c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800422e:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8004230:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
{
 8004234:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8004236:	2400      	movs	r4, #0
  __HAL_LOCK(hadc);
 8004238:	2801      	cmp	r0, #1
  __IO uint32_t counter = 0U;
 800423a:	9401      	str	r4, [sp, #4]
  __HAL_LOCK(hadc);
 800423c:	f000 8088 	beq.w	8004350 <HAL_ADC_Start_DMA+0x124>
 8004240:	2301      	movs	r3, #1
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004242:	682e      	ldr	r6, [r5, #0]
  __HAL_LOCK(hadc);
 8004244:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004248:	68b3      	ldr	r3, [r6, #8]
 800424a:	07dc      	lsls	r4, r3, #31
 800424c:	d414      	bmi.n	8004278 <HAL_ADC_Start_DMA+0x4c>
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800424e:	4b42      	ldr	r3, [pc, #264]	; (8004358 <HAL_ADC_Start_DMA+0x12c>)
 8004250:	4c42      	ldr	r4, [pc, #264]	; (800435c <HAL_ADC_Start_DMA+0x130>)
 8004252:	6818      	ldr	r0, [r3, #0]
    __HAL_ADC_ENABLE(hadc);
 8004254:	68b3      	ldr	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004256:	fba4 4000 	umull	r4, r0, r4, r0
 800425a:	0c80      	lsrs	r0, r0, #18
    __HAL_ADC_ENABLE(hadc);
 800425c:	f043 0301 	orr.w	r3, r3, #1
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004260:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    __HAL_ADC_ENABLE(hadc);
 8004264:	60b3      	str	r3, [r6, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004266:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8004268:	9b01      	ldr	r3, [sp, #4]
 800426a:	b12b      	cbz	r3, 8004278 <HAL_ADC_Start_DMA+0x4c>
      counter--;
 800426c:	9c01      	ldr	r4, [sp, #4]
 800426e:	3c01      	subs	r4, #1
 8004270:	9401      	str	r4, [sp, #4]
    while(counter != 0U)
 8004272:	9801      	ldr	r0, [sp, #4]
 8004274:	2800      	cmp	r0, #0
 8004276:	d1f9      	bne.n	800426c <HAL_ADC_Start_DMA+0x40>
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004278:	68b3      	ldr	r3, [r6, #8]
 800427a:	05d8      	lsls	r0, r3, #23
 800427c:	d503      	bpl.n	8004286 <HAL_ADC_Start_DMA+0x5a>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800427e:	68b3      	ldr	r3, [r6, #8]
 8004280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004284:	60b3      	str	r3, [r6, #8]
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004286:	68b0      	ldr	r0, [r6, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8004288:	6c2b      	ldr	r3, [r5, #64]	; 0x40
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800428a:	f010 0001 	ands.w	r0, r0, #1
 800428e:	d043      	beq.n	8004318 <HAL_ADC_Start_DMA+0xec>
    ADC_STATE_CLR_SET(hadc->State,
 8004290:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004294:	f023 0301 	bic.w	r3, r3, #1
 8004298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800429c:	642b      	str	r3, [r5, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800429e:	6873      	ldr	r3, [r6, #4]
 80042a0:	055b      	lsls	r3, r3, #21
 80042a2:	d505      	bpl.n	80042b0 <HAL_ADC_Start_DMA+0x84>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80042a4:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80042a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042aa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042ae:	642b      	str	r3, [r5, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042b0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80042b2:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 80042b4:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8004370 <HAL_ADC_Start_DMA+0x144>
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042b8:	4f29      	ldr	r7, [pc, #164]	; (8004360 <HAL_ADC_Start_DMA+0x134>)
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042ba:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80042be:	bf1c      	itt	ne
 80042c0:	6c6b      	ldrne	r3, [r5, #68]	; 0x44
 80042c2:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80042c6:	646b      	str	r3, [r5, #68]	; 0x44
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042c8:	4b26      	ldr	r3, [pc, #152]	; (8004364 <HAL_ADC_Start_DMA+0x138>)
    __HAL_UNLOCK(hadc);   
 80042ca:	2400      	movs	r4, #0
 80042cc:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042d0:	e9c0 c30f 	strd	ip, r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80042d4:	f06f 0322 	mvn.w	r3, #34	; 0x22
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042d8:	64c7      	str	r7, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80042da:	6033      	str	r3, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042dc:	6873      	ldr	r3, [r6, #4]
 80042de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80042e2:	6073      	str	r3, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80042e4:	68b7      	ldr	r7, [r6, #8]
 80042e6:	f447 7780 	orr.w	r7, r7, #256	; 0x100
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042ea:	4613      	mov	r3, r2
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80042ec:	60b7      	str	r7, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042ee:	460a      	mov	r2, r1
 80042f0:	f106 014c 	add.w	r1, r6, #76	; 0x4c
 80042f4:	f000 fa40 	bl	8004778 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80042f8:	4b1b      	ldr	r3, [pc, #108]	; (8004368 <HAL_ADC_Start_DMA+0x13c>)
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	f012 021f 	ands.w	r2, r2, #31
 8004300:	d113      	bne.n	800432a <HAL_ADC_Start_DMA+0xfe>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004302:	6829      	ldr	r1, [r5, #0]
 8004304:	6888      	ldr	r0, [r1, #8]
 8004306:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800430a:	d115      	bne.n	8004338 <HAL_ADC_Start_DMA+0x10c>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800430c:	688b      	ldr	r3, [r1, #8]
 800430e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004312:	608b      	str	r3, [r1, #8]
}
 8004314:	b003      	add	sp, #12
 8004316:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004318:	f043 0310 	orr.w	r3, r3, #16
 800431c:	642b      	str	r3, [r5, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800431e:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004320:	f043 0301 	orr.w	r3, r3, #1
 8004324:	646b      	str	r3, [r5, #68]	; 0x44
}
 8004326:	b003      	add	sp, #12
 8004328:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800432a:	682b      	ldr	r3, [r5, #0]
 800432c:	4a0f      	ldr	r2, [pc, #60]	; (800436c <HAL_ADC_Start_DMA+0x140>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d005      	beq.n	800433e <HAL_ADC_Start_DMA+0x112>
  return HAL_OK;
 8004332:	4620      	mov	r0, r4
}
 8004334:	b003      	add	sp, #12
 8004336:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return HAL_OK;
 8004338:	4610      	mov	r0, r2
}
 800433a:	b003      	add	sp, #12
 800433c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800433e:	6898      	ldr	r0, [r3, #8]
 8004340:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8004344:	d1f5      	bne.n	8004332 <HAL_ADC_Start_DMA+0x106>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004346:	689a      	ldr	r2, [r3, #8]
 8004348:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800434c:	609a      	str	r2, [r3, #8]
 800434e:	e7ea      	b.n	8004326 <HAL_ADC_Start_DMA+0xfa>
  __HAL_LOCK(hadc);
 8004350:	2002      	movs	r0, #2
}
 8004352:	b003      	add	sp, #12
 8004354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004356:	bf00      	nop
 8004358:	20002008 	.word	0x20002008
 800435c:	431bde83 	.word	0x431bde83
 8004360:	08004389 	.word	0x08004389
 8004364:	08004379 	.word	0x08004379
 8004368:	40012300 	.word	0x40012300
 800436c:	40012000 	.word	0x40012000
 8004370:	080043a1 	.word	0x080043a1

08004374 <HAL_ADC_ConvHalfCpltCallback>:
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop

08004378 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004378:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800437a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800437c:	f7ff fffa 	bl	8004374 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004380:	bd08      	pop	{r3, pc}
 8004382:	bf00      	nop

08004384 <HAL_ADC_ErrorCallback>:
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop

08004388 <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004388:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 800438a:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800438c:	2340      	movs	r3, #64	; 0x40
 800438e:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004390:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004392:	f043 0304 	orr.w	r3, r3, #4
 8004396:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004398:	f7ff fff4 	bl	8004384 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800439c:	bd08      	pop	{r3, pc}
 800439e:	bf00      	nop

080043a0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80043a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80043a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043a4:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 80043a8:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80043ac:	d123      	bne.n	80043f6 <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043b2:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043b4:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80043b6:	688a      	ldr	r2, [r1, #8]
 80043b8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80043bc:	d117      	bne.n	80043ee <ADC_DMAConvCplt+0x4e>
 80043be:	7e1a      	ldrb	r2, [r3, #24]
 80043c0:	b9aa      	cbnz	r2, 80043ee <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80043c2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80043c4:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80043c8:	d002      	beq.n	80043d0 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80043ca:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80043cc:	0550      	lsls	r0, r2, #21
 80043ce:	d40e      	bmi.n	80043ee <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80043d0:	684a      	ldr	r2, [r1, #4]
 80043d2:	f022 0220 	bic.w	r2, r2, #32
 80043d6:	604a      	str	r2, [r1, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80043d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043de:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043e2:	04d1      	lsls	r1, r2, #19
 80043e4:	d403      	bmi.n	80043ee <ADC_DMAConvCplt+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043e8:	f042 0201 	orr.w	r2, r2, #1
 80043ec:	641a      	str	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7ff fa92 	bl	8003918 <HAL_ADC_ConvCpltCallback>
}
 80043f4:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80043f6:	06d2      	lsls	r2, r2, #27
 80043f8:	d404      	bmi.n	8004404 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80043fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80043fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004402:	4718      	bx	r3
      HAL_ADC_ErrorCallback(hadc);
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff ffbd 	bl	8004384 <HAL_ADC_ErrorCallback>
}
 800440a:	bd10      	pop	{r4, pc}

0800440c <HAL_ADC_ConfigChannel>:
{
 800440c:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 800440e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8004412:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8004414:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004416:	2b01      	cmp	r3, #1
  __IO uint32_t counter = 0U;
 8004418:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800441a:	f000 8094 	beq.w	8004546 <HAL_ADC_ConfigChannel+0x13a>
 800441e:	2301      	movs	r3, #1
 8004420:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004424:	680d      	ldr	r5, [r1, #0]
 8004426:	2d09      	cmp	r5, #9
 8004428:	d829      	bhi.n	800447e <HAL_ADC_ConfigChannel+0x72>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800442a:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800442c:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800442e:	6922      	ldr	r2, [r4, #16]
 8004430:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8004434:	2607      	movs	r6, #7
 8004436:	40be      	lsls	r6, r7
 8004438:	ea22 0206 	bic.w	r2, r2, r6
 800443c:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800443e:	6922      	ldr	r2, [r4, #16]
 8004440:	40bb      	lsls	r3, r7
 8004442:	4313      	orrs	r3, r2
 8004444:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7U)
 8004446:	684b      	ldr	r3, [r1, #4]
 8004448:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800444a:	462e      	mov	r6, r5
  if (sConfig->Rank < 7U)
 800444c:	d82c      	bhi.n	80044a8 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800444e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004452:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004454:	3b05      	subs	r3, #5
 8004456:	211f      	movs	r1, #31
 8004458:	4099      	lsls	r1, r3
 800445a:	ea22 0201 	bic.w	r2, r2, r1
 800445e:	6362      	str	r2, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004460:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004462:	fa06 f303 	lsl.w	r3, r6, r3
 8004466:	4313      	orrs	r3, r2
 8004468:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800446a:	4b39      	ldr	r3, [pc, #228]	; (8004550 <HAL_ADC_ConfigChannel+0x144>)
 800446c:	429c      	cmp	r4, r3
 800446e:	d02f      	beq.n	80044d0 <HAL_ADC_ConfigChannel+0xc4>
  __HAL_UNLOCK(hadc);
 8004470:	2300      	movs	r3, #0
 8004472:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8004476:	4618      	mov	r0, r3
}
 8004478:	b002      	add	sp, #8
 800447a:	bcf0      	pop	{r4, r5, r6, r7}
 800447c:	4770      	bx	lr
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800447e:	6804      	ldr	r4, [r0, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004480:	688b      	ldr	r3, [r1, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004482:	68e7      	ldr	r7, [r4, #12]
 8004484:	b2ae      	uxth	r6, r5
 8004486:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800448a:	3a1e      	subs	r2, #30
 800448c:	f04f 0c07 	mov.w	ip, #7
 8004490:	fa0c fc02 	lsl.w	ip, ip, r2
 8004494:	ea27 070c 	bic.w	r7, r7, ip
 8004498:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800449a:	68e7      	ldr	r7, [r4, #12]
 800449c:	4093      	lsls	r3, r2
 800449e:	433b      	orrs	r3, r7
 80044a0:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 80044a2:	684b      	ldr	r3, [r1, #4]
 80044a4:	2b06      	cmp	r3, #6
 80044a6:	d9d2      	bls.n	800444e <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80044a8:	2b0c      	cmp	r3, #12
 80044aa:	d837      	bhi.n	800451c <HAL_ADC_ConfigChannel+0x110>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80044ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80044b0:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 80044b4:	221f      	movs	r2, #31
 80044b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80044b8:	408a      	lsls	r2, r1
 80044ba:	ea23 0302 	bic.w	r3, r3, r2
 80044be:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80044c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80044c2:	fa06 f101 	lsl.w	r1, r6, r1
 80044c6:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80044c8:	4b21      	ldr	r3, [pc, #132]	; (8004550 <HAL_ADC_ConfigChannel+0x144>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80044ca:	6321      	str	r1, [r4, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80044cc:	429c      	cmp	r4, r3
 80044ce:	d1cf      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x64>
 80044d0:	2d12      	cmp	r5, #18
 80044d2:	d032      	beq.n	800453a <HAL_ADC_ConfigChannel+0x12e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80044d4:	f1a5 0310 	sub.w	r3, r5, #16
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d8c9      	bhi.n	8004470 <HAL_ADC_ConfigChannel+0x64>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80044dc:	4a1d      	ldr	r2, [pc, #116]	; (8004554 <HAL_ADC_ConfigChannel+0x148>)
 80044de:	6853      	ldr	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044e0:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80044e2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80044e6:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80044e8:	d1c2      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x64>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80044ea:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <HAL_ADC_ConfigChannel+0x14c>)
 80044ec:	f102 7246 	add.w	r2, r2, #51904512	; 0x3180000
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f502 322e 	add.w	r2, r2, #178176	; 0x2b800
 80044f6:	f202 3283 	addw	r2, r2, #899	; 0x383
 80044fa:	fba2 2303 	umull	r2, r3, r2, r3
 80044fe:	0c9b      	lsrs	r3, r3, #18
 8004500:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8004508:	9b01      	ldr	r3, [sp, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d0b0      	beq.n	8004470 <HAL_ADC_ConfigChannel+0x64>
        counter--;
 800450e:	9b01      	ldr	r3, [sp, #4]
 8004510:	3b01      	subs	r3, #1
 8004512:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8004514:	9b01      	ldr	r3, [sp, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f9      	bne.n	800450e <HAL_ADC_ConfigChannel+0x102>
 800451a:	e7a9      	b.n	8004470 <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800451c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004520:	3a41      	subs	r2, #65	; 0x41
 8004522:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004524:	211f      	movs	r1, #31
 8004526:	4091      	lsls	r1, r2
 8004528:	ea23 0301 	bic.w	r3, r3, r1
 800452c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800452e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004530:	fa06 f102 	lsl.w	r1, r6, r2
 8004534:	4319      	orrs	r1, r3
 8004536:	62e1      	str	r1, [r4, #44]	; 0x2c
 8004538:	e797      	b.n	800446a <HAL_ADC_ConfigChannel+0x5e>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800453a:	4a06      	ldr	r2, [pc, #24]	; (8004554 <HAL_ADC_ConfigChannel+0x148>)
 800453c:	6853      	ldr	r3, [r2, #4]
 800453e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004542:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004544:	e794      	b.n	8004470 <HAL_ADC_ConfigChannel+0x64>
  __HAL_LOCK(hadc);
 8004546:	2002      	movs	r0, #2
}
 8004548:	b002      	add	sp, #8
 800454a:	bcf0      	pop	{r4, r5, r6, r7}
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40012000 	.word	0x40012000
 8004554:	40012300 	.word	0x40012300
 8004558:	20002008 	.word	0x20002008

0800455c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800455c:	4908      	ldr	r1, [pc, #32]	; (8004580 <HAL_NVIC_SetPriorityGrouping+0x24>)
 800455e:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004560:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004562:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004564:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8004568:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800456a:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800456e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004570:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004574:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004578:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 800457c:	60cb      	str	r3, [r1, #12]
 800457e:	4770      	bx	lr
 8004580:	e000ed00 	.word	0xe000ed00

08004584 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004584:	4b19      	ldr	r3, [pc, #100]	; (80045ec <HAL_NVIC_SetPriority+0x68>)
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800458c:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800458e:	f1c3 0507 	rsb	r5, r3, #7
 8004592:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004594:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004598:	bf28      	it	cs
 800459a:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800459c:	2c06      	cmp	r4, #6
 800459e:	d919      	bls.n	80045d4 <HAL_NVIC_SetPriority+0x50>
 80045a0:	3b03      	subs	r3, #3
 80045a2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80045a6:	409c      	lsls	r4, r3
 80045a8:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045ac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80045b0:	40ac      	lsls	r4, r5
 80045b2:	ea21 0104 	bic.w	r1, r1, r4
 80045b6:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80045b8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045ba:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80045be:	db0c      	blt.n	80045da <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045c0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80045c4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80045c8:	0109      	lsls	r1, r1, #4
 80045ca:	b2c9      	uxtb	r1, r1
 80045cc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80045d0:	bc30      	pop	{r4, r5}
 80045d2:	4770      	bx	lr
 80045d4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045d6:	4613      	mov	r3, r2
 80045d8:	e7e8      	b.n	80045ac <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045da:	4b05      	ldr	r3, [pc, #20]	; (80045f0 <HAL_NVIC_SetPriority+0x6c>)
 80045dc:	f000 000f 	and.w	r0, r0, #15
 80045e0:	0109      	lsls	r1, r1, #4
 80045e2:	4403      	add	r3, r0
 80045e4:	b2c9      	uxtb	r1, r1
 80045e6:	7619      	strb	r1, [r3, #24]
 80045e8:	bc30      	pop	{r4, r5}
 80045ea:	4770      	bx	lr
 80045ec:	e000ed00 	.word	0xe000ed00
 80045f0:	e000ecfc 	.word	0xe000ecfc

080045f4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80045f4:	2800      	cmp	r0, #0
 80045f6:	db07      	blt.n	8004608 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045f8:	f000 011f 	and.w	r1, r0, #31
 80045fc:	4a03      	ldr	r2, [pc, #12]	; (800460c <HAL_NVIC_EnableIRQ+0x18>)
 80045fe:	0940      	lsrs	r0, r0, #5
 8004600:	2301      	movs	r3, #1
 8004602:	408b      	lsls	r3, r1
 8004604:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	e000e100 	.word	0xe000e100

08004610 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004610:	3801      	subs	r0, #1
 8004612:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004616:	d20e      	bcs.n	8004636 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004618:	4b08      	ldr	r3, [pc, #32]	; (800463c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800461a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800461c:	4c08      	ldr	r4, [pc, #32]	; (8004640 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800461e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004620:	20f0      	movs	r0, #240	; 0xf0
 8004622:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004626:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004628:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800462a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800462c:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 800462e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004632:	6019      	str	r1, [r3, #0]
 8004634:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004636:	2001      	movs	r0, #1
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	e000e010 	.word	0xe000e010
 8004640:	e000ed00 	.word	0xe000ed00

08004644 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004646:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8004648:	f7ff fd2a 	bl	80040a0 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800464c:	2c00      	cmp	r4, #0
 800464e:	d054      	beq.n	80046fa <HAL_DMA_Init+0xb6>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004650:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8004652:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8004654:	2102      	movs	r1, #2
 8004656:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 800465a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	f022 0201 	bic.w	r2, r2, #1
 8004664:	4605      	mov	r5, r0
 8004666:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004668:	e005      	b.n	8004676 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800466a:	f7ff fd19 	bl	80040a0 <HAL_GetTick>
 800466e:	1b43      	subs	r3, r0, r5
 8004670:	2b05      	cmp	r3, #5
 8004672:	d83b      	bhi.n	80046ec <HAL_DMA_Init+0xa8>
 8004674:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	07d1      	lsls	r1, r2, #31
 800467a:	d4f6      	bmi.n	800466a <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800467c:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004680:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004684:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004686:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8004688:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800468a:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800468c:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004690:	4302      	orrs	r2, r0
 8004692:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8004694:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004696:	4935      	ldr	r1, [pc, #212]	; (800476c <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004698:	4332      	orrs	r2, r6
 800469a:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 800469c:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800469e:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046a0:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046a2:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046a4:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80046a8:	d029      	beq.n	80046fe <HAL_DMA_Init+0xba>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80046aa:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80046ac:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80046ae:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80046b2:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	492e      	ldr	r1, [pc, #184]	; (8004770 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 80046b8:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046ba:	3a10      	subs	r2, #16
 80046bc:	fba1 0102 	umull	r0, r1, r1, r2
 80046c0:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046c2:	482c      	ldr	r0, [pc, #176]	; (8004774 <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046c4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046c8:	5c41      	ldrb	r1, [r0, r1]
 80046ca:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046cc:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 80046d0:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80046d2:	bf88      	it	hi
 80046d4:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046d6:	223f      	movs	r2, #63	; 0x3f
 80046d8:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 80046da:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046dc:	2100      	movs	r1, #0
 80046de:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046e0:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e2:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80046e4:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 80046e8:	4608      	mov	r0, r1
}
 80046ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80046ee:	2220      	movs	r2, #32
 80046f0:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80046f2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80046f6:	4618      	mov	r0, r3
}
 80046f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80046fa:	2001      	movs	r0, #1
}
 80046fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80046fe:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 8004702:	4328      	orrs	r0, r5
 8004704:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 8004706:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 8004708:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 800470a:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800470c:	f020 0007 	bic.w	r0, r0, #7
 8004710:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 8004712:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004716:	2d00      	cmp	r5, #0
 8004718:	d0cc      	beq.n	80046b4 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800471a:	b17e      	cbz	r6, 800473c <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800471c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8004720:	d012      	beq.n	8004748 <HAL_DMA_Init+0x104>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004722:	2a02      	cmp	r2, #2
 8004724:	d903      	bls.n	800472e <HAL_DMA_Init+0xea>
 8004726:	2a03      	cmp	r2, #3
 8004728:	d1c4      	bne.n	80046b4 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800472a:	01ea      	lsls	r2, r5, #7
 800472c:	d5c2      	bpl.n	80046b4 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 800472e:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004730:	2240      	movs	r2, #64	; 0x40
 8004732:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8004734:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8004738:	4618      	mov	r0, r3
}
 800473a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800473c:	2a01      	cmp	r2, #1
 800473e:	d011      	beq.n	8004764 <HAL_DMA_Init+0x120>
 8004740:	f032 0202 	bics.w	r2, r2, #2
 8004744:	d1b6      	bne.n	80046b4 <HAL_DMA_Init+0x70>
 8004746:	e7f0      	b.n	800472a <HAL_DMA_Init+0xe6>
    switch (tmp)
 8004748:	2a03      	cmp	r2, #3
 800474a:	d8b3      	bhi.n	80046b4 <HAL_DMA_Init+0x70>
 800474c:	a101      	add	r1, pc, #4	; (adr r1, 8004754 <HAL_DMA_Init+0x110>)
 800474e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004752:	bf00      	nop
 8004754:	0800472f 	.word	0x0800472f
 8004758:	0800472b 	.word	0x0800472b
 800475c:	0800472f 	.word	0x0800472f
 8004760:	08004765 	.word	0x08004765
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004764:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8004768:	d1a4      	bne.n	80046b4 <HAL_DMA_Init+0x70>
 800476a:	e7e0      	b.n	800472e <HAL_DMA_Init+0xea>
 800476c:	f010803f 	.word	0xf010803f
 8004770:	aaaaaaab 	.word	0xaaaaaaab
 8004774:	0800b144 	.word	0x0800b144

08004778 <HAL_DMA_Start_IT>:
{
 8004778:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 800477a:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800477e:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8004780:	2c01      	cmp	r4, #1
 8004782:	d034      	beq.n	80047ee <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 8004784:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  __HAL_LOCK(hdma);
 8004788:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800478a:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800478c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8004790:	d005      	beq.n	800479e <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 8004792:	2300      	movs	r3, #0
 8004794:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
}
 8004798:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 800479a:	2002      	movs	r0, #2
}
 800479c:	4770      	bx	lr
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800479e:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80047a0:	2702      	movs	r7, #2
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047a2:	2500      	movs	r5, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 80047a4:	f880 7035 	strb.w	r7, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047a8:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047aa:	6825      	ldr	r5, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047ac:	6887      	ldr	r7, [r0, #8]
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047ae:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047b2:	2f40      	cmp	r7, #64	; 0x40
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047b4:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80047b6:	6063      	str	r3, [r4, #4]
    hdma->Instance->PAR = DstAddress;
 80047b8:	bf0a      	itet	eq
 80047ba:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80047bc:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = SrcAddress;
 80047be:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047c0:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = DstAddress;
 80047c2:	bf18      	it	ne
 80047c4:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047c6:	233f      	movs	r3, #63	; 0x3f
 80047c8:	408b      	lsls	r3, r1
    if(hdma->XferHalfCpltCallback != NULL)
 80047ca:	6c02      	ldr	r2, [r0, #64]	; 0x40
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047cc:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80047ce:	6823      	ldr	r3, [r4, #0]
 80047d0:	f043 0316 	orr.w	r3, r3, #22
 80047d4:	6023      	str	r3, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80047d6:	b11a      	cbz	r2, 80047e0 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 80047d8:	6823      	ldr	r3, [r4, #0]
 80047da:	f043 0308 	orr.w	r3, r3, #8
 80047de:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047e8:	2000      	movs	r0, #0
}
 80047ea:	bcf0      	pop	{r4, r5, r6, r7}
 80047ec:	4770      	bx	lr
  __HAL_LOCK(hdma);
 80047ee:	2002      	movs	r0, #2
}
 80047f0:	bcf0      	pop	{r4, r5, r6, r7}
 80047f2:	4770      	bx	lr

080047f4 <HAL_DMA_IRQHandler>:
{
 80047f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047f8:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80047fa:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047fc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 80047fe:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004800:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8004802:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004804:	4971      	ldr	r1, [pc, #452]	; (80049cc <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004806:	2208      	movs	r2, #8
 8004808:	409a      	lsls	r2, r3
 800480a:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 800480c:	680d      	ldr	r5, [r1, #0]
{
 800480e:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004810:	d004      	beq.n	800481c <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004812:	6801      	ldr	r1, [r0, #0]
 8004814:	680f      	ldr	r7, [r1, #0]
 8004816:	0778      	lsls	r0, r7, #29
 8004818:	f100 808a 	bmi.w	8004930 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800481c:	2201      	movs	r2, #1
 800481e:	409a      	lsls	r2, r3
 8004820:	4222      	tst	r2, r4
 8004822:	d004      	beq.n	800482e <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004824:	f8d8 1000 	ldr.w	r1, [r8]
 8004828:	6949      	ldr	r1, [r1, #20]
 800482a:	0609      	lsls	r1, r1, #24
 800482c:	d478      	bmi.n	8004920 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800482e:	2204      	movs	r2, #4
 8004830:	409a      	lsls	r2, r3
 8004832:	4222      	tst	r2, r4
 8004834:	d004      	beq.n	8004840 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004836:	f8d8 1000 	ldr.w	r1, [r8]
 800483a:	6809      	ldr	r1, [r1, #0]
 800483c:	078f      	lsls	r7, r1, #30
 800483e:	d467      	bmi.n	8004910 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004840:	2210      	movs	r2, #16
 8004842:	409a      	lsls	r2, r3
 8004844:	4222      	tst	r2, r4
 8004846:	d004      	beq.n	8004852 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004848:	f8d8 1000 	ldr.w	r1, [r8]
 800484c:	680f      	ldr	r7, [r1, #0]
 800484e:	0738      	lsls	r0, r7, #28
 8004850:	d449      	bmi.n	80048e6 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004852:	2220      	movs	r2, #32
 8004854:	409a      	lsls	r2, r3
 8004856:	4222      	tst	r2, r4
 8004858:	d017      	beq.n	800488a <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800485a:	f8d8 1000 	ldr.w	r1, [r8]
 800485e:	680c      	ldr	r4, [r1, #0]
 8004860:	06e0      	lsls	r0, r4, #27
 8004862:	d512      	bpl.n	800488a <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004864:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004866:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 800486a:	2a05      	cmp	r2, #5
 800486c:	d073      	beq.n	8004956 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800486e:	680b      	ldr	r3, [r1, #0]
 8004870:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004874:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004876:	f000 8090 	beq.w	800499a <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800487a:	0319      	lsls	r1, r3, #12
 800487c:	f140 809b 	bpl.w	80049b6 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8004880:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8004884:	b10b      	cbz	r3, 800488a <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8004886:	4640      	mov	r0, r8
 8004888:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800488a:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800488e:	b33b      	cbz	r3, 80048e0 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004890:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8004894:	07da      	lsls	r2, r3, #31
 8004896:	d51b      	bpl.n	80048d0 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8004898:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800489c:	494c      	ldr	r1, [pc, #304]	; (80049d0 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 800489e:	2305      	movs	r3, #5
 80048a0:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80048a4:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048a6:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 80048aa:	f023 0301 	bic.w	r3, r3, #1
 80048ae:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048b0:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 80048b2:	e002      	b.n	80048ba <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048b4:	6813      	ldr	r3, [r2, #0]
 80048b6:	07db      	lsls	r3, r3, #31
 80048b8:	d504      	bpl.n	80048c4 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 80048ba:	9b01      	ldr	r3, [sp, #4]
 80048bc:	3301      	adds	r3, #1
 80048be:	42ab      	cmp	r3, r5
 80048c0:	9301      	str	r3, [sp, #4]
 80048c2:	d9f7      	bls.n	80048b4 <HAL_DMA_IRQHandler+0xc0>
      hdma->State = HAL_DMA_STATE_READY;
 80048c4:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80048c6:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 80048c8:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80048cc:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 80048d0:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80048d4:	b123      	cbz	r3, 80048e0 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 80048d6:	4640      	mov	r0, r8
}
 80048d8:	b002      	add	sp, #8
 80048da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 80048de:	4718      	bx	r3
}
 80048e0:	b002      	add	sp, #8
 80048e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048e6:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048e8:	680a      	ldr	r2, [r1, #0]
 80048ea:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048ee:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048f0:	d12a      	bne.n	8004948 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048f2:	05d7      	lsls	r7, r2, #23
 80048f4:	d403      	bmi.n	80048fe <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048f6:	680a      	ldr	r2, [r1, #0]
 80048f8:	f022 0208 	bic.w	r2, r2, #8
 80048fc:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80048fe:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 8004902:	2a00      	cmp	r2, #0
 8004904:	d0a5      	beq.n	8004852 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 8004906:	4640      	mov	r0, r8
 8004908:	4790      	blx	r2
 800490a:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 800490e:	e7a0      	b.n	8004852 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004910:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004912:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8004916:	f042 0204 	orr.w	r2, r2, #4
 800491a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800491e:	e78f      	b.n	8004840 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004920:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004922:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 8004926:	f042 0202 	orr.w	r2, r2, #2
 800492a:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 800492e:	e77e      	b.n	800482e <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004930:	680f      	ldr	r7, [r1, #0]
 8004932:	f027 0704 	bic.w	r7, r7, #4
 8004936:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004938:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800493a:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 800493e:	f042 0201 	orr.w	r2, r2, #1
 8004942:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 8004946:	e769      	b.n	800481c <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004948:	0312      	lsls	r2, r2, #12
 800494a:	d5d8      	bpl.n	80048fe <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800494c:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8004950:	2a00      	cmp	r2, #0
 8004952:	d1d8      	bne.n	8004906 <HAL_DMA_IRQHandler+0x112>
 8004954:	e77d      	b.n	8004852 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004956:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004958:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800495c:	f022 0216 	bic.w	r2, r2, #22
 8004960:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004962:	694a      	ldr	r2, [r1, #20]
 8004964:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004968:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800496a:	b354      	cbz	r4, 80049c2 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800496c:	680a      	ldr	r2, [r1, #0]
 800496e:	f022 0208 	bic.w	r2, r2, #8
 8004972:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004974:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8004976:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800497a:	fa02 f303 	lsl.w	r3, r2, r3
        hdma->State = HAL_DMA_STATE_READY;
 800497e:	2401      	movs	r4, #1
        __HAL_UNLOCK(hdma);
 8004980:	2200      	movs	r2, #0
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004982:	60b3      	str	r3, [r6, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8004984:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8004988:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800498c:	2900      	cmp	r1, #0
 800498e:	d0a7      	beq.n	80048e0 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8004990:	4640      	mov	r0, r8
}
 8004992:	b002      	add	sp, #8
 8004994:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8004998:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800499a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800499e:	f47f af6f 	bne.w	8004880 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80049a2:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80049a4:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80049a6:	f022 0210 	bic.w	r2, r2, #16
 80049aa:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 80049ac:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80049b0:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80049b4:	e764      	b.n	8004880 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 80049b6:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	f47f af63 	bne.w	8004886 <HAL_DMA_IRQHandler+0x92>
 80049c0:	e763      	b.n	800488a <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049c2:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80049c6:	2a00      	cmp	r2, #0
 80049c8:	d1d0      	bne.n	800496c <HAL_DMA_IRQHandler+0x178>
 80049ca:	e7d3      	b.n	8004974 <HAL_DMA_IRQHandler+0x180>
 80049cc:	20002008 	.word	0x20002008
 80049d0:	1b4e81b5 	.word	0x1b4e81b5

080049d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049d8:	468b      	mov	fp, r1
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049da:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 8004ba8 <HAL_GPIO_Init+0x1d4>
 80049de:	6809      	ldr	r1, [r1, #0]
{
 80049e0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049e2:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80049e4:	f04f 0a01 	mov.w	sl, #1
 80049e8:	46d9      	mov	r9, fp
 80049ea:	e002      	b.n	80049f2 <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049ec:	3301      	adds	r3, #1
 80049ee:	2b10      	cmp	r3, #16
 80049f0:	d079      	beq.n	8004ae6 <HAL_GPIO_Init+0x112>
    ioposition = 0x01U << position;
 80049f2:	fa0a f203 	lsl.w	r2, sl, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049f6:	ea02 0b01 	and.w	fp, r2, r1
    if(iocurrent == ioposition)
 80049fa:	438a      	bics	r2, r1
 80049fc:	d1f6      	bne.n	80049ec <HAL_GPIO_Init+0x18>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049fe:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8004a02:	f005 0203 	and.w	r2, r5, #3
 8004a06:	1e54      	subs	r4, r2, #1
 8004a08:	2c01      	cmp	r4, #1
 8004a0a:	ea4f 0743 	mov.w	r7, r3, lsl #1
 8004a0e:	d96d      	bls.n	8004aec <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a10:	2a03      	cmp	r2, #3
 8004a12:	f040 80ab 	bne.w	8004b6c <HAL_GPIO_Init+0x198>
 8004a16:	40ba      	lsls	r2, r7
 8004a18:	43d4      	mvns	r4, r2
 8004a1a:	9400      	str	r4, [sp, #0]
      temp = GPIOx->MODER;
 8004a1c:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004a1e:	9c00      	ldr	r4, [sp, #0]
 8004a20:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a22:	4322      	orrs	r2, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a24:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 8004a28:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004a2a:	d0df      	beq.n	80049ec <HAL_GPIO_Init+0x18>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a2c:	4c59      	ldr	r4, [pc, #356]	; (8004b94 <HAL_GPIO_Init+0x1c0>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	9203      	str	r2, [sp, #12]
 8004a32:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a38:	6462      	str	r2, [r4, #68]	; 0x44
 8004a3a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a3c:	f023 0603 	bic.w	r6, r3, #3
 8004a40:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8004a44:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004a48:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
 8004a4c:	9203      	str	r2, [sp, #12]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a4e:	f003 0403 	and.w	r4, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a52:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004a54:	68b7      	ldr	r7, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004a56:	00a4      	lsls	r4, r4, #2
 8004a58:	220f      	movs	r2, #15
 8004a5a:	40a2      	lsls	r2, r4
 8004a5c:	ea27 0202 	bic.w	r2, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a60:	4f4d      	ldr	r7, [pc, #308]	; (8004b98 <HAL_GPIO_Init+0x1c4>)
 8004a62:	42b8      	cmp	r0, r7
 8004a64:	d014      	beq.n	8004a90 <HAL_GPIO_Init+0xbc>
 8004a66:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8004a6a:	42b8      	cmp	r0, r7
 8004a6c:	f000 8083 	beq.w	8004b76 <HAL_GPIO_Init+0x1a2>
 8004a70:	4f4a      	ldr	r7, [pc, #296]	; (8004b9c <HAL_GPIO_Init+0x1c8>)
 8004a72:	42b8      	cmp	r0, r7
 8004a74:	f000 8083 	beq.w	8004b7e <HAL_GPIO_Init+0x1aa>
 8004a78:	4f49      	ldr	r7, [pc, #292]	; (8004ba0 <HAL_GPIO_Init+0x1cc>)
 8004a7a:	42b8      	cmp	r0, r7
 8004a7c:	f000 8084 	beq.w	8004b88 <HAL_GPIO_Init+0x1b4>
 8004a80:	4f48      	ldr	r7, [pc, #288]	; (8004ba4 <HAL_GPIO_Init+0x1d0>)
 8004a82:	42b8      	cmp	r0, r7
 8004a84:	bf0c      	ite	eq
 8004a86:	2704      	moveq	r7, #4
 8004a88:	2707      	movne	r7, #7
 8004a8a:	fa07 f404 	lsl.w	r4, r7, r4
 8004a8e:	4322      	orrs	r2, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a90:	60b2      	str	r2, [r6, #8]
        temp = EXTI->IMR;
 8004a92:	f8dc 2000 	ldr.w	r2, [ip]
        temp &= ~((uint32_t)iocurrent);
 8004a96:	ea6f 060b 	mvn.w	r6, fp
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a9a:	03ec      	lsls	r4, r5, #15
        temp &= ~((uint32_t)iocurrent);
 8004a9c:	bf54      	ite	pl
 8004a9e:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8004aa0:	ea4b 0202 	orrmi.w	r2, fp, r2
        }
        EXTI->IMR = temp;
 8004aa4:	f8cc 2000 	str.w	r2, [ip]

        temp = EXTI->EMR;
 8004aa8:	f8dc 4004 	ldr.w	r4, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004aac:	03aa      	lsls	r2, r5, #14
        temp &= ~((uint32_t)iocurrent);
 8004aae:	bf54      	ite	pl
 8004ab0:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8004ab2:	ea4b 0404 	orrmi.w	r4, fp, r4
        }
        EXTI->EMR = temp;
 8004ab6:	f8cc 4004 	str.w	r4, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004aba:	f8dc 4008 	ldr.w	r4, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004abe:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8004ac0:	bf54      	ite	pl
 8004ac2:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8004ac4:	ea4b 0404 	orrmi.w	r4, fp, r4
        }
        EXTI->RTSR = temp;
 8004ac8:	f8cc 4008 	str.w	r4, [ip, #8]

        temp = EXTI->FTSR;
 8004acc:	f8dc 200c 	ldr.w	r2, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ad0:	02ac      	lsls	r4, r5, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ad2:	f103 0301 	add.w	r3, r3, #1
        temp &= ~((uint32_t)iocurrent);
 8004ad6:	bf54      	ite	pl
 8004ad8:	4032      	andpl	r2, r6
        {
          temp |= iocurrent;
 8004ada:	ea4b 0202 	orrmi.w	r2, fp, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ade:	2b10      	cmp	r3, #16
        }
        EXTI->FTSR = temp;
 8004ae0:	f8cc 200c 	str.w	r2, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ae4:	d185      	bne.n	80049f2 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8004ae6:	b005      	add	sp, #20
 8004ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8004aec:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004aee:	2403      	movs	r4, #3
 8004af0:	40bc      	lsls	r4, r7
 8004af2:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004af6:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8004afa:	40be      	lsls	r6, r7
 8004afc:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8004b00:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8004b02:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b06:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b0a:	ea2e 0e0b 	bic.w	lr, lr, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b0e:	409e      	lsls	r6, r3
 8004b10:	ea46 060e 	orr.w	r6, r6, lr
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b14:	43e4      	mvns	r4, r4
 8004b16:	9400      	str	r4, [sp, #0]
        GPIOx->OTYPER = temp;
 8004b18:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8004b1a:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b1c:	ea06 0e04 	and.w	lr, r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b20:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8004b24:	40be      	lsls	r6, r7
 8004b26:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b2a:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8004b2c:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b2e:	d001      	beq.n	8004b34 <HAL_GPIO_Init+0x160>
 8004b30:	40ba      	lsls	r2, r7
 8004b32:	e773      	b.n	8004a1c <HAL_GPIO_Init+0x48>
        temp = GPIOx->AFR[position >> 3U];
 8004b34:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8004b38:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b3c:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8004b40:	f8d8 4020 	ldr.w	r4, [r8, #32]
 8004b44:	9401      	str	r4, [sp, #4]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b46:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8004b4a:	240f      	movs	r4, #15
 8004b4c:	fa04 f60e 	lsl.w	r6, r4, lr
 8004b50:	9c01      	ldr	r4, [sp, #4]
 8004b52:	ea24 0606 	bic.w	r6, r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b56:	f8d9 4010 	ldr.w	r4, [r9, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b5a:	9601      	str	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b5c:	fa04 f60e 	lsl.w	r6, r4, lr
 8004b60:	9c01      	ldr	r4, [sp, #4]
 8004b62:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8004b64:	40ba      	lsls	r2, r7
 8004b66:	f8c8 6020 	str.w	r6, [r8, #32]
 8004b6a:	e757      	b.n	8004a1c <HAL_GPIO_Init+0x48>
 8004b6c:	2403      	movs	r4, #3
 8004b6e:	40bc      	lsls	r4, r7
 8004b70:	43e4      	mvns	r4, r4
 8004b72:	9400      	str	r4, [sp, #0]
 8004b74:	e7d1      	b.n	8004b1a <HAL_GPIO_Init+0x146>
 8004b76:	fa0a f404 	lsl.w	r4, sl, r4
 8004b7a:	4322      	orrs	r2, r4
 8004b7c:	e788      	b.n	8004a90 <HAL_GPIO_Init+0xbc>
 8004b7e:	2702      	movs	r7, #2
 8004b80:	fa07 f404 	lsl.w	r4, r7, r4
 8004b84:	4322      	orrs	r2, r4
 8004b86:	e783      	b.n	8004a90 <HAL_GPIO_Init+0xbc>
 8004b88:	2703      	movs	r7, #3
 8004b8a:	fa07 f404 	lsl.w	r4, r7, r4
 8004b8e:	4322      	orrs	r2, r4
 8004b90:	e77e      	b.n	8004a90 <HAL_GPIO_Init+0xbc>
 8004b92:	bf00      	nop
 8004b94:	40023800 	.word	0x40023800
 8004b98:	40020000 	.word	0x40020000
 8004b9c:	40020800 	.word	0x40020800
 8004ba0:	40020c00 	.word	0x40020c00
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	40013c00 	.word	0x40013c00

08004bac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004bac:	6903      	ldr	r3, [r0, #16]
 8004bae:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8004bb0:	bf14      	ite	ne
 8004bb2:	2001      	movne	r0, #1
 8004bb4:	2000      	moveq	r0, #0
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bb8:	b902      	cbnz	r2, 8004bbc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bba:	0409      	lsls	r1, r1, #16
 8004bbc:	6181      	str	r1, [r0, #24]
  }
}
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004bc0:	4a04      	ldr	r2, [pc, #16]	; (8004bd4 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8004bc2:	6951      	ldr	r1, [r2, #20]
 8004bc4:	4201      	tst	r1, r0
 8004bc6:	d100      	bne.n	8004bca <HAL_GPIO_EXTI_IRQHandler+0xa>
 8004bc8:	4770      	bx	lr
{
 8004bca:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bcc:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bce:	f7fe fea9 	bl	8003924 <HAL_GPIO_EXTI_Callback>
  }
}
 8004bd2:	bd08      	pop	{r3, pc}
 8004bd4:	40013c00 	.word	0x40013c00

08004bd8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bd8:	2800      	cmp	r0, #0
 8004bda:	f000 81a5 	beq.w	8004f28 <HAL_RCC_OscConfig+0x350>
{
 8004bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004be2:	6803      	ldr	r3, [r0, #0]
 8004be4:	07dd      	lsls	r5, r3, #31
{
 8004be6:	b082      	sub	sp, #8
 8004be8:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bea:	d52f      	bpl.n	8004c4c <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bec:	49ac      	ldr	r1, [pc, #688]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004bee:	688a      	ldr	r2, [r1, #8]
 8004bf0:	f002 020c 	and.w	r2, r2, #12
 8004bf4:	2a04      	cmp	r2, #4
 8004bf6:	f000 80ec 	beq.w	8004dd2 <HAL_RCC_OscConfig+0x1fa>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bfa:	688a      	ldr	r2, [r1, #8]
 8004bfc:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c00:	2a08      	cmp	r2, #8
 8004c02:	f000 80e2 	beq.w	8004dca <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c06:	6863      	ldr	r3, [r4, #4]
 8004c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c0c:	f000 80eb 	beq.w	8004de6 <HAL_RCC_OscConfig+0x20e>
 8004c10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c14:	f000 8178 	beq.w	8004f08 <HAL_RCC_OscConfig+0x330>
 8004c18:	4da1      	ldr	r5, [pc, #644]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004c1a:	682a      	ldr	r2, [r5, #0]
 8004c1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004c20:	602a      	str	r2, [r5, #0]
 8004c22:	682a      	ldr	r2, [r5, #0]
 8004c24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c28:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f040 80e0 	bne.w	8004df0 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c30:	f7ff fa36 	bl	80040a0 <HAL_GetTick>
 8004c34:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c36:	e005      	b.n	8004c44 <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c38:	f7ff fa32 	bl	80040a0 <HAL_GetTick>
 8004c3c:	1b80      	subs	r0, r0, r6
 8004c3e:	2864      	cmp	r0, #100	; 0x64
 8004c40:	f200 8100 	bhi.w	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c44:	682b      	ldr	r3, [r5, #0]
 8004c46:	039b      	lsls	r3, r3, #14
 8004c48:	d4f6      	bmi.n	8004c38 <HAL_RCC_OscConfig+0x60>
 8004c4a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c4c:	079f      	lsls	r7, r3, #30
 8004c4e:	d528      	bpl.n	8004ca2 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c50:	4a93      	ldr	r2, [pc, #588]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004c52:	6891      	ldr	r1, [r2, #8]
 8004c54:	f011 0f0c 	tst.w	r1, #12
 8004c58:	f000 8090 	beq.w	8004d7c <HAL_RCC_OscConfig+0x1a4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c5c:	6891      	ldr	r1, [r2, #8]
 8004c5e:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c62:	2908      	cmp	r1, #8
 8004c64:	f000 8086 	beq.w	8004d74 <HAL_RCC_OscConfig+0x19c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c68:	68e3      	ldr	r3, [r4, #12]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 8106 	beq.w	8004e7c <HAL_RCC_OscConfig+0x2a4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c70:	4b8c      	ldr	r3, [pc, #560]	; (8004ea4 <HAL_RCC_OscConfig+0x2cc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c72:	4e8b      	ldr	r6, [pc, #556]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8004c74:	2201      	movs	r2, #1
 8004c76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004c78:	f7ff fa12 	bl	80040a0 <HAL_GetTick>
 8004c7c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c7e:	e005      	b.n	8004c8c <HAL_RCC_OscConfig+0xb4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c80:	f7ff fa0e 	bl	80040a0 <HAL_GetTick>
 8004c84:	1b40      	subs	r0, r0, r5
 8004c86:	2802      	cmp	r0, #2
 8004c88:	f200 80dc 	bhi.w	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c8c:	6833      	ldr	r3, [r6, #0]
 8004c8e:	0798      	lsls	r0, r3, #30
 8004c90:	d5f6      	bpl.n	8004c80 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c92:	6833      	ldr	r3, [r6, #0]
 8004c94:	6922      	ldr	r2, [r4, #16]
 8004c96:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004c9a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004c9e:	6033      	str	r3, [r6, #0]
 8004ca0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ca2:	071a      	lsls	r2, r3, #28
 8004ca4:	d452      	bmi.n	8004d4c <HAL_RCC_OscConfig+0x174>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ca6:	0758      	lsls	r0, r3, #29
 8004ca8:	d52f      	bpl.n	8004d0a <HAL_RCC_OscConfig+0x132>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004caa:	4a7d      	ldr	r2, [pc, #500]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004cac:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004cae:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8004cb2:	d07e      	beq.n	8004db2 <HAL_RCC_OscConfig+0x1da>
    FlagStatus       pwrclkchanged = RESET;
 8004cb4:	2500      	movs	r5, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb6:	4e7c      	ldr	r6, [pc, #496]	; (8004ea8 <HAL_RCC_OscConfig+0x2d0>)
 8004cb8:	6833      	ldr	r3, [r6, #0]
 8004cba:	05d9      	lsls	r1, r3, #23
 8004cbc:	f140 80b2 	bpl.w	8004e24 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc0:	68a3      	ldr	r3, [r4, #8]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	f000 80c2 	beq.w	8004e4c <HAL_RCC_OscConfig+0x274>
 8004cc8:	2b05      	cmp	r3, #5
 8004cca:	f000 812f 	beq.w	8004f2c <HAL_RCC_OscConfig+0x354>
 8004cce:	4e74      	ldr	r6, [pc, #464]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004cd0:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004cd2:	f022 0201 	bic.w	r2, r2, #1
 8004cd6:	6732      	str	r2, [r6, #112]	; 0x70
 8004cd8:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8004cda:	f022 0204 	bic.w	r2, r2, #4
 8004cde:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f040 80b8 	bne.w	8004e56 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce6:	f7ff f9db 	bl	80040a0 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cea:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8004cee:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cf0:	e005      	b.n	8004cfe <HAL_RCC_OscConfig+0x126>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cf2:	f7ff f9d5 	bl	80040a0 <HAL_GetTick>
 8004cf6:	1bc0      	subs	r0, r0, r7
 8004cf8:	4540      	cmp	r0, r8
 8004cfa:	f200 80a3 	bhi.w	8004e44 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004cfe:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8004d00:	0798      	lsls	r0, r3, #30
 8004d02:	d4f6      	bmi.n	8004cf2 <HAL_RCC_OscConfig+0x11a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d04:	2d00      	cmp	r5, #0
 8004d06:	f040 8109 	bne.w	8004f1c <HAL_RCC_OscConfig+0x344>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d0a:	69a0      	ldr	r0, [r4, #24]
 8004d0c:	b1d0      	cbz	r0, 8004d44 <HAL_RCC_OscConfig+0x16c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d0e:	4d64      	ldr	r5, [pc, #400]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004d10:	68ab      	ldr	r3, [r5, #8]
 8004d12:	f003 030c 	and.w	r3, r3, #12
 8004d16:	2b08      	cmp	r3, #8
 8004d18:	f000 80cc 	beq.w	8004eb4 <HAL_RCC_OscConfig+0x2dc>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d1c:	4b63      	ldr	r3, [pc, #396]	; (8004eac <HAL_RCC_OscConfig+0x2d4>)
 8004d1e:	2200      	movs	r2, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d20:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8004d22:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d24:	f000 810c 	beq.w	8004f40 <HAL_RCC_OscConfig+0x368>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d28:	f7ff f9ba 	bl	80040a0 <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d2c:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8004d2e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d30:	e005      	b.n	8004d3e <HAL_RCC_OscConfig+0x166>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d32:	f7ff f9b5 	bl	80040a0 <HAL_GetTick>
 8004d36:	1b40      	subs	r0, r0, r5
 8004d38:	2802      	cmp	r0, #2
 8004d3a:	f200 8083 	bhi.w	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	019b      	lsls	r3, r3, #6
 8004d42:	d4f6      	bmi.n	8004d32 <HAL_RCC_OscConfig+0x15a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004d44:	2000      	movs	r0, #0
}
 8004d46:	b002      	add	sp, #8
 8004d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d4c:	6963      	ldr	r3, [r4, #20]
 8004d4e:	b303      	cbz	r3, 8004d92 <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_LSI_ENABLE();
 8004d50:	4b57      	ldr	r3, [pc, #348]	; (8004eb0 <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d52:	4e53      	ldr	r6, [pc, #332]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8004d54:	2201      	movs	r2, #1
 8004d56:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004d58:	f7ff f9a2 	bl	80040a0 <HAL_GetTick>
 8004d5c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d5e:	e004      	b.n	8004d6a <HAL_RCC_OscConfig+0x192>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d60:	f7ff f99e 	bl	80040a0 <HAL_GetTick>
 8004d64:	1b40      	subs	r0, r0, r5
 8004d66:	2802      	cmp	r0, #2
 8004d68:	d86c      	bhi.n	8004e44 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d6a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004d6c:	079b      	lsls	r3, r3, #30
 8004d6e:	d5f7      	bpl.n	8004d60 <HAL_RCC_OscConfig+0x188>
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	e798      	b.n	8004ca6 <HAL_RCC_OscConfig+0xce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d74:	6852      	ldr	r2, [r2, #4]
 8004d76:	0256      	lsls	r6, r2, #9
 8004d78:	f53f af76 	bmi.w	8004c68 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d7c:	4a48      	ldr	r2, [pc, #288]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004d7e:	6812      	ldr	r2, [r2, #0]
 8004d80:	0795      	lsls	r5, r2, #30
 8004d82:	d543      	bpl.n	8004e0c <HAL_RCC_OscConfig+0x234>
 8004d84:	68e2      	ldr	r2, [r4, #12]
 8004d86:	2a01      	cmp	r2, #1
 8004d88:	d040      	beq.n	8004e0c <HAL_RCC_OscConfig+0x234>
        return HAL_ERROR;
 8004d8a:	2001      	movs	r0, #1
}
 8004d8c:	b002      	add	sp, #8
 8004d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8004d92:	4a47      	ldr	r2, [pc, #284]	; (8004eb0 <HAL_RCC_OscConfig+0x2d8>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d94:	4e42      	ldr	r6, [pc, #264]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 8004d96:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004d98:	f7ff f982 	bl	80040a0 <HAL_GetTick>
 8004d9c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d9e:	e004      	b.n	8004daa <HAL_RCC_OscConfig+0x1d2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004da0:	f7ff f97e 	bl	80040a0 <HAL_GetTick>
 8004da4:	1b40      	subs	r0, r0, r5
 8004da6:	2802      	cmp	r0, #2
 8004da8:	d84c      	bhi.n	8004e44 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004daa:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004dac:	079f      	lsls	r7, r3, #30
 8004dae:	d4f7      	bmi.n	8004da0 <HAL_RCC_OscConfig+0x1c8>
 8004db0:	e7de      	b.n	8004d70 <HAL_RCC_OscConfig+0x198>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004db2:	9301      	str	r3, [sp, #4]
 8004db4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004db6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dba:	6413      	str	r3, [r2, #64]	; 0x40
 8004dbc:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dc2:	9301      	str	r3, [sp, #4]
 8004dc4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004dc6:	2501      	movs	r5, #1
 8004dc8:	e775      	b.n	8004cb6 <HAL_RCC_OscConfig+0xde>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004dca:	684a      	ldr	r2, [r1, #4]
 8004dcc:	0250      	lsls	r0, r2, #9
 8004dce:	f57f af1a 	bpl.w	8004c06 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dd2:	4a33      	ldr	r2, [pc, #204]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004dd4:	6812      	ldr	r2, [r2, #0]
 8004dd6:	0391      	lsls	r1, r2, #14
 8004dd8:	f57f af38 	bpl.w	8004c4c <HAL_RCC_OscConfig+0x74>
 8004ddc:	6862      	ldr	r2, [r4, #4]
 8004dde:	2a00      	cmp	r2, #0
 8004de0:	f47f af34 	bne.w	8004c4c <HAL_RCC_OscConfig+0x74>
 8004de4:	e7d1      	b.n	8004d8a <HAL_RCC_OscConfig+0x1b2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004de6:	4a2e      	ldr	r2, [pc, #184]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004de8:	6813      	ldr	r3, [r2, #0]
 8004dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004df0:	f7ff f956 	bl	80040a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004df4:	4e2a      	ldr	r6, [pc, #168]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8004df6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004df8:	e004      	b.n	8004e04 <HAL_RCC_OscConfig+0x22c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dfa:	f7ff f951 	bl	80040a0 <HAL_GetTick>
 8004dfe:	1b40      	subs	r0, r0, r5
 8004e00:	2864      	cmp	r0, #100	; 0x64
 8004e02:	d81f      	bhi.n	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e04:	6833      	ldr	r3, [r6, #0]
 8004e06:	039a      	lsls	r2, r3, #14
 8004e08:	d5f7      	bpl.n	8004dfa <HAL_RCC_OscConfig+0x222>
 8004e0a:	e71e      	b.n	8004c4a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e0c:	4924      	ldr	r1, [pc, #144]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004e0e:	6920      	ldr	r0, [r4, #16]
 8004e10:	680a      	ldr	r2, [r1, #0]
 8004e12:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8004e16:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8004e1a:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e1c:	071a      	lsls	r2, r3, #28
 8004e1e:	f57f af42 	bpl.w	8004ca6 <HAL_RCC_OscConfig+0xce>
 8004e22:	e793      	b.n	8004d4c <HAL_RCC_OscConfig+0x174>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e24:	6833      	ldr	r3, [r6, #0]
 8004e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e2a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8004e2c:	f7ff f938 	bl	80040a0 <HAL_GetTick>
 8004e30:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e32:	6833      	ldr	r3, [r6, #0]
 8004e34:	05da      	lsls	r2, r3, #23
 8004e36:	f53f af43 	bmi.w	8004cc0 <HAL_RCC_OscConfig+0xe8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e3a:	f7ff f931 	bl	80040a0 <HAL_GetTick>
 8004e3e:	1bc0      	subs	r0, r0, r7
 8004e40:	2802      	cmp	r0, #2
 8004e42:	d9f6      	bls.n	8004e32 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8004e44:	2003      	movs	r0, #3
}
 8004e46:	b002      	add	sp, #8
 8004e48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e4c:	4a14      	ldr	r2, [pc, #80]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
 8004e4e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004e50:	f043 0301 	orr.w	r3, r3, #1
 8004e54:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004e56:	f7ff f923 	bl	80040a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e5a:	4f11      	ldr	r7, [pc, #68]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8004e5c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e5e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e62:	e004      	b.n	8004e6e <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e64:	f7ff f91c 	bl	80040a0 <HAL_GetTick>
 8004e68:	1b80      	subs	r0, r0, r6
 8004e6a:	4540      	cmp	r0, r8
 8004e6c:	d8ea      	bhi.n	8004e44 <HAL_RCC_OscConfig+0x26c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e70:	079b      	lsls	r3, r3, #30
 8004e72:	d5f7      	bpl.n	8004e64 <HAL_RCC_OscConfig+0x28c>
    if(pwrclkchanged == SET)
 8004e74:	2d00      	cmp	r5, #0
 8004e76:	f43f af48 	beq.w	8004d0a <HAL_RCC_OscConfig+0x132>
 8004e7a:	e04f      	b.n	8004f1c <HAL_RCC_OscConfig+0x344>
        __HAL_RCC_HSI_DISABLE();
 8004e7c:	4a09      	ldr	r2, [pc, #36]	; (8004ea4 <HAL_RCC_OscConfig+0x2cc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e7e:	4e08      	ldr	r6, [pc, #32]	; (8004ea0 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 8004e80:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e82:	f7ff f90d 	bl	80040a0 <HAL_GetTick>
 8004e86:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e88:	e004      	b.n	8004e94 <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e8a:	f7ff f909 	bl	80040a0 <HAL_GetTick>
 8004e8e:	1b40      	subs	r0, r0, r5
 8004e90:	2802      	cmp	r0, #2
 8004e92:	d8d7      	bhi.n	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e94:	6833      	ldr	r3, [r6, #0]
 8004e96:	0799      	lsls	r1, r3, #30
 8004e98:	d4f7      	bmi.n	8004e8a <HAL_RCC_OscConfig+0x2b2>
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	e701      	b.n	8004ca2 <HAL_RCC_OscConfig+0xca>
 8004e9e:	bf00      	nop
 8004ea0:	40023800 	.word	0x40023800
 8004ea4:	42470000 	.word	0x42470000
 8004ea8:	40007000 	.word	0x40007000
 8004eac:	42470060 	.word	0x42470060
 8004eb0:	42470e80 	.word	0x42470e80
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004eb4:	2801      	cmp	r0, #1
 8004eb6:	f43f af46 	beq.w	8004d46 <HAL_RCC_OscConfig+0x16e>
        pll_config = RCC->PLLCFGR;
 8004eba:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ebc:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ebe:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ec2:	4291      	cmp	r1, r2
 8004ec4:	f47f af61 	bne.w	8004d8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec8:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eca:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ece:	4291      	cmp	r1, r2
 8004ed0:	f47f af5b 	bne.w	8004d8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ed4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004ed6:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004eda:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004edc:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004ee0:	f47f af53 	bne.w	8004d8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ee4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004ee6:	0852      	lsrs	r2, r2, #1
 8004ee8:	3a01      	subs	r2, #1
 8004eea:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eee:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004ef2:	f47f af4a 	bne.w	8004d8a <HAL_RCC_OscConfig+0x1b2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ef6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004ef8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004efc:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8004f00:	bf14      	ite	ne
 8004f02:	2001      	movne	r0, #1
 8004f04:	2000      	moveq	r0, #0
 8004f06:	e71e      	b.n	8004d46 <HAL_RCC_OscConfig+0x16e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f08:	4b24      	ldr	r3, [pc, #144]	; (8004f9c <HAL_RCC_OscConfig+0x3c4>)
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004f10:	601a      	str	r2, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004f18:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f1a:	e769      	b.n	8004df0 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f1c:	4a1f      	ldr	r2, [pc, #124]	; (8004f9c <HAL_RCC_OscConfig+0x3c4>)
 8004f1e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004f20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f24:	6413      	str	r3, [r2, #64]	; 0x40
 8004f26:	e6f0      	b.n	8004d0a <HAL_RCC_OscConfig+0x132>
    return HAL_ERROR;
 8004f28:	2001      	movs	r0, #1
}
 8004f2a:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f2c:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <HAL_RCC_OscConfig+0x3c4>)
 8004f2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f30:	f042 0204 	orr.w	r2, r2, #4
 8004f34:	671a      	str	r2, [r3, #112]	; 0x70
 8004f36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f38:	f042 0201 	orr.w	r2, r2, #1
 8004f3c:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f3e:	e78a      	b.n	8004e56 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8004f40:	f7ff f8ae 	bl	80040a0 <HAL_GetTick>
 8004f44:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f46:	e005      	b.n	8004f54 <HAL_RCC_OscConfig+0x37c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f48:	f7ff f8aa 	bl	80040a0 <HAL_GetTick>
 8004f4c:	1b80      	subs	r0, r0, r6
 8004f4e:	2802      	cmp	r0, #2
 8004f50:	f63f af78 	bhi.w	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	0199      	lsls	r1, r3, #6
 8004f58:	d4f6      	bmi.n	8004f48 <HAL_RCC_OscConfig+0x370>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f5a:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 8004f5e:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8004f62:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004f64:	4333      	orrs	r3, r6
 8004f66:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004f6a:	0852      	lsrs	r2, r2, #1
 8004f6c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004f70:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8004f72:	490b      	ldr	r1, [pc, #44]	; (8004fa0 <HAL_RCC_OscConfig+0x3c8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f74:	4e09      	ldr	r6, [pc, #36]	; (8004f9c <HAL_RCC_OscConfig+0x3c4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8004f7a:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f7c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004f7e:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8004f80:	f7ff f88e 	bl	80040a0 <HAL_GetTick>
 8004f84:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f86:	e005      	b.n	8004f94 <HAL_RCC_OscConfig+0x3bc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f88:	f7ff f88a 	bl	80040a0 <HAL_GetTick>
 8004f8c:	1b00      	subs	r0, r0, r4
 8004f8e:	2802      	cmp	r0, #2
 8004f90:	f63f af58 	bhi.w	8004e44 <HAL_RCC_OscConfig+0x26c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f94:	6833      	ldr	r3, [r6, #0]
 8004f96:	019a      	lsls	r2, r3, #6
 8004f98:	d5f6      	bpl.n	8004f88 <HAL_RCC_OscConfig+0x3b0>
 8004f9a:	e6d3      	b.n	8004d44 <HAL_RCC_OscConfig+0x16c>
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	42470060 	.word	0x42470060

08004fa4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fa4:	4917      	ldr	r1, [pc, #92]	; (8005004 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8004fa6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fa8:	688b      	ldr	r3, [r1, #8]
 8004faa:	f003 030c 	and.w	r3, r3, #12
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d01b      	beq.n	8004fea <HAL_RCC_GetSysClockFreq+0x46>
 8004fb2:	2b08      	cmp	r3, #8
 8004fb4:	d117      	bne.n	8004fe6 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fb6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fb8:	684b      	ldr	r3, [r1, #4]
 8004fba:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fbe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fc2:	d114      	bne.n	8004fee <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fc4:	6849      	ldr	r1, [r1, #4]
 8004fc6:	4810      	ldr	r0, [pc, #64]	; (8005008 <HAL_RCC_GetSysClockFreq+0x64>)
 8004fc8:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004fcc:	fba1 0100 	umull	r0, r1, r1, r0
 8004fd0:	f7fb fe62 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <HAL_RCC_GetSysClockFreq+0x60>)
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004fdc:	3301      	adds	r3, #1
 8004fde:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004fe0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004fe4:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8004fe6:	4808      	ldr	r0, [pc, #32]	; (8005008 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8004fe8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fea:	4808      	ldr	r0, [pc, #32]	; (800500c <HAL_RCC_GetSysClockFreq+0x68>)
}
 8004fec:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fee:	684b      	ldr	r3, [r1, #4]
 8004ff0:	4806      	ldr	r0, [pc, #24]	; (800500c <HAL_RCC_GetSysClockFreq+0x68>)
 8004ff2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004ff6:	fba3 0100 	umull	r0, r1, r3, r0
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f7fb fe4c 	bl	8000c98 <__aeabi_uldivmod>
 8005000:	e7e8      	b.n	8004fd4 <HAL_RCC_GetSysClockFreq+0x30>
 8005002:	bf00      	nop
 8005004:	40023800 	.word	0x40023800
 8005008:	00f42400 	.word	0x00f42400
 800500c:	007a1200 	.word	0x007a1200

08005010 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8005010:	2800      	cmp	r0, #0
 8005012:	f000 8087 	beq.w	8005124 <HAL_RCC_ClockConfig+0x114>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005016:	4a48      	ldr	r2, [pc, #288]	; (8005138 <HAL_RCC_ClockConfig+0x128>)
 8005018:	6813      	ldr	r3, [r2, #0]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	428b      	cmp	r3, r1
{
 8005020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005024:	460d      	mov	r5, r1
 8005026:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005028:	d209      	bcs.n	800503e <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502a:	b2cb      	uxtb	r3, r1
 800502c:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800502e:	6813      	ldr	r3, [r2, #0]
 8005030:	f003 0307 	and.w	r3, r3, #7
 8005034:	428b      	cmp	r3, r1
 8005036:	d002      	beq.n	800503e <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8005038:	2001      	movs	r0, #1
}
 800503a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	0798      	lsls	r0, r3, #30
 8005042:	d514      	bpl.n	800506e <HAL_RCC_ClockConfig+0x5e>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005044:	0759      	lsls	r1, r3, #29
 8005046:	d504      	bpl.n	8005052 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005048:	493c      	ldr	r1, [pc, #240]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 800504a:	688a      	ldr	r2, [r1, #8]
 800504c:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8005050:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005052:	071a      	lsls	r2, r3, #28
 8005054:	d504      	bpl.n	8005060 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005056:	4939      	ldr	r1, [pc, #228]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 8005058:	688a      	ldr	r2, [r1, #8]
 800505a:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 800505e:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005060:	4936      	ldr	r1, [pc, #216]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 8005062:	68a0      	ldr	r0, [r4, #8]
 8005064:	688a      	ldr	r2, [r1, #8]
 8005066:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800506a:	4302      	orrs	r2, r0
 800506c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800506e:	07df      	lsls	r7, r3, #31
 8005070:	d521      	bpl.n	80050b6 <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005072:	6862      	ldr	r2, [r4, #4]
 8005074:	2a01      	cmp	r2, #1
 8005076:	d057      	beq.n	8005128 <HAL_RCC_ClockConfig+0x118>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005078:	1e93      	subs	r3, r2, #2
 800507a:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800507c:	4b2f      	ldr	r3, [pc, #188]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 800507e:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005080:	d94d      	bls.n	800511e <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005082:	0799      	lsls	r1, r3, #30
 8005084:	d5d8      	bpl.n	8005038 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005086:	4e2d      	ldr	r6, [pc, #180]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 8005088:	68b3      	ldr	r3, [r6, #8]
 800508a:	f023 0303 	bic.w	r3, r3, #3
 800508e:	4313      	orrs	r3, r2
 8005090:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005092:	f7ff f805 	bl	80040a0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005096:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800509a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800509c:	e004      	b.n	80050a8 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800509e:	f7fe ffff 	bl	80040a0 <HAL_GetTick>
 80050a2:	1bc0      	subs	r0, r0, r7
 80050a4:	4540      	cmp	r0, r8
 80050a6:	d844      	bhi.n	8005132 <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050a8:	68b3      	ldr	r3, [r6, #8]
 80050aa:	6862      	ldr	r2, [r4, #4]
 80050ac:	f003 030c 	and.w	r3, r3, #12
 80050b0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80050b4:	d1f3      	bne.n	800509e <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050b6:	4a20      	ldr	r2, [pc, #128]	; (8005138 <HAL_RCC_ClockConfig+0x128>)
 80050b8:	6813      	ldr	r3, [r2, #0]
 80050ba:	f003 0307 	and.w	r3, r3, #7
 80050be:	42ab      	cmp	r3, r5
 80050c0:	d906      	bls.n	80050d0 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050c2:	b2eb      	uxtb	r3, r5
 80050c4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050c6:	6813      	ldr	r3, [r2, #0]
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	42ab      	cmp	r3, r5
 80050ce:	d1b3      	bne.n	8005038 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050d0:	6823      	ldr	r3, [r4, #0]
 80050d2:	075a      	lsls	r2, r3, #29
 80050d4:	d506      	bpl.n	80050e4 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050d6:	4919      	ldr	r1, [pc, #100]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 80050d8:	68e0      	ldr	r0, [r4, #12]
 80050da:	688a      	ldr	r2, [r1, #8]
 80050dc:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80050e0:	4302      	orrs	r2, r0
 80050e2:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e4:	071b      	lsls	r3, r3, #28
 80050e6:	d507      	bpl.n	80050f8 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050e8:	4a14      	ldr	r2, [pc, #80]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 80050ea:	6921      	ldr	r1, [r4, #16]
 80050ec:	6893      	ldr	r3, [r2, #8]
 80050ee:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80050f2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80050f6:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050f8:	f7ff ff54 	bl	8004fa4 <HAL_RCC_GetSysClockFreq>
 80050fc:	4a0f      	ldr	r2, [pc, #60]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 80050fe:	4c10      	ldr	r4, [pc, #64]	; (8005140 <HAL_RCC_ClockConfig+0x130>)
 8005100:	6892      	ldr	r2, [r2, #8]
 8005102:	4910      	ldr	r1, [pc, #64]	; (8005144 <HAL_RCC_ClockConfig+0x134>)
 8005104:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005108:	4603      	mov	r3, r0
 800510a:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick (uwTickPrio);
 800510c:	480e      	ldr	r0, [pc, #56]	; (8005148 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800510e:	40d3      	lsrs	r3, r2
  HAL_InitTick (uwTickPrio);
 8005110:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005112:	600b      	str	r3, [r1, #0]
  HAL_InitTick (uwTickPrio);
 8005114:	f7fe ff7a 	bl	800400c <HAL_InitTick>
  return HAL_OK;
 8005118:	2000      	movs	r0, #0
}
 800511a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800511e:	0198      	lsls	r0, r3, #6
 8005120:	d4b1      	bmi.n	8005086 <HAL_RCC_ClockConfig+0x76>
 8005122:	e789      	b.n	8005038 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8005124:	2001      	movs	r0, #1
}
 8005126:	4770      	bx	lr
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005128:	4b04      	ldr	r3, [pc, #16]	; (800513c <HAL_RCC_ClockConfig+0x12c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	039e      	lsls	r6, r3, #14
 800512e:	d4aa      	bmi.n	8005086 <HAL_RCC_ClockConfig+0x76>
 8005130:	e782      	b.n	8005038 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 8005132:	2003      	movs	r0, #3
 8005134:	e781      	b.n	800503a <HAL_RCC_ClockConfig+0x2a>
 8005136:	bf00      	nop
 8005138:	40023c00 	.word	0x40023c00
 800513c:	40023800 	.word	0x40023800
 8005140:	0800b12c 	.word	0x0800b12c
 8005144:	20002008 	.word	0x20002008
 8005148:	20002010 	.word	0x20002010

0800514c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800514c:	4b04      	ldr	r3, [pc, #16]	; (8005160 <HAL_RCC_GetPCLK1Freq+0x14>)
 800514e:	4a05      	ldr	r2, [pc, #20]	; (8005164 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005150:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005152:	4905      	ldr	r1, [pc, #20]	; (8005168 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005154:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8005158:	6808      	ldr	r0, [r1, #0]
 800515a:	5cd3      	ldrb	r3, [r2, r3]
}
 800515c:	40d8      	lsrs	r0, r3
 800515e:	4770      	bx	lr
 8005160:	40023800 	.word	0x40023800
 8005164:	0800b13c 	.word	0x0800b13c
 8005168:	20002008 	.word	0x20002008

0800516c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800516c:	4b04      	ldr	r3, [pc, #16]	; (8005180 <HAL_RCC_GetPCLK2Freq+0x14>)
 800516e:	4a05      	ldr	r2, [pc, #20]	; (8005184 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005170:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005172:	4905      	ldr	r1, [pc, #20]	; (8005188 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005174:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8005178:	6808      	ldr	r0, [r1, #0]
 800517a:	5cd3      	ldrb	r3, [r2, r3]
}
 800517c:	40d8      	lsrs	r0, r3
 800517e:	4770      	bx	lr
 8005180:	40023800 	.word	0x40023800
 8005184:	0800b13c 	.word	0x0800b13c
 8005188:	20002008 	.word	0x20002008

0800518c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800518c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005190:	b082      	sub	sp, #8
 8005192:	4698      	mov	r8, r3
 8005194:	4616      	mov	r6, r2
 8005196:	460c      	mov	r4, r1
 8005198:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800519a:	f7fe ff81 	bl	80040a0 <HAL_GetTick>
 800519e:	44b0      	add	r8, r6
 80051a0:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 80051a4:	f7fe ff7c 	bl	80040a0 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051a8:	4b27      	ldr	r3, [pc, #156]	; (8005248 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80051b0:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 80051b4:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051b6:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051b8:	1c73      	adds	r3, r6, #1
 80051ba:	6839      	ldr	r1, [r7, #0]
 80051bc:	d107      	bne.n	80051ce <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 80051be:	688b      	ldr	r3, [r1, #8]
 80051c0:	ea34 0303 	bics.w	r3, r4, r3
 80051c4:	d0fb      	beq.n	80051be <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 80051c6:	2000      	movs	r0, #0
}
 80051c8:	b002      	add	sp, #8
 80051ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051ce:	688b      	ldr	r3, [r1, #8]
 80051d0:	ea34 0303 	bics.w	r3, r4, r3
 80051d4:	d1f7      	bne.n	80051c6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051d6:	f7fe ff63 	bl	80040a0 <HAL_GetTick>
 80051da:	eba0 0308 	sub.w	r3, r0, r8
 80051de:	42ab      	cmp	r3, r5
 80051e0:	d208      	bcs.n	80051f4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 80051e2:	9a01      	ldr	r2, [sp, #4]
      count--;
 80051e4:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 80051e6:	2a00      	cmp	r2, #0
      count--;
 80051e8:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
        tmp_timeout = 0U;
 80051ec:	bf08      	it	eq
 80051ee:	2500      	moveq	r5, #0
      count--;
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	e7e1      	b.n	80051b8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051f4:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051f8:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051fa:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005202:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005204:	d014      	beq.n	8005230 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005206:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005208:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800520c:	d007      	beq.n	800521e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 800520e:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005210:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005212:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005216:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 800521a:	2003      	movs	r0, #3
 800521c:	e7d4      	b.n	80051c8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e7ee      	b.n	800520e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005236:	d002      	beq.n	800523e <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005238:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800523c:	d1e3      	bne.n	8005206 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005244:	601a      	str	r2, [r3, #0]
 8005246:	e7de      	b.n	8005206 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8005248:	20002008 	.word	0x20002008

0800524c <HAL_SPI_Init>:
  if (hspi == NULL)
 800524c:	2800      	cmp	r0, #0
 800524e:	d05b      	beq.n	8005308 <HAL_SPI_Init+0xbc>
{
 8005250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005252:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8005254:	4604      	mov	r4, r0
 8005256:	2f00      	cmp	r7, #0
 8005258:	d046      	beq.n	80052e8 <HAL_SPI_Init+0x9c>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800525a:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800525c:	e9c0 3304 	strd	r3, r3, [r0, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005260:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005264:	2000      	movs	r0, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005266:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800526a:	62a0      	str	r0, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800526c:	2a00      	cmp	r2, #0
 800526e:	d041      	beq.n	80052f4 <HAL_SPI_Init+0xa8>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005270:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8005274:	68e1      	ldr	r1, [r4, #12]
 8005276:	69a6      	ldr	r6, [r4, #24]
 8005278:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800527c:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 8005280:	6923      	ldr	r3, [r4, #16]
 8005282:	432a      	orrs	r2, r5
 8005284:	f401 6100 	and.w	r1, r1, #2048	; 0x800
 8005288:	430a      	orrs	r2, r1
 800528a:	f003 0102 	and.w	r1, r3, #2
 800528e:	6963      	ldr	r3, [r4, #20]
 8005290:	430a      	orrs	r2, r1
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	431a      	orrs	r2, r3
 8005298:	69e3      	ldr	r3, [r4, #28]
  __HAL_SPI_DISABLE(hspi);
 800529a:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800529c:	f003 0e38 	and.w	lr, r3, #56	; 0x38
 80052a0:	f406 7300 	and.w	r3, r6, #512	; 0x200
 80052a4:	4313      	orrs	r3, r2
  hspi->State = HAL_SPI_STATE_BUSY;
 80052a6:	2202      	movs	r2, #2
 80052a8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052ac:	6a22      	ldr	r2, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052ae:	0c35      	lsrs	r5, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052b0:	ea43 030e 	orr.w	r3, r3, lr
 80052b4:	f002 0680 	and.w	r6, r2, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052b8:	f005 0204 	and.w	r2, r5, #4
  __HAL_SPI_DISABLE(hspi);
 80052bc:	680d      	ldr	r5, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052be:	f007 0710 	and.w	r7, r7, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052c2:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052c4:	433a      	orrs	r2, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052c6:	4303      	orrs	r3, r0
  __HAL_SPI_DISABLE(hspi);
 80052c8:	f025 0540 	bic.w	r5, r5, #64	; 0x40
 80052cc:	600d      	str	r5, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052ce:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80052d0:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052d2:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052d4:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80052da:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80052dc:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052de:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80052e0:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  return HAL_OK;
 80052e4:	4610      	mov	r0, r2
}
 80052e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052e8:	6843      	ldr	r3, [r0, #4]
 80052ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ee:	d0b7      	beq.n	8005260 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052f0:	61c7      	str	r7, [r0, #28]
 80052f2:	e7b5      	b.n	8005260 <HAL_SPI_Init+0x14>
    HAL_SPI_MspInit(hspi);
 80052f4:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80052f6:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80052fa:	f7fe fc71 	bl	8003be0 <HAL_SPI_MspInit>
 80052fe:	e9d4 7309 	ldrd	r7, r3, [r4, #36]	; 0x24
 8005302:	f403 5000 	and.w	r0, r3, #8192	; 0x2000
 8005306:	e7b3      	b.n	8005270 <HAL_SPI_Init+0x24>
    return HAL_ERROR;
 8005308:	2001      	movs	r0, #1
}
 800530a:	4770      	bx	lr

0800530c <HAL_SPI_Transmit>:
{
 800530c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005310:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8005312:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 8005316:	2801      	cmp	r0, #1
{
 8005318:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 800531a:	f000 8086 	beq.w	800542a <HAL_SPI_Transmit+0x11e>
 800531e:	461d      	mov	r5, r3
 8005320:	2301      	movs	r3, #1
 8005322:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8005326:	4688      	mov	r8, r1
 8005328:	4617      	mov	r7, r2
 800532a:	f7fe feb9 	bl	80040a0 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800532e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8005332:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8005334:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005336:	b2d8      	uxtb	r0, r3
 8005338:	d009      	beq.n	800534e <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 800533a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800533c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800533e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8005340:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005344:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005348:	b002      	add	sp, #8
 800534a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 800534e:	f1b8 0f00 	cmp.w	r8, #0
 8005352:	d0f3      	beq.n	800533c <HAL_SPI_Transmit+0x30>
 8005354:	2f00      	cmp	r7, #0
 8005356:	d0f1      	beq.n	800533c <HAL_SPI_Transmit+0x30>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005358:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800535a:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800535c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005360:	2303      	movs	r3, #3
 8005362:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005366:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800536a:	f04f 0300 	mov.w	r3, #0
 800536e:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8005370:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8005374:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005376:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005378:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800537a:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800537c:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800537e:	f000 8085 	beq.w	800548c <HAL_SPI_Transmit+0x180>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005382:	6802      	ldr	r2, [r0, #0]
 8005384:	0652      	lsls	r2, r2, #25
    __HAL_SPI_DISABLE(hspi);
 8005386:	4603      	mov	r3, r0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005388:	d403      	bmi.n	8005392 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 800538a:	6802      	ldr	r2, [r0, #0]
 800538c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005390:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005392:	68e2      	ldr	r2, [r4, #12]
 8005394:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005398:	d04b      	beq.n	8005432 <HAL_SPI_Transmit+0x126>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800539a:	6863      	ldr	r3, [r4, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 8097 	beq.w	80054d0 <HAL_SPI_Transmit+0x1c4>
 80053a2:	2f01      	cmp	r7, #1
 80053a4:	f000 8094 	beq.w	80054d0 <HAL_SPI_Transmit+0x1c4>
    while (hspi->TxXferCount > 0U)
 80053a8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	b1ab      	cbz	r3, 80053da <HAL_SPI_Transmit+0xce>
 80053ae:	1c68      	adds	r0, r5, #1
 80053b0:	f040 8083 	bne.w	80054ba <HAL_SPI_Transmit+0x1ae>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053b4:	6823      	ldr	r3, [r4, #0]
 80053b6:	689a      	ldr	r2, [r3, #8]
 80053b8:	0791      	lsls	r1, r2, #30
 80053ba:	f140 8094 	bpl.w	80054e6 <HAL_SPI_Transmit+0x1da>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80053be:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80053c0:	7812      	ldrb	r2, [r2, #0]
 80053c2:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80053c4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80053c8:	3a01      	subs	r2, #1
 80053ca:	b292      	uxth	r2, r2
 80053cc:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80053ce:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053d0:	3301      	adds	r3, #1
    while (hspi->TxXferCount > 0U)
 80053d2:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053d4:	6323      	str	r3, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 80053d6:	2a00      	cmp	r2, #0
 80053d8:	d1ec      	bne.n	80053b4 <HAL_SPI_Transmit+0xa8>
 80053da:	6861      	ldr	r1, [r4, #4]
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053dc:	4b5b      	ldr	r3, [pc, #364]	; (800554c <HAL_SPI_Transmit+0x240>)
 80053de:	4a5c      	ldr	r2, [pc, #368]	; (8005550 <HAL_SPI_Transmit+0x244>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	0d5b      	lsrs	r3, r3, #21
 80053e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80053ec:	fb02 f303 	mul.w	r3, r2, r3
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053f0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80053f4:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053f6:	d107      	bne.n	8005408 <HAL_SPI_Transmit+0xfc>
 80053f8:	e098      	b.n	800552c <HAL_SPI_Transmit+0x220>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 80053fa:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80053fc:	6822      	ldr	r2, [r4, #0]
      count--;
 80053fe:	3b01      	subs	r3, #1
 8005400:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005402:	6893      	ldr	r3, [r2, #8]
 8005404:	061b      	lsls	r3, r3, #24
 8005406:	d502      	bpl.n	800540e <HAL_SPI_Transmit+0x102>
      if (count == 0U)
 8005408:	9b01      	ldr	r3, [sp, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1f5      	bne.n	80053fa <HAL_SPI_Transmit+0xee>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800540e:	68a3      	ldr	r3, [r4, #8]
 8005410:	b933      	cbnz	r3, 8005420 <HAL_SPI_Transmit+0x114>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005412:	6822      	ldr	r2, [r4, #0]
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	68d3      	ldr	r3, [r2, #12]
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	6893      	ldr	r3, [r2, #8]
 800541c:	9300      	str	r3, [sp, #0]
 800541e:	9b00      	ldr	r3, [sp, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005420:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8005422:	3800      	subs	r0, #0
 8005424:	bf18      	it	ne
 8005426:	2001      	movne	r0, #1
error:
 8005428:	e788      	b.n	800533c <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 800542a:	2002      	movs	r0, #2
}
 800542c:	b002      	add	sp, #8
 800542e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005432:	6861      	ldr	r1, [r4, #4]
 8005434:	2900      	cmp	r1, #0
 8005436:	d176      	bne.n	8005526 <HAL_SPI_Transmit+0x21a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005438:	4647      	mov	r7, r8
 800543a:	f837 2b02 	ldrh.w	r2, [r7], #2
 800543e:	60c2      	str	r2, [r0, #12]
      hspi->TxXferCount--;
 8005440:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005442:	6327      	str	r7, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005444:	3a01      	subs	r2, #1
 8005446:	b292      	uxth	r2, r2
 8005448:	86e2      	strh	r2, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800544a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800544c:	b292      	uxth	r2, r2
 800544e:	2a00      	cmp	r2, #0
 8005450:	d0c4      	beq.n	80053dc <HAL_SPI_Transmit+0xd0>
 8005452:	1c6a      	adds	r2, r5, #1
 8005454:	d15e      	bne.n	8005514 <HAL_SPI_Transmit+0x208>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005456:	6883      	ldr	r3, [r0, #8]
 8005458:	079f      	lsls	r7, r3, #30
 800545a:	d50f      	bpl.n	800547c <HAL_SPI_Transmit+0x170>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800545c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800545e:	f832 3b02 	ldrh.w	r3, [r2], #2
 8005462:	60c3      	str	r3, [r0, #12]
        hspi->TxXferCount--;
 8005464:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005466:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005468:	3b01      	subs	r3, #1
 800546a:	b29b      	uxth	r3, r3
 800546c:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800546e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005470:	b29b      	uxth	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0b1      	beq.n	80053da <HAL_SPI_Transmit+0xce>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005476:	6883      	ldr	r3, [r0, #8]
 8005478:	079f      	lsls	r7, r3, #30
 800547a:	d4ef      	bmi.n	800545c <HAL_SPI_Transmit+0x150>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800547c:	f7fe fe10 	bl	80040a0 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 8005480:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d0a8      	beq.n	80053da <HAL_SPI_Transmit+0xce>
 8005488:	6820      	ldr	r0, [r4, #0]
 800548a:	e7e4      	b.n	8005456 <HAL_SPI_Transmit+0x14a>
    __HAL_SPI_DISABLE(hspi);
 800548c:	6803      	ldr	r3, [r0, #0]
 800548e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005492:	6003      	str	r3, [r0, #0]
    SPI_1LINE_TX(hspi);
 8005494:	6803      	ldr	r3, [r0, #0]
 8005496:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800549a:	6003      	str	r3, [r0, #0]
 800549c:	e771      	b.n	8005382 <HAL_SPI_Transmit+0x76>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800549e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80054a0:	7812      	ldrb	r2, [r2, #0]
 80054a2:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80054a4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054a6:	6b22      	ldr	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80054a8:	3b01      	subs	r3, #1
 80054aa:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054ac:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 80054ae:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80054b0:	6322      	str	r2, [r4, #48]	; 0x30
    while (hspi->TxXferCount > 0U)
 80054b2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d08f      	beq.n	80053da <HAL_SPI_Transmit+0xce>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054ba:	6823      	ldr	r3, [r4, #0]
 80054bc:	689a      	ldr	r2, [r3, #8]
 80054be:	0792      	lsls	r2, r2, #30
 80054c0:	d4ed      	bmi.n	800549e <HAL_SPI_Transmit+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054c2:	f7fe fded 	bl	80040a0 <HAL_GetTick>
 80054c6:	1b80      	subs	r0, r0, r6
 80054c8:	42a8      	cmp	r0, r5
 80054ca:	d3f2      	bcc.n	80054b2 <HAL_SPI_Transmit+0x1a6>
          errorcode = HAL_TIMEOUT;
 80054cc:	2003      	movs	r0, #3
 80054ce:	e735      	b.n	800533c <HAL_SPI_Transmit+0x30>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054d0:	f898 3000 	ldrb.w	r3, [r8]
 80054d4:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 80054d6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054d8:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80054da:	3b01      	subs	r3, #1
 80054dc:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054de:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80054e0:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054e2:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80054e4:	e760      	b.n	80053a8 <HAL_SPI_Transmit+0x9c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054e6:	f7fe fddb 	bl	80040a0 <HAL_GetTick>
    while (hspi->TxXferCount > 0U)
 80054ea:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f47f af60 	bne.w	80053b4 <HAL_SPI_Transmit+0xa8>
 80054f4:	e771      	b.n	80053da <HAL_SPI_Transmit+0xce>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054f6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80054f8:	f832 1b02 	ldrh.w	r1, [r2], #2
 80054fc:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 80054fe:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005500:	6322      	str	r2, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005502:	3b01      	subs	r3, #1
 8005504:	b29b      	uxth	r3, r3
 8005506:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8005508:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800550a:	b29b      	uxth	r3, r3
 800550c:	2b00      	cmp	r3, #0
 800550e:	f43f af64 	beq.w	80053da <HAL_SPI_Transmit+0xce>
 8005512:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005514:	689a      	ldr	r2, [r3, #8]
 8005516:	0791      	lsls	r1, r2, #30
 8005518:	d4ed      	bmi.n	80054f6 <HAL_SPI_Transmit+0x1ea>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800551a:	f7fe fdc1 	bl	80040a0 <HAL_GetTick>
 800551e:	1b80      	subs	r0, r0, r6
 8005520:	42a8      	cmp	r0, r5
 8005522:	d3f1      	bcc.n	8005508 <HAL_SPI_Transmit+0x1fc>
 8005524:	e7d2      	b.n	80054cc <HAL_SPI_Transmit+0x1c0>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005526:	2f01      	cmp	r7, #1
 8005528:	d18f      	bne.n	800544a <HAL_SPI_Transmit+0x13e>
 800552a:	e785      	b.n	8005438 <HAL_SPI_Transmit+0x12c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800552c:	4633      	mov	r3, r6
 800552e:	462a      	mov	r2, r5
 8005530:	2180      	movs	r1, #128	; 0x80
 8005532:	4620      	mov	r0, r4
 8005534:	f7ff fe2a 	bl	800518c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005538:	2800      	cmp	r0, #0
 800553a:	f43f af68 	beq.w	800540e <HAL_SPI_Transmit+0x102>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800553e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005540:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005542:	4313      	orrs	r3, r2
 8005544:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005546:	6562      	str	r2, [r4, #84]	; 0x54
 8005548:	e761      	b.n	800540e <HAL_SPI_Transmit+0x102>
 800554a:	bf00      	nop
 800554c:	20002008 	.word	0x20002008
 8005550:	165e9f81 	.word	0x165e9f81

08005554 <HAL_SPI_TransmitReceive>:
{
 8005554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005558:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 800555a:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 800555e:	2801      	cmp	r0, #1
{
 8005560:	b083      	sub	sp, #12
  __HAL_LOCK(hspi);
 8005562:	f000 80a4 	beq.w	80056ae <HAL_SPI_TransmitReceive+0x15a>
 8005566:	461f      	mov	r7, r3
 8005568:	2301      	movs	r3, #1
 800556a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800556e:	4691      	mov	r9, r2
 8005570:	4688      	mov	r8, r1
 8005572:	f7fe fd95 	bl	80040a0 <HAL_GetTick>
  tmp_state           = hspi->State;
 8005576:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 800557a:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800557c:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 800557e:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 8005580:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005582:	d011      	beq.n	80055a8 <HAL_SPI_TransmitReceive+0x54>
 8005584:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005588:	d009      	beq.n	800559e <HAL_SPI_TransmitReceive+0x4a>
    errorcode = HAL_BUSY;
 800558a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800558c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800558e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 8005590:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005594:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005598:	b003      	add	sp, #12
 800559a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800559e:	68a1      	ldr	r1, [r4, #8]
 80055a0:	2900      	cmp	r1, #0
 80055a2:	d1f2      	bne.n	800558a <HAL_SPI_TransmitReceive+0x36>
 80055a4:	2a04      	cmp	r2, #4
 80055a6:	d1f0      	bne.n	800558a <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055a8:	f1b8 0f00 	cmp.w	r8, #0
 80055ac:	f000 8083 	beq.w	80056b6 <HAL_SPI_TransmitReceive+0x162>
 80055b0:	f1b9 0f00 	cmp.w	r9, #0
 80055b4:	d07f      	beq.n	80056b6 <HAL_SPI_TransmitReceive+0x162>
 80055b6:	2f00      	cmp	r7, #0
 80055b8:	d07d      	beq.n	80056b6 <HAL_SPI_TransmitReceive+0x162>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055ba:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055be:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80055c0:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80055c4:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80055c6:	bf1c      	itt	ne
 80055c8:	2205      	movne	r2, #5
 80055ca:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80055ce:	2200      	movs	r2, #0
 80055d0:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 80055d2:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80055d4:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055d6:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 80055d8:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 80055da:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055de:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80055e0:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80055e4:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055e6:	d403      	bmi.n	80055f0 <HAL_SPI_TransmitReceive+0x9c>
    __HAL_SPI_ENABLE(hspi);
 80055e8:	6802      	ldr	r2, [r0, #0]
 80055ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055ee:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80055f0:	68e2      	ldr	r2, [r4, #12]
 80055f2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80055f6:	f000 80ac 	beq.w	8005752 <HAL_SPI_TransmitReceive+0x1fe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	f000 809e 	beq.w	800573c <HAL_SPI_TransmitReceive+0x1e8>
 8005600:	2f01      	cmp	r7, #1
 8005602:	f000 809b 	beq.w	800573c <HAL_SPI_TransmitReceive+0x1e8>
 8005606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005608:	3301      	adds	r3, #1
        txallowed = 1U;
 800560a:	f04f 0601 	mov.w	r6, #1
 800560e:	d028      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x10e>
 8005610:	e053      	b.n	80056ba <HAL_SPI_TransmitReceive+0x166>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005612:	6822      	ldr	r2, [r4, #0]
 8005614:	6893      	ldr	r3, [r2, #8]
 8005616:	0798      	lsls	r0, r3, #30
 8005618:	d50f      	bpl.n	800563a <HAL_SPI_TransmitReceive+0xe6>
 800561a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800561c:	b29b      	uxth	r3, r3
 800561e:	b163      	cbz	r3, 800563a <HAL_SPI_TransmitReceive+0xe6>
 8005620:	b15e      	cbz	r6, 800563a <HAL_SPI_TransmitReceive+0xe6>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005622:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8005628:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800562a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800562c:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 800562e:	3b01      	subs	r3, #1
 8005630:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8005632:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8005634:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8005636:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8005638:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800563a:	6893      	ldr	r3, [r2, #8]
 800563c:	f013 0301 	ands.w	r3, r3, #1
 8005640:	d00d      	beq.n	800565e <HAL_SPI_TransmitReceive+0x10a>
 8005642:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8005644:	b289      	uxth	r1, r1
 8005646:	b151      	cbz	r1, 800565e <HAL_SPI_TransmitReceive+0x10a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005648:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800564a:	68d2      	ldr	r2, [r2, #12]
 800564c:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 800564e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8005650:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005652:	3a01      	subs	r2, #1
 8005654:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 8005656:	3101      	adds	r1, #1
        txallowed = 1U;
 8005658:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800565a:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800565c:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800565e:	f7fe fd1f 	bl	80040a0 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005662:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005664:	b29b      	uxth	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1d3      	bne.n	8005612 <HAL_SPI_TransmitReceive+0xbe>
 800566a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800566c:	b29b      	uxth	r3, r3
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1cf      	bne.n	8005612 <HAL_SPI_TransmitReceive+0xbe>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005672:	4b79      	ldr	r3, [pc, #484]	; (8005858 <HAL_SPI_TransmitReceive+0x304>)
 8005674:	4a79      	ldr	r2, [pc, #484]	; (800585c <HAL_SPI_TransmitReceive+0x308>)
 8005676:	681b      	ldr	r3, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005678:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800567a:	fba2 2303 	umull	r2, r3, r2, r3
 800567e:	0d5b      	lsrs	r3, r3, #21
 8005680:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005684:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005688:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800568c:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800568e:	d146      	bne.n	800571e <HAL_SPI_TransmitReceive+0x1ca>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005690:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005692:	462b      	mov	r3, r5
 8005694:	2180      	movs	r1, #128	; 0x80
 8005696:	4620      	mov	r0, r4
 8005698:	f7ff fd78 	bl	800518c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800569c:	2800      	cmp	r0, #0
 800569e:	d041      	beq.n	8005724 <HAL_SPI_TransmitReceive+0x1d0>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056a2:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056a4:	4313      	orrs	r3, r2
 80056a6:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80056a8:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056aa:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 80056ac:	e76e      	b.n	800558c <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 80056ae:	2002      	movs	r0, #2
}
 80056b0:	b003      	add	sp, #12
 80056b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 80056b6:	2001      	movs	r0, #1
 80056b8:	e768      	b.n	800558c <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80056bc:	b29b      	uxth	r3, r3
 80056be:	b91b      	cbnz	r3, 80056c8 <HAL_SPI_TransmitReceive+0x174>
 80056c0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d0d4      	beq.n	8005672 <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056c8:	6822      	ldr	r2, [r4, #0]
 80056ca:	6893      	ldr	r3, [r2, #8]
 80056cc:	0799      	lsls	r1, r3, #30
 80056ce:	d50f      	bpl.n	80056f0 <HAL_SPI_TransmitReceive+0x19c>
 80056d0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	b163      	cbz	r3, 80056f0 <HAL_SPI_TransmitReceive+0x19c>
 80056d6:	b15e      	cbz	r6, 80056f0 <HAL_SPI_TransmitReceive+0x19c>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056d8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 80056de:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80056e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80056e2:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 80056e8:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 80056ea:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80056ec:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 80056ee:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80056f0:	6893      	ldr	r3, [r2, #8]
 80056f2:	f013 0301 	ands.w	r3, r3, #1
 80056f6:	d003      	beq.n	8005700 <HAL_SPI_TransmitReceive+0x1ac>
 80056f8:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80056fa:	b289      	uxth	r1, r1
 80056fc:	2900      	cmp	r1, #0
 80056fe:	d167      	bne.n	80057d0 <HAL_SPI_TransmitReceive+0x27c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005700:	f7fe fcce 	bl	80040a0 <HAL_GetTick>
 8005704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005706:	1b40      	subs	r0, r0, r5
 8005708:	4298      	cmp	r0, r3
 800570a:	d3d6      	bcc.n	80056ba <HAL_SPI_TransmitReceive+0x166>
        errorcode = HAL_TIMEOUT;
 800570c:	2003      	movs	r0, #3
 800570e:	e73d      	b.n	800558c <HAL_SPI_TransmitReceive+0x38>
      count--;
 8005710:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005712:	6822      	ldr	r2, [r4, #0]
      count--;
 8005714:	3b01      	subs	r3, #1
 8005716:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005718:	6893      	ldr	r3, [r2, #8]
 800571a:	061b      	lsls	r3, r3, #24
 800571c:	d502      	bpl.n	8005724 <HAL_SPI_TransmitReceive+0x1d0>
      if (count == 0U)
 800571e:	9b01      	ldr	r3, [sp, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1f5      	bne.n	8005710 <HAL_SPI_TransmitReceive+0x1bc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005724:	68a0      	ldr	r0, [r4, #8]
 8005726:	2800      	cmp	r0, #0
 8005728:	f040 8093 	bne.w	8005852 <HAL_SPI_TransmitReceive+0x2fe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	9000      	str	r0, [sp, #0]
 8005730:	68da      	ldr	r2, [r3, #12]
 8005732:	9200      	str	r2, [sp, #0]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	9300      	str	r3, [sp, #0]
 8005738:	9b00      	ldr	r3, [sp, #0]
 800573a:	e727      	b.n	800558c <HAL_SPI_TransmitReceive+0x38>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800573c:	f898 3000 	ldrb.w	r3, [r8]
 8005740:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8005742:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005744:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005746:	3b01      	subs	r3, #1
 8005748:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800574a:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800574c:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800574e:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005750:	e759      	b.n	8005606 <HAL_SPI_TransmitReceive+0xb2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005752:	2b00      	cmp	r3, #0
 8005754:	d148      	bne.n	80057e8 <HAL_SPI_TransmitReceive+0x294>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005756:	4641      	mov	r1, r8
 8005758:	f831 3b02 	ldrh.w	r3, [r1], #2
 800575c:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 800575e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005760:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005762:	3b01      	subs	r3, #1
 8005764:	b29b      	uxth	r3, r3
 8005766:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800576a:	3301      	adds	r3, #1
{
 800576c:	f04f 0601 	mov.w	r6, #1
 8005770:	d025      	beq.n	80057be <HAL_SPI_TransmitReceive+0x26a>
 8005772:	e03c      	b.n	80057ee <HAL_SPI_TransmitReceive+0x29a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	6893      	ldr	r3, [r2, #8]
 8005778:	079b      	lsls	r3, r3, #30
 800577a:	d50d      	bpl.n	8005798 <HAL_SPI_TransmitReceive+0x244>
 800577c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800577e:	b29b      	uxth	r3, r3
 8005780:	b153      	cbz	r3, 8005798 <HAL_SPI_TransmitReceive+0x244>
 8005782:	b14e      	cbz	r6, 8005798 <HAL_SPI_TransmitReceive+0x244>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005784:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005786:	f831 3b02 	ldrh.w	r3, [r1], #2
 800578a:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 800578c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800578e:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005790:	3b01      	subs	r3, #1
 8005792:	b29b      	uxth	r3, r3
 8005794:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005796:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005798:	6893      	ldr	r3, [r2, #8]
 800579a:	f013 0301 	ands.w	r3, r3, #1
 800579e:	d00c      	beq.n	80057ba <HAL_SPI_TransmitReceive+0x266>
 80057a0:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 80057a2:	b289      	uxth	r1, r1
 80057a4:	b149      	cbz	r1, 80057ba <HAL_SPI_TransmitReceive+0x266>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057a6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057a8:	68d2      	ldr	r2, [r2, #12]
 80057aa:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 80057ae:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057b0:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80057b2:	3a01      	subs	r2, #1
 80057b4:	b292      	uxth	r2, r2
        txallowed = 1U;
 80057b6:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80057b8:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80057ba:	f7fe fc71 	bl	80040a0 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057be:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1d6      	bne.n	8005774 <HAL_SPI_TransmitReceive+0x220>
 80057c6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1d2      	bne.n	8005774 <HAL_SPI_TransmitReceive+0x220>
 80057ce:	e750      	b.n	8005672 <HAL_SPI_TransmitReceive+0x11e>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80057d0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057d2:	68d2      	ldr	r2, [r2, #12]
 80057d4:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 80057d6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80057d8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80057da:	3a01      	subs	r2, #1
 80057dc:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 80057de:	3101      	adds	r1, #1
        txallowed = 1U;
 80057e0:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80057e2:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80057e4:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 80057e6:	e78b      	b.n	8005700 <HAL_SPI_TransmitReceive+0x1ac>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057e8:	2f01      	cmp	r7, #1
 80057ea:	d1bd      	bne.n	8005768 <HAL_SPI_TransmitReceive+0x214>
 80057ec:	e7b3      	b.n	8005756 <HAL_SPI_TransmitReceive+0x202>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057ee:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	b923      	cbnz	r3, 80057fe <HAL_SPI_TransmitReceive+0x2aa>
 80057f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	f43f af3a 	beq.w	8005672 <HAL_SPI_TransmitReceive+0x11e>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057fe:	6822      	ldr	r2, [r4, #0]
 8005800:	6893      	ldr	r3, [r2, #8]
 8005802:	079f      	lsls	r7, r3, #30
 8005804:	d50d      	bpl.n	8005822 <HAL_SPI_TransmitReceive+0x2ce>
 8005806:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005808:	b29b      	uxth	r3, r3
 800580a:	b153      	cbz	r3, 8005822 <HAL_SPI_TransmitReceive+0x2ce>
 800580c:	b14e      	cbz	r6, 8005822 <HAL_SPI_TransmitReceive+0x2ce>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800580e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005810:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005814:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005816:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005818:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800581a:	3b01      	subs	r3, #1
 800581c:	b29b      	uxth	r3, r3
 800581e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005820:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005822:	6893      	ldr	r3, [r2, #8]
 8005824:	f013 0301 	ands.w	r3, r3, #1
 8005828:	d00c      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x2f0>
 800582a:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800582c:	b289      	uxth	r1, r1
 800582e:	b149      	cbz	r1, 8005844 <HAL_SPI_TransmitReceive+0x2f0>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005830:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005832:	68d2      	ldr	r2, [r2, #12]
 8005834:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 8005838:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800583a:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800583c:	3a01      	subs	r2, #1
 800583e:	b292      	uxth	r2, r2
        txallowed = 1U;
 8005840:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005842:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005844:	f7fe fc2c 	bl	80040a0 <HAL_GetTick>
 8005848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800584a:	1b40      	subs	r0, r0, r5
 800584c:	4298      	cmp	r0, r3
 800584e:	d3ce      	bcc.n	80057ee <HAL_SPI_TransmitReceive+0x29a>
 8005850:	e75c      	b.n	800570c <HAL_SPI_TransmitReceive+0x1b8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005852:	2000      	movs	r0, #0
 8005854:	e69a      	b.n	800558c <HAL_SPI_TransmitReceive+0x38>
 8005856:	bf00      	nop
 8005858:	20002008 	.word	0x20002008
 800585c:	165e9f81 	.word	0x165e9f81

08005860 <HAL_SPI_Receive>:
{
 8005860:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005864:	6846      	ldr	r6, [r0, #4]
 8005866:	f5b6 7f82 	cmp.w	r6, #260	; 0x104
{
 800586a:	b083      	sub	sp, #12
 800586c:	4604      	mov	r4, r0
 800586e:	4691      	mov	r9, r2
 8005870:	461d      	mov	r5, r3
 8005872:	4688      	mov	r8, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005874:	d06d      	beq.n	8005952 <HAL_SPI_Receive+0xf2>
  __HAL_LOCK(hspi);
 8005876:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 800587a:	2b01      	cmp	r3, #1
 800587c:	d075      	beq.n	800596a <HAL_SPI_Receive+0x10a>
 800587e:	2301      	movs	r3, #1
 8005880:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8005884:	f7fe fc0c 	bl	80040a0 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8005888:	f894 7051 	ldrb.w	r7, [r4, #81]	; 0x51
 800588c:	2f01      	cmp	r7, #1
  tickstart = HAL_GetTick();
 800588e:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005890:	b2f8      	uxtb	r0, r7
 8005892:	d009      	beq.n	80058a8 <HAL_SPI_Receive+0x48>
    errorcode = HAL_BUSY;
 8005894:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005896:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 8005898:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 800589a:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800589e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80058a2:	b003      	add	sp, #12
 80058a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if ((pData == NULL) || (Size == 0U))
 80058a8:	f1b8 0f00 	cmp.w	r8, #0
 80058ac:	d0f3      	beq.n	8005896 <HAL_SPI_Receive+0x36>
 80058ae:	f1b9 0f00 	cmp.w	r9, #0
 80058b2:	d0f0      	beq.n	8005896 <HAL_SPI_Receive+0x36>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058b4:	68a2      	ldr	r2, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 80058b6:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058b8:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058bc:	2304      	movs	r3, #4
 80058be:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058c2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 80058cc:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80058d0:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80058d4:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80058d8:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80058da:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80058dc:	86e3      	strh	r3, [r4, #54]	; 0x36
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058de:	d107      	bne.n	80058f0 <HAL_SPI_Receive+0x90>
    __HAL_SPI_DISABLE(hspi);
 80058e0:	680b      	ldr	r3, [r1, #0]
 80058e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058e6:	600b      	str	r3, [r1, #0]
    SPI_1LINE_RX(hspi);
 80058e8:	680b      	ldr	r3, [r1, #0]
 80058ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058ee:	600b      	str	r3, [r1, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058f0:	680a      	ldr	r2, [r1, #0]
 80058f2:	0650      	lsls	r0, r2, #25
    __HAL_SPI_DISABLE(hspi);
 80058f4:	460b      	mov	r3, r1
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058f6:	d403      	bmi.n	8005900 <HAL_SPI_Receive+0xa0>
    __HAL_SPI_ENABLE(hspi);
 80058f8:	680a      	ldr	r2, [r1, #0]
 80058fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058fe:	600a      	str	r2, [r1, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005900:	68e2      	ldr	r2, [r4, #12]
 8005902:	2a00      	cmp	r2, #0
 8005904:	d055      	beq.n	80059b2 <HAL_SPI_Receive+0x152>
    while (hspi->RxXferCount > 0U)
 8005906:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005908:	b292      	uxth	r2, r2
 800590a:	b18a      	cbz	r2, 8005930 <HAL_SPI_Receive+0xd0>
 800590c:	1c6a      	adds	r2, r5, #1
 800590e:	d13e      	bne.n	800598e <HAL_SPI_Receive+0x12e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005910:	688b      	ldr	r3, [r1, #8]
 8005912:	07db      	lsls	r3, r3, #31
 8005914:	d545      	bpl.n	80059a2 <HAL_SPI_Receive+0x142>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005916:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005918:	68ca      	ldr	r2, [r1, #12]
 800591a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->RxXferCount--;
 800591e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005920:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005922:	3a01      	subs	r2, #1
 8005924:	b292      	uxth	r2, r2
 8005926:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8005928:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800592a:	b29b      	uxth	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1ef      	bne.n	8005910 <HAL_SPI_Receive+0xb0>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005930:	6863      	ldr	r3, [r4, #4]
 8005932:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005936:	d074      	beq.n	8005a22 <HAL_SPI_Receive+0x1c2>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005938:	4633      	mov	r3, r6
 800593a:	462a      	mov	r2, r5
 800593c:	2101      	movs	r1, #1
 800593e:	4620      	mov	r0, r4
 8005940:	f7ff fc24 	bl	800518c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005944:	2800      	cmp	r0, #0
 8005946:	d17b      	bne.n	8005a40 <HAL_SPI_Receive+0x1e0>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005948:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 800594a:	3800      	subs	r0, #0
 800594c:	bf18      	it	ne
 800594e:	2001      	movne	r0, #1
error :
 8005950:	e7a1      	b.n	8005896 <HAL_SPI_Receive+0x36>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005952:	6883      	ldr	r3, [r0, #8]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d18e      	bne.n	8005876 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005958:	2604      	movs	r6, #4
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800595a:	9500      	str	r5, [sp, #0]
 800595c:	4613      	mov	r3, r2
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800595e:	f880 6051 	strb.w	r6, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005962:	460a      	mov	r2, r1
 8005964:	f7ff fdf6 	bl	8005554 <HAL_SPI_TransmitReceive>
 8005968:	e79b      	b.n	80058a2 <HAL_SPI_Receive+0x42>
  __HAL_LOCK(hspi);
 800596a:	2002      	movs	r0, #2
}
 800596c:	b003      	add	sp, #12
 800596e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005972:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800597a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800597c:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800597e:	3b01      	subs	r3, #1
 8005980:	b29b      	uxth	r3, r3
 8005982:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 8005984:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005986:	b29b      	uxth	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0d1      	beq.n	8005930 <HAL_SPI_Receive+0xd0>
 800598c:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800598e:	689a      	ldr	r2, [r3, #8]
 8005990:	07d2      	lsls	r2, r2, #31
 8005992:	d4ee      	bmi.n	8005972 <HAL_SPI_Receive+0x112>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005994:	f7fe fb84 	bl	80040a0 <HAL_GetTick>
 8005998:	1b80      	subs	r0, r0, r6
 800599a:	42a8      	cmp	r0, r5
 800599c:	d3f2      	bcc.n	8005984 <HAL_SPI_Receive+0x124>
          errorcode = HAL_TIMEOUT;
 800599e:	2003      	movs	r0, #3
 80059a0:	e779      	b.n	8005896 <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059a2:	f7fe fb7d 	bl	80040a0 <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 80059a6:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0c0      	beq.n	8005930 <HAL_SPI_Receive+0xd0>
 80059ae:	6821      	ldr	r1, [r4, #0]
 80059b0:	e7ae      	b.n	8005910 <HAL_SPI_Receive+0xb0>
    while (hspi->RxXferCount > 0U)
 80059b2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80059b4:	b292      	uxth	r2, r2
 80059b6:	2a00      	cmp	r2, #0
 80059b8:	d0ba      	beq.n	8005930 <HAL_SPI_Receive+0xd0>
 80059ba:	1c6f      	adds	r7, r5, #1
 80059bc:	d00f      	beq.n	80059de <HAL_SPI_Receive+0x17e>
 80059be:	e027      	b.n	8005a10 <HAL_SPI_Receive+0x1b0>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059c0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80059c2:	7b1b      	ldrb	r3, [r3, #12]
 80059c4:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 80059c6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059c8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80059ca:	3a01      	subs	r2, #1
 80059cc:	b292      	uxth	r2, r2
 80059ce:	87e2      	strh	r2, [r4, #62]	; 0x3e
    while (hspi->RxXferCount > 0U)
 80059d0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059d2:	3101      	adds	r1, #1
    while (hspi->RxXferCount > 0U)
 80059d4:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059d6:	63a1      	str	r1, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d0a9      	beq.n	8005930 <HAL_SPI_Receive+0xd0>
 80059dc:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059de:	689a      	ldr	r2, [r3, #8]
 80059e0:	07d0      	lsls	r0, r2, #31
 80059e2:	d4ed      	bmi.n	80059c0 <HAL_SPI_Receive+0x160>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059e4:	f7fe fb5c 	bl	80040a0 <HAL_GetTick>
    while (hspi->RxXferCount > 0U)
 80059e8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80059ea:	b29b      	uxth	r3, r3
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1f5      	bne.n	80059dc <HAL_SPI_Receive+0x17c>
 80059f0:	e79e      	b.n	8005930 <HAL_SPI_Receive+0xd0>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80059f2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80059f4:	7b1b      	ldrb	r3, [r3, #12]
 80059f6:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 80059f8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80059fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80059fc:	3b01      	subs	r3, #1
 80059fe:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a00:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8005a02:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a04:	63a2      	str	r2, [r4, #56]	; 0x38
    while (hspi->RxXferCount > 0U)
 8005a06:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d090      	beq.n	8005930 <HAL_SPI_Receive+0xd0>
 8005a0e:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a10:	689a      	ldr	r2, [r3, #8]
 8005a12:	07d1      	lsls	r1, r2, #31
 8005a14:	d4ed      	bmi.n	80059f2 <HAL_SPI_Receive+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a16:	f7fe fb43 	bl	80040a0 <HAL_GetTick>
 8005a1a:	1b80      	subs	r0, r0, r6
 8005a1c:	42a8      	cmp	r0, r5
 8005a1e:	d3f2      	bcc.n	8005a06 <HAL_SPI_Receive+0x1a6>
 8005a20:	e7bd      	b.n	800599e <HAL_SPI_Receive+0x13e>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a22:	68a3      	ldr	r3, [r4, #8]
 8005a24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a28:	d020      	beq.n	8005a6c <HAL_SPI_Receive+0x20c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a2e:	d00e      	beq.n	8005a4e <HAL_SPI_Receive+0x1ee>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a30:	4633      	mov	r3, r6
 8005a32:	462a      	mov	r2, r5
 8005a34:	2180      	movs	r1, #128	; 0x80
 8005a36:	4620      	mov	r0, r4
 8005a38:	f7ff fba8 	bl	800518c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	d083      	beq.n	8005948 <HAL_SPI_Receive+0xe8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005a42:	f043 0320 	orr.w	r3, r3, #32
 8005a46:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a48:	2320      	movs	r3, #32
 8005a4a:	6563      	str	r3, [r4, #84]	; 0x54
 8005a4c:	e77c      	b.n	8005948 <HAL_SPI_Receive+0xe8>
    __HAL_SPI_DISABLE(hspi);
 8005a4e:	6820      	ldr	r0, [r4, #0]
 8005a50:	6801      	ldr	r1, [r0, #0]
 8005a52:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8005a56:	6001      	str	r1, [r0, #0]
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005a58:	4633      	mov	r3, r6
 8005a5a:	462a      	mov	r2, r5
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	4620      	mov	r0, r4
 8005a60:	f7ff fb94 	bl	800518c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8005a64:	2800      	cmp	r0, #0
 8005a66:	f43f af6f 	beq.w	8005948 <HAL_SPI_Receive+0xe8>
 8005a6a:	e7e9      	b.n	8005a40 <HAL_SPI_Receive+0x1e0>
    __HAL_SPI_DISABLE(hspi);
 8005a6c:	6822      	ldr	r2, [r4, #0]
 8005a6e:	6813      	ldr	r3, [r2, #0]
 8005a70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a74:	6013      	str	r3, [r2, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005a76:	e7db      	b.n	8005a30 <HAL_SPI_Receive+0x1d0>

08005a78 <HAL_SPI_GetState>:
  return hspi->State;
 8005a78:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop

08005a80 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a80:	2800      	cmp	r0, #0
 8005a82:	d076      	beq.n	8005b72 <HAL_TIM_Base_Init+0xf2>
{
 8005a84:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a86:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005a8a:	4604      	mov	r4, r0
 8005a8c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d055      	beq.n	8005b40 <HAL_TIM_Base_Init+0xc0>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a94:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a96:	4938      	ldr	r1, [pc, #224]	; (8005b78 <HAL_TIM_Base_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005a98:	2302      	movs	r3, #2
 8005a9a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a9e:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005aa0:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005aa2:	d052      	beq.n	8005b4a <HAL_TIM_Base_Init+0xca>
 8005aa4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005aa8:	d021      	beq.n	8005aee <HAL_TIM_Base_Init+0x6e>
 8005aaa:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005aae:	428a      	cmp	r2, r1
 8005ab0:	d01d      	beq.n	8005aee <HAL_TIM_Base_Init+0x6e>
 8005ab2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005ab6:	428a      	cmp	r2, r1
 8005ab8:	d019      	beq.n	8005aee <HAL_TIM_Base_Init+0x6e>
 8005aba:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005abe:	428a      	cmp	r2, r1
 8005ac0:	d015      	beq.n	8005aee <HAL_TIM_Base_Init+0x6e>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ac2:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005ac6:	428a      	cmp	r2, r1
 8005ac8:	d015      	beq.n	8005af6 <HAL_TIM_Base_Init+0x76>
 8005aca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005ace:	428a      	cmp	r2, r1
 8005ad0:	d011      	beq.n	8005af6 <HAL_TIM_Base_Init+0x76>
 8005ad2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005ad6:	428a      	cmp	r2, r1
 8005ad8:	d00d      	beq.n	8005af6 <HAL_TIM_Base_Init+0x76>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ada:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005adc:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ade:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ae4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005ae6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ae8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005aea:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aec:	e010      	b.n	8005b10 <HAL_TIM_Base_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005aee:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005af4:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005af6:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005af8:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005afa:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b00:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b06:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005b08:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005b0a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b0c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b0e:	6291      	str	r1, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b10:	2301      	movs	r3, #1
 8005b12:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b14:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b18:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005b1c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005b20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005b24:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b30:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005b34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005b38:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005b3c:	2000      	movs	r0, #0
}
 8005b3e:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8005b40:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005b44:	f7fe f884 	bl	8003c50 <HAL_TIM_Base_MspInit>
 8005b48:	e7a4      	b.n	8005a94 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005b4a:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b4c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b4e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005b54:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b5a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b60:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005b62:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b64:	68e3      	ldr	r3, [r4, #12]
 8005b66:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b68:	6863      	ldr	r3, [r4, #4]
 8005b6a:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005b6c:	6963      	ldr	r3, [r4, #20]
 8005b6e:	6313      	str	r3, [r2, #48]	; 0x30
 8005b70:	e7ce      	b.n	8005b10 <HAL_TIM_Base_Init+0x90>
    return HAL_ERROR;
 8005b72:	2001      	movs	r0, #1
}
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000

08005b7c <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8005b7c:	2800      	cmp	r0, #0
 8005b7e:	d076      	beq.n	8005c6e <HAL_TIM_OC_Init+0xf2>
{
 8005b80:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005b82:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005b86:	4604      	mov	r4, r0
 8005b88:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d055      	beq.n	8005c3c <HAL_TIM_OC_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005b90:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b92:	4938      	ldr	r1, [pc, #224]	; (8005c74 <HAL_TIM_OC_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005b94:	2302      	movs	r3, #2
 8005b96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b9a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005b9c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b9e:	d052      	beq.n	8005c46 <HAL_TIM_OC_Init+0xca>
 8005ba0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005ba4:	d021      	beq.n	8005bea <HAL_TIM_OC_Init+0x6e>
 8005ba6:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005baa:	428a      	cmp	r2, r1
 8005bac:	d01d      	beq.n	8005bea <HAL_TIM_OC_Init+0x6e>
 8005bae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005bb2:	428a      	cmp	r2, r1
 8005bb4:	d019      	beq.n	8005bea <HAL_TIM_OC_Init+0x6e>
 8005bb6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005bba:	428a      	cmp	r2, r1
 8005bbc:	d015      	beq.n	8005bea <HAL_TIM_OC_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bbe:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005bc2:	428a      	cmp	r2, r1
 8005bc4:	d015      	beq.n	8005bf2 <HAL_TIM_OC_Init+0x76>
 8005bc6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005bca:	428a      	cmp	r2, r1
 8005bcc:	d011      	beq.n	8005bf2 <HAL_TIM_OC_Init+0x76>
 8005bce:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005bd2:	428a      	cmp	r2, r1
 8005bd4:	d00d      	beq.n	8005bf2 <HAL_TIM_OC_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bd6:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bd8:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005bda:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005be0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005be2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005be4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005be6:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005be8:	e010      	b.n	8005c0c <HAL_TIM_OC_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005bea:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005bf0:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bf2:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bf4:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bf6:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bfc:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c02:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005c04:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005c06:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c08:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005c0a:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c10:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c14:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005c18:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005c1c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005c20:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c2c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005c30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005c34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005c38:	2000      	movs	r0, #0
}
 8005c3a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8005c3c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8005c40:	f7fe f86a 	bl	8003d18 <HAL_TIM_OC_MspInit>
 8005c44:	e7a4      	b.n	8005b90 <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005c46:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c48:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c4a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005c50:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c56:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c5c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005c5e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c60:	68e3      	ldr	r3, [r4, #12]
 8005c62:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005c64:	6863      	ldr	r3, [r4, #4]
 8005c66:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005c68:	6963      	ldr	r3, [r4, #20]
 8005c6a:	6313      	str	r3, [r2, #48]	; 0x30
 8005c6c:	e7ce      	b.n	8005c0c <HAL_TIM_OC_Init+0x90>
    return HAL_ERROR;
 8005c6e:	2001      	movs	r0, #1
}
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	40010000 	.word	0x40010000

08005c78 <HAL_TIM_PWM_MspInit>:
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop

08005c7c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	d076      	beq.n	8005d6e <HAL_TIM_PWM_Init+0xf2>
{
 8005c80:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005c82:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005c86:	4604      	mov	r4, r0
 8005c88:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d055      	beq.n	8005d3c <HAL_TIM_PWM_Init+0xc0>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c90:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c92:	4938      	ldr	r1, [pc, #224]	; (8005d74 <HAL_TIM_PWM_Init+0xf8>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005c94:	2302      	movs	r3, #2
 8005c96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c9a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8005c9c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c9e:	d052      	beq.n	8005d46 <HAL_TIM_PWM_Init+0xca>
 8005ca0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005ca4:	d021      	beq.n	8005cea <HAL_TIM_PWM_Init+0x6e>
 8005ca6:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005caa:	428a      	cmp	r2, r1
 8005cac:	d01d      	beq.n	8005cea <HAL_TIM_PWM_Init+0x6e>
 8005cae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005cb2:	428a      	cmp	r2, r1
 8005cb4:	d019      	beq.n	8005cea <HAL_TIM_PWM_Init+0x6e>
 8005cb6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005cba:	428a      	cmp	r2, r1
 8005cbc:	d015      	beq.n	8005cea <HAL_TIM_PWM_Init+0x6e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cbe:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005cc2:	428a      	cmp	r2, r1
 8005cc4:	d015      	beq.n	8005cf2 <HAL_TIM_PWM_Init+0x76>
 8005cc6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005cca:	428a      	cmp	r2, r1
 8005ccc:	d011      	beq.n	8005cf2 <HAL_TIM_PWM_Init+0x76>
 8005cce:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005cd2:	428a      	cmp	r2, r1
 8005cd4:	d00d      	beq.n	8005cf2 <HAL_TIM_PWM_Init+0x76>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cd6:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cd8:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8005cda:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ce0:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8005ce2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ce4:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005ce6:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ce8:	e010      	b.n	8005d0c <HAL_TIM_PWM_Init+0x90>
    tmpcr1 |= Structure->CounterMode;
 8005cea:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005cf0:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cf2:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cf4:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cf6:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cfc:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d02:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8005d04:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005d06:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d08:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005d0a:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d10:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d14:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005d18:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d1c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d20:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d2c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005d30:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005d34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005d38:	2000      	movs	r0, #0
}
 8005d3a:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 8005d3c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005d40:	f7ff ff9a 	bl	8005c78 <HAL_TIM_PWM_MspInit>
 8005d44:	e7a4      	b.n	8005c90 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8005d46:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d48:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d4a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005d50:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d56:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d5c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8005d5e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d60:	68e3      	ldr	r3, [r4, #12]
 8005d62:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005d64:	6863      	ldr	r3, [r4, #4]
 8005d66:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005d68:	6963      	ldr	r3, [r4, #20]
 8005d6a:	6313      	str	r3, [r2, #48]	; 0x30
 8005d6c:	e7ce      	b.n	8005d0c <HAL_TIM_PWM_Init+0x90>
    return HAL_ERROR;
 8005d6e:	2001      	movs	r0, #1
}
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40010000 	.word	0x40010000

08005d78 <HAL_TIM_PWM_Start>:
 8005d78:	2900      	cmp	r1, #0
 8005d7a:	d136      	bne.n	8005dea <HAL_TIM_PWM_Start+0x72>
 8005d7c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d13a      	bne.n	8005dfa <HAL_TIM_PWM_Start+0x82>
 8005d84:	2302      	movs	r3, #2
 8005d86:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
 8005d8a:	6803      	ldr	r3, [r0, #0]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	6a18      	ldr	r0, [r3, #32]
 8005d90:	f001 011f 	and.w	r1, r1, #31
 8005d94:	fa02 f101 	lsl.w	r1, r2, r1
 8005d98:	ea20 0001 	bic.w	r0, r0, r1
 8005d9c:	b410      	push	{r4}
 8005d9e:	6218      	str	r0, [r3, #32]
 8005da0:	6a1a      	ldr	r2, [r3, #32]
 8005da2:	4c27      	ldr	r4, [pc, #156]	; (8005e40 <HAL_TIM_PWM_Start+0xc8>)
 8005da4:	4311      	orrs	r1, r2
 8005da6:	42a3      	cmp	r3, r4
 8005da8:	6219      	str	r1, [r3, #32]
 8005daa:	d02c      	beq.n	8005e06 <HAL_TIM_PWM_Start+0x8e>
 8005dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db0:	d00e      	beq.n	8005dd0 <HAL_TIM_PWM_Start+0x58>
 8005db2:	4a24      	ldr	r2, [pc, #144]	; (8005e44 <HAL_TIM_PWM_Start+0xcc>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d00b      	beq.n	8005dd0 <HAL_TIM_PWM_Start+0x58>
 8005db8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d007      	beq.n	8005dd0 <HAL_TIM_PWM_Start+0x58>
 8005dc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d003      	beq.n	8005dd0 <HAL_TIM_PWM_Start+0x58>
 8005dc8:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d104      	bne.n	8005dda <HAL_TIM_PWM_Start+0x62>
 8005dd0:	689a      	ldr	r2, [r3, #8]
 8005dd2:	f002 0207 	and.w	r2, r2, #7
 8005dd6:	2a06      	cmp	r2, #6
 8005dd8:	d01e      	beq.n	8005e18 <HAL_TIM_PWM_Start+0xa0>
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005de0:	f042 0201 	orr.w	r2, r2, #1
 8005de4:	2000      	movs	r0, #0
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	4770      	bx	lr
 8005dea:	2904      	cmp	r1, #4
 8005dec:	d018      	beq.n	8005e20 <HAL_TIM_PWM_Start+0xa8>
 8005dee:	2908      	cmp	r1, #8
 8005df0:	d01e      	beq.n	8005e30 <HAL_TIM_PWM_Start+0xb8>
 8005df2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d001      	beq.n	8005dfe <HAL_TIM_PWM_Start+0x86>
 8005dfa:	2001      	movs	r0, #1
 8005dfc:	4770      	bx	lr
 8005dfe:	2302      	movs	r3, #2
 8005e00:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8005e04:	e7c1      	b.n	8005d8a <HAL_TIM_PWM_Start+0x12>
 8005e06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e0c:	645a      	str	r2, [r3, #68]	; 0x44
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	f002 0207 	and.w	r2, r2, #7
 8005e14:	2a06      	cmp	r2, #6
 8005e16:	d1e0      	bne.n	8005dda <HAL_TIM_PWM_Start+0x62>
 8005e18:	2000      	movs	r0, #0
 8005e1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d1e8      	bne.n	8005dfa <HAL_TIM_PWM_Start+0x82>
 8005e28:	2302      	movs	r3, #2
 8005e2a:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 8005e2e:	e7ac      	b.n	8005d8a <HAL_TIM_PWM_Start+0x12>
 8005e30:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d1e0      	bne.n	8005dfa <HAL_TIM_PWM_Start+0x82>
 8005e38:	2302      	movs	r3, #2
 8005e3a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8005e3e:	e7a4      	b.n	8005d8a <HAL_TIM_PWM_Start+0x12>
 8005e40:	40010000 	.word	0x40010000
 8005e44:	40000400 	.word	0x40000400

08005e48 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	f000 80a5 	beq.w	8005f98 <HAL_TIM_Encoder_Init+0x150>
{
 8005e4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005e52:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005e56:	460d      	mov	r5, r1
 8005e58:	4604      	mov	r4, r0
 8005e5a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	f000 8081 	beq.w	8005f66 <HAL_TIM_Encoder_Init+0x11e>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005e64:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e66:	494d      	ldr	r1, [pc, #308]	; (8005f9c <HAL_TIM_Encoder_Init+0x154>)
  htim->State = HAL_TIM_STATE_BUSY;
 8005e68:	2202      	movs	r2, #2
 8005e6a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005e6e:	689a      	ldr	r2, [r3, #8]
 8005e70:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e74:	f022 0207 	bic.w	r2, r2, #7
 8005e78:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e7a:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8005e7c:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e7e:	d077      	beq.n	8005f70 <HAL_TIM_Encoder_Init+0x128>
 8005e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e84:	d021      	beq.n	8005eca <HAL_TIM_Encoder_Init+0x82>
 8005e86:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8005e8a:	428b      	cmp	r3, r1
 8005e8c:	d01d      	beq.n	8005eca <HAL_TIM_Encoder_Init+0x82>
 8005e8e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005e92:	428b      	cmp	r3, r1
 8005e94:	d019      	beq.n	8005eca <HAL_TIM_Encoder_Init+0x82>
 8005e96:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005e9a:	428b      	cmp	r3, r1
 8005e9c:	d015      	beq.n	8005eca <HAL_TIM_Encoder_Init+0x82>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e9e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8005ea2:	428b      	cmp	r3, r1
 8005ea4:	d015      	beq.n	8005ed2 <HAL_TIM_Encoder_Init+0x8a>
 8005ea6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005eaa:	428b      	cmp	r3, r1
 8005eac:	d011      	beq.n	8005ed2 <HAL_TIM_Encoder_Init+0x8a>
 8005eae:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005eb2:	428b      	cmp	r3, r1
 8005eb4:	d00d      	beq.n	8005ed2 <HAL_TIM_Encoder_Init+0x8a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005eb6:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005eb8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005eba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ebe:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8005ec0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005ec2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ec4:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005ec6:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ec8:	e010      	b.n	8005eec <HAL_TIM_Encoder_Init+0xa4>
    tmpcr1 |= Structure->CounterMode;
 8005eca:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ecc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005ed0:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ed2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ed4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ed6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005eda:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005edc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ee0:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ee2:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8005ee4:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8005ee6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ee8:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005eea:	6299      	str	r1, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005eec:	2601      	movs	r6, #1
 8005eee:	615e      	str	r6, [r3, #20]
  tmpsmcr = htim->Instance->SMCR;
 8005ef0:	f8d3 c008 	ldr.w	ip, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8005ef4:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005ef6:	69af      	ldr	r7, [r5, #24]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005ef8:	692a      	ldr	r2, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005efa:	69e8      	ldr	r0, [r5, #28]
  tmpsmcr |= sConfig->EncoderMode;
 8005efc:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f00:	f421 7840 	bic.w	r8, r1, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f04:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f06:	0112      	lsls	r2, r2, #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f08:	ea41 2707 	orr.w	r7, r1, r7, lsl #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f0c:	68e9      	ldr	r1, [r5, #12]
 8005f0e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8005f12:	430a      	orrs	r2, r1
 8005f14:	6a29      	ldr	r1, [r5, #32]
  tmpccer = htim->Instance->CCER;
 8005f16:	6a18      	ldr	r0, [r3, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f18:	f028 0803 	bic.w	r8, r8, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f1c:	ea47 0708 	orr.w	r7, r7, r8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f20:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005f24:	f8d5 8014 	ldr.w	r8, [r5, #20]
 8005f28:	6869      	ldr	r1, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f2a:	f427 477c 	bic.w	r7, r7, #64512	; 0xfc00
 8005f2e:	f027 07fc 	bic.w	r7, r7, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005f32:	f020 00aa 	bic.w	r0, r0, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005f36:	ea41 1108 	orr.w	r1, r1, r8, lsl #4
 8005f3a:	4301      	orrs	r1, r0
  tmpsmcr |= sConfig->EncoderMode;
 8005f3c:	ea4c 050e 	orr.w	r5, ip, lr
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f40:	433a      	orrs	r2, r7
  htim->Instance->SMCR = tmpsmcr;
 8005f42:	609d      	str	r5, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8005f44:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 8005f46:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f48:	f884 6046 	strb.w	r6, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f4c:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f50:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f54:	f884 6042 	strb.w	r6, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f58:	f884 6043 	strb.w	r6, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8005f5c:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  return HAL_OK;
 8005f60:	2000      	movs	r0, #0
}
 8005f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    htim->Lock = HAL_UNLOCKED;
 8005f66:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8005f6a:	f7fd fe9d 	bl	8003ca8 <HAL_TIM_Encoder_MspInit>
 8005f6e:	e779      	b.n	8005e64 <HAL_TIM_Encoder_Init+0x1c>
    tmpcr1 |= Structure->CounterMode;
 8005f70:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f72:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f74:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005f78:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f7a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f7e:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f80:	69a1      	ldr	r1, [r4, #24]
 8005f82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f86:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8005f88:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f8a:	68e2      	ldr	r2, [r4, #12]
 8005f8c:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005f8e:	6862      	ldr	r2, [r4, #4]
 8005f90:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005f92:	6962      	ldr	r2, [r4, #20]
 8005f94:	631a      	str	r2, [r3, #48]	; 0x30
 8005f96:	e7a9      	b.n	8005eec <HAL_TIM_Encoder_Init+0xa4>
    return HAL_ERROR;
 8005f98:	2001      	movs	r0, #1
}
 8005f9a:	4770      	bx	lr
 8005f9c:	40010000 	.word	0x40010000

08005fa0 <HAL_TIM_Encoder_Start>:
{
 8005fa0:	b430      	push	{r4, r5}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005fa2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005fa6:	f890 203f 	ldrb.w	r2, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005faa:	f890 4042 	ldrb.w	r4, [r0, #66]	; 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005fae:	f890 5043 	ldrb.w	r5, [r0, #67]	; 0x43
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005fb2:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005fb4:	b2e4      	uxtb	r4, r4
  if (Channel == TIM_CHANNEL_1)
 8005fb6:	b929      	cbnz	r1, 8005fc4 <HAL_TIM_Encoder_Start+0x24>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d022      	beq.n	8006002 <HAL_TIM_Encoder_Start+0x62>
      return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	bc30      	pop	{r4, r5}
 8005fc2:	4770      	bx	lr
  else if (Channel == TIM_CHANNEL_2)
 8005fc4:	2904      	cmp	r1, #4
 8005fc6:	b2d2      	uxtb	r2, r2
 8005fc8:	b2ed      	uxtb	r5, r5
 8005fca:	d032      	beq.n	8006032 <HAL_TIM_Encoder_Start+0x92>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d1f5      	bne.n	8005fbc <HAL_TIM_Encoder_Start+0x1c>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005fd0:	2a01      	cmp	r2, #1
 8005fd2:	d1f4      	bne.n	8005fbe <HAL_TIM_Encoder_Start+0x1e>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005fd4:	2c01      	cmp	r4, #1
 8005fd6:	d1f2      	bne.n	8005fbe <HAL_TIM_Encoder_Start+0x1e>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005fd8:	2d01      	cmp	r5, #1
 8005fda:	d1f0      	bne.n	8005fbe <HAL_TIM_Encoder_Start+0x1e>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fdc:	2202      	movs	r2, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005fde:	6803      	ldr	r3, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fe0:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fe4:	f880 203f 	strb.w	r2, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fe8:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fec:	f880 2043 	strb.w	r2, [r0, #67]	; 0x43
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ff0:	6a1a      	ldr	r2, [r3, #32]
 8005ff2:	f022 0201 	bic.w	r2, r2, #1
 8005ff6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ff8:	6a1a      	ldr	r2, [r3, #32]
 8005ffa:	f042 0201 	orr.w	r2, r2, #1
 8005ffe:	621a      	str	r2, [r3, #32]
 8006000:	e021      	b.n	8006046 <HAL_TIM_Encoder_Start+0xa6>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006002:	2c01      	cmp	r4, #1
 8006004:	d1db      	bne.n	8005fbe <HAL_TIM_Encoder_Start+0x1e>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006006:	6803      	ldr	r3, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006008:	2202      	movs	r2, #2
 800600a:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800600e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  TIMx->CCER &= ~tmp;
 8006012:	6a1a      	ldr	r2, [r3, #32]
 8006014:	f022 0201 	bic.w	r2, r2, #1
 8006018:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800601a:	6a1a      	ldr	r2, [r3, #32]
 800601c:	f042 0201 	orr.w	r2, r2, #1
 8006020:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	f042 0201 	orr.w	r2, r2, #1
 8006028:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	bc30      	pop	{r4, r5}
 8006030:	4770      	bx	lr
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006032:	2a01      	cmp	r2, #1
 8006034:	d1c2      	bne.n	8005fbc <HAL_TIM_Encoder_Start+0x1c>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006036:	2d01      	cmp	r5, #1
 8006038:	d1c0      	bne.n	8005fbc <HAL_TIM_Encoder_Start+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800603a:	2202      	movs	r2, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800603c:	6803      	ldr	r3, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800603e:	f880 203f 	strb.w	r2, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006042:	f880 2043 	strb.w	r2, [r0, #67]	; 0x43
  TIMx->CCER &= ~tmp;
 8006046:	6a1a      	ldr	r2, [r3, #32]
 8006048:	f022 0210 	bic.w	r2, r2, #16
 800604c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800604e:	6a1a      	ldr	r2, [r3, #32]
 8006050:	f042 0210 	orr.w	r2, r2, #16
 8006054:	621a      	str	r2, [r3, #32]
}
 8006056:	e7e4      	b.n	8006022 <HAL_TIM_Encoder_Start+0x82>

08006058 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8006058:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800605c:	2b01      	cmp	r3, #1
 800605e:	f000 809a 	beq.w	8006196 <HAL_TIM_OC_ConfigChannel+0x13e>
 8006062:	2301      	movs	r3, #1
{
 8006064:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006066:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800606a:	2a0c      	cmp	r2, #12
 800606c:	d808      	bhi.n	8006080 <HAL_TIM_OC_ConfigChannel+0x28>
 800606e:	e8df f002 	tbb	[pc, r2]
 8006072:	072f      	.short	0x072f
 8006074:	07500707 	.word	0x07500707
 8006078:	07710707 	.word	0x07710707
 800607c:	0707      	.short	0x0707
 800607e:	0d          	.byte	0x0d
 800607f:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006080:	2200      	movs	r2, #0
  __HAL_LOCK(htim);
 8006082:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8006084:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8006088:	4618      	mov	r0, r3
 800608a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800608c:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800608e:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006092:	6a13      	ldr	r3, [r2, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006094:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006096:	4e5a      	ldr	r6, [pc, #360]	; (8006200 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006098:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800609c:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800609e:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80060a0:	6853      	ldr	r3, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 80060a2:	69d5      	ldr	r5, [r2, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80060a4:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060a8:	f425 45e6 	bic.w	r5, r5, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ac:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060ae:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060b2:	ea45 2507 	orr.w	r5, r5, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060b6:	f000 808e 	beq.w	80061d6 <HAL_TIM_OC_ConfigChannel+0x17e>
  TIMx->CCR4 = OC_Config->Pulse;
 80060ba:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80060bc:	6053      	str	r3, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 80060be:	61d5      	str	r5, [r2, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80060c0:	6411      	str	r1, [r2, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80060c2:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 80060c4:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80060c6:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80060c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060d0:	6802      	ldr	r2, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 80060d2:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060d6:	6a13      	ldr	r3, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 80060d8:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060da:	4e49      	ldr	r6, [pc, #292]	; (8006200 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060dc:	f023 0301 	bic.w	r3, r3, #1
 80060e0:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 80060e2:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80060e4:	6853      	ldr	r3, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 80060e6:	6995      	ldr	r5, [r2, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 80060e8:	f024 0402 	bic.w	r4, r4, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060ec:	f025 0573 	bic.w	r5, r5, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060f0:	42b2      	cmp	r2, r6
  tmpccer |= OC_Config->OCPolarity;
 80060f2:	ea44 040e 	orr.w	r4, r4, lr
  tmpccmrx |= OC_Config->OCMode;
 80060f6:	ea45 0507 	orr.w	r5, r5, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060fa:	d04f      	beq.n	800619c <HAL_TIM_OC_ConfigChannel+0x144>
  TIMx->CCR1 = OC_Config->Pulse;
 80060fc:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80060fe:	6053      	str	r3, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006100:	6195      	str	r5, [r2, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8006102:	6351      	str	r1, [r2, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8006104:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8006106:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006108:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800610a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 800610e:	4618      	mov	r0, r3
 8006110:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006112:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006114:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006118:	6a15      	ldr	r5, [r2, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800611a:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800611c:	4e38      	ldr	r6, [pc, #224]	; (8006200 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800611e:	f025 0510 	bic.w	r5, r5, #16
 8006122:	6215      	str	r5, [r2, #32]
  tmpccer = TIMx->CCER;
 8006124:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8006126:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR1;
 8006128:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800612a:	f024 0420 	bic.w	r4, r4, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800612e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006132:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006134:	ea44 140e 	orr.w	r4, r4, lr, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006138:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800613c:	d03c      	beq.n	80061b8 <HAL_TIM_OC_ConfigChannel+0x160>
  TIMx->CCR2 = OC_Config->Pulse;
 800613e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006140:	6055      	str	r5, [r2, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006142:	6197      	str	r7, [r2, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006144:	6391      	str	r1, [r2, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006146:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 8006148:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800614a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800614c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8006150:	4618      	mov	r0, r3
 8006152:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006154:	6802      	ldr	r2, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006156:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800615a:	6a15      	ldr	r5, [r2, #32]
  tmpccmrx |= OC_Config->OCMode;
 800615c:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800615e:	4e28      	ldr	r6, [pc, #160]	; (8006200 <HAL_TIM_OC_ConfigChannel+0x1a8>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006160:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8006164:	6215      	str	r5, [r2, #32]
  tmpccer = TIMx->CCER;
 8006166:	6a14      	ldr	r4, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 8006168:	6855      	ldr	r5, [r2, #4]
  tmpccmrx = TIMx->CCMR2;
 800616a:	69d3      	ldr	r3, [r2, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800616c:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006170:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006174:	42b2      	cmp	r2, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006176:	ea44 240e 	orr.w	r4, r4, lr, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 800617a:	ea47 0703 	orr.w	r7, r7, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800617e:	d030      	beq.n	80061e2 <HAL_TIM_OC_ConfigChannel+0x18a>
  TIMx->CCR3 = OC_Config->Pulse;
 8006180:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006182:	6055      	str	r5, [r2, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006184:	61d7      	str	r7, [r2, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8006186:	63d1      	str	r1, [r2, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006188:	6214      	str	r4, [r2, #32]
  __HAL_UNLOCK(htim);
 800618a:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800618c:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800618e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8006192:	4618      	mov	r0, r3
 8006194:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8006196:	2302      	movs	r3, #2
}
 8006198:	4618      	mov	r0, r3
 800619a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800619c:	f423 7c40 	bic.w	ip, r3, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 80061a0:	68cf      	ldr	r7, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 80061a2:	698e      	ldr	r6, [r1, #24]
 80061a4:	694b      	ldr	r3, [r1, #20]
    tmpccer &= ~TIM_CCER_CC1NP;
 80061a6:	f024 0408 	bic.w	r4, r4, #8
    tmpccer |= OC_Config->OCNPolarity;
 80061aa:	433c      	orrs	r4, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 80061ac:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80061ae:	f024 0404 	bic.w	r4, r4, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80061b2:	ea43 030c 	orr.w	r3, r3, ip
 80061b6:	e7a1      	b.n	80060fc <HAL_TIM_OC_ConfigChannel+0xa4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061b8:	e9d1 3605 	ldrd	r3, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061bc:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061c0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80061c2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80061c6:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061ca:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80061cc:	f024 0440 	bic.w	r4, r4, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061d0:	ea4c 0583 	orr.w	r5, ip, r3, lsl #2
 80061d4:	e7b3      	b.n	800613e <HAL_TIM_OC_ConfigChannel+0xe6>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061d6:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80061d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80061dc:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 80061e0:	e76b      	b.n	80060ba <HAL_TIM_OC_ConfigChannel+0x62>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061e2:	e9d1 3605 	ldrd	r3, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061e6:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061ea:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80061ec:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061f0:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061f4:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80061f6:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061fa:	ea4c 1503 	orr.w	r5, ip, r3, lsl #4
 80061fe:	e7bf      	b.n	8006180 <HAL_TIM_OC_ConfigChannel+0x128>
 8006200:	40010000 	.word	0x40010000

08006204 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8006204:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006208:	2b01      	cmp	r3, #1
 800620a:	f000 80d4 	beq.w	80063b6 <HAL_TIM_PWM_ConfigChannel+0x1b2>
 800620e:	2301      	movs	r3, #1
{
 8006210:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006212:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8006216:	2a0c      	cmp	r2, #12
 8006218:	d808      	bhi.n	800622c <HAL_TIM_PWM_ConfigChannel+0x28>
 800621a:	e8df f002 	tbb	[pc, r2]
 800621e:	073e      	.short	0x073e
 8006220:	076d0707 	.word	0x076d0707
 8006224:	079d0707 	.word	0x079d0707
 8006228:	0707      	.short	0x0707
 800622a:	0d          	.byte	0x0d
 800622b:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 800622c:	2200      	movs	r2, #0
  __HAL_LOCK(htim);
 800622e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8006230:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8006234:	4618      	mov	r0, r3
 8006236:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006238:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800623a:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800623c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800623e:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006240:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 8006420 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006244:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8006248:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800624a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800624c:	f8d3 e004 	ldr.w	lr, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8006250:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8006252:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006256:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800625a:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800625c:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006260:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006264:	f000 80c7 	beq.w	80063f6 <HAL_TIM_PWM_ConfigChannel+0x1f2>
  TIMx->CCR4 = OC_Config->Pulse;
 8006268:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800626a:	f8c3 e004 	str.w	lr, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800626e:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006270:	641d      	str	r5, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8006272:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006274:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006276:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006278:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 800627c:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800627e:	69d9      	ldr	r1, [r3, #28]
 8006280:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006284:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006286:	69da      	ldr	r2, [r3, #28]
 8006288:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800628c:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 800628e:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006290:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8006292:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8006296:	4618      	mov	r0, r3
 8006298:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800629a:	6803      	ldr	r3, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 800629c:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062a0:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80062a2:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062a4:	4e5e      	ldr	r6, [pc, #376]	; (8006420 <HAL_TIM_PWM_ConfigChannel+0x21c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062a6:	f025 0501 	bic.w	r5, r5, #1
 80062aa:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80062ac:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80062ae:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80062b2:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 80062b4:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062b8:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062bc:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 80062be:	ea42 020e 	orr.w	r2, r2, lr
  tmpccmrx |= OC_Config->OCMode;
 80062c2:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062c6:	d079      	beq.n	80063bc <HAL_TIM_PWM_ConfigChannel+0x1b8>
  TIMx->CCR1 = OC_Config->Pulse;
 80062c8:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80062ca:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80062ce:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80062d0:	635d      	str	r5, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80062d2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062d4:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062d6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062d8:	f044 0408 	orr.w	r4, r4, #8
 80062dc:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062de:	6999      	ldr	r1, [r3, #24]
 80062e0:	f021 0104 	bic.w	r1, r1, #4
 80062e4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062e6:	699a      	ldr	r2, [r3, #24]
 80062e8:	432a      	orrs	r2, r5
 80062ea:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80062ec:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80062ee:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80062f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062f8:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062fa:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062fc:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062fe:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006300:	f8df e11c 	ldr.w	lr, [pc, #284]	; 8006420 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006304:	f025 0510 	bic.w	r5, r5, #16
 8006308:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800630a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800630c:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8006310:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8006312:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006316:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800631a:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800631c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006320:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006324:	d058      	beq.n	80063d8 <HAL_TIM_PWM_ConfigChannel+0x1d4>
  TIMx->CCR2 = OC_Config->Pulse;
 8006326:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006328:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 800632c:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800632e:	639d      	str	r5, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8006330:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006332:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006334:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006336:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 800633a:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800633c:	6999      	ldr	r1, [r3, #24]
 800633e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8006342:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006344:	699a      	ldr	r2, [r3, #24]
 8006346:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800634a:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800634c:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800634e:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8006350:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 8006354:	4618      	mov	r0, r3
 8006356:	bdf0      	pop	{r4, r5, r6, r7, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006358:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800635a:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800635c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800635e:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006360:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 8006420 <HAL_TIM_PWM_ConfigChannel+0x21c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006364:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8006368:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800636a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800636c:	f8d3 c004 	ldr.w	ip, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8006370:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 8006372:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006376:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800637a:	4573      	cmp	r3, lr
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800637c:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8006380:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006384:	d03d      	beq.n	8006402 <HAL_TIM_PWM_ConfigChannel+0x1fe>
  TIMx->CCR3 = OC_Config->Pulse;
 8006386:	684d      	ldr	r5, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006388:	f8c3 c004 	str.w	ip, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800638c:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800638e:	63dd      	str	r5, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8006390:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006392:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006394:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006396:	f044 0408 	orr.w	r4, r4, #8
 800639a:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800639c:	69d9      	ldr	r1, [r3, #28]
 800639e:	f021 0104 	bic.w	r1, r1, #4
 80063a2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063a4:	69da      	ldr	r2, [r3, #28]
 80063a6:	432a      	orrs	r2, r5
 80063a8:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 80063aa:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80063ac:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80063ae:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 80063b6:	2302      	movs	r3, #2
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	4770      	bx	lr
    tmpcr2 |= OC_Config->OCNIdleState;
 80063bc:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpccer |= OC_Config->OCNPolarity;
 80063c0:	68cf      	ldr	r7, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80063c2:	f022 0208 	bic.w	r2, r2, #8
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063c6:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    tmpccer |= OC_Config->OCNPolarity;
 80063ca:	433a      	orrs	r2, r7
    tmpcr2 |= OC_Config->OCNIdleState;
 80063cc:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ce:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80063d2:	ea45 0c0c 	orr.w	ip, r5, ip
 80063d6:	e777      	b.n	80062c8 <HAL_TIM_PWM_ConfigChannel+0xc4>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063d8:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063dc:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80063de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80063e2:	f42c 6c40 	bic.w	ip, ip, #3072	; 0xc00
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063e6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063ea:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 80063ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80063f0:	ea4c 0c85 	orr.w	ip, ip, r5, lsl #2
 80063f4:	e797      	b.n	8006326 <HAL_TIM_PWM_ConfigChannel+0x122>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063f6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063f8:	f42e 4e80 	bic.w	lr, lr, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063fc:	ea4e 1e85 	orr.w	lr, lr, r5, lsl #6
 8006400:	e732      	b.n	8006268 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006402:	e9d1 7505 	ldrd	r7, r5, [r1, #20]
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006406:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8006408:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800640c:	f42c 5c40 	bic.w	ip, ip, #12288	; 0x3000
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006410:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006414:	433d      	orrs	r5, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8006416:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800641a:	ea4c 1c05 	orr.w	ip, ip, r5, lsl #4
 800641e:	e7b2      	b.n	8006386 <HAL_TIM_PWM_ConfigChannel+0x182>
 8006420:	40010000 	.word	0x40010000

08006424 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006424:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006428:	2b01      	cmp	r3, #1
 800642a:	d075      	beq.n	8006518 <HAL_TIM_ConfigClockSource+0xf4>
 800642c:	4602      	mov	r2, r0
{
 800642e:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8006430:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8006432:	6814      	ldr	r4, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006434:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8006438:	2001      	movs	r0, #1
 800643a:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800643e:	68a5      	ldr	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8006440:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006442:	f425 457f 	bic.w	r5, r5, #65280	; 0xff00
 8006446:	f025 0577 	bic.w	r5, r5, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 800644a:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 800644c:	60a5      	str	r5, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800644e:	d065      	beq.n	800651c <HAL_TIM_ConfigClockSource+0xf8>
 8006450:	d824      	bhi.n	800649c <HAL_TIM_ConfigClockSource+0x78>
 8006452:	2b40      	cmp	r3, #64	; 0x40
 8006454:	d07c      	beq.n	8006550 <HAL_TIM_ConfigClockSource+0x12c>
 8006456:	d94b      	bls.n	80064f0 <HAL_TIM_ConfigClockSource+0xcc>
 8006458:	2b50      	cmp	r3, #80	; 0x50
 800645a:	d117      	bne.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 800645c:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800645e:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006460:	6848      	ldr	r0, [r1, #4]
 8006462:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006464:	f026 0601 	bic.w	r6, r6, #1
 8006468:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800646a:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800646c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006470:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006474:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006476:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800647a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800647c:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800647e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006484:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8006488:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800648a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800648c:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800648e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006490:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006494:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8006498:	bcf0      	pop	{r4, r5, r6, r7}
 800649a:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800649c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a0:	d038      	beq.n	8006514 <HAL_TIM_ConfigClockSource+0xf0>
 80064a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064a6:	d110      	bne.n	80064ca <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a8:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80064ac:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80064ae:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064b0:	432b      	orrs	r3, r5
 80064b2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064b6:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064ba:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80064bc:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80064be:	68a3      	ldr	r3, [r4, #8]
 80064c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064c4:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80064c6:	2000      	movs	r0, #0
      break;
 80064c8:	e7e0      	b.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80064ca:	2b70      	cmp	r3, #112	; 0x70
 80064cc:	d1de      	bne.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064ce:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 80064d2:	68c8      	ldr	r0, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 80064d4:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064d6:	432b      	orrs	r3, r5
 80064d8:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064dc:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064e0:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80064e2:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80064e4:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064e6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80064ea:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80064ec:	2000      	movs	r0, #0
      break;
 80064ee:	e7cd      	b.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 80064f0:	2b20      	cmp	r3, #32
 80064f2:	d002      	beq.n	80064fa <HAL_TIM_ConfigClockSource+0xd6>
 80064f4:	d90a      	bls.n	800650c <HAL_TIM_ConfigClockSource+0xe8>
 80064f6:	2b30      	cmp	r3, #48	; 0x30
 80064f8:	d1c8      	bne.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 80064fa:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80064fc:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006500:	430b      	orrs	r3, r1
 8006502:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8006506:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006508:	2000      	movs	r0, #0
}
 800650a:	e7bf      	b.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 800650c:	f033 0110 	bics.w	r1, r3, #16
 8006510:	d1bc      	bne.n	800648c <HAL_TIM_ConfigClockSource+0x68>
 8006512:	e7f2      	b.n	80064fa <HAL_TIM_ConfigClockSource+0xd6>
  HAL_StatusTypeDef status = HAL_OK;
 8006514:	2000      	movs	r0, #0
 8006516:	e7b9      	b.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  __HAL_LOCK(htim);
 8006518:	2002      	movs	r0, #2
}
 800651a:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800651c:	6a20      	ldr	r0, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800651e:	684d      	ldr	r5, [r1, #4]
 8006520:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006522:	f020 0010 	bic.w	r0, r0, #16
 8006526:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006528:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 800652a:	6a23      	ldr	r3, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800652c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006530:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006534:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006538:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800653c:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800653e:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006540:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006546:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800654a:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800654c:	2000      	movs	r0, #0
}
 800654e:	e79d      	b.n	800648c <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 8006550:	6a25      	ldr	r5, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006552:	6a26      	ldr	r6, [r4, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006554:	6848      	ldr	r0, [r1, #4]
 8006556:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006558:	f026 0601 	bic.w	r6, r6, #1
 800655c:	6226      	str	r6, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800655e:	69a3      	ldr	r3, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006560:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006564:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccer |= TIM_ICPolarity;
 8006568:	4301      	orrs	r1, r0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800656a:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800656e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006570:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006572:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006578:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800657c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800657e:	2000      	movs	r0, #0
}
 8006580:	e784      	b.n	800648c <HAL_TIM_ConfigClockSource+0x68>
 8006582:	bf00      	nop

08006584 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006584:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006588:	2b01      	cmp	r3, #1
 800658a:	d02e      	beq.n	80065ea <HAL_TIMEx_MasterConfigSynchronization+0x66>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800658c:	6803      	ldr	r3, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800658e:	2202      	movs	r2, #2
{
 8006590:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8006592:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8006596:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006598:	680c      	ldr	r4, [r1, #0]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800659a:	4d15      	ldr	r5, [pc, #84]	; (80065f0 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800659c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80065a0:	4322      	orrs	r2, r4
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a2:	42ab      	cmp	r3, r5
  tmpsmcr = htim->Instance->SMCR;
 80065a4:	689c      	ldr	r4, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 80065a6:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065a8:	d011      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80065aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065ae:	d00e      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80065b0:	4a10      	ldr	r2, [pc, #64]	; (80065f4 <HAL_TIMEx_MasterConfigSynchronization+0x70>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d00b      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80065b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d007      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80065be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d003      	beq.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80065c6:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d104      	bne.n	80065d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065ce:	684a      	ldr	r2, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065d0:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065d4:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065d6:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80065d8:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80065da:	2201      	movs	r2, #1
 80065dc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80065e0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 80065e4:	bc30      	pop	{r4, r5}
  return HAL_OK;
 80065e6:	4618      	mov	r0, r3
}
 80065e8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80065ea:	2002      	movs	r0, #2
}
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	40010000 	.word	0x40010000
 80065f4:	40000400 	.word	0x40000400

080065f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d022      	beq.n	8006646 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
{
 8006600:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006602:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 8006606:	4604      	mov	r4, r0
 8006608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800660c:	e9d1 2000 	ldrd	r2, r0, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006610:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006612:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006616:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006618:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800661c:	e9d1 5004 	ldrd	r5, r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006620:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006622:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006626:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006628:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800662c:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800662e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006630:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006632:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006636:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8006638:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 800663a:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800663c:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 8006640:	4608      	mov	r0, r1
}
 8006642:	bc30      	pop	{r4, r5}
 8006644:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006646:	2002      	movs	r0, #2
}
 8006648:	4770      	bx	lr
 800664a:	bf00      	nop

0800664c <HAL_HalfDuplex_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 800664c:	2800      	cmp	r0, #0
 800664e:	f000 8094 	beq.w	800677a <HAL_HalfDuplex_Init+0x12e>
{
 8006652:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006654:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006658:	4604      	mov	r4, r0
 800665a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800665e:	2b00      	cmp	r3, #0
 8006660:	f000 8086 	beq.w	8006770 <HAL_HalfDuplex_Init+0x124>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006664:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006666:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8006668:	2224      	movs	r2, #36	; 0x24
 800666a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800666e:	68d8      	ldr	r0, [r3, #12]
 8006670:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006674:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8006678:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800667a:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800667c:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800667e:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8006682:	4329      	orrs	r1, r5
 8006684:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8006686:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006688:	6965      	ldr	r5, [r4, #20]
 800668a:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 800668c:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006690:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8006692:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006696:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8006698:	430a      	orrs	r2, r1
 800669a:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800669c:	695a      	ldr	r2, [r3, #20]
 800669e:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066a0:	4937      	ldr	r1, [pc, #220]	; (8006780 <HAL_HalfDuplex_Init+0x134>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066a2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80066a6:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066a8:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066aa:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066ac:	d039      	beq.n	8006722 <HAL_HalfDuplex_Init+0xd6>
 80066ae:	4a35      	ldr	r2, [pc, #212]	; (8006784 <HAL_HalfDuplex_Init+0x138>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d036      	beq.n	8006722 <HAL_HalfDuplex_Init+0xd6>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066b4:	f7fe fd4a 	bl	800514c <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066b8:	69e3      	ldr	r3, [r4, #28]
 80066ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066be:	d036      	beq.n	800672e <HAL_HalfDuplex_Init+0xe2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066c0:	6863      	ldr	r3, [r4, #4]
 80066c2:	4e31      	ldr	r6, [pc, #196]	; (8006788 <HAL_HalfDuplex_Init+0x13c>)
 80066c4:	2119      	movs	r1, #25
 80066c6:	009a      	lsls	r2, r3, #2
 80066c8:	fba0 0101 	umull	r0, r1, r0, r1
 80066cc:	0f9b      	lsrs	r3, r3, #30
 80066ce:	f7fa fae3 	bl	8000c98 <__aeabi_uldivmod>
 80066d2:	fba6 2500 	umull	r2, r5, r6, r0
 80066d6:	096d      	lsrs	r5, r5, #5
 80066d8:	2164      	movs	r1, #100	; 0x64
 80066da:	fb01 0215 	mls	r2, r1, r5, r0
 80066de:	0112      	lsls	r2, r2, #4
 80066e0:	3232      	adds	r2, #50	; 0x32
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	fba6 1202 	umull	r1, r2, r6, r2
 80066e8:	012d      	lsls	r5, r5, #4
 80066ea:	eb05 1252 	add.w	r2, r5, r2, lsr #5
 80066ee:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066f0:	691a      	ldr	r2, [r3, #16]
 80066f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066f6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80066f8:	695a      	ldr	r2, [r3, #20]
 80066fa:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80066fe:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006700:	695a      	ldr	r2, [r3, #20]
 8006702:	f042 0208 	orr.w	r2, r2, #8
 8006706:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8006708:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800670a:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 800670c:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 800670e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006712:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006714:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006716:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800671a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  return HAL_OK;
 800671e:	4628      	mov	r0, r5
}
 8006720:	bd70      	pop	{r4, r5, r6, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 8006722:	f7fe fd23 	bl	800516c <HAL_RCC_GetPCLK2Freq>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006726:	69e3      	ldr	r3, [r4, #28]
 8006728:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800672c:	d1c8      	bne.n	80066c0 <HAL_HalfDuplex_Init+0x74>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800672e:	6862      	ldr	r2, [r4, #4]
 8006730:	4e15      	ldr	r6, [pc, #84]	; (8006788 <HAL_HalfDuplex_Init+0x13c>)
 8006732:	1892      	adds	r2, r2, r2
 8006734:	f04f 0300 	mov.w	r3, #0
 8006738:	f04f 0119 	mov.w	r1, #25
 800673c:	415b      	adcs	r3, r3
 800673e:	fba0 0101 	umull	r0, r1, r0, r1
 8006742:	f7fa faa9 	bl	8000c98 <__aeabi_uldivmod>
 8006746:	fba6 2100 	umull	r2, r1, r6, r0
 800674a:	094d      	lsrs	r5, r1, #5
 800674c:	2164      	movs	r1, #100	; 0x64
 800674e:	fb01 0215 	mls	r2, r1, r5, r0
 8006752:	00d2      	lsls	r2, r2, #3
 8006754:	3232      	adds	r2, #50	; 0x32
 8006756:	fba6 1202 	umull	r1, r2, r6, r2
 800675a:	f3c2 1142 	ubfx	r1, r2, #5, #3
 800675e:	0912      	lsrs	r2, r2, #4
 8006760:	6823      	ldr	r3, [r4, #0]
 8006762:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 8006766:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 800676a:	440a      	add	r2, r1
 800676c:	609a      	str	r2, [r3, #8]
 800676e:	e7bf      	b.n	80066f0 <HAL_HalfDuplex_Init+0xa4>
    huart->Lock = HAL_UNLOCKED;
 8006770:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8006774:	f7fd fb50 	bl	8003e18 <HAL_UART_MspInit>
 8006778:	e774      	b.n	8006664 <HAL_HalfDuplex_Init+0x18>
    return HAL_ERROR;
 800677a:	2001      	movs	r0, #1
}
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	40011000 	.word	0x40011000
 8006784:	40011400 	.word	0x40011400
 8006788:	51eb851f 	.word	0x51eb851f

0800678c <HAL_UART_Transmit>:
{
 800678c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006790:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8006792:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8006796:	2820      	cmp	r0, #32
 8006798:	d177      	bne.n	800688a <HAL_UART_Transmit+0xfe>
    if ((pData == NULL) || (Size == 0U))
 800679a:	4688      	mov	r8, r1
 800679c:	2900      	cmp	r1, #0
 800679e:	d040      	beq.n	8006822 <HAL_UART_Transmit+0x96>
 80067a0:	4617      	mov	r7, r2
 80067a2:	2a00      	cmp	r2, #0
 80067a4:	d03d      	beq.n	8006822 <HAL_UART_Transmit+0x96>
 80067a6:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 80067a8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d06c      	beq.n	800688a <HAL_UART_Transmit+0xfe>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067b0:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 80067b2:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067b4:	f04f 0900 	mov.w	r9, #0
 80067b8:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
    __HAL_LOCK(huart);
 80067bc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    tickstart = HAL_GetTick();
 80067c4:	f7fd fc6c 	bl	80040a0 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067c8:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 80067ca:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80067d0:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80067d2:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067d4:	d05c      	beq.n	8006890 <HAL_UART_Transmit+0x104>
    while (huart->TxXferCount > 0U)
 80067d6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 80067d8:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 80067da:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80067dc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d07e      	beq.n	80068e2 <HAL_UART_Transmit+0x156>
 80067e4:	6822      	ldr	r2, [r4, #0]
 80067e6:	1c69      	adds	r1, r5, #1
 80067e8:	d11e      	bne.n	8006828 <HAL_UART_Transmit+0x9c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067ea:	6813      	ldr	r3, [r2, #0]
 80067ec:	061b      	lsls	r3, r3, #24
 80067ee:	d5fc      	bpl.n	80067ea <HAL_UART_Transmit+0x5e>
      if (pdata8bits == NULL)
 80067f0:	f1b8 0f00 	cmp.w	r8, #0
 80067f4:	d044      	beq.n	8006880 <HAL_UART_Transmit+0xf4>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80067f6:	f818 3b01 	ldrb.w	r3, [r8], #1
 80067fa:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80067fc:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80067fe:	3b01      	subs	r3, #1
 8006800:	b29b      	uxth	r3, r3
 8006802:	84e3      	strh	r3, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006804:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006806:	b29b      	uxth	r3, r3
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1ec      	bne.n	80067e6 <HAL_UART_Transmit+0x5a>
 800680c:	1c68      	adds	r0, r5, #1
 800680e:	d145      	bne.n	800689c <HAL_UART_Transmit+0x110>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006810:	6813      	ldr	r3, [r2, #0]
 8006812:	0659      	lsls	r1, r3, #25
 8006814:	d5fc      	bpl.n	8006810 <HAL_UART_Transmit+0x84>
    huart->gState = HAL_UART_STATE_READY;
 8006816:	2320      	movs	r3, #32
 8006818:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 800681c:	2000      	movs	r0, #0
}
 800681e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8006822:	2001      	movs	r0, #1
}
 8006824:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006828:	6813      	ldr	r3, [r2, #0]
 800682a:	061f      	lsls	r7, r3, #24
 800682c:	d4e0      	bmi.n	80067f0 <HAL_UART_Transmit+0x64>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800682e:	b12d      	cbz	r5, 800683c <HAL_UART_Transmit+0xb0>
 8006830:	f7fd fc36 	bl	80040a0 <HAL_GetTick>
 8006834:	1b80      	subs	r0, r0, r6
 8006836:	4285      	cmp	r5, r0
 8006838:	6822      	ldr	r2, [r4, #0]
 800683a:	d2d4      	bcs.n	80067e6 <HAL_UART_Transmit+0x5a>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	f102 030c 	add.w	r3, r2, #12
 8006840:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006844:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	f102 000c 	add.w	r0, r2, #12
 800684c:	e840 3100 	strex	r1, r3, [r0]
 8006850:	2900      	cmp	r1, #0
 8006852:	d1f3      	bne.n	800683c <HAL_UART_Transmit+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006854:	f102 0314 	add.w	r3, r2, #20
 8006858:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800685c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006860:	f102 0014 	add.w	r0, r2, #20
 8006864:	e840 3100 	strex	r1, r3, [r0]
 8006868:	2900      	cmp	r1, #0
 800686a:	d1f3      	bne.n	8006854 <HAL_UART_Transmit+0xc8>
        huart->gState  = HAL_UART_STATE_READY;
 800686c:	2320      	movs	r3, #32
 800686e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 8006872:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8006876:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      return HAL_TIMEOUT;
 800687a:	2003      	movs	r0, #3
}
 800687c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006880:	f839 3b02 	ldrh.w	r3, [r9], #2
 8006884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006888:	e7b7      	b.n	80067fa <HAL_UART_Transmit+0x6e>
    return HAL_BUSY;
 800688a:	2002      	movs	r0, #2
}
 800688c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d19f      	bne.n	80067d6 <HAL_UART_Transmit+0x4a>
 8006896:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 8006898:	4698      	mov	r8, r3
 800689a:	e79c      	b.n	80067d6 <HAL_UART_Transmit+0x4a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800689c:	6813      	ldr	r3, [r2, #0]
 800689e:	065b      	lsls	r3, r3, #25
 80068a0:	d4b9      	bmi.n	8006816 <HAL_UART_Transmit+0x8a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80068a2:	b12d      	cbz	r5, 80068b0 <HAL_UART_Transmit+0x124>
 80068a4:	f7fd fbfc 	bl	80040a0 <HAL_GetTick>
 80068a8:	1b80      	subs	r0, r0, r6
 80068aa:	4285      	cmp	r5, r0
 80068ac:	6822      	ldr	r2, [r4, #0]
 80068ae:	d2ad      	bcs.n	800680c <HAL_UART_Transmit+0x80>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	f102 030c 	add.w	r3, r2, #12
 80068b4:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068b8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068bc:	f102 000c 	add.w	r0, r2, #12
 80068c0:	e840 3100 	strex	r1, r3, [r0]
 80068c4:	2900      	cmp	r1, #0
 80068c6:	d1f3      	bne.n	80068b0 <HAL_UART_Transmit+0x124>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	f102 0314 	add.w	r3, r2, #20
 80068cc:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068d0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d4:	f102 0014 	add.w	r0, r2, #20
 80068d8:	e840 3100 	strex	r1, r3, [r0]
 80068dc:	2900      	cmp	r1, #0
 80068de:	d1f3      	bne.n	80068c8 <HAL_UART_Transmit+0x13c>
 80068e0:	e7c4      	b.n	800686c <HAL_UART_Transmit+0xe0>
 80068e2:	6822      	ldr	r2, [r4, #0]
 80068e4:	e792      	b.n	800680c <HAL_UART_Transmit+0x80>
 80068e6:	bf00      	nop

080068e8 <__errno>:
 80068e8:	4b01      	ldr	r3, [pc, #4]	; (80068f0 <__errno+0x8>)
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	20002014 	.word	0x20002014

080068f4 <__libc_init_array>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	4d0d      	ldr	r5, [pc, #52]	; (800692c <__libc_init_array+0x38>)
 80068f8:	4c0d      	ldr	r4, [pc, #52]	; (8006930 <__libc_init_array+0x3c>)
 80068fa:	1b64      	subs	r4, r4, r5
 80068fc:	10a4      	asrs	r4, r4, #2
 80068fe:	2600      	movs	r6, #0
 8006900:	42a6      	cmp	r6, r4
 8006902:	d109      	bne.n	8006918 <__libc_init_array+0x24>
 8006904:	4d0b      	ldr	r5, [pc, #44]	; (8006934 <__libc_init_array+0x40>)
 8006906:	4c0c      	ldr	r4, [pc, #48]	; (8006938 <__libc_init_array+0x44>)
 8006908:	f004 fb48 	bl	800af9c <_init>
 800690c:	1b64      	subs	r4, r4, r5
 800690e:	10a4      	asrs	r4, r4, #2
 8006910:	2600      	movs	r6, #0
 8006912:	42a6      	cmp	r6, r4
 8006914:	d105      	bne.n	8006922 <__libc_init_array+0x2e>
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	f855 3b04 	ldr.w	r3, [r5], #4
 800691c:	4798      	blx	r3
 800691e:	3601      	adds	r6, #1
 8006920:	e7ee      	b.n	8006900 <__libc_init_array+0xc>
 8006922:	f855 3b04 	ldr.w	r3, [r5], #4
 8006926:	4798      	blx	r3
 8006928:	3601      	adds	r6, #1
 800692a:	e7f2      	b.n	8006912 <__libc_init_array+0x1e>
 800692c:	0800b720 	.word	0x0800b720
 8006930:	0800b720 	.word	0x0800b720
 8006934:	0800b720 	.word	0x0800b720
 8006938:	0800b724 	.word	0x0800b724

0800693c <memset>:
 800693c:	4402      	add	r2, r0
 800693e:	4603      	mov	r3, r0
 8006940:	4293      	cmp	r3, r2
 8006942:	d100      	bne.n	8006946 <memset+0xa>
 8006944:	4770      	bx	lr
 8006946:	f803 1b01 	strb.w	r1, [r3], #1
 800694a:	e7f9      	b.n	8006940 <memset+0x4>

0800694c <__cvt>:
 800694c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006950:	ec55 4b10 	vmov	r4, r5, d0
 8006954:	2d00      	cmp	r5, #0
 8006956:	460e      	mov	r6, r1
 8006958:	4619      	mov	r1, r3
 800695a:	462b      	mov	r3, r5
 800695c:	bfbb      	ittet	lt
 800695e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006962:	461d      	movlt	r5, r3
 8006964:	2300      	movge	r3, #0
 8006966:	232d      	movlt	r3, #45	; 0x2d
 8006968:	700b      	strb	r3, [r1, #0]
 800696a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800696c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006970:	4691      	mov	r9, r2
 8006972:	f023 0820 	bic.w	r8, r3, #32
 8006976:	bfbc      	itt	lt
 8006978:	4622      	movlt	r2, r4
 800697a:	4614      	movlt	r4, r2
 800697c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006980:	d005      	beq.n	800698e <__cvt+0x42>
 8006982:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006986:	d100      	bne.n	800698a <__cvt+0x3e>
 8006988:	3601      	adds	r6, #1
 800698a:	2102      	movs	r1, #2
 800698c:	e000      	b.n	8006990 <__cvt+0x44>
 800698e:	2103      	movs	r1, #3
 8006990:	ab03      	add	r3, sp, #12
 8006992:	9301      	str	r3, [sp, #4]
 8006994:	ab02      	add	r3, sp, #8
 8006996:	9300      	str	r3, [sp, #0]
 8006998:	ec45 4b10 	vmov	d0, r4, r5
 800699c:	4653      	mov	r3, sl
 800699e:	4632      	mov	r2, r6
 80069a0:	f000 fcea 	bl	8007378 <_dtoa_r>
 80069a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80069a8:	4607      	mov	r7, r0
 80069aa:	d102      	bne.n	80069b2 <__cvt+0x66>
 80069ac:	f019 0f01 	tst.w	r9, #1
 80069b0:	d022      	beq.n	80069f8 <__cvt+0xac>
 80069b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069b6:	eb07 0906 	add.w	r9, r7, r6
 80069ba:	d110      	bne.n	80069de <__cvt+0x92>
 80069bc:	783b      	ldrb	r3, [r7, #0]
 80069be:	2b30      	cmp	r3, #48	; 0x30
 80069c0:	d10a      	bne.n	80069d8 <__cvt+0x8c>
 80069c2:	2200      	movs	r2, #0
 80069c4:	2300      	movs	r3, #0
 80069c6:	4620      	mov	r0, r4
 80069c8:	4629      	mov	r1, r5
 80069ca:	f7fa f885 	bl	8000ad8 <__aeabi_dcmpeq>
 80069ce:	b918      	cbnz	r0, 80069d8 <__cvt+0x8c>
 80069d0:	f1c6 0601 	rsb	r6, r6, #1
 80069d4:	f8ca 6000 	str.w	r6, [sl]
 80069d8:	f8da 3000 	ldr.w	r3, [sl]
 80069dc:	4499      	add	r9, r3
 80069de:	2200      	movs	r2, #0
 80069e0:	2300      	movs	r3, #0
 80069e2:	4620      	mov	r0, r4
 80069e4:	4629      	mov	r1, r5
 80069e6:	f7fa f877 	bl	8000ad8 <__aeabi_dcmpeq>
 80069ea:	b108      	cbz	r0, 80069f0 <__cvt+0xa4>
 80069ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80069f0:	2230      	movs	r2, #48	; 0x30
 80069f2:	9b03      	ldr	r3, [sp, #12]
 80069f4:	454b      	cmp	r3, r9
 80069f6:	d307      	bcc.n	8006a08 <__cvt+0xbc>
 80069f8:	9b03      	ldr	r3, [sp, #12]
 80069fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069fc:	1bdb      	subs	r3, r3, r7
 80069fe:	4638      	mov	r0, r7
 8006a00:	6013      	str	r3, [r2, #0]
 8006a02:	b004      	add	sp, #16
 8006a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a08:	1c59      	adds	r1, r3, #1
 8006a0a:	9103      	str	r1, [sp, #12]
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	e7f0      	b.n	80069f2 <__cvt+0xa6>

08006a10 <__exponent>:
 8006a10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a12:	4603      	mov	r3, r0
 8006a14:	2900      	cmp	r1, #0
 8006a16:	bfb8      	it	lt
 8006a18:	4249      	neglt	r1, r1
 8006a1a:	f803 2b02 	strb.w	r2, [r3], #2
 8006a1e:	bfb4      	ite	lt
 8006a20:	222d      	movlt	r2, #45	; 0x2d
 8006a22:	222b      	movge	r2, #43	; 0x2b
 8006a24:	2909      	cmp	r1, #9
 8006a26:	7042      	strb	r2, [r0, #1]
 8006a28:	dd2a      	ble.n	8006a80 <__exponent+0x70>
 8006a2a:	f10d 0407 	add.w	r4, sp, #7
 8006a2e:	46a4      	mov	ip, r4
 8006a30:	270a      	movs	r7, #10
 8006a32:	46a6      	mov	lr, r4
 8006a34:	460a      	mov	r2, r1
 8006a36:	fb91 f6f7 	sdiv	r6, r1, r7
 8006a3a:	fb07 1516 	mls	r5, r7, r6, r1
 8006a3e:	3530      	adds	r5, #48	; 0x30
 8006a40:	2a63      	cmp	r2, #99	; 0x63
 8006a42:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006a46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	dcf1      	bgt.n	8006a32 <__exponent+0x22>
 8006a4e:	3130      	adds	r1, #48	; 0x30
 8006a50:	f1ae 0502 	sub.w	r5, lr, #2
 8006a54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a58:	1c44      	adds	r4, r0, #1
 8006a5a:	4629      	mov	r1, r5
 8006a5c:	4561      	cmp	r1, ip
 8006a5e:	d30a      	bcc.n	8006a76 <__exponent+0x66>
 8006a60:	f10d 0209 	add.w	r2, sp, #9
 8006a64:	eba2 020e 	sub.w	r2, r2, lr
 8006a68:	4565      	cmp	r5, ip
 8006a6a:	bf88      	it	hi
 8006a6c:	2200      	movhi	r2, #0
 8006a6e:	4413      	add	r3, r2
 8006a70:	1a18      	subs	r0, r3, r0
 8006a72:	b003      	add	sp, #12
 8006a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006a7e:	e7ed      	b.n	8006a5c <__exponent+0x4c>
 8006a80:	2330      	movs	r3, #48	; 0x30
 8006a82:	3130      	adds	r1, #48	; 0x30
 8006a84:	7083      	strb	r3, [r0, #2]
 8006a86:	70c1      	strb	r1, [r0, #3]
 8006a88:	1d03      	adds	r3, r0, #4
 8006a8a:	e7f1      	b.n	8006a70 <__exponent+0x60>

08006a8c <_printf_float>:
 8006a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a90:	ed2d 8b02 	vpush	{d8}
 8006a94:	b08d      	sub	sp, #52	; 0x34
 8006a96:	460c      	mov	r4, r1
 8006a98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006a9c:	4616      	mov	r6, r2
 8006a9e:	461f      	mov	r7, r3
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	f001 fa55 	bl	8007f50 <_localeconv_r>
 8006aa6:	f8d0 a000 	ldr.w	sl, [r0]
 8006aaa:	4650      	mov	r0, sl
 8006aac:	f7f9 fb98 	bl	80001e0 <strlen>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	9305      	str	r3, [sp, #20]
 8006ab8:	f8d8 3000 	ldr.w	r3, [r8]
 8006abc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ac0:	3307      	adds	r3, #7
 8006ac2:	f023 0307 	bic.w	r3, r3, #7
 8006ac6:	f103 0208 	add.w	r2, r3, #8
 8006aca:	f8c8 2000 	str.w	r2, [r8]
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006ad6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006ada:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006ade:	9307      	str	r3, [sp, #28]
 8006ae0:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ae4:	ee08 0a10 	vmov	s16, r0
 8006ae8:	4b9f      	ldr	r3, [pc, #636]	; (8006d68 <_printf_float+0x2dc>)
 8006aea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006aee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006af2:	f7fa f823 	bl	8000b3c <__aeabi_dcmpun>
 8006af6:	bb88      	cbnz	r0, 8006b5c <_printf_float+0xd0>
 8006af8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006afc:	4b9a      	ldr	r3, [pc, #616]	; (8006d68 <_printf_float+0x2dc>)
 8006afe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b02:	f7f9 fffd 	bl	8000b00 <__aeabi_dcmple>
 8006b06:	bb48      	cbnz	r0, 8006b5c <_printf_float+0xd0>
 8006b08:	2200      	movs	r2, #0
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	4640      	mov	r0, r8
 8006b0e:	4649      	mov	r1, r9
 8006b10:	f7f9 ffec 	bl	8000aec <__aeabi_dcmplt>
 8006b14:	b110      	cbz	r0, 8006b1c <_printf_float+0x90>
 8006b16:	232d      	movs	r3, #45	; 0x2d
 8006b18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b1c:	4b93      	ldr	r3, [pc, #588]	; (8006d6c <_printf_float+0x2e0>)
 8006b1e:	4894      	ldr	r0, [pc, #592]	; (8006d70 <_printf_float+0x2e4>)
 8006b20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006b24:	bf94      	ite	ls
 8006b26:	4698      	movls	r8, r3
 8006b28:	4680      	movhi	r8, r0
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	6123      	str	r3, [r4, #16]
 8006b2e:	9b05      	ldr	r3, [sp, #20]
 8006b30:	f023 0204 	bic.w	r2, r3, #4
 8006b34:	6022      	str	r2, [r4, #0]
 8006b36:	f04f 0900 	mov.w	r9, #0
 8006b3a:	9700      	str	r7, [sp, #0]
 8006b3c:	4633      	mov	r3, r6
 8006b3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b40:	4621      	mov	r1, r4
 8006b42:	4628      	mov	r0, r5
 8006b44:	f000 f9d8 	bl	8006ef8 <_printf_common>
 8006b48:	3001      	adds	r0, #1
 8006b4a:	f040 8090 	bne.w	8006c6e <_printf_float+0x1e2>
 8006b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b52:	b00d      	add	sp, #52	; 0x34
 8006b54:	ecbd 8b02 	vpop	{d8}
 8006b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	464b      	mov	r3, r9
 8006b60:	4640      	mov	r0, r8
 8006b62:	4649      	mov	r1, r9
 8006b64:	f7f9 ffea 	bl	8000b3c <__aeabi_dcmpun>
 8006b68:	b140      	cbz	r0, 8006b7c <_printf_float+0xf0>
 8006b6a:	464b      	mov	r3, r9
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	bfbc      	itt	lt
 8006b70:	232d      	movlt	r3, #45	; 0x2d
 8006b72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006b76:	487f      	ldr	r0, [pc, #508]	; (8006d74 <_printf_float+0x2e8>)
 8006b78:	4b7f      	ldr	r3, [pc, #508]	; (8006d78 <_printf_float+0x2ec>)
 8006b7a:	e7d1      	b.n	8006b20 <_printf_float+0x94>
 8006b7c:	6863      	ldr	r3, [r4, #4]
 8006b7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006b82:	9206      	str	r2, [sp, #24]
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	d13f      	bne.n	8006c08 <_printf_float+0x17c>
 8006b88:	2306      	movs	r3, #6
 8006b8a:	6063      	str	r3, [r4, #4]
 8006b8c:	9b05      	ldr	r3, [sp, #20]
 8006b8e:	6861      	ldr	r1, [r4, #4]
 8006b90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b94:	2300      	movs	r3, #0
 8006b96:	9303      	str	r3, [sp, #12]
 8006b98:	ab0a      	add	r3, sp, #40	; 0x28
 8006b9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b9e:	ab09      	add	r3, sp, #36	; 0x24
 8006ba0:	ec49 8b10 	vmov	d0, r8, r9
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	6022      	str	r2, [r4, #0]
 8006ba8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006bac:	4628      	mov	r0, r5
 8006bae:	f7ff fecd 	bl	800694c <__cvt>
 8006bb2:	9b06      	ldr	r3, [sp, #24]
 8006bb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bb6:	2b47      	cmp	r3, #71	; 0x47
 8006bb8:	4680      	mov	r8, r0
 8006bba:	d108      	bne.n	8006bce <_printf_float+0x142>
 8006bbc:	1cc8      	adds	r0, r1, #3
 8006bbe:	db02      	blt.n	8006bc6 <_printf_float+0x13a>
 8006bc0:	6863      	ldr	r3, [r4, #4]
 8006bc2:	4299      	cmp	r1, r3
 8006bc4:	dd41      	ble.n	8006c4a <_printf_float+0x1be>
 8006bc6:	f1ab 0b02 	sub.w	fp, fp, #2
 8006bca:	fa5f fb8b 	uxtb.w	fp, fp
 8006bce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006bd2:	d820      	bhi.n	8006c16 <_printf_float+0x18a>
 8006bd4:	3901      	subs	r1, #1
 8006bd6:	465a      	mov	r2, fp
 8006bd8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006bdc:	9109      	str	r1, [sp, #36]	; 0x24
 8006bde:	f7ff ff17 	bl	8006a10 <__exponent>
 8006be2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006be4:	1813      	adds	r3, r2, r0
 8006be6:	2a01      	cmp	r2, #1
 8006be8:	4681      	mov	r9, r0
 8006bea:	6123      	str	r3, [r4, #16]
 8006bec:	dc02      	bgt.n	8006bf4 <_printf_float+0x168>
 8006bee:	6822      	ldr	r2, [r4, #0]
 8006bf0:	07d2      	lsls	r2, r2, #31
 8006bf2:	d501      	bpl.n	8006bf8 <_printf_float+0x16c>
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d09c      	beq.n	8006b3a <_printf_float+0xae>
 8006c00:	232d      	movs	r3, #45	; 0x2d
 8006c02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c06:	e798      	b.n	8006b3a <_printf_float+0xae>
 8006c08:	9a06      	ldr	r2, [sp, #24]
 8006c0a:	2a47      	cmp	r2, #71	; 0x47
 8006c0c:	d1be      	bne.n	8006b8c <_printf_float+0x100>
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1bc      	bne.n	8006b8c <_printf_float+0x100>
 8006c12:	2301      	movs	r3, #1
 8006c14:	e7b9      	b.n	8006b8a <_printf_float+0xfe>
 8006c16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006c1a:	d118      	bne.n	8006c4e <_printf_float+0x1c2>
 8006c1c:	2900      	cmp	r1, #0
 8006c1e:	6863      	ldr	r3, [r4, #4]
 8006c20:	dd0b      	ble.n	8006c3a <_printf_float+0x1ae>
 8006c22:	6121      	str	r1, [r4, #16]
 8006c24:	b913      	cbnz	r3, 8006c2c <_printf_float+0x1a0>
 8006c26:	6822      	ldr	r2, [r4, #0]
 8006c28:	07d0      	lsls	r0, r2, #31
 8006c2a:	d502      	bpl.n	8006c32 <_printf_float+0x1a6>
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	440b      	add	r3, r1
 8006c30:	6123      	str	r3, [r4, #16]
 8006c32:	65a1      	str	r1, [r4, #88]	; 0x58
 8006c34:	f04f 0900 	mov.w	r9, #0
 8006c38:	e7de      	b.n	8006bf8 <_printf_float+0x16c>
 8006c3a:	b913      	cbnz	r3, 8006c42 <_printf_float+0x1b6>
 8006c3c:	6822      	ldr	r2, [r4, #0]
 8006c3e:	07d2      	lsls	r2, r2, #31
 8006c40:	d501      	bpl.n	8006c46 <_printf_float+0x1ba>
 8006c42:	3302      	adds	r3, #2
 8006c44:	e7f4      	b.n	8006c30 <_printf_float+0x1a4>
 8006c46:	2301      	movs	r3, #1
 8006c48:	e7f2      	b.n	8006c30 <_printf_float+0x1a4>
 8006c4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c50:	4299      	cmp	r1, r3
 8006c52:	db05      	blt.n	8006c60 <_printf_float+0x1d4>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	6121      	str	r1, [r4, #16]
 8006c58:	07d8      	lsls	r0, r3, #31
 8006c5a:	d5ea      	bpl.n	8006c32 <_printf_float+0x1a6>
 8006c5c:	1c4b      	adds	r3, r1, #1
 8006c5e:	e7e7      	b.n	8006c30 <_printf_float+0x1a4>
 8006c60:	2900      	cmp	r1, #0
 8006c62:	bfd4      	ite	le
 8006c64:	f1c1 0202 	rsble	r2, r1, #2
 8006c68:	2201      	movgt	r2, #1
 8006c6a:	4413      	add	r3, r2
 8006c6c:	e7e0      	b.n	8006c30 <_printf_float+0x1a4>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	055a      	lsls	r2, r3, #21
 8006c72:	d407      	bmi.n	8006c84 <_printf_float+0x1f8>
 8006c74:	6923      	ldr	r3, [r4, #16]
 8006c76:	4642      	mov	r2, r8
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d12c      	bne.n	8006cdc <_printf_float+0x250>
 8006c82:	e764      	b.n	8006b4e <_printf_float+0xc2>
 8006c84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c88:	f240 80e0 	bls.w	8006e4c <_printf_float+0x3c0>
 8006c8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c90:	2200      	movs	r2, #0
 8006c92:	2300      	movs	r3, #0
 8006c94:	f7f9 ff20 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	d034      	beq.n	8006d06 <_printf_float+0x27a>
 8006c9c:	4a37      	ldr	r2, [pc, #220]	; (8006d7c <_printf_float+0x2f0>)
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f af51 	beq.w	8006b4e <_printf_float+0xc2>
 8006cac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	db02      	blt.n	8006cba <_printf_float+0x22e>
 8006cb4:	6823      	ldr	r3, [r4, #0]
 8006cb6:	07d8      	lsls	r0, r3, #31
 8006cb8:	d510      	bpl.n	8006cdc <_printf_float+0x250>
 8006cba:	ee18 3a10 	vmov	r3, s16
 8006cbe:	4652      	mov	r2, sl
 8006cc0:	4631      	mov	r1, r6
 8006cc2:	4628      	mov	r0, r5
 8006cc4:	47b8      	blx	r7
 8006cc6:	3001      	adds	r0, #1
 8006cc8:	f43f af41 	beq.w	8006b4e <_printf_float+0xc2>
 8006ccc:	f04f 0800 	mov.w	r8, #0
 8006cd0:	f104 091a 	add.w	r9, r4, #26
 8006cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	4543      	cmp	r3, r8
 8006cda:	dc09      	bgt.n	8006cf0 <_printf_float+0x264>
 8006cdc:	6823      	ldr	r3, [r4, #0]
 8006cde:	079b      	lsls	r3, r3, #30
 8006ce0:	f100 8105 	bmi.w	8006eee <_printf_float+0x462>
 8006ce4:	68e0      	ldr	r0, [r4, #12]
 8006ce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ce8:	4298      	cmp	r0, r3
 8006cea:	bfb8      	it	lt
 8006cec:	4618      	movlt	r0, r3
 8006cee:	e730      	b.n	8006b52 <_printf_float+0xc6>
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	464a      	mov	r2, r9
 8006cf4:	4631      	mov	r1, r6
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	47b8      	blx	r7
 8006cfa:	3001      	adds	r0, #1
 8006cfc:	f43f af27 	beq.w	8006b4e <_printf_float+0xc2>
 8006d00:	f108 0801 	add.w	r8, r8, #1
 8006d04:	e7e6      	b.n	8006cd4 <_printf_float+0x248>
 8006d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	dc39      	bgt.n	8006d80 <_printf_float+0x2f4>
 8006d0c:	4a1b      	ldr	r2, [pc, #108]	; (8006d7c <_printf_float+0x2f0>)
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4631      	mov	r1, r6
 8006d12:	4628      	mov	r0, r5
 8006d14:	47b8      	blx	r7
 8006d16:	3001      	adds	r0, #1
 8006d18:	f43f af19 	beq.w	8006b4e <_printf_float+0xc2>
 8006d1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d20:	4313      	orrs	r3, r2
 8006d22:	d102      	bne.n	8006d2a <_printf_float+0x29e>
 8006d24:	6823      	ldr	r3, [r4, #0]
 8006d26:	07d9      	lsls	r1, r3, #31
 8006d28:	d5d8      	bpl.n	8006cdc <_printf_float+0x250>
 8006d2a:	ee18 3a10 	vmov	r3, s16
 8006d2e:	4652      	mov	r2, sl
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f af09 	beq.w	8006b4e <_printf_float+0xc2>
 8006d3c:	f04f 0900 	mov.w	r9, #0
 8006d40:	f104 0a1a 	add.w	sl, r4, #26
 8006d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d46:	425b      	negs	r3, r3
 8006d48:	454b      	cmp	r3, r9
 8006d4a:	dc01      	bgt.n	8006d50 <_printf_float+0x2c4>
 8006d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d4e:	e792      	b.n	8006c76 <_printf_float+0x1ea>
 8006d50:	2301      	movs	r3, #1
 8006d52:	4652      	mov	r2, sl
 8006d54:	4631      	mov	r1, r6
 8006d56:	4628      	mov	r0, r5
 8006d58:	47b8      	blx	r7
 8006d5a:	3001      	adds	r0, #1
 8006d5c:	f43f aef7 	beq.w	8006b4e <_printf_float+0xc2>
 8006d60:	f109 0901 	add.w	r9, r9, #1
 8006d64:	e7ee      	b.n	8006d44 <_printf_float+0x2b8>
 8006d66:	bf00      	nop
 8006d68:	7fefffff 	.word	0x7fefffff
 8006d6c:	0800b150 	.word	0x0800b150
 8006d70:	0800b154 	.word	0x0800b154
 8006d74:	0800b15c 	.word	0x0800b15c
 8006d78:	0800b158 	.word	0x0800b158
 8006d7c:	0800b160 	.word	0x0800b160
 8006d80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d84:	429a      	cmp	r2, r3
 8006d86:	bfa8      	it	ge
 8006d88:	461a      	movge	r2, r3
 8006d8a:	2a00      	cmp	r2, #0
 8006d8c:	4691      	mov	r9, r2
 8006d8e:	dc37      	bgt.n	8006e00 <_printf_float+0x374>
 8006d90:	f04f 0b00 	mov.w	fp, #0
 8006d94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d98:	f104 021a 	add.w	r2, r4, #26
 8006d9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d9e:	9305      	str	r3, [sp, #20]
 8006da0:	eba3 0309 	sub.w	r3, r3, r9
 8006da4:	455b      	cmp	r3, fp
 8006da6:	dc33      	bgt.n	8006e10 <_printf_float+0x384>
 8006da8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dac:	429a      	cmp	r2, r3
 8006dae:	db3b      	blt.n	8006e28 <_printf_float+0x39c>
 8006db0:	6823      	ldr	r3, [r4, #0]
 8006db2:	07da      	lsls	r2, r3, #31
 8006db4:	d438      	bmi.n	8006e28 <_printf_float+0x39c>
 8006db6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006db8:	9b05      	ldr	r3, [sp, #20]
 8006dba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	eba2 0901 	sub.w	r9, r2, r1
 8006dc2:	4599      	cmp	r9, r3
 8006dc4:	bfa8      	it	ge
 8006dc6:	4699      	movge	r9, r3
 8006dc8:	f1b9 0f00 	cmp.w	r9, #0
 8006dcc:	dc35      	bgt.n	8006e3a <_printf_float+0x3ae>
 8006dce:	f04f 0800 	mov.w	r8, #0
 8006dd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dd6:	f104 0a1a 	add.w	sl, r4, #26
 8006dda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	eba3 0309 	sub.w	r3, r3, r9
 8006de4:	4543      	cmp	r3, r8
 8006de6:	f77f af79 	ble.w	8006cdc <_printf_float+0x250>
 8006dea:	2301      	movs	r3, #1
 8006dec:	4652      	mov	r2, sl
 8006dee:	4631      	mov	r1, r6
 8006df0:	4628      	mov	r0, r5
 8006df2:	47b8      	blx	r7
 8006df4:	3001      	adds	r0, #1
 8006df6:	f43f aeaa 	beq.w	8006b4e <_printf_float+0xc2>
 8006dfa:	f108 0801 	add.w	r8, r8, #1
 8006dfe:	e7ec      	b.n	8006dda <_printf_float+0x34e>
 8006e00:	4613      	mov	r3, r2
 8006e02:	4631      	mov	r1, r6
 8006e04:	4642      	mov	r2, r8
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	d1c0      	bne.n	8006d90 <_printf_float+0x304>
 8006e0e:	e69e      	b.n	8006b4e <_printf_float+0xc2>
 8006e10:	2301      	movs	r3, #1
 8006e12:	4631      	mov	r1, r6
 8006e14:	4628      	mov	r0, r5
 8006e16:	9205      	str	r2, [sp, #20]
 8006e18:	47b8      	blx	r7
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	f43f ae97 	beq.w	8006b4e <_printf_float+0xc2>
 8006e20:	9a05      	ldr	r2, [sp, #20]
 8006e22:	f10b 0b01 	add.w	fp, fp, #1
 8006e26:	e7b9      	b.n	8006d9c <_printf_float+0x310>
 8006e28:	ee18 3a10 	vmov	r3, s16
 8006e2c:	4652      	mov	r2, sl
 8006e2e:	4631      	mov	r1, r6
 8006e30:	4628      	mov	r0, r5
 8006e32:	47b8      	blx	r7
 8006e34:	3001      	adds	r0, #1
 8006e36:	d1be      	bne.n	8006db6 <_printf_float+0x32a>
 8006e38:	e689      	b.n	8006b4e <_printf_float+0xc2>
 8006e3a:	9a05      	ldr	r2, [sp, #20]
 8006e3c:	464b      	mov	r3, r9
 8006e3e:	4442      	add	r2, r8
 8006e40:	4631      	mov	r1, r6
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	d1c1      	bne.n	8006dce <_printf_float+0x342>
 8006e4a:	e680      	b.n	8006b4e <_printf_float+0xc2>
 8006e4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e4e:	2a01      	cmp	r2, #1
 8006e50:	dc01      	bgt.n	8006e56 <_printf_float+0x3ca>
 8006e52:	07db      	lsls	r3, r3, #31
 8006e54:	d538      	bpl.n	8006ec8 <_printf_float+0x43c>
 8006e56:	2301      	movs	r3, #1
 8006e58:	4642      	mov	r2, r8
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	f43f ae74 	beq.w	8006b4e <_printf_float+0xc2>
 8006e66:	ee18 3a10 	vmov	r3, s16
 8006e6a:	4652      	mov	r2, sl
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b8      	blx	r7
 8006e72:	3001      	adds	r0, #1
 8006e74:	f43f ae6b 	beq.w	8006b4e <_printf_float+0xc2>
 8006e78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f7f9 fe2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e84:	b9d8      	cbnz	r0, 8006ebe <_printf_float+0x432>
 8006e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e88:	f108 0201 	add.w	r2, r8, #1
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b8      	blx	r7
 8006e94:	3001      	adds	r0, #1
 8006e96:	d10e      	bne.n	8006eb6 <_printf_float+0x42a>
 8006e98:	e659      	b.n	8006b4e <_printf_float+0xc2>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	4652      	mov	r2, sl
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	f43f ae52 	beq.w	8006b4e <_printf_float+0xc2>
 8006eaa:	f108 0801 	add.w	r8, r8, #1
 8006eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	4543      	cmp	r3, r8
 8006eb4:	dcf1      	bgt.n	8006e9a <_printf_float+0x40e>
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ebc:	e6dc      	b.n	8006c78 <_printf_float+0x1ec>
 8006ebe:	f04f 0800 	mov.w	r8, #0
 8006ec2:	f104 0a1a 	add.w	sl, r4, #26
 8006ec6:	e7f2      	b.n	8006eae <_printf_float+0x422>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	4642      	mov	r2, r8
 8006ecc:	e7df      	b.n	8006e8e <_printf_float+0x402>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	464a      	mov	r2, r9
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	47b8      	blx	r7
 8006ed8:	3001      	adds	r0, #1
 8006eda:	f43f ae38 	beq.w	8006b4e <_printf_float+0xc2>
 8006ede:	f108 0801 	add.w	r8, r8, #1
 8006ee2:	68e3      	ldr	r3, [r4, #12]
 8006ee4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ee6:	1a5b      	subs	r3, r3, r1
 8006ee8:	4543      	cmp	r3, r8
 8006eea:	dcf0      	bgt.n	8006ece <_printf_float+0x442>
 8006eec:	e6fa      	b.n	8006ce4 <_printf_float+0x258>
 8006eee:	f04f 0800 	mov.w	r8, #0
 8006ef2:	f104 0919 	add.w	r9, r4, #25
 8006ef6:	e7f4      	b.n	8006ee2 <_printf_float+0x456>

08006ef8 <_printf_common>:
 8006ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006efc:	4616      	mov	r6, r2
 8006efe:	4699      	mov	r9, r3
 8006f00:	688a      	ldr	r2, [r1, #8]
 8006f02:	690b      	ldr	r3, [r1, #16]
 8006f04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	bfb8      	it	lt
 8006f0c:	4613      	movlt	r3, r2
 8006f0e:	6033      	str	r3, [r6, #0]
 8006f10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f14:	4607      	mov	r7, r0
 8006f16:	460c      	mov	r4, r1
 8006f18:	b10a      	cbz	r2, 8006f1e <_printf_common+0x26>
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	6033      	str	r3, [r6, #0]
 8006f1e:	6823      	ldr	r3, [r4, #0]
 8006f20:	0699      	lsls	r1, r3, #26
 8006f22:	bf42      	ittt	mi
 8006f24:	6833      	ldrmi	r3, [r6, #0]
 8006f26:	3302      	addmi	r3, #2
 8006f28:	6033      	strmi	r3, [r6, #0]
 8006f2a:	6825      	ldr	r5, [r4, #0]
 8006f2c:	f015 0506 	ands.w	r5, r5, #6
 8006f30:	d106      	bne.n	8006f40 <_printf_common+0x48>
 8006f32:	f104 0a19 	add.w	sl, r4, #25
 8006f36:	68e3      	ldr	r3, [r4, #12]
 8006f38:	6832      	ldr	r2, [r6, #0]
 8006f3a:	1a9b      	subs	r3, r3, r2
 8006f3c:	42ab      	cmp	r3, r5
 8006f3e:	dc26      	bgt.n	8006f8e <_printf_common+0x96>
 8006f40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f44:	1e13      	subs	r3, r2, #0
 8006f46:	6822      	ldr	r2, [r4, #0]
 8006f48:	bf18      	it	ne
 8006f4a:	2301      	movne	r3, #1
 8006f4c:	0692      	lsls	r2, r2, #26
 8006f4e:	d42b      	bmi.n	8006fa8 <_printf_common+0xb0>
 8006f50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f54:	4649      	mov	r1, r9
 8006f56:	4638      	mov	r0, r7
 8006f58:	47c0      	blx	r8
 8006f5a:	3001      	adds	r0, #1
 8006f5c:	d01e      	beq.n	8006f9c <_printf_common+0xa4>
 8006f5e:	6823      	ldr	r3, [r4, #0]
 8006f60:	68e5      	ldr	r5, [r4, #12]
 8006f62:	6832      	ldr	r2, [r6, #0]
 8006f64:	f003 0306 	and.w	r3, r3, #6
 8006f68:	2b04      	cmp	r3, #4
 8006f6a:	bf08      	it	eq
 8006f6c:	1aad      	subeq	r5, r5, r2
 8006f6e:	68a3      	ldr	r3, [r4, #8]
 8006f70:	6922      	ldr	r2, [r4, #16]
 8006f72:	bf0c      	ite	eq
 8006f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f78:	2500      	movne	r5, #0
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	bfc4      	itt	gt
 8006f7e:	1a9b      	subgt	r3, r3, r2
 8006f80:	18ed      	addgt	r5, r5, r3
 8006f82:	2600      	movs	r6, #0
 8006f84:	341a      	adds	r4, #26
 8006f86:	42b5      	cmp	r5, r6
 8006f88:	d11a      	bne.n	8006fc0 <_printf_common+0xc8>
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	e008      	b.n	8006fa0 <_printf_common+0xa8>
 8006f8e:	2301      	movs	r3, #1
 8006f90:	4652      	mov	r2, sl
 8006f92:	4649      	mov	r1, r9
 8006f94:	4638      	mov	r0, r7
 8006f96:	47c0      	blx	r8
 8006f98:	3001      	adds	r0, #1
 8006f9a:	d103      	bne.n	8006fa4 <_printf_common+0xac>
 8006f9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fa4:	3501      	adds	r5, #1
 8006fa6:	e7c6      	b.n	8006f36 <_printf_common+0x3e>
 8006fa8:	18e1      	adds	r1, r4, r3
 8006faa:	1c5a      	adds	r2, r3, #1
 8006fac:	2030      	movs	r0, #48	; 0x30
 8006fae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006fb2:	4422      	add	r2, r4
 8006fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006fb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006fbc:	3302      	adds	r3, #2
 8006fbe:	e7c7      	b.n	8006f50 <_printf_common+0x58>
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	4622      	mov	r2, r4
 8006fc4:	4649      	mov	r1, r9
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	47c0      	blx	r8
 8006fca:	3001      	adds	r0, #1
 8006fcc:	d0e6      	beq.n	8006f9c <_printf_common+0xa4>
 8006fce:	3601      	adds	r6, #1
 8006fd0:	e7d9      	b.n	8006f86 <_printf_common+0x8e>
	...

08006fd4 <_printf_i>:
 8006fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd8:	460c      	mov	r4, r1
 8006fda:	4691      	mov	r9, r2
 8006fdc:	7e27      	ldrb	r7, [r4, #24]
 8006fde:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006fe0:	2f78      	cmp	r7, #120	; 0x78
 8006fe2:	4680      	mov	r8, r0
 8006fe4:	469a      	mov	sl, r3
 8006fe6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fea:	d807      	bhi.n	8006ffc <_printf_i+0x28>
 8006fec:	2f62      	cmp	r7, #98	; 0x62
 8006fee:	d80a      	bhi.n	8007006 <_printf_i+0x32>
 8006ff0:	2f00      	cmp	r7, #0
 8006ff2:	f000 80d8 	beq.w	80071a6 <_printf_i+0x1d2>
 8006ff6:	2f58      	cmp	r7, #88	; 0x58
 8006ff8:	f000 80a3 	beq.w	8007142 <_printf_i+0x16e>
 8006ffc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007000:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007004:	e03a      	b.n	800707c <_printf_i+0xa8>
 8007006:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800700a:	2b15      	cmp	r3, #21
 800700c:	d8f6      	bhi.n	8006ffc <_printf_i+0x28>
 800700e:	a001      	add	r0, pc, #4	; (adr r0, 8007014 <_printf_i+0x40>)
 8007010:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007014:	0800706d 	.word	0x0800706d
 8007018:	08007081 	.word	0x08007081
 800701c:	08006ffd 	.word	0x08006ffd
 8007020:	08006ffd 	.word	0x08006ffd
 8007024:	08006ffd 	.word	0x08006ffd
 8007028:	08006ffd 	.word	0x08006ffd
 800702c:	08007081 	.word	0x08007081
 8007030:	08006ffd 	.word	0x08006ffd
 8007034:	08006ffd 	.word	0x08006ffd
 8007038:	08006ffd 	.word	0x08006ffd
 800703c:	08006ffd 	.word	0x08006ffd
 8007040:	0800718d 	.word	0x0800718d
 8007044:	080070b1 	.word	0x080070b1
 8007048:	0800716f 	.word	0x0800716f
 800704c:	08006ffd 	.word	0x08006ffd
 8007050:	08006ffd 	.word	0x08006ffd
 8007054:	080071af 	.word	0x080071af
 8007058:	08006ffd 	.word	0x08006ffd
 800705c:	080070b1 	.word	0x080070b1
 8007060:	08006ffd 	.word	0x08006ffd
 8007064:	08006ffd 	.word	0x08006ffd
 8007068:	08007177 	.word	0x08007177
 800706c:	680b      	ldr	r3, [r1, #0]
 800706e:	1d1a      	adds	r2, r3, #4
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	600a      	str	r2, [r1, #0]
 8007074:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007078:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800707c:	2301      	movs	r3, #1
 800707e:	e0a3      	b.n	80071c8 <_printf_i+0x1f4>
 8007080:	6825      	ldr	r5, [r4, #0]
 8007082:	6808      	ldr	r0, [r1, #0]
 8007084:	062e      	lsls	r6, r5, #24
 8007086:	f100 0304 	add.w	r3, r0, #4
 800708a:	d50a      	bpl.n	80070a2 <_printf_i+0xce>
 800708c:	6805      	ldr	r5, [r0, #0]
 800708e:	600b      	str	r3, [r1, #0]
 8007090:	2d00      	cmp	r5, #0
 8007092:	da03      	bge.n	800709c <_printf_i+0xc8>
 8007094:	232d      	movs	r3, #45	; 0x2d
 8007096:	426d      	negs	r5, r5
 8007098:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800709c:	485e      	ldr	r0, [pc, #376]	; (8007218 <_printf_i+0x244>)
 800709e:	230a      	movs	r3, #10
 80070a0:	e019      	b.n	80070d6 <_printf_i+0x102>
 80070a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80070a6:	6805      	ldr	r5, [r0, #0]
 80070a8:	600b      	str	r3, [r1, #0]
 80070aa:	bf18      	it	ne
 80070ac:	b22d      	sxthne	r5, r5
 80070ae:	e7ef      	b.n	8007090 <_printf_i+0xbc>
 80070b0:	680b      	ldr	r3, [r1, #0]
 80070b2:	6825      	ldr	r5, [r4, #0]
 80070b4:	1d18      	adds	r0, r3, #4
 80070b6:	6008      	str	r0, [r1, #0]
 80070b8:	0628      	lsls	r0, r5, #24
 80070ba:	d501      	bpl.n	80070c0 <_printf_i+0xec>
 80070bc:	681d      	ldr	r5, [r3, #0]
 80070be:	e002      	b.n	80070c6 <_printf_i+0xf2>
 80070c0:	0669      	lsls	r1, r5, #25
 80070c2:	d5fb      	bpl.n	80070bc <_printf_i+0xe8>
 80070c4:	881d      	ldrh	r5, [r3, #0]
 80070c6:	4854      	ldr	r0, [pc, #336]	; (8007218 <_printf_i+0x244>)
 80070c8:	2f6f      	cmp	r7, #111	; 0x6f
 80070ca:	bf0c      	ite	eq
 80070cc:	2308      	moveq	r3, #8
 80070ce:	230a      	movne	r3, #10
 80070d0:	2100      	movs	r1, #0
 80070d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80070d6:	6866      	ldr	r6, [r4, #4]
 80070d8:	60a6      	str	r6, [r4, #8]
 80070da:	2e00      	cmp	r6, #0
 80070dc:	bfa2      	ittt	ge
 80070de:	6821      	ldrge	r1, [r4, #0]
 80070e0:	f021 0104 	bicge.w	r1, r1, #4
 80070e4:	6021      	strge	r1, [r4, #0]
 80070e6:	b90d      	cbnz	r5, 80070ec <_printf_i+0x118>
 80070e8:	2e00      	cmp	r6, #0
 80070ea:	d04d      	beq.n	8007188 <_printf_i+0x1b4>
 80070ec:	4616      	mov	r6, r2
 80070ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80070f2:	fb03 5711 	mls	r7, r3, r1, r5
 80070f6:	5dc7      	ldrb	r7, [r0, r7]
 80070f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070fc:	462f      	mov	r7, r5
 80070fe:	42bb      	cmp	r3, r7
 8007100:	460d      	mov	r5, r1
 8007102:	d9f4      	bls.n	80070ee <_printf_i+0x11a>
 8007104:	2b08      	cmp	r3, #8
 8007106:	d10b      	bne.n	8007120 <_printf_i+0x14c>
 8007108:	6823      	ldr	r3, [r4, #0]
 800710a:	07df      	lsls	r7, r3, #31
 800710c:	d508      	bpl.n	8007120 <_printf_i+0x14c>
 800710e:	6923      	ldr	r3, [r4, #16]
 8007110:	6861      	ldr	r1, [r4, #4]
 8007112:	4299      	cmp	r1, r3
 8007114:	bfde      	ittt	le
 8007116:	2330      	movle	r3, #48	; 0x30
 8007118:	f806 3c01 	strble.w	r3, [r6, #-1]
 800711c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007120:	1b92      	subs	r2, r2, r6
 8007122:	6122      	str	r2, [r4, #16]
 8007124:	f8cd a000 	str.w	sl, [sp]
 8007128:	464b      	mov	r3, r9
 800712a:	aa03      	add	r2, sp, #12
 800712c:	4621      	mov	r1, r4
 800712e:	4640      	mov	r0, r8
 8007130:	f7ff fee2 	bl	8006ef8 <_printf_common>
 8007134:	3001      	adds	r0, #1
 8007136:	d14c      	bne.n	80071d2 <_printf_i+0x1fe>
 8007138:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800713c:	b004      	add	sp, #16
 800713e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007142:	4835      	ldr	r0, [pc, #212]	; (8007218 <_printf_i+0x244>)
 8007144:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007148:	6823      	ldr	r3, [r4, #0]
 800714a:	680e      	ldr	r6, [r1, #0]
 800714c:	061f      	lsls	r7, r3, #24
 800714e:	f856 5b04 	ldr.w	r5, [r6], #4
 8007152:	600e      	str	r6, [r1, #0]
 8007154:	d514      	bpl.n	8007180 <_printf_i+0x1ac>
 8007156:	07d9      	lsls	r1, r3, #31
 8007158:	bf44      	itt	mi
 800715a:	f043 0320 	orrmi.w	r3, r3, #32
 800715e:	6023      	strmi	r3, [r4, #0]
 8007160:	b91d      	cbnz	r5, 800716a <_printf_i+0x196>
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	f023 0320 	bic.w	r3, r3, #32
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	2310      	movs	r3, #16
 800716c:	e7b0      	b.n	80070d0 <_printf_i+0xfc>
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	f043 0320 	orr.w	r3, r3, #32
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	2378      	movs	r3, #120	; 0x78
 8007178:	4828      	ldr	r0, [pc, #160]	; (800721c <_printf_i+0x248>)
 800717a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800717e:	e7e3      	b.n	8007148 <_printf_i+0x174>
 8007180:	065e      	lsls	r6, r3, #25
 8007182:	bf48      	it	mi
 8007184:	b2ad      	uxthmi	r5, r5
 8007186:	e7e6      	b.n	8007156 <_printf_i+0x182>
 8007188:	4616      	mov	r6, r2
 800718a:	e7bb      	b.n	8007104 <_printf_i+0x130>
 800718c:	680b      	ldr	r3, [r1, #0]
 800718e:	6826      	ldr	r6, [r4, #0]
 8007190:	6960      	ldr	r0, [r4, #20]
 8007192:	1d1d      	adds	r5, r3, #4
 8007194:	600d      	str	r5, [r1, #0]
 8007196:	0635      	lsls	r5, r6, #24
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	d501      	bpl.n	80071a0 <_printf_i+0x1cc>
 800719c:	6018      	str	r0, [r3, #0]
 800719e:	e002      	b.n	80071a6 <_printf_i+0x1d2>
 80071a0:	0671      	lsls	r1, r6, #25
 80071a2:	d5fb      	bpl.n	800719c <_printf_i+0x1c8>
 80071a4:	8018      	strh	r0, [r3, #0]
 80071a6:	2300      	movs	r3, #0
 80071a8:	6123      	str	r3, [r4, #16]
 80071aa:	4616      	mov	r6, r2
 80071ac:	e7ba      	b.n	8007124 <_printf_i+0x150>
 80071ae:	680b      	ldr	r3, [r1, #0]
 80071b0:	1d1a      	adds	r2, r3, #4
 80071b2:	600a      	str	r2, [r1, #0]
 80071b4:	681e      	ldr	r6, [r3, #0]
 80071b6:	6862      	ldr	r2, [r4, #4]
 80071b8:	2100      	movs	r1, #0
 80071ba:	4630      	mov	r0, r6
 80071bc:	f7f9 f818 	bl	80001f0 <memchr>
 80071c0:	b108      	cbz	r0, 80071c6 <_printf_i+0x1f2>
 80071c2:	1b80      	subs	r0, r0, r6
 80071c4:	6060      	str	r0, [r4, #4]
 80071c6:	6863      	ldr	r3, [r4, #4]
 80071c8:	6123      	str	r3, [r4, #16]
 80071ca:	2300      	movs	r3, #0
 80071cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071d0:	e7a8      	b.n	8007124 <_printf_i+0x150>
 80071d2:	6923      	ldr	r3, [r4, #16]
 80071d4:	4632      	mov	r2, r6
 80071d6:	4649      	mov	r1, r9
 80071d8:	4640      	mov	r0, r8
 80071da:	47d0      	blx	sl
 80071dc:	3001      	adds	r0, #1
 80071de:	d0ab      	beq.n	8007138 <_printf_i+0x164>
 80071e0:	6823      	ldr	r3, [r4, #0]
 80071e2:	079b      	lsls	r3, r3, #30
 80071e4:	d413      	bmi.n	800720e <_printf_i+0x23a>
 80071e6:	68e0      	ldr	r0, [r4, #12]
 80071e8:	9b03      	ldr	r3, [sp, #12]
 80071ea:	4298      	cmp	r0, r3
 80071ec:	bfb8      	it	lt
 80071ee:	4618      	movlt	r0, r3
 80071f0:	e7a4      	b.n	800713c <_printf_i+0x168>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4632      	mov	r2, r6
 80071f6:	4649      	mov	r1, r9
 80071f8:	4640      	mov	r0, r8
 80071fa:	47d0      	blx	sl
 80071fc:	3001      	adds	r0, #1
 80071fe:	d09b      	beq.n	8007138 <_printf_i+0x164>
 8007200:	3501      	adds	r5, #1
 8007202:	68e3      	ldr	r3, [r4, #12]
 8007204:	9903      	ldr	r1, [sp, #12]
 8007206:	1a5b      	subs	r3, r3, r1
 8007208:	42ab      	cmp	r3, r5
 800720a:	dcf2      	bgt.n	80071f2 <_printf_i+0x21e>
 800720c:	e7eb      	b.n	80071e6 <_printf_i+0x212>
 800720e:	2500      	movs	r5, #0
 8007210:	f104 0619 	add.w	r6, r4, #25
 8007214:	e7f5      	b.n	8007202 <_printf_i+0x22e>
 8007216:	bf00      	nop
 8007218:	0800b162 	.word	0x0800b162
 800721c:	0800b173 	.word	0x0800b173

08007220 <siprintf>:
 8007220:	b40e      	push	{r1, r2, r3}
 8007222:	b500      	push	{lr}
 8007224:	b09c      	sub	sp, #112	; 0x70
 8007226:	ab1d      	add	r3, sp, #116	; 0x74
 8007228:	9002      	str	r0, [sp, #8]
 800722a:	9006      	str	r0, [sp, #24]
 800722c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007230:	4809      	ldr	r0, [pc, #36]	; (8007258 <siprintf+0x38>)
 8007232:	9107      	str	r1, [sp, #28]
 8007234:	9104      	str	r1, [sp, #16]
 8007236:	4909      	ldr	r1, [pc, #36]	; (800725c <siprintf+0x3c>)
 8007238:	f853 2b04 	ldr.w	r2, [r3], #4
 800723c:	9105      	str	r1, [sp, #20]
 800723e:	6800      	ldr	r0, [r0, #0]
 8007240:	9301      	str	r3, [sp, #4]
 8007242:	a902      	add	r1, sp, #8
 8007244:	f001 fb32 	bl	80088ac <_svfiprintf_r>
 8007248:	9b02      	ldr	r3, [sp, #8]
 800724a:	2200      	movs	r2, #0
 800724c:	701a      	strb	r2, [r3, #0]
 800724e:	b01c      	add	sp, #112	; 0x70
 8007250:	f85d eb04 	ldr.w	lr, [sp], #4
 8007254:	b003      	add	sp, #12
 8007256:	4770      	bx	lr
 8007258:	20002014 	.word	0x20002014
 800725c:	ffff0208 	.word	0xffff0208

08007260 <quorem>:
 8007260:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007264:	6903      	ldr	r3, [r0, #16]
 8007266:	690c      	ldr	r4, [r1, #16]
 8007268:	42a3      	cmp	r3, r4
 800726a:	4607      	mov	r7, r0
 800726c:	f2c0 8081 	blt.w	8007372 <quorem+0x112>
 8007270:	3c01      	subs	r4, #1
 8007272:	f101 0814 	add.w	r8, r1, #20
 8007276:	f100 0514 	add.w	r5, r0, #20
 800727a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800727e:	9301      	str	r3, [sp, #4]
 8007280:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007284:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007288:	3301      	adds	r3, #1
 800728a:	429a      	cmp	r2, r3
 800728c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007290:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007294:	fbb2 f6f3 	udiv	r6, r2, r3
 8007298:	d331      	bcc.n	80072fe <quorem+0x9e>
 800729a:	f04f 0e00 	mov.w	lr, #0
 800729e:	4640      	mov	r0, r8
 80072a0:	46ac      	mov	ip, r5
 80072a2:	46f2      	mov	sl, lr
 80072a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80072a8:	b293      	uxth	r3, r2
 80072aa:	fb06 e303 	mla	r3, r6, r3, lr
 80072ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	ebaa 0303 	sub.w	r3, sl, r3
 80072b8:	0c12      	lsrs	r2, r2, #16
 80072ba:	f8dc a000 	ldr.w	sl, [ip]
 80072be:	fb06 e202 	mla	r2, r6, r2, lr
 80072c2:	fa13 f38a 	uxtah	r3, r3, sl
 80072c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80072ca:	fa1f fa82 	uxth.w	sl, r2
 80072ce:	f8dc 2000 	ldr.w	r2, [ip]
 80072d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80072d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072da:	b29b      	uxth	r3, r3
 80072dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072e0:	4581      	cmp	r9, r0
 80072e2:	f84c 3b04 	str.w	r3, [ip], #4
 80072e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80072ea:	d2db      	bcs.n	80072a4 <quorem+0x44>
 80072ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80072f0:	b92b      	cbnz	r3, 80072fe <quorem+0x9e>
 80072f2:	9b01      	ldr	r3, [sp, #4]
 80072f4:	3b04      	subs	r3, #4
 80072f6:	429d      	cmp	r5, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	d32e      	bcc.n	800735a <quorem+0xfa>
 80072fc:	613c      	str	r4, [r7, #16]
 80072fe:	4638      	mov	r0, r7
 8007300:	f001 f8be 	bl	8008480 <__mcmp>
 8007304:	2800      	cmp	r0, #0
 8007306:	db24      	blt.n	8007352 <quorem+0xf2>
 8007308:	3601      	adds	r6, #1
 800730a:	4628      	mov	r0, r5
 800730c:	f04f 0c00 	mov.w	ip, #0
 8007310:	f858 2b04 	ldr.w	r2, [r8], #4
 8007314:	f8d0 e000 	ldr.w	lr, [r0]
 8007318:	b293      	uxth	r3, r2
 800731a:	ebac 0303 	sub.w	r3, ip, r3
 800731e:	0c12      	lsrs	r2, r2, #16
 8007320:	fa13 f38e 	uxtah	r3, r3, lr
 8007324:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007328:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800732c:	b29b      	uxth	r3, r3
 800732e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007332:	45c1      	cmp	r9, r8
 8007334:	f840 3b04 	str.w	r3, [r0], #4
 8007338:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800733c:	d2e8      	bcs.n	8007310 <quorem+0xb0>
 800733e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007342:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007346:	b922      	cbnz	r2, 8007352 <quorem+0xf2>
 8007348:	3b04      	subs	r3, #4
 800734a:	429d      	cmp	r5, r3
 800734c:	461a      	mov	r2, r3
 800734e:	d30a      	bcc.n	8007366 <quorem+0x106>
 8007350:	613c      	str	r4, [r7, #16]
 8007352:	4630      	mov	r0, r6
 8007354:	b003      	add	sp, #12
 8007356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800735a:	6812      	ldr	r2, [r2, #0]
 800735c:	3b04      	subs	r3, #4
 800735e:	2a00      	cmp	r2, #0
 8007360:	d1cc      	bne.n	80072fc <quorem+0x9c>
 8007362:	3c01      	subs	r4, #1
 8007364:	e7c7      	b.n	80072f6 <quorem+0x96>
 8007366:	6812      	ldr	r2, [r2, #0]
 8007368:	3b04      	subs	r3, #4
 800736a:	2a00      	cmp	r2, #0
 800736c:	d1f0      	bne.n	8007350 <quorem+0xf0>
 800736e:	3c01      	subs	r4, #1
 8007370:	e7eb      	b.n	800734a <quorem+0xea>
 8007372:	2000      	movs	r0, #0
 8007374:	e7ee      	b.n	8007354 <quorem+0xf4>
	...

08007378 <_dtoa_r>:
 8007378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737c:	ed2d 8b02 	vpush	{d8}
 8007380:	ec57 6b10 	vmov	r6, r7, d0
 8007384:	b095      	sub	sp, #84	; 0x54
 8007386:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007388:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800738c:	9105      	str	r1, [sp, #20]
 800738e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007392:	4604      	mov	r4, r0
 8007394:	9209      	str	r2, [sp, #36]	; 0x24
 8007396:	930f      	str	r3, [sp, #60]	; 0x3c
 8007398:	b975      	cbnz	r5, 80073b8 <_dtoa_r+0x40>
 800739a:	2010      	movs	r0, #16
 800739c:	f000 fddc 	bl	8007f58 <malloc>
 80073a0:	4602      	mov	r2, r0
 80073a2:	6260      	str	r0, [r4, #36]	; 0x24
 80073a4:	b920      	cbnz	r0, 80073b0 <_dtoa_r+0x38>
 80073a6:	4bb2      	ldr	r3, [pc, #712]	; (8007670 <_dtoa_r+0x2f8>)
 80073a8:	21ea      	movs	r1, #234	; 0xea
 80073aa:	48b2      	ldr	r0, [pc, #712]	; (8007674 <_dtoa_r+0x2fc>)
 80073ac:	f001 fb8e 	bl	8008acc <__assert_func>
 80073b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073b4:	6005      	str	r5, [r0, #0]
 80073b6:	60c5      	str	r5, [r0, #12]
 80073b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073ba:	6819      	ldr	r1, [r3, #0]
 80073bc:	b151      	cbz	r1, 80073d4 <_dtoa_r+0x5c>
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	604a      	str	r2, [r1, #4]
 80073c2:	2301      	movs	r3, #1
 80073c4:	4093      	lsls	r3, r2
 80073c6:	608b      	str	r3, [r1, #8]
 80073c8:	4620      	mov	r0, r4
 80073ca:	f000 fe1b 	bl	8008004 <_Bfree>
 80073ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073d0:	2200      	movs	r2, #0
 80073d2:	601a      	str	r2, [r3, #0]
 80073d4:	1e3b      	subs	r3, r7, #0
 80073d6:	bfb9      	ittee	lt
 80073d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80073dc:	9303      	strlt	r3, [sp, #12]
 80073de:	2300      	movge	r3, #0
 80073e0:	f8c8 3000 	strge.w	r3, [r8]
 80073e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80073e8:	4ba3      	ldr	r3, [pc, #652]	; (8007678 <_dtoa_r+0x300>)
 80073ea:	bfbc      	itt	lt
 80073ec:	2201      	movlt	r2, #1
 80073ee:	f8c8 2000 	strlt.w	r2, [r8]
 80073f2:	ea33 0309 	bics.w	r3, r3, r9
 80073f6:	d11b      	bne.n	8007430 <_dtoa_r+0xb8>
 80073f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007404:	4333      	orrs	r3, r6
 8007406:	f000 857a 	beq.w	8007efe <_dtoa_r+0xb86>
 800740a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800740c:	b963      	cbnz	r3, 8007428 <_dtoa_r+0xb0>
 800740e:	4b9b      	ldr	r3, [pc, #620]	; (800767c <_dtoa_r+0x304>)
 8007410:	e024      	b.n	800745c <_dtoa_r+0xe4>
 8007412:	4b9b      	ldr	r3, [pc, #620]	; (8007680 <_dtoa_r+0x308>)
 8007414:	9300      	str	r3, [sp, #0]
 8007416:	3308      	adds	r3, #8
 8007418:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	9800      	ldr	r0, [sp, #0]
 800741e:	b015      	add	sp, #84	; 0x54
 8007420:	ecbd 8b02 	vpop	{d8}
 8007424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007428:	4b94      	ldr	r3, [pc, #592]	; (800767c <_dtoa_r+0x304>)
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	3303      	adds	r3, #3
 800742e:	e7f3      	b.n	8007418 <_dtoa_r+0xa0>
 8007430:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007434:	2200      	movs	r2, #0
 8007436:	ec51 0b17 	vmov	r0, r1, d7
 800743a:	2300      	movs	r3, #0
 800743c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007440:	f7f9 fb4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007444:	4680      	mov	r8, r0
 8007446:	b158      	cbz	r0, 8007460 <_dtoa_r+0xe8>
 8007448:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800744a:	2301      	movs	r3, #1
 800744c:	6013      	str	r3, [r2, #0]
 800744e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 8551 	beq.w	8007ef8 <_dtoa_r+0xb80>
 8007456:	488b      	ldr	r0, [pc, #556]	; (8007684 <_dtoa_r+0x30c>)
 8007458:	6018      	str	r0, [r3, #0]
 800745a:	1e43      	subs	r3, r0, #1
 800745c:	9300      	str	r3, [sp, #0]
 800745e:	e7dd      	b.n	800741c <_dtoa_r+0xa4>
 8007460:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007464:	aa12      	add	r2, sp, #72	; 0x48
 8007466:	a913      	add	r1, sp, #76	; 0x4c
 8007468:	4620      	mov	r0, r4
 800746a:	f001 f8ad 	bl	80085c8 <__d2b>
 800746e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007472:	4683      	mov	fp, r0
 8007474:	2d00      	cmp	r5, #0
 8007476:	d07c      	beq.n	8007572 <_dtoa_r+0x1fa>
 8007478:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800747a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800747e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007482:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007486:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800748a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800748e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007492:	4b7d      	ldr	r3, [pc, #500]	; (8007688 <_dtoa_r+0x310>)
 8007494:	2200      	movs	r2, #0
 8007496:	4630      	mov	r0, r6
 8007498:	4639      	mov	r1, r7
 800749a:	f7f8 fefd 	bl	8000298 <__aeabi_dsub>
 800749e:	a36e      	add	r3, pc, #440	; (adr r3, 8007658 <_dtoa_r+0x2e0>)
 80074a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074a4:	f7f9 f8b0 	bl	8000608 <__aeabi_dmul>
 80074a8:	a36d      	add	r3, pc, #436	; (adr r3, 8007660 <_dtoa_r+0x2e8>)
 80074aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ae:	f7f8 fef5 	bl	800029c <__adddf3>
 80074b2:	4606      	mov	r6, r0
 80074b4:	4628      	mov	r0, r5
 80074b6:	460f      	mov	r7, r1
 80074b8:	f7f9 f83c 	bl	8000534 <__aeabi_i2d>
 80074bc:	a36a      	add	r3, pc, #424	; (adr r3, 8007668 <_dtoa_r+0x2f0>)
 80074be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c2:	f7f9 f8a1 	bl	8000608 <__aeabi_dmul>
 80074c6:	4602      	mov	r2, r0
 80074c8:	460b      	mov	r3, r1
 80074ca:	4630      	mov	r0, r6
 80074cc:	4639      	mov	r1, r7
 80074ce:	f7f8 fee5 	bl	800029c <__adddf3>
 80074d2:	4606      	mov	r6, r0
 80074d4:	460f      	mov	r7, r1
 80074d6:	f7f9 fb47 	bl	8000b68 <__aeabi_d2iz>
 80074da:	2200      	movs	r2, #0
 80074dc:	4682      	mov	sl, r0
 80074de:	2300      	movs	r3, #0
 80074e0:	4630      	mov	r0, r6
 80074e2:	4639      	mov	r1, r7
 80074e4:	f7f9 fb02 	bl	8000aec <__aeabi_dcmplt>
 80074e8:	b148      	cbz	r0, 80074fe <_dtoa_r+0x186>
 80074ea:	4650      	mov	r0, sl
 80074ec:	f7f9 f822 	bl	8000534 <__aeabi_i2d>
 80074f0:	4632      	mov	r2, r6
 80074f2:	463b      	mov	r3, r7
 80074f4:	f7f9 faf0 	bl	8000ad8 <__aeabi_dcmpeq>
 80074f8:	b908      	cbnz	r0, 80074fe <_dtoa_r+0x186>
 80074fa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80074fe:	f1ba 0f16 	cmp.w	sl, #22
 8007502:	d854      	bhi.n	80075ae <_dtoa_r+0x236>
 8007504:	4b61      	ldr	r3, [pc, #388]	; (800768c <_dtoa_r+0x314>)
 8007506:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800750a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007512:	f7f9 faeb 	bl	8000aec <__aeabi_dcmplt>
 8007516:	2800      	cmp	r0, #0
 8007518:	d04b      	beq.n	80075b2 <_dtoa_r+0x23a>
 800751a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800751e:	2300      	movs	r3, #0
 8007520:	930e      	str	r3, [sp, #56]	; 0x38
 8007522:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007524:	1b5d      	subs	r5, r3, r5
 8007526:	1e6b      	subs	r3, r5, #1
 8007528:	9304      	str	r3, [sp, #16]
 800752a:	bf43      	ittte	mi
 800752c:	2300      	movmi	r3, #0
 800752e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007532:	9304      	strmi	r3, [sp, #16]
 8007534:	f04f 0800 	movpl.w	r8, #0
 8007538:	f1ba 0f00 	cmp.w	sl, #0
 800753c:	db3b      	blt.n	80075b6 <_dtoa_r+0x23e>
 800753e:	9b04      	ldr	r3, [sp, #16]
 8007540:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007544:	4453      	add	r3, sl
 8007546:	9304      	str	r3, [sp, #16]
 8007548:	2300      	movs	r3, #0
 800754a:	9306      	str	r3, [sp, #24]
 800754c:	9b05      	ldr	r3, [sp, #20]
 800754e:	2b09      	cmp	r3, #9
 8007550:	d869      	bhi.n	8007626 <_dtoa_r+0x2ae>
 8007552:	2b05      	cmp	r3, #5
 8007554:	bfc4      	itt	gt
 8007556:	3b04      	subgt	r3, #4
 8007558:	9305      	strgt	r3, [sp, #20]
 800755a:	9b05      	ldr	r3, [sp, #20]
 800755c:	f1a3 0302 	sub.w	r3, r3, #2
 8007560:	bfcc      	ite	gt
 8007562:	2500      	movgt	r5, #0
 8007564:	2501      	movle	r5, #1
 8007566:	2b03      	cmp	r3, #3
 8007568:	d869      	bhi.n	800763e <_dtoa_r+0x2c6>
 800756a:	e8df f003 	tbb	[pc, r3]
 800756e:	4e2c      	.short	0x4e2c
 8007570:	5a4c      	.short	0x5a4c
 8007572:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007576:	441d      	add	r5, r3
 8007578:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800757c:	2b20      	cmp	r3, #32
 800757e:	bfc1      	itttt	gt
 8007580:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007584:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007588:	fa09 f303 	lslgt.w	r3, r9, r3
 800758c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007590:	bfda      	itte	le
 8007592:	f1c3 0320 	rsble	r3, r3, #32
 8007596:	fa06 f003 	lslle.w	r0, r6, r3
 800759a:	4318      	orrgt	r0, r3
 800759c:	f7f8 ffba 	bl	8000514 <__aeabi_ui2d>
 80075a0:	2301      	movs	r3, #1
 80075a2:	4606      	mov	r6, r0
 80075a4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80075a8:	3d01      	subs	r5, #1
 80075aa:	9310      	str	r3, [sp, #64]	; 0x40
 80075ac:	e771      	b.n	8007492 <_dtoa_r+0x11a>
 80075ae:	2301      	movs	r3, #1
 80075b0:	e7b6      	b.n	8007520 <_dtoa_r+0x1a8>
 80075b2:	900e      	str	r0, [sp, #56]	; 0x38
 80075b4:	e7b5      	b.n	8007522 <_dtoa_r+0x1aa>
 80075b6:	f1ca 0300 	rsb	r3, sl, #0
 80075ba:	9306      	str	r3, [sp, #24]
 80075bc:	2300      	movs	r3, #0
 80075be:	eba8 080a 	sub.w	r8, r8, sl
 80075c2:	930d      	str	r3, [sp, #52]	; 0x34
 80075c4:	e7c2      	b.n	800754c <_dtoa_r+0x1d4>
 80075c6:	2300      	movs	r3, #0
 80075c8:	9308      	str	r3, [sp, #32]
 80075ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dc39      	bgt.n	8007644 <_dtoa_r+0x2cc>
 80075d0:	f04f 0901 	mov.w	r9, #1
 80075d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80075d8:	464b      	mov	r3, r9
 80075da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80075de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80075e0:	2200      	movs	r2, #0
 80075e2:	6042      	str	r2, [r0, #4]
 80075e4:	2204      	movs	r2, #4
 80075e6:	f102 0614 	add.w	r6, r2, #20
 80075ea:	429e      	cmp	r6, r3
 80075ec:	6841      	ldr	r1, [r0, #4]
 80075ee:	d92f      	bls.n	8007650 <_dtoa_r+0x2d8>
 80075f0:	4620      	mov	r0, r4
 80075f2:	f000 fcc7 	bl	8007f84 <_Balloc>
 80075f6:	9000      	str	r0, [sp, #0]
 80075f8:	2800      	cmp	r0, #0
 80075fa:	d14b      	bne.n	8007694 <_dtoa_r+0x31c>
 80075fc:	4b24      	ldr	r3, [pc, #144]	; (8007690 <_dtoa_r+0x318>)
 80075fe:	4602      	mov	r2, r0
 8007600:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007604:	e6d1      	b.n	80073aa <_dtoa_r+0x32>
 8007606:	2301      	movs	r3, #1
 8007608:	e7de      	b.n	80075c8 <_dtoa_r+0x250>
 800760a:	2300      	movs	r3, #0
 800760c:	9308      	str	r3, [sp, #32]
 800760e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007610:	eb0a 0903 	add.w	r9, sl, r3
 8007614:	f109 0301 	add.w	r3, r9, #1
 8007618:	2b01      	cmp	r3, #1
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	bfb8      	it	lt
 800761e:	2301      	movlt	r3, #1
 8007620:	e7dd      	b.n	80075de <_dtoa_r+0x266>
 8007622:	2301      	movs	r3, #1
 8007624:	e7f2      	b.n	800760c <_dtoa_r+0x294>
 8007626:	2501      	movs	r5, #1
 8007628:	2300      	movs	r3, #0
 800762a:	9305      	str	r3, [sp, #20]
 800762c:	9508      	str	r5, [sp, #32]
 800762e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007632:	2200      	movs	r2, #0
 8007634:	f8cd 9004 	str.w	r9, [sp, #4]
 8007638:	2312      	movs	r3, #18
 800763a:	9209      	str	r2, [sp, #36]	; 0x24
 800763c:	e7cf      	b.n	80075de <_dtoa_r+0x266>
 800763e:	2301      	movs	r3, #1
 8007640:	9308      	str	r3, [sp, #32]
 8007642:	e7f4      	b.n	800762e <_dtoa_r+0x2b6>
 8007644:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007648:	f8cd 9004 	str.w	r9, [sp, #4]
 800764c:	464b      	mov	r3, r9
 800764e:	e7c6      	b.n	80075de <_dtoa_r+0x266>
 8007650:	3101      	adds	r1, #1
 8007652:	6041      	str	r1, [r0, #4]
 8007654:	0052      	lsls	r2, r2, #1
 8007656:	e7c6      	b.n	80075e6 <_dtoa_r+0x26e>
 8007658:	636f4361 	.word	0x636f4361
 800765c:	3fd287a7 	.word	0x3fd287a7
 8007660:	8b60c8b3 	.word	0x8b60c8b3
 8007664:	3fc68a28 	.word	0x3fc68a28
 8007668:	509f79fb 	.word	0x509f79fb
 800766c:	3fd34413 	.word	0x3fd34413
 8007670:	0800b191 	.word	0x0800b191
 8007674:	0800b1a8 	.word	0x0800b1a8
 8007678:	7ff00000 	.word	0x7ff00000
 800767c:	0800b18d 	.word	0x0800b18d
 8007680:	0800b184 	.word	0x0800b184
 8007684:	0800b161 	.word	0x0800b161
 8007688:	3ff80000 	.word	0x3ff80000
 800768c:	0800b2a0 	.word	0x0800b2a0
 8007690:	0800b207 	.word	0x0800b207
 8007694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007696:	9a00      	ldr	r2, [sp, #0]
 8007698:	601a      	str	r2, [r3, #0]
 800769a:	9b01      	ldr	r3, [sp, #4]
 800769c:	2b0e      	cmp	r3, #14
 800769e:	f200 80ad 	bhi.w	80077fc <_dtoa_r+0x484>
 80076a2:	2d00      	cmp	r5, #0
 80076a4:	f000 80aa 	beq.w	80077fc <_dtoa_r+0x484>
 80076a8:	f1ba 0f00 	cmp.w	sl, #0
 80076ac:	dd36      	ble.n	800771c <_dtoa_r+0x3a4>
 80076ae:	4ac3      	ldr	r2, [pc, #780]	; (80079bc <_dtoa_r+0x644>)
 80076b0:	f00a 030f 	and.w	r3, sl, #15
 80076b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80076b8:	ed93 7b00 	vldr	d7, [r3]
 80076bc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80076c0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80076c4:	eeb0 8a47 	vmov.f32	s16, s14
 80076c8:	eef0 8a67 	vmov.f32	s17, s15
 80076cc:	d016      	beq.n	80076fc <_dtoa_r+0x384>
 80076ce:	4bbc      	ldr	r3, [pc, #752]	; (80079c0 <_dtoa_r+0x648>)
 80076d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80076d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076d8:	f7f9 f8c0 	bl	800085c <__aeabi_ddiv>
 80076dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076e0:	f007 070f 	and.w	r7, r7, #15
 80076e4:	2503      	movs	r5, #3
 80076e6:	4eb6      	ldr	r6, [pc, #728]	; (80079c0 <_dtoa_r+0x648>)
 80076e8:	b957      	cbnz	r7, 8007700 <_dtoa_r+0x388>
 80076ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ee:	ec53 2b18 	vmov	r2, r3, d8
 80076f2:	f7f9 f8b3 	bl	800085c <__aeabi_ddiv>
 80076f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076fa:	e029      	b.n	8007750 <_dtoa_r+0x3d8>
 80076fc:	2502      	movs	r5, #2
 80076fe:	e7f2      	b.n	80076e6 <_dtoa_r+0x36e>
 8007700:	07f9      	lsls	r1, r7, #31
 8007702:	d508      	bpl.n	8007716 <_dtoa_r+0x39e>
 8007704:	ec51 0b18 	vmov	r0, r1, d8
 8007708:	e9d6 2300 	ldrd	r2, r3, [r6]
 800770c:	f7f8 ff7c 	bl	8000608 <__aeabi_dmul>
 8007710:	ec41 0b18 	vmov	d8, r0, r1
 8007714:	3501      	adds	r5, #1
 8007716:	107f      	asrs	r7, r7, #1
 8007718:	3608      	adds	r6, #8
 800771a:	e7e5      	b.n	80076e8 <_dtoa_r+0x370>
 800771c:	f000 80a6 	beq.w	800786c <_dtoa_r+0x4f4>
 8007720:	f1ca 0600 	rsb	r6, sl, #0
 8007724:	4ba5      	ldr	r3, [pc, #660]	; (80079bc <_dtoa_r+0x644>)
 8007726:	4fa6      	ldr	r7, [pc, #664]	; (80079c0 <_dtoa_r+0x648>)
 8007728:	f006 020f 	and.w	r2, r6, #15
 800772c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007734:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007738:	f7f8 ff66 	bl	8000608 <__aeabi_dmul>
 800773c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007740:	1136      	asrs	r6, r6, #4
 8007742:	2300      	movs	r3, #0
 8007744:	2502      	movs	r5, #2
 8007746:	2e00      	cmp	r6, #0
 8007748:	f040 8085 	bne.w	8007856 <_dtoa_r+0x4de>
 800774c:	2b00      	cmp	r3, #0
 800774e:	d1d2      	bne.n	80076f6 <_dtoa_r+0x37e>
 8007750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 808c 	beq.w	8007870 <_dtoa_r+0x4f8>
 8007758:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800775c:	4b99      	ldr	r3, [pc, #612]	; (80079c4 <_dtoa_r+0x64c>)
 800775e:	2200      	movs	r2, #0
 8007760:	4630      	mov	r0, r6
 8007762:	4639      	mov	r1, r7
 8007764:	f7f9 f9c2 	bl	8000aec <__aeabi_dcmplt>
 8007768:	2800      	cmp	r0, #0
 800776a:	f000 8081 	beq.w	8007870 <_dtoa_r+0x4f8>
 800776e:	9b01      	ldr	r3, [sp, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d07d      	beq.n	8007870 <_dtoa_r+0x4f8>
 8007774:	f1b9 0f00 	cmp.w	r9, #0
 8007778:	dd3c      	ble.n	80077f4 <_dtoa_r+0x47c>
 800777a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800777e:	9307      	str	r3, [sp, #28]
 8007780:	2200      	movs	r2, #0
 8007782:	4b91      	ldr	r3, [pc, #580]	; (80079c8 <_dtoa_r+0x650>)
 8007784:	4630      	mov	r0, r6
 8007786:	4639      	mov	r1, r7
 8007788:	f7f8 ff3e 	bl	8000608 <__aeabi_dmul>
 800778c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007790:	3501      	adds	r5, #1
 8007792:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007796:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800779a:	4628      	mov	r0, r5
 800779c:	f7f8 feca 	bl	8000534 <__aeabi_i2d>
 80077a0:	4632      	mov	r2, r6
 80077a2:	463b      	mov	r3, r7
 80077a4:	f7f8 ff30 	bl	8000608 <__aeabi_dmul>
 80077a8:	4b88      	ldr	r3, [pc, #544]	; (80079cc <_dtoa_r+0x654>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	f7f8 fd76 	bl	800029c <__adddf3>
 80077b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80077b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077b8:	9303      	str	r3, [sp, #12]
 80077ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d15c      	bne.n	800787a <_dtoa_r+0x502>
 80077c0:	4b83      	ldr	r3, [pc, #524]	; (80079d0 <_dtoa_r+0x658>)
 80077c2:	2200      	movs	r2, #0
 80077c4:	4630      	mov	r0, r6
 80077c6:	4639      	mov	r1, r7
 80077c8:	f7f8 fd66 	bl	8000298 <__aeabi_dsub>
 80077cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077d0:	4606      	mov	r6, r0
 80077d2:	460f      	mov	r7, r1
 80077d4:	f7f9 f9a8 	bl	8000b28 <__aeabi_dcmpgt>
 80077d8:	2800      	cmp	r0, #0
 80077da:	f040 8296 	bne.w	8007d0a <_dtoa_r+0x992>
 80077de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80077e2:	4630      	mov	r0, r6
 80077e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077e8:	4639      	mov	r1, r7
 80077ea:	f7f9 f97f 	bl	8000aec <__aeabi_dcmplt>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f040 8288 	bne.w	8007d04 <_dtoa_r+0x98c>
 80077f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80077f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80077fe:	2b00      	cmp	r3, #0
 8007800:	f2c0 8158 	blt.w	8007ab4 <_dtoa_r+0x73c>
 8007804:	f1ba 0f0e 	cmp.w	sl, #14
 8007808:	f300 8154 	bgt.w	8007ab4 <_dtoa_r+0x73c>
 800780c:	4b6b      	ldr	r3, [pc, #428]	; (80079bc <_dtoa_r+0x644>)
 800780e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007812:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007818:	2b00      	cmp	r3, #0
 800781a:	f280 80e3 	bge.w	80079e4 <_dtoa_r+0x66c>
 800781e:	9b01      	ldr	r3, [sp, #4]
 8007820:	2b00      	cmp	r3, #0
 8007822:	f300 80df 	bgt.w	80079e4 <_dtoa_r+0x66c>
 8007826:	f040 826d 	bne.w	8007d04 <_dtoa_r+0x98c>
 800782a:	4b69      	ldr	r3, [pc, #420]	; (80079d0 <_dtoa_r+0x658>)
 800782c:	2200      	movs	r2, #0
 800782e:	4640      	mov	r0, r8
 8007830:	4649      	mov	r1, r9
 8007832:	f7f8 fee9 	bl	8000608 <__aeabi_dmul>
 8007836:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800783a:	f7f9 f96b 	bl	8000b14 <__aeabi_dcmpge>
 800783e:	9e01      	ldr	r6, [sp, #4]
 8007840:	4637      	mov	r7, r6
 8007842:	2800      	cmp	r0, #0
 8007844:	f040 8243 	bne.w	8007cce <_dtoa_r+0x956>
 8007848:	9d00      	ldr	r5, [sp, #0]
 800784a:	2331      	movs	r3, #49	; 0x31
 800784c:	f805 3b01 	strb.w	r3, [r5], #1
 8007850:	f10a 0a01 	add.w	sl, sl, #1
 8007854:	e23f      	b.n	8007cd6 <_dtoa_r+0x95e>
 8007856:	07f2      	lsls	r2, r6, #31
 8007858:	d505      	bpl.n	8007866 <_dtoa_r+0x4ee>
 800785a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800785e:	f7f8 fed3 	bl	8000608 <__aeabi_dmul>
 8007862:	3501      	adds	r5, #1
 8007864:	2301      	movs	r3, #1
 8007866:	1076      	asrs	r6, r6, #1
 8007868:	3708      	adds	r7, #8
 800786a:	e76c      	b.n	8007746 <_dtoa_r+0x3ce>
 800786c:	2502      	movs	r5, #2
 800786e:	e76f      	b.n	8007750 <_dtoa_r+0x3d8>
 8007870:	9b01      	ldr	r3, [sp, #4]
 8007872:	f8cd a01c 	str.w	sl, [sp, #28]
 8007876:	930c      	str	r3, [sp, #48]	; 0x30
 8007878:	e78d      	b.n	8007796 <_dtoa_r+0x41e>
 800787a:	9900      	ldr	r1, [sp, #0]
 800787c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800787e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007880:	4b4e      	ldr	r3, [pc, #312]	; (80079bc <_dtoa_r+0x644>)
 8007882:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007886:	4401      	add	r1, r0
 8007888:	9102      	str	r1, [sp, #8]
 800788a:	9908      	ldr	r1, [sp, #32]
 800788c:	eeb0 8a47 	vmov.f32	s16, s14
 8007890:	eef0 8a67 	vmov.f32	s17, s15
 8007894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007898:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800789c:	2900      	cmp	r1, #0
 800789e:	d045      	beq.n	800792c <_dtoa_r+0x5b4>
 80078a0:	494c      	ldr	r1, [pc, #304]	; (80079d4 <_dtoa_r+0x65c>)
 80078a2:	2000      	movs	r0, #0
 80078a4:	f7f8 ffda 	bl	800085c <__aeabi_ddiv>
 80078a8:	ec53 2b18 	vmov	r2, r3, d8
 80078ac:	f7f8 fcf4 	bl	8000298 <__aeabi_dsub>
 80078b0:	9d00      	ldr	r5, [sp, #0]
 80078b2:	ec41 0b18 	vmov	d8, r0, r1
 80078b6:	4639      	mov	r1, r7
 80078b8:	4630      	mov	r0, r6
 80078ba:	f7f9 f955 	bl	8000b68 <__aeabi_d2iz>
 80078be:	900c      	str	r0, [sp, #48]	; 0x30
 80078c0:	f7f8 fe38 	bl	8000534 <__aeabi_i2d>
 80078c4:	4602      	mov	r2, r0
 80078c6:	460b      	mov	r3, r1
 80078c8:	4630      	mov	r0, r6
 80078ca:	4639      	mov	r1, r7
 80078cc:	f7f8 fce4 	bl	8000298 <__aeabi_dsub>
 80078d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078d2:	3330      	adds	r3, #48	; 0x30
 80078d4:	f805 3b01 	strb.w	r3, [r5], #1
 80078d8:	ec53 2b18 	vmov	r2, r3, d8
 80078dc:	4606      	mov	r6, r0
 80078de:	460f      	mov	r7, r1
 80078e0:	f7f9 f904 	bl	8000aec <__aeabi_dcmplt>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	d165      	bne.n	80079b4 <_dtoa_r+0x63c>
 80078e8:	4632      	mov	r2, r6
 80078ea:	463b      	mov	r3, r7
 80078ec:	4935      	ldr	r1, [pc, #212]	; (80079c4 <_dtoa_r+0x64c>)
 80078ee:	2000      	movs	r0, #0
 80078f0:	f7f8 fcd2 	bl	8000298 <__aeabi_dsub>
 80078f4:	ec53 2b18 	vmov	r2, r3, d8
 80078f8:	f7f9 f8f8 	bl	8000aec <__aeabi_dcmplt>
 80078fc:	2800      	cmp	r0, #0
 80078fe:	f040 80b9 	bne.w	8007a74 <_dtoa_r+0x6fc>
 8007902:	9b02      	ldr	r3, [sp, #8]
 8007904:	429d      	cmp	r5, r3
 8007906:	f43f af75 	beq.w	80077f4 <_dtoa_r+0x47c>
 800790a:	4b2f      	ldr	r3, [pc, #188]	; (80079c8 <_dtoa_r+0x650>)
 800790c:	ec51 0b18 	vmov	r0, r1, d8
 8007910:	2200      	movs	r2, #0
 8007912:	f7f8 fe79 	bl	8000608 <__aeabi_dmul>
 8007916:	4b2c      	ldr	r3, [pc, #176]	; (80079c8 <_dtoa_r+0x650>)
 8007918:	ec41 0b18 	vmov	d8, r0, r1
 800791c:	2200      	movs	r2, #0
 800791e:	4630      	mov	r0, r6
 8007920:	4639      	mov	r1, r7
 8007922:	f7f8 fe71 	bl	8000608 <__aeabi_dmul>
 8007926:	4606      	mov	r6, r0
 8007928:	460f      	mov	r7, r1
 800792a:	e7c4      	b.n	80078b6 <_dtoa_r+0x53e>
 800792c:	ec51 0b17 	vmov	r0, r1, d7
 8007930:	f7f8 fe6a 	bl	8000608 <__aeabi_dmul>
 8007934:	9b02      	ldr	r3, [sp, #8]
 8007936:	9d00      	ldr	r5, [sp, #0]
 8007938:	930c      	str	r3, [sp, #48]	; 0x30
 800793a:	ec41 0b18 	vmov	d8, r0, r1
 800793e:	4639      	mov	r1, r7
 8007940:	4630      	mov	r0, r6
 8007942:	f7f9 f911 	bl	8000b68 <__aeabi_d2iz>
 8007946:	9011      	str	r0, [sp, #68]	; 0x44
 8007948:	f7f8 fdf4 	bl	8000534 <__aeabi_i2d>
 800794c:	4602      	mov	r2, r0
 800794e:	460b      	mov	r3, r1
 8007950:	4630      	mov	r0, r6
 8007952:	4639      	mov	r1, r7
 8007954:	f7f8 fca0 	bl	8000298 <__aeabi_dsub>
 8007958:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800795a:	3330      	adds	r3, #48	; 0x30
 800795c:	f805 3b01 	strb.w	r3, [r5], #1
 8007960:	9b02      	ldr	r3, [sp, #8]
 8007962:	429d      	cmp	r5, r3
 8007964:	4606      	mov	r6, r0
 8007966:	460f      	mov	r7, r1
 8007968:	f04f 0200 	mov.w	r2, #0
 800796c:	d134      	bne.n	80079d8 <_dtoa_r+0x660>
 800796e:	4b19      	ldr	r3, [pc, #100]	; (80079d4 <_dtoa_r+0x65c>)
 8007970:	ec51 0b18 	vmov	r0, r1, d8
 8007974:	f7f8 fc92 	bl	800029c <__adddf3>
 8007978:	4602      	mov	r2, r0
 800797a:	460b      	mov	r3, r1
 800797c:	4630      	mov	r0, r6
 800797e:	4639      	mov	r1, r7
 8007980:	f7f9 f8d2 	bl	8000b28 <__aeabi_dcmpgt>
 8007984:	2800      	cmp	r0, #0
 8007986:	d175      	bne.n	8007a74 <_dtoa_r+0x6fc>
 8007988:	ec53 2b18 	vmov	r2, r3, d8
 800798c:	4911      	ldr	r1, [pc, #68]	; (80079d4 <_dtoa_r+0x65c>)
 800798e:	2000      	movs	r0, #0
 8007990:	f7f8 fc82 	bl	8000298 <__aeabi_dsub>
 8007994:	4602      	mov	r2, r0
 8007996:	460b      	mov	r3, r1
 8007998:	4630      	mov	r0, r6
 800799a:	4639      	mov	r1, r7
 800799c:	f7f9 f8a6 	bl	8000aec <__aeabi_dcmplt>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	f43f af27 	beq.w	80077f4 <_dtoa_r+0x47c>
 80079a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80079a8:	1e6b      	subs	r3, r5, #1
 80079aa:	930c      	str	r3, [sp, #48]	; 0x30
 80079ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80079b0:	2b30      	cmp	r3, #48	; 0x30
 80079b2:	d0f8      	beq.n	80079a6 <_dtoa_r+0x62e>
 80079b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80079b8:	e04a      	b.n	8007a50 <_dtoa_r+0x6d8>
 80079ba:	bf00      	nop
 80079bc:	0800b2a0 	.word	0x0800b2a0
 80079c0:	0800b278 	.word	0x0800b278
 80079c4:	3ff00000 	.word	0x3ff00000
 80079c8:	40240000 	.word	0x40240000
 80079cc:	401c0000 	.word	0x401c0000
 80079d0:	40140000 	.word	0x40140000
 80079d4:	3fe00000 	.word	0x3fe00000
 80079d8:	4baf      	ldr	r3, [pc, #700]	; (8007c98 <_dtoa_r+0x920>)
 80079da:	f7f8 fe15 	bl	8000608 <__aeabi_dmul>
 80079de:	4606      	mov	r6, r0
 80079e0:	460f      	mov	r7, r1
 80079e2:	e7ac      	b.n	800793e <_dtoa_r+0x5c6>
 80079e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80079e8:	9d00      	ldr	r5, [sp, #0]
 80079ea:	4642      	mov	r2, r8
 80079ec:	464b      	mov	r3, r9
 80079ee:	4630      	mov	r0, r6
 80079f0:	4639      	mov	r1, r7
 80079f2:	f7f8 ff33 	bl	800085c <__aeabi_ddiv>
 80079f6:	f7f9 f8b7 	bl	8000b68 <__aeabi_d2iz>
 80079fa:	9002      	str	r0, [sp, #8]
 80079fc:	f7f8 fd9a 	bl	8000534 <__aeabi_i2d>
 8007a00:	4642      	mov	r2, r8
 8007a02:	464b      	mov	r3, r9
 8007a04:	f7f8 fe00 	bl	8000608 <__aeabi_dmul>
 8007a08:	4602      	mov	r2, r0
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	4639      	mov	r1, r7
 8007a10:	f7f8 fc42 	bl	8000298 <__aeabi_dsub>
 8007a14:	9e02      	ldr	r6, [sp, #8]
 8007a16:	9f01      	ldr	r7, [sp, #4]
 8007a18:	3630      	adds	r6, #48	; 0x30
 8007a1a:	f805 6b01 	strb.w	r6, [r5], #1
 8007a1e:	9e00      	ldr	r6, [sp, #0]
 8007a20:	1bae      	subs	r6, r5, r6
 8007a22:	42b7      	cmp	r7, r6
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	d137      	bne.n	8007a9a <_dtoa_r+0x722>
 8007a2a:	f7f8 fc37 	bl	800029c <__adddf3>
 8007a2e:	4642      	mov	r2, r8
 8007a30:	464b      	mov	r3, r9
 8007a32:	4606      	mov	r6, r0
 8007a34:	460f      	mov	r7, r1
 8007a36:	f7f9 f877 	bl	8000b28 <__aeabi_dcmpgt>
 8007a3a:	b9c8      	cbnz	r0, 8007a70 <_dtoa_r+0x6f8>
 8007a3c:	4642      	mov	r2, r8
 8007a3e:	464b      	mov	r3, r9
 8007a40:	4630      	mov	r0, r6
 8007a42:	4639      	mov	r1, r7
 8007a44:	f7f9 f848 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a48:	b110      	cbz	r0, 8007a50 <_dtoa_r+0x6d8>
 8007a4a:	9b02      	ldr	r3, [sp, #8]
 8007a4c:	07d9      	lsls	r1, r3, #31
 8007a4e:	d40f      	bmi.n	8007a70 <_dtoa_r+0x6f8>
 8007a50:	4620      	mov	r0, r4
 8007a52:	4659      	mov	r1, fp
 8007a54:	f000 fad6 	bl	8008004 <_Bfree>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	702b      	strb	r3, [r5, #0]
 8007a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a5e:	f10a 0001 	add.w	r0, sl, #1
 8007a62:	6018      	str	r0, [r3, #0]
 8007a64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f43f acd8 	beq.w	800741c <_dtoa_r+0xa4>
 8007a6c:	601d      	str	r5, [r3, #0]
 8007a6e:	e4d5      	b.n	800741c <_dtoa_r+0xa4>
 8007a70:	f8cd a01c 	str.w	sl, [sp, #28]
 8007a74:	462b      	mov	r3, r5
 8007a76:	461d      	mov	r5, r3
 8007a78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a7c:	2a39      	cmp	r2, #57	; 0x39
 8007a7e:	d108      	bne.n	8007a92 <_dtoa_r+0x71a>
 8007a80:	9a00      	ldr	r2, [sp, #0]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d1f7      	bne.n	8007a76 <_dtoa_r+0x6fe>
 8007a86:	9a07      	ldr	r2, [sp, #28]
 8007a88:	9900      	ldr	r1, [sp, #0]
 8007a8a:	3201      	adds	r2, #1
 8007a8c:	9207      	str	r2, [sp, #28]
 8007a8e:	2230      	movs	r2, #48	; 0x30
 8007a90:	700a      	strb	r2, [r1, #0]
 8007a92:	781a      	ldrb	r2, [r3, #0]
 8007a94:	3201      	adds	r2, #1
 8007a96:	701a      	strb	r2, [r3, #0]
 8007a98:	e78c      	b.n	80079b4 <_dtoa_r+0x63c>
 8007a9a:	4b7f      	ldr	r3, [pc, #508]	; (8007c98 <_dtoa_r+0x920>)
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	f7f8 fdb3 	bl	8000608 <__aeabi_dmul>
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	4606      	mov	r6, r0
 8007aa8:	460f      	mov	r7, r1
 8007aaa:	f7f9 f815 	bl	8000ad8 <__aeabi_dcmpeq>
 8007aae:	2800      	cmp	r0, #0
 8007ab0:	d09b      	beq.n	80079ea <_dtoa_r+0x672>
 8007ab2:	e7cd      	b.n	8007a50 <_dtoa_r+0x6d8>
 8007ab4:	9a08      	ldr	r2, [sp, #32]
 8007ab6:	2a00      	cmp	r2, #0
 8007ab8:	f000 80c4 	beq.w	8007c44 <_dtoa_r+0x8cc>
 8007abc:	9a05      	ldr	r2, [sp, #20]
 8007abe:	2a01      	cmp	r2, #1
 8007ac0:	f300 80a8 	bgt.w	8007c14 <_dtoa_r+0x89c>
 8007ac4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007ac6:	2a00      	cmp	r2, #0
 8007ac8:	f000 80a0 	beq.w	8007c0c <_dtoa_r+0x894>
 8007acc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ad0:	9e06      	ldr	r6, [sp, #24]
 8007ad2:	4645      	mov	r5, r8
 8007ad4:	9a04      	ldr	r2, [sp, #16]
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	441a      	add	r2, r3
 8007ada:	4620      	mov	r0, r4
 8007adc:	4498      	add	r8, r3
 8007ade:	9204      	str	r2, [sp, #16]
 8007ae0:	f000 fb4c 	bl	800817c <__i2b>
 8007ae4:	4607      	mov	r7, r0
 8007ae6:	2d00      	cmp	r5, #0
 8007ae8:	dd0b      	ble.n	8007b02 <_dtoa_r+0x78a>
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	dd08      	ble.n	8007b02 <_dtoa_r+0x78a>
 8007af0:	42ab      	cmp	r3, r5
 8007af2:	9a04      	ldr	r2, [sp, #16]
 8007af4:	bfa8      	it	ge
 8007af6:	462b      	movge	r3, r5
 8007af8:	eba8 0803 	sub.w	r8, r8, r3
 8007afc:	1aed      	subs	r5, r5, r3
 8007afe:	1ad3      	subs	r3, r2, r3
 8007b00:	9304      	str	r3, [sp, #16]
 8007b02:	9b06      	ldr	r3, [sp, #24]
 8007b04:	b1fb      	cbz	r3, 8007b46 <_dtoa_r+0x7ce>
 8007b06:	9b08      	ldr	r3, [sp, #32]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 809f 	beq.w	8007c4c <_dtoa_r+0x8d4>
 8007b0e:	2e00      	cmp	r6, #0
 8007b10:	dd11      	ble.n	8007b36 <_dtoa_r+0x7be>
 8007b12:	4639      	mov	r1, r7
 8007b14:	4632      	mov	r2, r6
 8007b16:	4620      	mov	r0, r4
 8007b18:	f000 fbec 	bl	80082f4 <__pow5mult>
 8007b1c:	465a      	mov	r2, fp
 8007b1e:	4601      	mov	r1, r0
 8007b20:	4607      	mov	r7, r0
 8007b22:	4620      	mov	r0, r4
 8007b24:	f000 fb40 	bl	80081a8 <__multiply>
 8007b28:	4659      	mov	r1, fp
 8007b2a:	9007      	str	r0, [sp, #28]
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	f000 fa69 	bl	8008004 <_Bfree>
 8007b32:	9b07      	ldr	r3, [sp, #28]
 8007b34:	469b      	mov	fp, r3
 8007b36:	9b06      	ldr	r3, [sp, #24]
 8007b38:	1b9a      	subs	r2, r3, r6
 8007b3a:	d004      	beq.n	8007b46 <_dtoa_r+0x7ce>
 8007b3c:	4659      	mov	r1, fp
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f000 fbd8 	bl	80082f4 <__pow5mult>
 8007b44:	4683      	mov	fp, r0
 8007b46:	2101      	movs	r1, #1
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fb17 	bl	800817c <__i2b>
 8007b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	4606      	mov	r6, r0
 8007b54:	dd7c      	ble.n	8007c50 <_dtoa_r+0x8d8>
 8007b56:	461a      	mov	r2, r3
 8007b58:	4601      	mov	r1, r0
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f000 fbca 	bl	80082f4 <__pow5mult>
 8007b60:	9b05      	ldr	r3, [sp, #20]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	4606      	mov	r6, r0
 8007b66:	dd76      	ble.n	8007c56 <_dtoa_r+0x8de>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9306      	str	r3, [sp, #24]
 8007b6c:	6933      	ldr	r3, [r6, #16]
 8007b6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007b72:	6918      	ldr	r0, [r3, #16]
 8007b74:	f000 fab2 	bl	80080dc <__hi0bits>
 8007b78:	f1c0 0020 	rsb	r0, r0, #32
 8007b7c:	9b04      	ldr	r3, [sp, #16]
 8007b7e:	4418      	add	r0, r3
 8007b80:	f010 001f 	ands.w	r0, r0, #31
 8007b84:	f000 8086 	beq.w	8007c94 <_dtoa_r+0x91c>
 8007b88:	f1c0 0320 	rsb	r3, r0, #32
 8007b8c:	2b04      	cmp	r3, #4
 8007b8e:	dd7f      	ble.n	8007c90 <_dtoa_r+0x918>
 8007b90:	f1c0 001c 	rsb	r0, r0, #28
 8007b94:	9b04      	ldr	r3, [sp, #16]
 8007b96:	4403      	add	r3, r0
 8007b98:	4480      	add	r8, r0
 8007b9a:	4405      	add	r5, r0
 8007b9c:	9304      	str	r3, [sp, #16]
 8007b9e:	f1b8 0f00 	cmp.w	r8, #0
 8007ba2:	dd05      	ble.n	8007bb0 <_dtoa_r+0x838>
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	4642      	mov	r2, r8
 8007ba8:	4620      	mov	r0, r4
 8007baa:	f000 fbfd 	bl	80083a8 <__lshift>
 8007bae:	4683      	mov	fp, r0
 8007bb0:	9b04      	ldr	r3, [sp, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	dd05      	ble.n	8007bc2 <_dtoa_r+0x84a>
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	461a      	mov	r2, r3
 8007bba:	4620      	mov	r0, r4
 8007bbc:	f000 fbf4 	bl	80083a8 <__lshift>
 8007bc0:	4606      	mov	r6, r0
 8007bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d069      	beq.n	8007c9c <_dtoa_r+0x924>
 8007bc8:	4631      	mov	r1, r6
 8007bca:	4658      	mov	r0, fp
 8007bcc:	f000 fc58 	bl	8008480 <__mcmp>
 8007bd0:	2800      	cmp	r0, #0
 8007bd2:	da63      	bge.n	8007c9c <_dtoa_r+0x924>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4659      	mov	r1, fp
 8007bd8:	220a      	movs	r2, #10
 8007bda:	4620      	mov	r0, r4
 8007bdc:	f000 fa34 	bl	8008048 <__multadd>
 8007be0:	9b08      	ldr	r3, [sp, #32]
 8007be2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007be6:	4683      	mov	fp, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f000 818f 	beq.w	8007f0c <_dtoa_r+0xb94>
 8007bee:	4639      	mov	r1, r7
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	220a      	movs	r2, #10
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f000 fa27 	bl	8008048 <__multadd>
 8007bfa:	f1b9 0f00 	cmp.w	r9, #0
 8007bfe:	4607      	mov	r7, r0
 8007c00:	f300 808e 	bgt.w	8007d20 <_dtoa_r+0x9a8>
 8007c04:	9b05      	ldr	r3, [sp, #20]
 8007c06:	2b02      	cmp	r3, #2
 8007c08:	dc50      	bgt.n	8007cac <_dtoa_r+0x934>
 8007c0a:	e089      	b.n	8007d20 <_dtoa_r+0x9a8>
 8007c0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007c12:	e75d      	b.n	8007ad0 <_dtoa_r+0x758>
 8007c14:	9b01      	ldr	r3, [sp, #4]
 8007c16:	1e5e      	subs	r6, r3, #1
 8007c18:	9b06      	ldr	r3, [sp, #24]
 8007c1a:	42b3      	cmp	r3, r6
 8007c1c:	bfbf      	itttt	lt
 8007c1e:	9b06      	ldrlt	r3, [sp, #24]
 8007c20:	9606      	strlt	r6, [sp, #24]
 8007c22:	1af2      	sublt	r2, r6, r3
 8007c24:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007c26:	bfb6      	itet	lt
 8007c28:	189b      	addlt	r3, r3, r2
 8007c2a:	1b9e      	subge	r6, r3, r6
 8007c2c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007c2e:	9b01      	ldr	r3, [sp, #4]
 8007c30:	bfb8      	it	lt
 8007c32:	2600      	movlt	r6, #0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	bfb5      	itete	lt
 8007c38:	eba8 0503 	sublt.w	r5, r8, r3
 8007c3c:	9b01      	ldrge	r3, [sp, #4]
 8007c3e:	2300      	movlt	r3, #0
 8007c40:	4645      	movge	r5, r8
 8007c42:	e747      	b.n	8007ad4 <_dtoa_r+0x75c>
 8007c44:	9e06      	ldr	r6, [sp, #24]
 8007c46:	9f08      	ldr	r7, [sp, #32]
 8007c48:	4645      	mov	r5, r8
 8007c4a:	e74c      	b.n	8007ae6 <_dtoa_r+0x76e>
 8007c4c:	9a06      	ldr	r2, [sp, #24]
 8007c4e:	e775      	b.n	8007b3c <_dtoa_r+0x7c4>
 8007c50:	9b05      	ldr	r3, [sp, #20]
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	dc18      	bgt.n	8007c88 <_dtoa_r+0x910>
 8007c56:	9b02      	ldr	r3, [sp, #8]
 8007c58:	b9b3      	cbnz	r3, 8007c88 <_dtoa_r+0x910>
 8007c5a:	9b03      	ldr	r3, [sp, #12]
 8007c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c60:	b9a3      	cbnz	r3, 8007c8c <_dtoa_r+0x914>
 8007c62:	9b03      	ldr	r3, [sp, #12]
 8007c64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c68:	0d1b      	lsrs	r3, r3, #20
 8007c6a:	051b      	lsls	r3, r3, #20
 8007c6c:	b12b      	cbz	r3, 8007c7a <_dtoa_r+0x902>
 8007c6e:	9b04      	ldr	r3, [sp, #16]
 8007c70:	3301      	adds	r3, #1
 8007c72:	9304      	str	r3, [sp, #16]
 8007c74:	f108 0801 	add.w	r8, r8, #1
 8007c78:	2301      	movs	r3, #1
 8007c7a:	9306      	str	r3, [sp, #24]
 8007c7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f47f af74 	bne.w	8007b6c <_dtoa_r+0x7f4>
 8007c84:	2001      	movs	r0, #1
 8007c86:	e779      	b.n	8007b7c <_dtoa_r+0x804>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	e7f6      	b.n	8007c7a <_dtoa_r+0x902>
 8007c8c:	9b02      	ldr	r3, [sp, #8]
 8007c8e:	e7f4      	b.n	8007c7a <_dtoa_r+0x902>
 8007c90:	d085      	beq.n	8007b9e <_dtoa_r+0x826>
 8007c92:	4618      	mov	r0, r3
 8007c94:	301c      	adds	r0, #28
 8007c96:	e77d      	b.n	8007b94 <_dtoa_r+0x81c>
 8007c98:	40240000 	.word	0x40240000
 8007c9c:	9b01      	ldr	r3, [sp, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	dc38      	bgt.n	8007d14 <_dtoa_r+0x99c>
 8007ca2:	9b05      	ldr	r3, [sp, #20]
 8007ca4:	2b02      	cmp	r3, #2
 8007ca6:	dd35      	ble.n	8007d14 <_dtoa_r+0x99c>
 8007ca8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007cac:	f1b9 0f00 	cmp.w	r9, #0
 8007cb0:	d10d      	bne.n	8007cce <_dtoa_r+0x956>
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	464b      	mov	r3, r9
 8007cb6:	2205      	movs	r2, #5
 8007cb8:	4620      	mov	r0, r4
 8007cba:	f000 f9c5 	bl	8008048 <__multadd>
 8007cbe:	4601      	mov	r1, r0
 8007cc0:	4606      	mov	r6, r0
 8007cc2:	4658      	mov	r0, fp
 8007cc4:	f000 fbdc 	bl	8008480 <__mcmp>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	f73f adbd 	bgt.w	8007848 <_dtoa_r+0x4d0>
 8007cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd0:	9d00      	ldr	r5, [sp, #0]
 8007cd2:	ea6f 0a03 	mvn.w	sl, r3
 8007cd6:	f04f 0800 	mov.w	r8, #0
 8007cda:	4631      	mov	r1, r6
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 f991 	bl	8008004 <_Bfree>
 8007ce2:	2f00      	cmp	r7, #0
 8007ce4:	f43f aeb4 	beq.w	8007a50 <_dtoa_r+0x6d8>
 8007ce8:	f1b8 0f00 	cmp.w	r8, #0
 8007cec:	d005      	beq.n	8007cfa <_dtoa_r+0x982>
 8007cee:	45b8      	cmp	r8, r7
 8007cf0:	d003      	beq.n	8007cfa <_dtoa_r+0x982>
 8007cf2:	4641      	mov	r1, r8
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f000 f985 	bl	8008004 <_Bfree>
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	f000 f981 	bl	8008004 <_Bfree>
 8007d02:	e6a5      	b.n	8007a50 <_dtoa_r+0x6d8>
 8007d04:	2600      	movs	r6, #0
 8007d06:	4637      	mov	r7, r6
 8007d08:	e7e1      	b.n	8007cce <_dtoa_r+0x956>
 8007d0a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007d0c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007d10:	4637      	mov	r7, r6
 8007d12:	e599      	b.n	8007848 <_dtoa_r+0x4d0>
 8007d14:	9b08      	ldr	r3, [sp, #32]
 8007d16:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 80fd 	beq.w	8007f1a <_dtoa_r+0xba2>
 8007d20:	2d00      	cmp	r5, #0
 8007d22:	dd05      	ble.n	8007d30 <_dtoa_r+0x9b8>
 8007d24:	4639      	mov	r1, r7
 8007d26:	462a      	mov	r2, r5
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f000 fb3d 	bl	80083a8 <__lshift>
 8007d2e:	4607      	mov	r7, r0
 8007d30:	9b06      	ldr	r3, [sp, #24]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d05c      	beq.n	8007df0 <_dtoa_r+0xa78>
 8007d36:	6879      	ldr	r1, [r7, #4]
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f000 f923 	bl	8007f84 <_Balloc>
 8007d3e:	4605      	mov	r5, r0
 8007d40:	b928      	cbnz	r0, 8007d4e <_dtoa_r+0x9d6>
 8007d42:	4b80      	ldr	r3, [pc, #512]	; (8007f44 <_dtoa_r+0xbcc>)
 8007d44:	4602      	mov	r2, r0
 8007d46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007d4a:	f7ff bb2e 	b.w	80073aa <_dtoa_r+0x32>
 8007d4e:	693a      	ldr	r2, [r7, #16]
 8007d50:	3202      	adds	r2, #2
 8007d52:	0092      	lsls	r2, r2, #2
 8007d54:	f107 010c 	add.w	r1, r7, #12
 8007d58:	300c      	adds	r0, #12
 8007d5a:	f000 f905 	bl	8007f68 <memcpy>
 8007d5e:	2201      	movs	r2, #1
 8007d60:	4629      	mov	r1, r5
 8007d62:	4620      	mov	r0, r4
 8007d64:	f000 fb20 	bl	80083a8 <__lshift>
 8007d68:	9b00      	ldr	r3, [sp, #0]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	9301      	str	r3, [sp, #4]
 8007d6e:	9b00      	ldr	r3, [sp, #0]
 8007d70:	444b      	add	r3, r9
 8007d72:	9307      	str	r3, [sp, #28]
 8007d74:	9b02      	ldr	r3, [sp, #8]
 8007d76:	f003 0301 	and.w	r3, r3, #1
 8007d7a:	46b8      	mov	r8, r7
 8007d7c:	9306      	str	r3, [sp, #24]
 8007d7e:	4607      	mov	r7, r0
 8007d80:	9b01      	ldr	r3, [sp, #4]
 8007d82:	4631      	mov	r1, r6
 8007d84:	3b01      	subs	r3, #1
 8007d86:	4658      	mov	r0, fp
 8007d88:	9302      	str	r3, [sp, #8]
 8007d8a:	f7ff fa69 	bl	8007260 <quorem>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	3330      	adds	r3, #48	; 0x30
 8007d92:	9004      	str	r0, [sp, #16]
 8007d94:	4641      	mov	r1, r8
 8007d96:	4658      	mov	r0, fp
 8007d98:	9308      	str	r3, [sp, #32]
 8007d9a:	f000 fb71 	bl	8008480 <__mcmp>
 8007d9e:	463a      	mov	r2, r7
 8007da0:	4681      	mov	r9, r0
 8007da2:	4631      	mov	r1, r6
 8007da4:	4620      	mov	r0, r4
 8007da6:	f000 fb87 	bl	80084b8 <__mdiff>
 8007daa:	68c2      	ldr	r2, [r0, #12]
 8007dac:	9b08      	ldr	r3, [sp, #32]
 8007dae:	4605      	mov	r5, r0
 8007db0:	bb02      	cbnz	r2, 8007df4 <_dtoa_r+0xa7c>
 8007db2:	4601      	mov	r1, r0
 8007db4:	4658      	mov	r0, fp
 8007db6:	f000 fb63 	bl	8008480 <__mcmp>
 8007dba:	9b08      	ldr	r3, [sp, #32]
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007dc6:	f000 f91d 	bl	8008004 <_Bfree>
 8007dca:	9b05      	ldr	r3, [sp, #20]
 8007dcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dce:	9d01      	ldr	r5, [sp, #4]
 8007dd0:	ea43 0102 	orr.w	r1, r3, r2
 8007dd4:	9b06      	ldr	r3, [sp, #24]
 8007dd6:	430b      	orrs	r3, r1
 8007dd8:	9b08      	ldr	r3, [sp, #32]
 8007dda:	d10d      	bne.n	8007df8 <_dtoa_r+0xa80>
 8007ddc:	2b39      	cmp	r3, #57	; 0x39
 8007dde:	d029      	beq.n	8007e34 <_dtoa_r+0xabc>
 8007de0:	f1b9 0f00 	cmp.w	r9, #0
 8007de4:	dd01      	ble.n	8007dea <_dtoa_r+0xa72>
 8007de6:	9b04      	ldr	r3, [sp, #16]
 8007de8:	3331      	adds	r3, #49	; 0x31
 8007dea:	9a02      	ldr	r2, [sp, #8]
 8007dec:	7013      	strb	r3, [r2, #0]
 8007dee:	e774      	b.n	8007cda <_dtoa_r+0x962>
 8007df0:	4638      	mov	r0, r7
 8007df2:	e7b9      	b.n	8007d68 <_dtoa_r+0x9f0>
 8007df4:	2201      	movs	r2, #1
 8007df6:	e7e2      	b.n	8007dbe <_dtoa_r+0xa46>
 8007df8:	f1b9 0f00 	cmp.w	r9, #0
 8007dfc:	db06      	blt.n	8007e0c <_dtoa_r+0xa94>
 8007dfe:	9905      	ldr	r1, [sp, #20]
 8007e00:	ea41 0909 	orr.w	r9, r1, r9
 8007e04:	9906      	ldr	r1, [sp, #24]
 8007e06:	ea59 0101 	orrs.w	r1, r9, r1
 8007e0a:	d120      	bne.n	8007e4e <_dtoa_r+0xad6>
 8007e0c:	2a00      	cmp	r2, #0
 8007e0e:	ddec      	ble.n	8007dea <_dtoa_r+0xa72>
 8007e10:	4659      	mov	r1, fp
 8007e12:	2201      	movs	r2, #1
 8007e14:	4620      	mov	r0, r4
 8007e16:	9301      	str	r3, [sp, #4]
 8007e18:	f000 fac6 	bl	80083a8 <__lshift>
 8007e1c:	4631      	mov	r1, r6
 8007e1e:	4683      	mov	fp, r0
 8007e20:	f000 fb2e 	bl	8008480 <__mcmp>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	9b01      	ldr	r3, [sp, #4]
 8007e28:	dc02      	bgt.n	8007e30 <_dtoa_r+0xab8>
 8007e2a:	d1de      	bne.n	8007dea <_dtoa_r+0xa72>
 8007e2c:	07da      	lsls	r2, r3, #31
 8007e2e:	d5dc      	bpl.n	8007dea <_dtoa_r+0xa72>
 8007e30:	2b39      	cmp	r3, #57	; 0x39
 8007e32:	d1d8      	bne.n	8007de6 <_dtoa_r+0xa6e>
 8007e34:	9a02      	ldr	r2, [sp, #8]
 8007e36:	2339      	movs	r3, #57	; 0x39
 8007e38:	7013      	strb	r3, [r2, #0]
 8007e3a:	462b      	mov	r3, r5
 8007e3c:	461d      	mov	r5, r3
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007e44:	2a39      	cmp	r2, #57	; 0x39
 8007e46:	d050      	beq.n	8007eea <_dtoa_r+0xb72>
 8007e48:	3201      	adds	r2, #1
 8007e4a:	701a      	strb	r2, [r3, #0]
 8007e4c:	e745      	b.n	8007cda <_dtoa_r+0x962>
 8007e4e:	2a00      	cmp	r2, #0
 8007e50:	dd03      	ble.n	8007e5a <_dtoa_r+0xae2>
 8007e52:	2b39      	cmp	r3, #57	; 0x39
 8007e54:	d0ee      	beq.n	8007e34 <_dtoa_r+0xabc>
 8007e56:	3301      	adds	r3, #1
 8007e58:	e7c7      	b.n	8007dea <_dtoa_r+0xa72>
 8007e5a:	9a01      	ldr	r2, [sp, #4]
 8007e5c:	9907      	ldr	r1, [sp, #28]
 8007e5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e62:	428a      	cmp	r2, r1
 8007e64:	d02a      	beq.n	8007ebc <_dtoa_r+0xb44>
 8007e66:	4659      	mov	r1, fp
 8007e68:	2300      	movs	r3, #0
 8007e6a:	220a      	movs	r2, #10
 8007e6c:	4620      	mov	r0, r4
 8007e6e:	f000 f8eb 	bl	8008048 <__multadd>
 8007e72:	45b8      	cmp	r8, r7
 8007e74:	4683      	mov	fp, r0
 8007e76:	f04f 0300 	mov.w	r3, #0
 8007e7a:	f04f 020a 	mov.w	r2, #10
 8007e7e:	4641      	mov	r1, r8
 8007e80:	4620      	mov	r0, r4
 8007e82:	d107      	bne.n	8007e94 <_dtoa_r+0xb1c>
 8007e84:	f000 f8e0 	bl	8008048 <__multadd>
 8007e88:	4680      	mov	r8, r0
 8007e8a:	4607      	mov	r7, r0
 8007e8c:	9b01      	ldr	r3, [sp, #4]
 8007e8e:	3301      	adds	r3, #1
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	e775      	b.n	8007d80 <_dtoa_r+0xa08>
 8007e94:	f000 f8d8 	bl	8008048 <__multadd>
 8007e98:	4639      	mov	r1, r7
 8007e9a:	4680      	mov	r8, r0
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	220a      	movs	r2, #10
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f000 f8d1 	bl	8008048 <__multadd>
 8007ea6:	4607      	mov	r7, r0
 8007ea8:	e7f0      	b.n	8007e8c <_dtoa_r+0xb14>
 8007eaa:	f1b9 0f00 	cmp.w	r9, #0
 8007eae:	9a00      	ldr	r2, [sp, #0]
 8007eb0:	bfcc      	ite	gt
 8007eb2:	464d      	movgt	r5, r9
 8007eb4:	2501      	movle	r5, #1
 8007eb6:	4415      	add	r5, r2
 8007eb8:	f04f 0800 	mov.w	r8, #0
 8007ebc:	4659      	mov	r1, fp
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	9301      	str	r3, [sp, #4]
 8007ec4:	f000 fa70 	bl	80083a8 <__lshift>
 8007ec8:	4631      	mov	r1, r6
 8007eca:	4683      	mov	fp, r0
 8007ecc:	f000 fad8 	bl	8008480 <__mcmp>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	dcb2      	bgt.n	8007e3a <_dtoa_r+0xac2>
 8007ed4:	d102      	bne.n	8007edc <_dtoa_r+0xb64>
 8007ed6:	9b01      	ldr	r3, [sp, #4]
 8007ed8:	07db      	lsls	r3, r3, #31
 8007eda:	d4ae      	bmi.n	8007e3a <_dtoa_r+0xac2>
 8007edc:	462b      	mov	r3, r5
 8007ede:	461d      	mov	r5, r3
 8007ee0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ee4:	2a30      	cmp	r2, #48	; 0x30
 8007ee6:	d0fa      	beq.n	8007ede <_dtoa_r+0xb66>
 8007ee8:	e6f7      	b.n	8007cda <_dtoa_r+0x962>
 8007eea:	9a00      	ldr	r2, [sp, #0]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d1a5      	bne.n	8007e3c <_dtoa_r+0xac4>
 8007ef0:	f10a 0a01 	add.w	sl, sl, #1
 8007ef4:	2331      	movs	r3, #49	; 0x31
 8007ef6:	e779      	b.n	8007dec <_dtoa_r+0xa74>
 8007ef8:	4b13      	ldr	r3, [pc, #76]	; (8007f48 <_dtoa_r+0xbd0>)
 8007efa:	f7ff baaf 	b.w	800745c <_dtoa_r+0xe4>
 8007efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f47f aa86 	bne.w	8007412 <_dtoa_r+0x9a>
 8007f06:	4b11      	ldr	r3, [pc, #68]	; (8007f4c <_dtoa_r+0xbd4>)
 8007f08:	f7ff baa8 	b.w	800745c <_dtoa_r+0xe4>
 8007f0c:	f1b9 0f00 	cmp.w	r9, #0
 8007f10:	dc03      	bgt.n	8007f1a <_dtoa_r+0xba2>
 8007f12:	9b05      	ldr	r3, [sp, #20]
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	f73f aec9 	bgt.w	8007cac <_dtoa_r+0x934>
 8007f1a:	9d00      	ldr	r5, [sp, #0]
 8007f1c:	4631      	mov	r1, r6
 8007f1e:	4658      	mov	r0, fp
 8007f20:	f7ff f99e 	bl	8007260 <quorem>
 8007f24:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007f28:	f805 3b01 	strb.w	r3, [r5], #1
 8007f2c:	9a00      	ldr	r2, [sp, #0]
 8007f2e:	1aaa      	subs	r2, r5, r2
 8007f30:	4591      	cmp	r9, r2
 8007f32:	ddba      	ble.n	8007eaa <_dtoa_r+0xb32>
 8007f34:	4659      	mov	r1, fp
 8007f36:	2300      	movs	r3, #0
 8007f38:	220a      	movs	r2, #10
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 f884 	bl	8008048 <__multadd>
 8007f40:	4683      	mov	fp, r0
 8007f42:	e7eb      	b.n	8007f1c <_dtoa_r+0xba4>
 8007f44:	0800b207 	.word	0x0800b207
 8007f48:	0800b160 	.word	0x0800b160
 8007f4c:	0800b184 	.word	0x0800b184

08007f50 <_localeconv_r>:
 8007f50:	4800      	ldr	r0, [pc, #0]	; (8007f54 <_localeconv_r+0x4>)
 8007f52:	4770      	bx	lr
 8007f54:	20002168 	.word	0x20002168

08007f58 <malloc>:
 8007f58:	4b02      	ldr	r3, [pc, #8]	; (8007f64 <malloc+0xc>)
 8007f5a:	4601      	mov	r1, r0
 8007f5c:	6818      	ldr	r0, [r3, #0]
 8007f5e:	f000 bbef 	b.w	8008740 <_malloc_r>
 8007f62:	bf00      	nop
 8007f64:	20002014 	.word	0x20002014

08007f68 <memcpy>:
 8007f68:	440a      	add	r2, r1
 8007f6a:	4291      	cmp	r1, r2
 8007f6c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007f70:	d100      	bne.n	8007f74 <memcpy+0xc>
 8007f72:	4770      	bx	lr
 8007f74:	b510      	push	{r4, lr}
 8007f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f7e:	4291      	cmp	r1, r2
 8007f80:	d1f9      	bne.n	8007f76 <memcpy+0xe>
 8007f82:	bd10      	pop	{r4, pc}

08007f84 <_Balloc>:
 8007f84:	b570      	push	{r4, r5, r6, lr}
 8007f86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f88:	4604      	mov	r4, r0
 8007f8a:	460d      	mov	r5, r1
 8007f8c:	b976      	cbnz	r6, 8007fac <_Balloc+0x28>
 8007f8e:	2010      	movs	r0, #16
 8007f90:	f7ff ffe2 	bl	8007f58 <malloc>
 8007f94:	4602      	mov	r2, r0
 8007f96:	6260      	str	r0, [r4, #36]	; 0x24
 8007f98:	b920      	cbnz	r0, 8007fa4 <_Balloc+0x20>
 8007f9a:	4b18      	ldr	r3, [pc, #96]	; (8007ffc <_Balloc+0x78>)
 8007f9c:	4818      	ldr	r0, [pc, #96]	; (8008000 <_Balloc+0x7c>)
 8007f9e:	2166      	movs	r1, #102	; 0x66
 8007fa0:	f000 fd94 	bl	8008acc <__assert_func>
 8007fa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fa8:	6006      	str	r6, [r0, #0]
 8007faa:	60c6      	str	r6, [r0, #12]
 8007fac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007fae:	68f3      	ldr	r3, [r6, #12]
 8007fb0:	b183      	cbz	r3, 8007fd4 <_Balloc+0x50>
 8007fb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fb4:	68db      	ldr	r3, [r3, #12]
 8007fb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007fba:	b9b8      	cbnz	r0, 8007fec <_Balloc+0x68>
 8007fbc:	2101      	movs	r1, #1
 8007fbe:	fa01 f605 	lsl.w	r6, r1, r5
 8007fc2:	1d72      	adds	r2, r6, #5
 8007fc4:	0092      	lsls	r2, r2, #2
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f000 fb5a 	bl	8008680 <_calloc_r>
 8007fcc:	b160      	cbz	r0, 8007fe8 <_Balloc+0x64>
 8007fce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007fd2:	e00e      	b.n	8007ff2 <_Balloc+0x6e>
 8007fd4:	2221      	movs	r2, #33	; 0x21
 8007fd6:	2104      	movs	r1, #4
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f000 fb51 	bl	8008680 <_calloc_r>
 8007fde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fe0:	60f0      	str	r0, [r6, #12]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1e4      	bne.n	8007fb2 <_Balloc+0x2e>
 8007fe8:	2000      	movs	r0, #0
 8007fea:	bd70      	pop	{r4, r5, r6, pc}
 8007fec:	6802      	ldr	r2, [r0, #0]
 8007fee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ff8:	e7f7      	b.n	8007fea <_Balloc+0x66>
 8007ffa:	bf00      	nop
 8007ffc:	0800b191 	.word	0x0800b191
 8008000:	0800b218 	.word	0x0800b218

08008004 <_Bfree>:
 8008004:	b570      	push	{r4, r5, r6, lr}
 8008006:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008008:	4605      	mov	r5, r0
 800800a:	460c      	mov	r4, r1
 800800c:	b976      	cbnz	r6, 800802c <_Bfree+0x28>
 800800e:	2010      	movs	r0, #16
 8008010:	f7ff ffa2 	bl	8007f58 <malloc>
 8008014:	4602      	mov	r2, r0
 8008016:	6268      	str	r0, [r5, #36]	; 0x24
 8008018:	b920      	cbnz	r0, 8008024 <_Bfree+0x20>
 800801a:	4b09      	ldr	r3, [pc, #36]	; (8008040 <_Bfree+0x3c>)
 800801c:	4809      	ldr	r0, [pc, #36]	; (8008044 <_Bfree+0x40>)
 800801e:	218a      	movs	r1, #138	; 0x8a
 8008020:	f000 fd54 	bl	8008acc <__assert_func>
 8008024:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008028:	6006      	str	r6, [r0, #0]
 800802a:	60c6      	str	r6, [r0, #12]
 800802c:	b13c      	cbz	r4, 800803e <_Bfree+0x3a>
 800802e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008030:	6862      	ldr	r2, [r4, #4]
 8008032:	68db      	ldr	r3, [r3, #12]
 8008034:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008038:	6021      	str	r1, [r4, #0]
 800803a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800803e:	bd70      	pop	{r4, r5, r6, pc}
 8008040:	0800b191 	.word	0x0800b191
 8008044:	0800b218 	.word	0x0800b218

08008048 <__multadd>:
 8008048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800804c:	690e      	ldr	r6, [r1, #16]
 800804e:	4607      	mov	r7, r0
 8008050:	4698      	mov	r8, r3
 8008052:	460c      	mov	r4, r1
 8008054:	f101 0014 	add.w	r0, r1, #20
 8008058:	2300      	movs	r3, #0
 800805a:	6805      	ldr	r5, [r0, #0]
 800805c:	b2a9      	uxth	r1, r5
 800805e:	fb02 8101 	mla	r1, r2, r1, r8
 8008062:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008066:	0c2d      	lsrs	r5, r5, #16
 8008068:	fb02 c505 	mla	r5, r2, r5, ip
 800806c:	b289      	uxth	r1, r1
 800806e:	3301      	adds	r3, #1
 8008070:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008074:	429e      	cmp	r6, r3
 8008076:	f840 1b04 	str.w	r1, [r0], #4
 800807a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800807e:	dcec      	bgt.n	800805a <__multadd+0x12>
 8008080:	f1b8 0f00 	cmp.w	r8, #0
 8008084:	d022      	beq.n	80080cc <__multadd+0x84>
 8008086:	68a3      	ldr	r3, [r4, #8]
 8008088:	42b3      	cmp	r3, r6
 800808a:	dc19      	bgt.n	80080c0 <__multadd+0x78>
 800808c:	6861      	ldr	r1, [r4, #4]
 800808e:	4638      	mov	r0, r7
 8008090:	3101      	adds	r1, #1
 8008092:	f7ff ff77 	bl	8007f84 <_Balloc>
 8008096:	4605      	mov	r5, r0
 8008098:	b928      	cbnz	r0, 80080a6 <__multadd+0x5e>
 800809a:	4602      	mov	r2, r0
 800809c:	4b0d      	ldr	r3, [pc, #52]	; (80080d4 <__multadd+0x8c>)
 800809e:	480e      	ldr	r0, [pc, #56]	; (80080d8 <__multadd+0x90>)
 80080a0:	21b5      	movs	r1, #181	; 0xb5
 80080a2:	f000 fd13 	bl	8008acc <__assert_func>
 80080a6:	6922      	ldr	r2, [r4, #16]
 80080a8:	3202      	adds	r2, #2
 80080aa:	f104 010c 	add.w	r1, r4, #12
 80080ae:	0092      	lsls	r2, r2, #2
 80080b0:	300c      	adds	r0, #12
 80080b2:	f7ff ff59 	bl	8007f68 <memcpy>
 80080b6:	4621      	mov	r1, r4
 80080b8:	4638      	mov	r0, r7
 80080ba:	f7ff ffa3 	bl	8008004 <_Bfree>
 80080be:	462c      	mov	r4, r5
 80080c0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80080c4:	3601      	adds	r6, #1
 80080c6:	f8c3 8014 	str.w	r8, [r3, #20]
 80080ca:	6126      	str	r6, [r4, #16]
 80080cc:	4620      	mov	r0, r4
 80080ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080d2:	bf00      	nop
 80080d4:	0800b207 	.word	0x0800b207
 80080d8:	0800b218 	.word	0x0800b218

080080dc <__hi0bits>:
 80080dc:	0c03      	lsrs	r3, r0, #16
 80080de:	041b      	lsls	r3, r3, #16
 80080e0:	b9d3      	cbnz	r3, 8008118 <__hi0bits+0x3c>
 80080e2:	0400      	lsls	r0, r0, #16
 80080e4:	2310      	movs	r3, #16
 80080e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80080ea:	bf04      	itt	eq
 80080ec:	0200      	lsleq	r0, r0, #8
 80080ee:	3308      	addeq	r3, #8
 80080f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80080f4:	bf04      	itt	eq
 80080f6:	0100      	lsleq	r0, r0, #4
 80080f8:	3304      	addeq	r3, #4
 80080fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80080fe:	bf04      	itt	eq
 8008100:	0080      	lsleq	r0, r0, #2
 8008102:	3302      	addeq	r3, #2
 8008104:	2800      	cmp	r0, #0
 8008106:	db05      	blt.n	8008114 <__hi0bits+0x38>
 8008108:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800810c:	f103 0301 	add.w	r3, r3, #1
 8008110:	bf08      	it	eq
 8008112:	2320      	moveq	r3, #32
 8008114:	4618      	mov	r0, r3
 8008116:	4770      	bx	lr
 8008118:	2300      	movs	r3, #0
 800811a:	e7e4      	b.n	80080e6 <__hi0bits+0xa>

0800811c <__lo0bits>:
 800811c:	6803      	ldr	r3, [r0, #0]
 800811e:	f013 0207 	ands.w	r2, r3, #7
 8008122:	4601      	mov	r1, r0
 8008124:	d00b      	beq.n	800813e <__lo0bits+0x22>
 8008126:	07da      	lsls	r2, r3, #31
 8008128:	d424      	bmi.n	8008174 <__lo0bits+0x58>
 800812a:	0798      	lsls	r0, r3, #30
 800812c:	bf49      	itett	mi
 800812e:	085b      	lsrmi	r3, r3, #1
 8008130:	089b      	lsrpl	r3, r3, #2
 8008132:	2001      	movmi	r0, #1
 8008134:	600b      	strmi	r3, [r1, #0]
 8008136:	bf5c      	itt	pl
 8008138:	600b      	strpl	r3, [r1, #0]
 800813a:	2002      	movpl	r0, #2
 800813c:	4770      	bx	lr
 800813e:	b298      	uxth	r0, r3
 8008140:	b9b0      	cbnz	r0, 8008170 <__lo0bits+0x54>
 8008142:	0c1b      	lsrs	r3, r3, #16
 8008144:	2010      	movs	r0, #16
 8008146:	f013 0fff 	tst.w	r3, #255	; 0xff
 800814a:	bf04      	itt	eq
 800814c:	0a1b      	lsreq	r3, r3, #8
 800814e:	3008      	addeq	r0, #8
 8008150:	071a      	lsls	r2, r3, #28
 8008152:	bf04      	itt	eq
 8008154:	091b      	lsreq	r3, r3, #4
 8008156:	3004      	addeq	r0, #4
 8008158:	079a      	lsls	r2, r3, #30
 800815a:	bf04      	itt	eq
 800815c:	089b      	lsreq	r3, r3, #2
 800815e:	3002      	addeq	r0, #2
 8008160:	07da      	lsls	r2, r3, #31
 8008162:	d403      	bmi.n	800816c <__lo0bits+0x50>
 8008164:	085b      	lsrs	r3, r3, #1
 8008166:	f100 0001 	add.w	r0, r0, #1
 800816a:	d005      	beq.n	8008178 <__lo0bits+0x5c>
 800816c:	600b      	str	r3, [r1, #0]
 800816e:	4770      	bx	lr
 8008170:	4610      	mov	r0, r2
 8008172:	e7e8      	b.n	8008146 <__lo0bits+0x2a>
 8008174:	2000      	movs	r0, #0
 8008176:	4770      	bx	lr
 8008178:	2020      	movs	r0, #32
 800817a:	4770      	bx	lr

0800817c <__i2b>:
 800817c:	b510      	push	{r4, lr}
 800817e:	460c      	mov	r4, r1
 8008180:	2101      	movs	r1, #1
 8008182:	f7ff feff 	bl	8007f84 <_Balloc>
 8008186:	4602      	mov	r2, r0
 8008188:	b928      	cbnz	r0, 8008196 <__i2b+0x1a>
 800818a:	4b05      	ldr	r3, [pc, #20]	; (80081a0 <__i2b+0x24>)
 800818c:	4805      	ldr	r0, [pc, #20]	; (80081a4 <__i2b+0x28>)
 800818e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008192:	f000 fc9b 	bl	8008acc <__assert_func>
 8008196:	2301      	movs	r3, #1
 8008198:	6144      	str	r4, [r0, #20]
 800819a:	6103      	str	r3, [r0, #16]
 800819c:	bd10      	pop	{r4, pc}
 800819e:	bf00      	nop
 80081a0:	0800b207 	.word	0x0800b207
 80081a4:	0800b218 	.word	0x0800b218

080081a8 <__multiply>:
 80081a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	4614      	mov	r4, r2
 80081ae:	690a      	ldr	r2, [r1, #16]
 80081b0:	6923      	ldr	r3, [r4, #16]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	bfb8      	it	lt
 80081b6:	460b      	movlt	r3, r1
 80081b8:	460d      	mov	r5, r1
 80081ba:	bfbc      	itt	lt
 80081bc:	4625      	movlt	r5, r4
 80081be:	461c      	movlt	r4, r3
 80081c0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80081c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80081c8:	68ab      	ldr	r3, [r5, #8]
 80081ca:	6869      	ldr	r1, [r5, #4]
 80081cc:	eb0a 0709 	add.w	r7, sl, r9
 80081d0:	42bb      	cmp	r3, r7
 80081d2:	b085      	sub	sp, #20
 80081d4:	bfb8      	it	lt
 80081d6:	3101      	addlt	r1, #1
 80081d8:	f7ff fed4 	bl	8007f84 <_Balloc>
 80081dc:	b930      	cbnz	r0, 80081ec <__multiply+0x44>
 80081de:	4602      	mov	r2, r0
 80081e0:	4b42      	ldr	r3, [pc, #264]	; (80082ec <__multiply+0x144>)
 80081e2:	4843      	ldr	r0, [pc, #268]	; (80082f0 <__multiply+0x148>)
 80081e4:	f240 115d 	movw	r1, #349	; 0x15d
 80081e8:	f000 fc70 	bl	8008acc <__assert_func>
 80081ec:	f100 0614 	add.w	r6, r0, #20
 80081f0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80081f4:	4633      	mov	r3, r6
 80081f6:	2200      	movs	r2, #0
 80081f8:	4543      	cmp	r3, r8
 80081fa:	d31e      	bcc.n	800823a <__multiply+0x92>
 80081fc:	f105 0c14 	add.w	ip, r5, #20
 8008200:	f104 0314 	add.w	r3, r4, #20
 8008204:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008208:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800820c:	9202      	str	r2, [sp, #8]
 800820e:	ebac 0205 	sub.w	r2, ip, r5
 8008212:	3a15      	subs	r2, #21
 8008214:	f022 0203 	bic.w	r2, r2, #3
 8008218:	3204      	adds	r2, #4
 800821a:	f105 0115 	add.w	r1, r5, #21
 800821e:	458c      	cmp	ip, r1
 8008220:	bf38      	it	cc
 8008222:	2204      	movcc	r2, #4
 8008224:	9201      	str	r2, [sp, #4]
 8008226:	9a02      	ldr	r2, [sp, #8]
 8008228:	9303      	str	r3, [sp, #12]
 800822a:	429a      	cmp	r2, r3
 800822c:	d808      	bhi.n	8008240 <__multiply+0x98>
 800822e:	2f00      	cmp	r7, #0
 8008230:	dc55      	bgt.n	80082de <__multiply+0x136>
 8008232:	6107      	str	r7, [r0, #16]
 8008234:	b005      	add	sp, #20
 8008236:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800823a:	f843 2b04 	str.w	r2, [r3], #4
 800823e:	e7db      	b.n	80081f8 <__multiply+0x50>
 8008240:	f8b3 a000 	ldrh.w	sl, [r3]
 8008244:	f1ba 0f00 	cmp.w	sl, #0
 8008248:	d020      	beq.n	800828c <__multiply+0xe4>
 800824a:	f105 0e14 	add.w	lr, r5, #20
 800824e:	46b1      	mov	r9, r6
 8008250:	2200      	movs	r2, #0
 8008252:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008256:	f8d9 b000 	ldr.w	fp, [r9]
 800825a:	b2a1      	uxth	r1, r4
 800825c:	fa1f fb8b 	uxth.w	fp, fp
 8008260:	fb0a b101 	mla	r1, sl, r1, fp
 8008264:	4411      	add	r1, r2
 8008266:	f8d9 2000 	ldr.w	r2, [r9]
 800826a:	0c24      	lsrs	r4, r4, #16
 800826c:	0c12      	lsrs	r2, r2, #16
 800826e:	fb0a 2404 	mla	r4, sl, r4, r2
 8008272:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008276:	b289      	uxth	r1, r1
 8008278:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800827c:	45f4      	cmp	ip, lr
 800827e:	f849 1b04 	str.w	r1, [r9], #4
 8008282:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008286:	d8e4      	bhi.n	8008252 <__multiply+0xaa>
 8008288:	9901      	ldr	r1, [sp, #4]
 800828a:	5072      	str	r2, [r6, r1]
 800828c:	9a03      	ldr	r2, [sp, #12]
 800828e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008292:	3304      	adds	r3, #4
 8008294:	f1b9 0f00 	cmp.w	r9, #0
 8008298:	d01f      	beq.n	80082da <__multiply+0x132>
 800829a:	6834      	ldr	r4, [r6, #0]
 800829c:	f105 0114 	add.w	r1, r5, #20
 80082a0:	46b6      	mov	lr, r6
 80082a2:	f04f 0a00 	mov.w	sl, #0
 80082a6:	880a      	ldrh	r2, [r1, #0]
 80082a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80082ac:	fb09 b202 	mla	r2, r9, r2, fp
 80082b0:	4492      	add	sl, r2
 80082b2:	b2a4      	uxth	r4, r4
 80082b4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80082b8:	f84e 4b04 	str.w	r4, [lr], #4
 80082bc:	f851 4b04 	ldr.w	r4, [r1], #4
 80082c0:	f8be 2000 	ldrh.w	r2, [lr]
 80082c4:	0c24      	lsrs	r4, r4, #16
 80082c6:	fb09 2404 	mla	r4, r9, r4, r2
 80082ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80082ce:	458c      	cmp	ip, r1
 80082d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80082d4:	d8e7      	bhi.n	80082a6 <__multiply+0xfe>
 80082d6:	9a01      	ldr	r2, [sp, #4]
 80082d8:	50b4      	str	r4, [r6, r2]
 80082da:	3604      	adds	r6, #4
 80082dc:	e7a3      	b.n	8008226 <__multiply+0x7e>
 80082de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1a5      	bne.n	8008232 <__multiply+0x8a>
 80082e6:	3f01      	subs	r7, #1
 80082e8:	e7a1      	b.n	800822e <__multiply+0x86>
 80082ea:	bf00      	nop
 80082ec:	0800b207 	.word	0x0800b207
 80082f0:	0800b218 	.word	0x0800b218

080082f4 <__pow5mult>:
 80082f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082f8:	4615      	mov	r5, r2
 80082fa:	f012 0203 	ands.w	r2, r2, #3
 80082fe:	4606      	mov	r6, r0
 8008300:	460f      	mov	r7, r1
 8008302:	d007      	beq.n	8008314 <__pow5mult+0x20>
 8008304:	4c25      	ldr	r4, [pc, #148]	; (800839c <__pow5mult+0xa8>)
 8008306:	3a01      	subs	r2, #1
 8008308:	2300      	movs	r3, #0
 800830a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800830e:	f7ff fe9b 	bl	8008048 <__multadd>
 8008312:	4607      	mov	r7, r0
 8008314:	10ad      	asrs	r5, r5, #2
 8008316:	d03d      	beq.n	8008394 <__pow5mult+0xa0>
 8008318:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800831a:	b97c      	cbnz	r4, 800833c <__pow5mult+0x48>
 800831c:	2010      	movs	r0, #16
 800831e:	f7ff fe1b 	bl	8007f58 <malloc>
 8008322:	4602      	mov	r2, r0
 8008324:	6270      	str	r0, [r6, #36]	; 0x24
 8008326:	b928      	cbnz	r0, 8008334 <__pow5mult+0x40>
 8008328:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <__pow5mult+0xac>)
 800832a:	481e      	ldr	r0, [pc, #120]	; (80083a4 <__pow5mult+0xb0>)
 800832c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008330:	f000 fbcc 	bl	8008acc <__assert_func>
 8008334:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008338:	6004      	str	r4, [r0, #0]
 800833a:	60c4      	str	r4, [r0, #12]
 800833c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008340:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008344:	b94c      	cbnz	r4, 800835a <__pow5mult+0x66>
 8008346:	f240 2171 	movw	r1, #625	; 0x271
 800834a:	4630      	mov	r0, r6
 800834c:	f7ff ff16 	bl	800817c <__i2b>
 8008350:	2300      	movs	r3, #0
 8008352:	f8c8 0008 	str.w	r0, [r8, #8]
 8008356:	4604      	mov	r4, r0
 8008358:	6003      	str	r3, [r0, #0]
 800835a:	f04f 0900 	mov.w	r9, #0
 800835e:	07eb      	lsls	r3, r5, #31
 8008360:	d50a      	bpl.n	8008378 <__pow5mult+0x84>
 8008362:	4639      	mov	r1, r7
 8008364:	4622      	mov	r2, r4
 8008366:	4630      	mov	r0, r6
 8008368:	f7ff ff1e 	bl	80081a8 <__multiply>
 800836c:	4639      	mov	r1, r7
 800836e:	4680      	mov	r8, r0
 8008370:	4630      	mov	r0, r6
 8008372:	f7ff fe47 	bl	8008004 <_Bfree>
 8008376:	4647      	mov	r7, r8
 8008378:	106d      	asrs	r5, r5, #1
 800837a:	d00b      	beq.n	8008394 <__pow5mult+0xa0>
 800837c:	6820      	ldr	r0, [r4, #0]
 800837e:	b938      	cbnz	r0, 8008390 <__pow5mult+0x9c>
 8008380:	4622      	mov	r2, r4
 8008382:	4621      	mov	r1, r4
 8008384:	4630      	mov	r0, r6
 8008386:	f7ff ff0f 	bl	80081a8 <__multiply>
 800838a:	6020      	str	r0, [r4, #0]
 800838c:	f8c0 9000 	str.w	r9, [r0]
 8008390:	4604      	mov	r4, r0
 8008392:	e7e4      	b.n	800835e <__pow5mult+0x6a>
 8008394:	4638      	mov	r0, r7
 8008396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800839a:	bf00      	nop
 800839c:	0800b368 	.word	0x0800b368
 80083a0:	0800b191 	.word	0x0800b191
 80083a4:	0800b218 	.word	0x0800b218

080083a8 <__lshift>:
 80083a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083ac:	460c      	mov	r4, r1
 80083ae:	6849      	ldr	r1, [r1, #4]
 80083b0:	6923      	ldr	r3, [r4, #16]
 80083b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083b6:	68a3      	ldr	r3, [r4, #8]
 80083b8:	4607      	mov	r7, r0
 80083ba:	4691      	mov	r9, r2
 80083bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083c0:	f108 0601 	add.w	r6, r8, #1
 80083c4:	42b3      	cmp	r3, r6
 80083c6:	db0b      	blt.n	80083e0 <__lshift+0x38>
 80083c8:	4638      	mov	r0, r7
 80083ca:	f7ff fddb 	bl	8007f84 <_Balloc>
 80083ce:	4605      	mov	r5, r0
 80083d0:	b948      	cbnz	r0, 80083e6 <__lshift+0x3e>
 80083d2:	4602      	mov	r2, r0
 80083d4:	4b28      	ldr	r3, [pc, #160]	; (8008478 <__lshift+0xd0>)
 80083d6:	4829      	ldr	r0, [pc, #164]	; (800847c <__lshift+0xd4>)
 80083d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80083dc:	f000 fb76 	bl	8008acc <__assert_func>
 80083e0:	3101      	adds	r1, #1
 80083e2:	005b      	lsls	r3, r3, #1
 80083e4:	e7ee      	b.n	80083c4 <__lshift+0x1c>
 80083e6:	2300      	movs	r3, #0
 80083e8:	f100 0114 	add.w	r1, r0, #20
 80083ec:	f100 0210 	add.w	r2, r0, #16
 80083f0:	4618      	mov	r0, r3
 80083f2:	4553      	cmp	r3, sl
 80083f4:	db33      	blt.n	800845e <__lshift+0xb6>
 80083f6:	6920      	ldr	r0, [r4, #16]
 80083f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083fc:	f104 0314 	add.w	r3, r4, #20
 8008400:	f019 091f 	ands.w	r9, r9, #31
 8008404:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008408:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800840c:	d02b      	beq.n	8008466 <__lshift+0xbe>
 800840e:	f1c9 0e20 	rsb	lr, r9, #32
 8008412:	468a      	mov	sl, r1
 8008414:	2200      	movs	r2, #0
 8008416:	6818      	ldr	r0, [r3, #0]
 8008418:	fa00 f009 	lsl.w	r0, r0, r9
 800841c:	4302      	orrs	r2, r0
 800841e:	f84a 2b04 	str.w	r2, [sl], #4
 8008422:	f853 2b04 	ldr.w	r2, [r3], #4
 8008426:	459c      	cmp	ip, r3
 8008428:	fa22 f20e 	lsr.w	r2, r2, lr
 800842c:	d8f3      	bhi.n	8008416 <__lshift+0x6e>
 800842e:	ebac 0304 	sub.w	r3, ip, r4
 8008432:	3b15      	subs	r3, #21
 8008434:	f023 0303 	bic.w	r3, r3, #3
 8008438:	3304      	adds	r3, #4
 800843a:	f104 0015 	add.w	r0, r4, #21
 800843e:	4584      	cmp	ip, r0
 8008440:	bf38      	it	cc
 8008442:	2304      	movcc	r3, #4
 8008444:	50ca      	str	r2, [r1, r3]
 8008446:	b10a      	cbz	r2, 800844c <__lshift+0xa4>
 8008448:	f108 0602 	add.w	r6, r8, #2
 800844c:	3e01      	subs	r6, #1
 800844e:	4638      	mov	r0, r7
 8008450:	612e      	str	r6, [r5, #16]
 8008452:	4621      	mov	r1, r4
 8008454:	f7ff fdd6 	bl	8008004 <_Bfree>
 8008458:	4628      	mov	r0, r5
 800845a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800845e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008462:	3301      	adds	r3, #1
 8008464:	e7c5      	b.n	80083f2 <__lshift+0x4a>
 8008466:	3904      	subs	r1, #4
 8008468:	f853 2b04 	ldr.w	r2, [r3], #4
 800846c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008470:	459c      	cmp	ip, r3
 8008472:	d8f9      	bhi.n	8008468 <__lshift+0xc0>
 8008474:	e7ea      	b.n	800844c <__lshift+0xa4>
 8008476:	bf00      	nop
 8008478:	0800b207 	.word	0x0800b207
 800847c:	0800b218 	.word	0x0800b218

08008480 <__mcmp>:
 8008480:	b530      	push	{r4, r5, lr}
 8008482:	6902      	ldr	r2, [r0, #16]
 8008484:	690c      	ldr	r4, [r1, #16]
 8008486:	1b12      	subs	r2, r2, r4
 8008488:	d10e      	bne.n	80084a8 <__mcmp+0x28>
 800848a:	f100 0314 	add.w	r3, r0, #20
 800848e:	3114      	adds	r1, #20
 8008490:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008494:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008498:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800849c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80084a0:	42a5      	cmp	r5, r4
 80084a2:	d003      	beq.n	80084ac <__mcmp+0x2c>
 80084a4:	d305      	bcc.n	80084b2 <__mcmp+0x32>
 80084a6:	2201      	movs	r2, #1
 80084a8:	4610      	mov	r0, r2
 80084aa:	bd30      	pop	{r4, r5, pc}
 80084ac:	4283      	cmp	r3, r0
 80084ae:	d3f3      	bcc.n	8008498 <__mcmp+0x18>
 80084b0:	e7fa      	b.n	80084a8 <__mcmp+0x28>
 80084b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084b6:	e7f7      	b.n	80084a8 <__mcmp+0x28>

080084b8 <__mdiff>:
 80084b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084bc:	460c      	mov	r4, r1
 80084be:	4606      	mov	r6, r0
 80084c0:	4611      	mov	r1, r2
 80084c2:	4620      	mov	r0, r4
 80084c4:	4617      	mov	r7, r2
 80084c6:	f7ff ffdb 	bl	8008480 <__mcmp>
 80084ca:	1e05      	subs	r5, r0, #0
 80084cc:	d110      	bne.n	80084f0 <__mdiff+0x38>
 80084ce:	4629      	mov	r1, r5
 80084d0:	4630      	mov	r0, r6
 80084d2:	f7ff fd57 	bl	8007f84 <_Balloc>
 80084d6:	b930      	cbnz	r0, 80084e6 <__mdiff+0x2e>
 80084d8:	4b39      	ldr	r3, [pc, #228]	; (80085c0 <__mdiff+0x108>)
 80084da:	4602      	mov	r2, r0
 80084dc:	f240 2132 	movw	r1, #562	; 0x232
 80084e0:	4838      	ldr	r0, [pc, #224]	; (80085c4 <__mdiff+0x10c>)
 80084e2:	f000 faf3 	bl	8008acc <__assert_func>
 80084e6:	2301      	movs	r3, #1
 80084e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80084ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f0:	bfa4      	itt	ge
 80084f2:	463b      	movge	r3, r7
 80084f4:	4627      	movge	r7, r4
 80084f6:	4630      	mov	r0, r6
 80084f8:	6879      	ldr	r1, [r7, #4]
 80084fa:	bfa6      	itte	ge
 80084fc:	461c      	movge	r4, r3
 80084fe:	2500      	movge	r5, #0
 8008500:	2501      	movlt	r5, #1
 8008502:	f7ff fd3f 	bl	8007f84 <_Balloc>
 8008506:	b920      	cbnz	r0, 8008512 <__mdiff+0x5a>
 8008508:	4b2d      	ldr	r3, [pc, #180]	; (80085c0 <__mdiff+0x108>)
 800850a:	4602      	mov	r2, r0
 800850c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008510:	e7e6      	b.n	80084e0 <__mdiff+0x28>
 8008512:	693e      	ldr	r6, [r7, #16]
 8008514:	60c5      	str	r5, [r0, #12]
 8008516:	6925      	ldr	r5, [r4, #16]
 8008518:	f107 0114 	add.w	r1, r7, #20
 800851c:	f104 0914 	add.w	r9, r4, #20
 8008520:	f100 0e14 	add.w	lr, r0, #20
 8008524:	f107 0210 	add.w	r2, r7, #16
 8008528:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800852c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008530:	46f2      	mov	sl, lr
 8008532:	2700      	movs	r7, #0
 8008534:	f859 3b04 	ldr.w	r3, [r9], #4
 8008538:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800853c:	fa1f f883 	uxth.w	r8, r3
 8008540:	fa17 f78b 	uxtah	r7, r7, fp
 8008544:	0c1b      	lsrs	r3, r3, #16
 8008546:	eba7 0808 	sub.w	r8, r7, r8
 800854a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800854e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008552:	fa1f f888 	uxth.w	r8, r8
 8008556:	141f      	asrs	r7, r3, #16
 8008558:	454d      	cmp	r5, r9
 800855a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800855e:	f84a 3b04 	str.w	r3, [sl], #4
 8008562:	d8e7      	bhi.n	8008534 <__mdiff+0x7c>
 8008564:	1b2b      	subs	r3, r5, r4
 8008566:	3b15      	subs	r3, #21
 8008568:	f023 0303 	bic.w	r3, r3, #3
 800856c:	3304      	adds	r3, #4
 800856e:	3415      	adds	r4, #21
 8008570:	42a5      	cmp	r5, r4
 8008572:	bf38      	it	cc
 8008574:	2304      	movcc	r3, #4
 8008576:	4419      	add	r1, r3
 8008578:	4473      	add	r3, lr
 800857a:	469e      	mov	lr, r3
 800857c:	460d      	mov	r5, r1
 800857e:	4565      	cmp	r5, ip
 8008580:	d30e      	bcc.n	80085a0 <__mdiff+0xe8>
 8008582:	f10c 0203 	add.w	r2, ip, #3
 8008586:	1a52      	subs	r2, r2, r1
 8008588:	f022 0203 	bic.w	r2, r2, #3
 800858c:	3903      	subs	r1, #3
 800858e:	458c      	cmp	ip, r1
 8008590:	bf38      	it	cc
 8008592:	2200      	movcc	r2, #0
 8008594:	441a      	add	r2, r3
 8008596:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800859a:	b17b      	cbz	r3, 80085bc <__mdiff+0x104>
 800859c:	6106      	str	r6, [r0, #16]
 800859e:	e7a5      	b.n	80084ec <__mdiff+0x34>
 80085a0:	f855 8b04 	ldr.w	r8, [r5], #4
 80085a4:	fa17 f488 	uxtah	r4, r7, r8
 80085a8:	1422      	asrs	r2, r4, #16
 80085aa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80085ae:	b2a4      	uxth	r4, r4
 80085b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80085b4:	f84e 4b04 	str.w	r4, [lr], #4
 80085b8:	1417      	asrs	r7, r2, #16
 80085ba:	e7e0      	b.n	800857e <__mdiff+0xc6>
 80085bc:	3e01      	subs	r6, #1
 80085be:	e7ea      	b.n	8008596 <__mdiff+0xde>
 80085c0:	0800b207 	.word	0x0800b207
 80085c4:	0800b218 	.word	0x0800b218

080085c8 <__d2b>:
 80085c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80085cc:	4689      	mov	r9, r1
 80085ce:	2101      	movs	r1, #1
 80085d0:	ec57 6b10 	vmov	r6, r7, d0
 80085d4:	4690      	mov	r8, r2
 80085d6:	f7ff fcd5 	bl	8007f84 <_Balloc>
 80085da:	4604      	mov	r4, r0
 80085dc:	b930      	cbnz	r0, 80085ec <__d2b+0x24>
 80085de:	4602      	mov	r2, r0
 80085e0:	4b25      	ldr	r3, [pc, #148]	; (8008678 <__d2b+0xb0>)
 80085e2:	4826      	ldr	r0, [pc, #152]	; (800867c <__d2b+0xb4>)
 80085e4:	f240 310a 	movw	r1, #778	; 0x30a
 80085e8:	f000 fa70 	bl	8008acc <__assert_func>
 80085ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80085f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80085f4:	bb35      	cbnz	r5, 8008644 <__d2b+0x7c>
 80085f6:	2e00      	cmp	r6, #0
 80085f8:	9301      	str	r3, [sp, #4]
 80085fa:	d028      	beq.n	800864e <__d2b+0x86>
 80085fc:	4668      	mov	r0, sp
 80085fe:	9600      	str	r6, [sp, #0]
 8008600:	f7ff fd8c 	bl	800811c <__lo0bits>
 8008604:	9900      	ldr	r1, [sp, #0]
 8008606:	b300      	cbz	r0, 800864a <__d2b+0x82>
 8008608:	9a01      	ldr	r2, [sp, #4]
 800860a:	f1c0 0320 	rsb	r3, r0, #32
 800860e:	fa02 f303 	lsl.w	r3, r2, r3
 8008612:	430b      	orrs	r3, r1
 8008614:	40c2      	lsrs	r2, r0
 8008616:	6163      	str	r3, [r4, #20]
 8008618:	9201      	str	r2, [sp, #4]
 800861a:	9b01      	ldr	r3, [sp, #4]
 800861c:	61a3      	str	r3, [r4, #24]
 800861e:	2b00      	cmp	r3, #0
 8008620:	bf14      	ite	ne
 8008622:	2202      	movne	r2, #2
 8008624:	2201      	moveq	r2, #1
 8008626:	6122      	str	r2, [r4, #16]
 8008628:	b1d5      	cbz	r5, 8008660 <__d2b+0x98>
 800862a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800862e:	4405      	add	r5, r0
 8008630:	f8c9 5000 	str.w	r5, [r9]
 8008634:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008638:	f8c8 0000 	str.w	r0, [r8]
 800863c:	4620      	mov	r0, r4
 800863e:	b003      	add	sp, #12
 8008640:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008648:	e7d5      	b.n	80085f6 <__d2b+0x2e>
 800864a:	6161      	str	r1, [r4, #20]
 800864c:	e7e5      	b.n	800861a <__d2b+0x52>
 800864e:	a801      	add	r0, sp, #4
 8008650:	f7ff fd64 	bl	800811c <__lo0bits>
 8008654:	9b01      	ldr	r3, [sp, #4]
 8008656:	6163      	str	r3, [r4, #20]
 8008658:	2201      	movs	r2, #1
 800865a:	6122      	str	r2, [r4, #16]
 800865c:	3020      	adds	r0, #32
 800865e:	e7e3      	b.n	8008628 <__d2b+0x60>
 8008660:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008664:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008668:	f8c9 0000 	str.w	r0, [r9]
 800866c:	6918      	ldr	r0, [r3, #16]
 800866e:	f7ff fd35 	bl	80080dc <__hi0bits>
 8008672:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008676:	e7df      	b.n	8008638 <__d2b+0x70>
 8008678:	0800b207 	.word	0x0800b207
 800867c:	0800b218 	.word	0x0800b218

08008680 <_calloc_r>:
 8008680:	b513      	push	{r0, r1, r4, lr}
 8008682:	434a      	muls	r2, r1
 8008684:	4611      	mov	r1, r2
 8008686:	9201      	str	r2, [sp, #4]
 8008688:	f000 f85a 	bl	8008740 <_malloc_r>
 800868c:	4604      	mov	r4, r0
 800868e:	b118      	cbz	r0, 8008698 <_calloc_r+0x18>
 8008690:	9a01      	ldr	r2, [sp, #4]
 8008692:	2100      	movs	r1, #0
 8008694:	f7fe f952 	bl	800693c <memset>
 8008698:	4620      	mov	r0, r4
 800869a:	b002      	add	sp, #8
 800869c:	bd10      	pop	{r4, pc}
	...

080086a0 <_free_r>:
 80086a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086a2:	2900      	cmp	r1, #0
 80086a4:	d048      	beq.n	8008738 <_free_r+0x98>
 80086a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086aa:	9001      	str	r0, [sp, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	f1a1 0404 	sub.w	r4, r1, #4
 80086b2:	bfb8      	it	lt
 80086b4:	18e4      	addlt	r4, r4, r3
 80086b6:	f000 fa65 	bl	8008b84 <__malloc_lock>
 80086ba:	4a20      	ldr	r2, [pc, #128]	; (800873c <_free_r+0x9c>)
 80086bc:	9801      	ldr	r0, [sp, #4]
 80086be:	6813      	ldr	r3, [r2, #0]
 80086c0:	4615      	mov	r5, r2
 80086c2:	b933      	cbnz	r3, 80086d2 <_free_r+0x32>
 80086c4:	6063      	str	r3, [r4, #4]
 80086c6:	6014      	str	r4, [r2, #0]
 80086c8:	b003      	add	sp, #12
 80086ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80086ce:	f000 ba5f 	b.w	8008b90 <__malloc_unlock>
 80086d2:	42a3      	cmp	r3, r4
 80086d4:	d90b      	bls.n	80086ee <_free_r+0x4e>
 80086d6:	6821      	ldr	r1, [r4, #0]
 80086d8:	1862      	adds	r2, r4, r1
 80086da:	4293      	cmp	r3, r2
 80086dc:	bf04      	itt	eq
 80086de:	681a      	ldreq	r2, [r3, #0]
 80086e0:	685b      	ldreq	r3, [r3, #4]
 80086e2:	6063      	str	r3, [r4, #4]
 80086e4:	bf04      	itt	eq
 80086e6:	1852      	addeq	r2, r2, r1
 80086e8:	6022      	streq	r2, [r4, #0]
 80086ea:	602c      	str	r4, [r5, #0]
 80086ec:	e7ec      	b.n	80086c8 <_free_r+0x28>
 80086ee:	461a      	mov	r2, r3
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	b10b      	cbz	r3, 80086f8 <_free_r+0x58>
 80086f4:	42a3      	cmp	r3, r4
 80086f6:	d9fa      	bls.n	80086ee <_free_r+0x4e>
 80086f8:	6811      	ldr	r1, [r2, #0]
 80086fa:	1855      	adds	r5, r2, r1
 80086fc:	42a5      	cmp	r5, r4
 80086fe:	d10b      	bne.n	8008718 <_free_r+0x78>
 8008700:	6824      	ldr	r4, [r4, #0]
 8008702:	4421      	add	r1, r4
 8008704:	1854      	adds	r4, r2, r1
 8008706:	42a3      	cmp	r3, r4
 8008708:	6011      	str	r1, [r2, #0]
 800870a:	d1dd      	bne.n	80086c8 <_free_r+0x28>
 800870c:	681c      	ldr	r4, [r3, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	6053      	str	r3, [r2, #4]
 8008712:	4421      	add	r1, r4
 8008714:	6011      	str	r1, [r2, #0]
 8008716:	e7d7      	b.n	80086c8 <_free_r+0x28>
 8008718:	d902      	bls.n	8008720 <_free_r+0x80>
 800871a:	230c      	movs	r3, #12
 800871c:	6003      	str	r3, [r0, #0]
 800871e:	e7d3      	b.n	80086c8 <_free_r+0x28>
 8008720:	6825      	ldr	r5, [r4, #0]
 8008722:	1961      	adds	r1, r4, r5
 8008724:	428b      	cmp	r3, r1
 8008726:	bf04      	itt	eq
 8008728:	6819      	ldreq	r1, [r3, #0]
 800872a:	685b      	ldreq	r3, [r3, #4]
 800872c:	6063      	str	r3, [r4, #4]
 800872e:	bf04      	itt	eq
 8008730:	1949      	addeq	r1, r1, r5
 8008732:	6021      	streq	r1, [r4, #0]
 8008734:	6054      	str	r4, [r2, #4]
 8008736:	e7c7      	b.n	80086c8 <_free_r+0x28>
 8008738:	b003      	add	sp, #12
 800873a:	bd30      	pop	{r4, r5, pc}
 800873c:	20002218 	.word	0x20002218

08008740 <_malloc_r>:
 8008740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008742:	1ccd      	adds	r5, r1, #3
 8008744:	f025 0503 	bic.w	r5, r5, #3
 8008748:	3508      	adds	r5, #8
 800874a:	2d0c      	cmp	r5, #12
 800874c:	bf38      	it	cc
 800874e:	250c      	movcc	r5, #12
 8008750:	2d00      	cmp	r5, #0
 8008752:	4606      	mov	r6, r0
 8008754:	db01      	blt.n	800875a <_malloc_r+0x1a>
 8008756:	42a9      	cmp	r1, r5
 8008758:	d903      	bls.n	8008762 <_malloc_r+0x22>
 800875a:	230c      	movs	r3, #12
 800875c:	6033      	str	r3, [r6, #0]
 800875e:	2000      	movs	r0, #0
 8008760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008762:	f000 fa0f 	bl	8008b84 <__malloc_lock>
 8008766:	4921      	ldr	r1, [pc, #132]	; (80087ec <_malloc_r+0xac>)
 8008768:	680a      	ldr	r2, [r1, #0]
 800876a:	4614      	mov	r4, r2
 800876c:	b99c      	cbnz	r4, 8008796 <_malloc_r+0x56>
 800876e:	4f20      	ldr	r7, [pc, #128]	; (80087f0 <_malloc_r+0xb0>)
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	b923      	cbnz	r3, 800877e <_malloc_r+0x3e>
 8008774:	4621      	mov	r1, r4
 8008776:	4630      	mov	r0, r6
 8008778:	f000 f998 	bl	8008aac <_sbrk_r>
 800877c:	6038      	str	r0, [r7, #0]
 800877e:	4629      	mov	r1, r5
 8008780:	4630      	mov	r0, r6
 8008782:	f000 f993 	bl	8008aac <_sbrk_r>
 8008786:	1c43      	adds	r3, r0, #1
 8008788:	d123      	bne.n	80087d2 <_malloc_r+0x92>
 800878a:	230c      	movs	r3, #12
 800878c:	6033      	str	r3, [r6, #0]
 800878e:	4630      	mov	r0, r6
 8008790:	f000 f9fe 	bl	8008b90 <__malloc_unlock>
 8008794:	e7e3      	b.n	800875e <_malloc_r+0x1e>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	1b5b      	subs	r3, r3, r5
 800879a:	d417      	bmi.n	80087cc <_malloc_r+0x8c>
 800879c:	2b0b      	cmp	r3, #11
 800879e:	d903      	bls.n	80087a8 <_malloc_r+0x68>
 80087a0:	6023      	str	r3, [r4, #0]
 80087a2:	441c      	add	r4, r3
 80087a4:	6025      	str	r5, [r4, #0]
 80087a6:	e004      	b.n	80087b2 <_malloc_r+0x72>
 80087a8:	6863      	ldr	r3, [r4, #4]
 80087aa:	42a2      	cmp	r2, r4
 80087ac:	bf0c      	ite	eq
 80087ae:	600b      	streq	r3, [r1, #0]
 80087b0:	6053      	strne	r3, [r2, #4]
 80087b2:	4630      	mov	r0, r6
 80087b4:	f000 f9ec 	bl	8008b90 <__malloc_unlock>
 80087b8:	f104 000b 	add.w	r0, r4, #11
 80087bc:	1d23      	adds	r3, r4, #4
 80087be:	f020 0007 	bic.w	r0, r0, #7
 80087c2:	1ac2      	subs	r2, r0, r3
 80087c4:	d0cc      	beq.n	8008760 <_malloc_r+0x20>
 80087c6:	1a1b      	subs	r3, r3, r0
 80087c8:	50a3      	str	r3, [r4, r2]
 80087ca:	e7c9      	b.n	8008760 <_malloc_r+0x20>
 80087cc:	4622      	mov	r2, r4
 80087ce:	6864      	ldr	r4, [r4, #4]
 80087d0:	e7cc      	b.n	800876c <_malloc_r+0x2c>
 80087d2:	1cc4      	adds	r4, r0, #3
 80087d4:	f024 0403 	bic.w	r4, r4, #3
 80087d8:	42a0      	cmp	r0, r4
 80087da:	d0e3      	beq.n	80087a4 <_malloc_r+0x64>
 80087dc:	1a21      	subs	r1, r4, r0
 80087de:	4630      	mov	r0, r6
 80087e0:	f000 f964 	bl	8008aac <_sbrk_r>
 80087e4:	3001      	adds	r0, #1
 80087e6:	d1dd      	bne.n	80087a4 <_malloc_r+0x64>
 80087e8:	e7cf      	b.n	800878a <_malloc_r+0x4a>
 80087ea:	bf00      	nop
 80087ec:	20002218 	.word	0x20002218
 80087f0:	2000221c 	.word	0x2000221c

080087f4 <__ssputs_r>:
 80087f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f8:	688e      	ldr	r6, [r1, #8]
 80087fa:	429e      	cmp	r6, r3
 80087fc:	4682      	mov	sl, r0
 80087fe:	460c      	mov	r4, r1
 8008800:	4690      	mov	r8, r2
 8008802:	461f      	mov	r7, r3
 8008804:	d838      	bhi.n	8008878 <__ssputs_r+0x84>
 8008806:	898a      	ldrh	r2, [r1, #12]
 8008808:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800880c:	d032      	beq.n	8008874 <__ssputs_r+0x80>
 800880e:	6825      	ldr	r5, [r4, #0]
 8008810:	6909      	ldr	r1, [r1, #16]
 8008812:	eba5 0901 	sub.w	r9, r5, r1
 8008816:	6965      	ldr	r5, [r4, #20]
 8008818:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800881c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008820:	3301      	adds	r3, #1
 8008822:	444b      	add	r3, r9
 8008824:	106d      	asrs	r5, r5, #1
 8008826:	429d      	cmp	r5, r3
 8008828:	bf38      	it	cc
 800882a:	461d      	movcc	r5, r3
 800882c:	0553      	lsls	r3, r2, #21
 800882e:	d531      	bpl.n	8008894 <__ssputs_r+0xa0>
 8008830:	4629      	mov	r1, r5
 8008832:	f7ff ff85 	bl	8008740 <_malloc_r>
 8008836:	4606      	mov	r6, r0
 8008838:	b950      	cbnz	r0, 8008850 <__ssputs_r+0x5c>
 800883a:	230c      	movs	r3, #12
 800883c:	f8ca 3000 	str.w	r3, [sl]
 8008840:	89a3      	ldrh	r3, [r4, #12]
 8008842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008846:	81a3      	strh	r3, [r4, #12]
 8008848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800884c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008850:	6921      	ldr	r1, [r4, #16]
 8008852:	464a      	mov	r2, r9
 8008854:	f7ff fb88 	bl	8007f68 <memcpy>
 8008858:	89a3      	ldrh	r3, [r4, #12]
 800885a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800885e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008862:	81a3      	strh	r3, [r4, #12]
 8008864:	6126      	str	r6, [r4, #16]
 8008866:	6165      	str	r5, [r4, #20]
 8008868:	444e      	add	r6, r9
 800886a:	eba5 0509 	sub.w	r5, r5, r9
 800886e:	6026      	str	r6, [r4, #0]
 8008870:	60a5      	str	r5, [r4, #8]
 8008872:	463e      	mov	r6, r7
 8008874:	42be      	cmp	r6, r7
 8008876:	d900      	bls.n	800887a <__ssputs_r+0x86>
 8008878:	463e      	mov	r6, r7
 800887a:	4632      	mov	r2, r6
 800887c:	6820      	ldr	r0, [r4, #0]
 800887e:	4641      	mov	r1, r8
 8008880:	f000 f966 	bl	8008b50 <memmove>
 8008884:	68a3      	ldr	r3, [r4, #8]
 8008886:	6822      	ldr	r2, [r4, #0]
 8008888:	1b9b      	subs	r3, r3, r6
 800888a:	4432      	add	r2, r6
 800888c:	60a3      	str	r3, [r4, #8]
 800888e:	6022      	str	r2, [r4, #0]
 8008890:	2000      	movs	r0, #0
 8008892:	e7db      	b.n	800884c <__ssputs_r+0x58>
 8008894:	462a      	mov	r2, r5
 8008896:	f000 f981 	bl	8008b9c <_realloc_r>
 800889a:	4606      	mov	r6, r0
 800889c:	2800      	cmp	r0, #0
 800889e:	d1e1      	bne.n	8008864 <__ssputs_r+0x70>
 80088a0:	6921      	ldr	r1, [r4, #16]
 80088a2:	4650      	mov	r0, sl
 80088a4:	f7ff fefc 	bl	80086a0 <_free_r>
 80088a8:	e7c7      	b.n	800883a <__ssputs_r+0x46>
	...

080088ac <_svfiprintf_r>:
 80088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	4698      	mov	r8, r3
 80088b2:	898b      	ldrh	r3, [r1, #12]
 80088b4:	061b      	lsls	r3, r3, #24
 80088b6:	b09d      	sub	sp, #116	; 0x74
 80088b8:	4607      	mov	r7, r0
 80088ba:	460d      	mov	r5, r1
 80088bc:	4614      	mov	r4, r2
 80088be:	d50e      	bpl.n	80088de <_svfiprintf_r+0x32>
 80088c0:	690b      	ldr	r3, [r1, #16]
 80088c2:	b963      	cbnz	r3, 80088de <_svfiprintf_r+0x32>
 80088c4:	2140      	movs	r1, #64	; 0x40
 80088c6:	f7ff ff3b 	bl	8008740 <_malloc_r>
 80088ca:	6028      	str	r0, [r5, #0]
 80088cc:	6128      	str	r0, [r5, #16]
 80088ce:	b920      	cbnz	r0, 80088da <_svfiprintf_r+0x2e>
 80088d0:	230c      	movs	r3, #12
 80088d2:	603b      	str	r3, [r7, #0]
 80088d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088d8:	e0d1      	b.n	8008a7e <_svfiprintf_r+0x1d2>
 80088da:	2340      	movs	r3, #64	; 0x40
 80088dc:	616b      	str	r3, [r5, #20]
 80088de:	2300      	movs	r3, #0
 80088e0:	9309      	str	r3, [sp, #36]	; 0x24
 80088e2:	2320      	movs	r3, #32
 80088e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80088ec:	2330      	movs	r3, #48	; 0x30
 80088ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008a98 <_svfiprintf_r+0x1ec>
 80088f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088f6:	f04f 0901 	mov.w	r9, #1
 80088fa:	4623      	mov	r3, r4
 80088fc:	469a      	mov	sl, r3
 80088fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008902:	b10a      	cbz	r2, 8008908 <_svfiprintf_r+0x5c>
 8008904:	2a25      	cmp	r2, #37	; 0x25
 8008906:	d1f9      	bne.n	80088fc <_svfiprintf_r+0x50>
 8008908:	ebba 0b04 	subs.w	fp, sl, r4
 800890c:	d00b      	beq.n	8008926 <_svfiprintf_r+0x7a>
 800890e:	465b      	mov	r3, fp
 8008910:	4622      	mov	r2, r4
 8008912:	4629      	mov	r1, r5
 8008914:	4638      	mov	r0, r7
 8008916:	f7ff ff6d 	bl	80087f4 <__ssputs_r>
 800891a:	3001      	adds	r0, #1
 800891c:	f000 80aa 	beq.w	8008a74 <_svfiprintf_r+0x1c8>
 8008920:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008922:	445a      	add	r2, fp
 8008924:	9209      	str	r2, [sp, #36]	; 0x24
 8008926:	f89a 3000 	ldrb.w	r3, [sl]
 800892a:	2b00      	cmp	r3, #0
 800892c:	f000 80a2 	beq.w	8008a74 <_svfiprintf_r+0x1c8>
 8008930:	2300      	movs	r3, #0
 8008932:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008936:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800893a:	f10a 0a01 	add.w	sl, sl, #1
 800893e:	9304      	str	r3, [sp, #16]
 8008940:	9307      	str	r3, [sp, #28]
 8008942:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008946:	931a      	str	r3, [sp, #104]	; 0x68
 8008948:	4654      	mov	r4, sl
 800894a:	2205      	movs	r2, #5
 800894c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008950:	4851      	ldr	r0, [pc, #324]	; (8008a98 <_svfiprintf_r+0x1ec>)
 8008952:	f7f7 fc4d 	bl	80001f0 <memchr>
 8008956:	9a04      	ldr	r2, [sp, #16]
 8008958:	b9d8      	cbnz	r0, 8008992 <_svfiprintf_r+0xe6>
 800895a:	06d0      	lsls	r0, r2, #27
 800895c:	bf44      	itt	mi
 800895e:	2320      	movmi	r3, #32
 8008960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008964:	0711      	lsls	r1, r2, #28
 8008966:	bf44      	itt	mi
 8008968:	232b      	movmi	r3, #43	; 0x2b
 800896a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800896e:	f89a 3000 	ldrb.w	r3, [sl]
 8008972:	2b2a      	cmp	r3, #42	; 0x2a
 8008974:	d015      	beq.n	80089a2 <_svfiprintf_r+0xf6>
 8008976:	9a07      	ldr	r2, [sp, #28]
 8008978:	4654      	mov	r4, sl
 800897a:	2000      	movs	r0, #0
 800897c:	f04f 0c0a 	mov.w	ip, #10
 8008980:	4621      	mov	r1, r4
 8008982:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008986:	3b30      	subs	r3, #48	; 0x30
 8008988:	2b09      	cmp	r3, #9
 800898a:	d94e      	bls.n	8008a2a <_svfiprintf_r+0x17e>
 800898c:	b1b0      	cbz	r0, 80089bc <_svfiprintf_r+0x110>
 800898e:	9207      	str	r2, [sp, #28]
 8008990:	e014      	b.n	80089bc <_svfiprintf_r+0x110>
 8008992:	eba0 0308 	sub.w	r3, r0, r8
 8008996:	fa09 f303 	lsl.w	r3, r9, r3
 800899a:	4313      	orrs	r3, r2
 800899c:	9304      	str	r3, [sp, #16]
 800899e:	46a2      	mov	sl, r4
 80089a0:	e7d2      	b.n	8008948 <_svfiprintf_r+0x9c>
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	1d19      	adds	r1, r3, #4
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	9103      	str	r1, [sp, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	bfbb      	ittet	lt
 80089ae:	425b      	neglt	r3, r3
 80089b0:	f042 0202 	orrlt.w	r2, r2, #2
 80089b4:	9307      	strge	r3, [sp, #28]
 80089b6:	9307      	strlt	r3, [sp, #28]
 80089b8:	bfb8      	it	lt
 80089ba:	9204      	strlt	r2, [sp, #16]
 80089bc:	7823      	ldrb	r3, [r4, #0]
 80089be:	2b2e      	cmp	r3, #46	; 0x2e
 80089c0:	d10c      	bne.n	80089dc <_svfiprintf_r+0x130>
 80089c2:	7863      	ldrb	r3, [r4, #1]
 80089c4:	2b2a      	cmp	r3, #42	; 0x2a
 80089c6:	d135      	bne.n	8008a34 <_svfiprintf_r+0x188>
 80089c8:	9b03      	ldr	r3, [sp, #12]
 80089ca:	1d1a      	adds	r2, r3, #4
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	9203      	str	r2, [sp, #12]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	bfb8      	it	lt
 80089d4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80089d8:	3402      	adds	r4, #2
 80089da:	9305      	str	r3, [sp, #20]
 80089dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008aa8 <_svfiprintf_r+0x1fc>
 80089e0:	7821      	ldrb	r1, [r4, #0]
 80089e2:	2203      	movs	r2, #3
 80089e4:	4650      	mov	r0, sl
 80089e6:	f7f7 fc03 	bl	80001f0 <memchr>
 80089ea:	b140      	cbz	r0, 80089fe <_svfiprintf_r+0x152>
 80089ec:	2340      	movs	r3, #64	; 0x40
 80089ee:	eba0 000a 	sub.w	r0, r0, sl
 80089f2:	fa03 f000 	lsl.w	r0, r3, r0
 80089f6:	9b04      	ldr	r3, [sp, #16]
 80089f8:	4303      	orrs	r3, r0
 80089fa:	3401      	adds	r4, #1
 80089fc:	9304      	str	r3, [sp, #16]
 80089fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a02:	4826      	ldr	r0, [pc, #152]	; (8008a9c <_svfiprintf_r+0x1f0>)
 8008a04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a08:	2206      	movs	r2, #6
 8008a0a:	f7f7 fbf1 	bl	80001f0 <memchr>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	d038      	beq.n	8008a84 <_svfiprintf_r+0x1d8>
 8008a12:	4b23      	ldr	r3, [pc, #140]	; (8008aa0 <_svfiprintf_r+0x1f4>)
 8008a14:	bb1b      	cbnz	r3, 8008a5e <_svfiprintf_r+0x1b2>
 8008a16:	9b03      	ldr	r3, [sp, #12]
 8008a18:	3307      	adds	r3, #7
 8008a1a:	f023 0307 	bic.w	r3, r3, #7
 8008a1e:	3308      	adds	r3, #8
 8008a20:	9303      	str	r3, [sp, #12]
 8008a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a24:	4433      	add	r3, r6
 8008a26:	9309      	str	r3, [sp, #36]	; 0x24
 8008a28:	e767      	b.n	80088fa <_svfiprintf_r+0x4e>
 8008a2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a2e:	460c      	mov	r4, r1
 8008a30:	2001      	movs	r0, #1
 8008a32:	e7a5      	b.n	8008980 <_svfiprintf_r+0xd4>
 8008a34:	2300      	movs	r3, #0
 8008a36:	3401      	adds	r4, #1
 8008a38:	9305      	str	r3, [sp, #20]
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	f04f 0c0a 	mov.w	ip, #10
 8008a40:	4620      	mov	r0, r4
 8008a42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a46:	3a30      	subs	r2, #48	; 0x30
 8008a48:	2a09      	cmp	r2, #9
 8008a4a:	d903      	bls.n	8008a54 <_svfiprintf_r+0x1a8>
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d0c5      	beq.n	80089dc <_svfiprintf_r+0x130>
 8008a50:	9105      	str	r1, [sp, #20]
 8008a52:	e7c3      	b.n	80089dc <_svfiprintf_r+0x130>
 8008a54:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a58:	4604      	mov	r4, r0
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e7f0      	b.n	8008a40 <_svfiprintf_r+0x194>
 8008a5e:	ab03      	add	r3, sp, #12
 8008a60:	9300      	str	r3, [sp, #0]
 8008a62:	462a      	mov	r2, r5
 8008a64:	4b0f      	ldr	r3, [pc, #60]	; (8008aa4 <_svfiprintf_r+0x1f8>)
 8008a66:	a904      	add	r1, sp, #16
 8008a68:	4638      	mov	r0, r7
 8008a6a:	f7fe f80f 	bl	8006a8c <_printf_float>
 8008a6e:	1c42      	adds	r2, r0, #1
 8008a70:	4606      	mov	r6, r0
 8008a72:	d1d6      	bne.n	8008a22 <_svfiprintf_r+0x176>
 8008a74:	89ab      	ldrh	r3, [r5, #12]
 8008a76:	065b      	lsls	r3, r3, #25
 8008a78:	f53f af2c 	bmi.w	80088d4 <_svfiprintf_r+0x28>
 8008a7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a7e:	b01d      	add	sp, #116	; 0x74
 8008a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a84:	ab03      	add	r3, sp, #12
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	462a      	mov	r2, r5
 8008a8a:	4b06      	ldr	r3, [pc, #24]	; (8008aa4 <_svfiprintf_r+0x1f8>)
 8008a8c:	a904      	add	r1, sp, #16
 8008a8e:	4638      	mov	r0, r7
 8008a90:	f7fe faa0 	bl	8006fd4 <_printf_i>
 8008a94:	e7eb      	b.n	8008a6e <_svfiprintf_r+0x1c2>
 8008a96:	bf00      	nop
 8008a98:	0800b374 	.word	0x0800b374
 8008a9c:	0800b37e 	.word	0x0800b37e
 8008aa0:	08006a8d 	.word	0x08006a8d
 8008aa4:	080087f5 	.word	0x080087f5
 8008aa8:	0800b37a 	.word	0x0800b37a

08008aac <_sbrk_r>:
 8008aac:	b538      	push	{r3, r4, r5, lr}
 8008aae:	4d06      	ldr	r5, [pc, #24]	; (8008ac8 <_sbrk_r+0x1c>)
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	4608      	mov	r0, r1
 8008ab6:	602b      	str	r3, [r5, #0]
 8008ab8:	f7fb fa48 	bl	8003f4c <_sbrk>
 8008abc:	1c43      	adds	r3, r0, #1
 8008abe:	d102      	bne.n	8008ac6 <_sbrk_r+0x1a>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	b103      	cbz	r3, 8008ac6 <_sbrk_r+0x1a>
 8008ac4:	6023      	str	r3, [r4, #0]
 8008ac6:	bd38      	pop	{r3, r4, r5, pc}
 8008ac8:	2000e870 	.word	0x2000e870

08008acc <__assert_func>:
 8008acc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ace:	4614      	mov	r4, r2
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	4b09      	ldr	r3, [pc, #36]	; (8008af8 <__assert_func+0x2c>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	68d8      	ldr	r0, [r3, #12]
 8008ada:	b14c      	cbz	r4, 8008af0 <__assert_func+0x24>
 8008adc:	4b07      	ldr	r3, [pc, #28]	; (8008afc <__assert_func+0x30>)
 8008ade:	9100      	str	r1, [sp, #0]
 8008ae0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ae4:	4906      	ldr	r1, [pc, #24]	; (8008b00 <__assert_func+0x34>)
 8008ae6:	462b      	mov	r3, r5
 8008ae8:	f000 f80e 	bl	8008b08 <fiprintf>
 8008aec:	f000 faa4 	bl	8009038 <abort>
 8008af0:	4b04      	ldr	r3, [pc, #16]	; (8008b04 <__assert_func+0x38>)
 8008af2:	461c      	mov	r4, r3
 8008af4:	e7f3      	b.n	8008ade <__assert_func+0x12>
 8008af6:	bf00      	nop
 8008af8:	20002014 	.word	0x20002014
 8008afc:	0800b385 	.word	0x0800b385
 8008b00:	0800b392 	.word	0x0800b392
 8008b04:	0800b3c0 	.word	0x0800b3c0

08008b08 <fiprintf>:
 8008b08:	b40e      	push	{r1, r2, r3}
 8008b0a:	b503      	push	{r0, r1, lr}
 8008b0c:	4601      	mov	r1, r0
 8008b0e:	ab03      	add	r3, sp, #12
 8008b10:	4805      	ldr	r0, [pc, #20]	; (8008b28 <fiprintf+0x20>)
 8008b12:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b16:	6800      	ldr	r0, [r0, #0]
 8008b18:	9301      	str	r3, [sp, #4]
 8008b1a:	f000 f88f 	bl	8008c3c <_vfiprintf_r>
 8008b1e:	b002      	add	sp, #8
 8008b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b24:	b003      	add	sp, #12
 8008b26:	4770      	bx	lr
 8008b28:	20002014 	.word	0x20002014

08008b2c <__ascii_mbtowc>:
 8008b2c:	b082      	sub	sp, #8
 8008b2e:	b901      	cbnz	r1, 8008b32 <__ascii_mbtowc+0x6>
 8008b30:	a901      	add	r1, sp, #4
 8008b32:	b142      	cbz	r2, 8008b46 <__ascii_mbtowc+0x1a>
 8008b34:	b14b      	cbz	r3, 8008b4a <__ascii_mbtowc+0x1e>
 8008b36:	7813      	ldrb	r3, [r2, #0]
 8008b38:	600b      	str	r3, [r1, #0]
 8008b3a:	7812      	ldrb	r2, [r2, #0]
 8008b3c:	1e10      	subs	r0, r2, #0
 8008b3e:	bf18      	it	ne
 8008b40:	2001      	movne	r0, #1
 8008b42:	b002      	add	sp, #8
 8008b44:	4770      	bx	lr
 8008b46:	4610      	mov	r0, r2
 8008b48:	e7fb      	b.n	8008b42 <__ascii_mbtowc+0x16>
 8008b4a:	f06f 0001 	mvn.w	r0, #1
 8008b4e:	e7f8      	b.n	8008b42 <__ascii_mbtowc+0x16>

08008b50 <memmove>:
 8008b50:	4288      	cmp	r0, r1
 8008b52:	b510      	push	{r4, lr}
 8008b54:	eb01 0402 	add.w	r4, r1, r2
 8008b58:	d902      	bls.n	8008b60 <memmove+0x10>
 8008b5a:	4284      	cmp	r4, r0
 8008b5c:	4623      	mov	r3, r4
 8008b5e:	d807      	bhi.n	8008b70 <memmove+0x20>
 8008b60:	1e43      	subs	r3, r0, #1
 8008b62:	42a1      	cmp	r1, r4
 8008b64:	d008      	beq.n	8008b78 <memmove+0x28>
 8008b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b6e:	e7f8      	b.n	8008b62 <memmove+0x12>
 8008b70:	4402      	add	r2, r0
 8008b72:	4601      	mov	r1, r0
 8008b74:	428a      	cmp	r2, r1
 8008b76:	d100      	bne.n	8008b7a <memmove+0x2a>
 8008b78:	bd10      	pop	{r4, pc}
 8008b7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b82:	e7f7      	b.n	8008b74 <memmove+0x24>

08008b84 <__malloc_lock>:
 8008b84:	4801      	ldr	r0, [pc, #4]	; (8008b8c <__malloc_lock+0x8>)
 8008b86:	f000 bc17 	b.w	80093b8 <__retarget_lock_acquire_recursive>
 8008b8a:	bf00      	nop
 8008b8c:	2000e878 	.word	0x2000e878

08008b90 <__malloc_unlock>:
 8008b90:	4801      	ldr	r0, [pc, #4]	; (8008b98 <__malloc_unlock+0x8>)
 8008b92:	f000 bc12 	b.w	80093ba <__retarget_lock_release_recursive>
 8008b96:	bf00      	nop
 8008b98:	2000e878 	.word	0x2000e878

08008b9c <_realloc_r>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	4607      	mov	r7, r0
 8008ba0:	4614      	mov	r4, r2
 8008ba2:	460e      	mov	r6, r1
 8008ba4:	b921      	cbnz	r1, 8008bb0 <_realloc_r+0x14>
 8008ba6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008baa:	4611      	mov	r1, r2
 8008bac:	f7ff bdc8 	b.w	8008740 <_malloc_r>
 8008bb0:	b922      	cbnz	r2, 8008bbc <_realloc_r+0x20>
 8008bb2:	f7ff fd75 	bl	80086a0 <_free_r>
 8008bb6:	4625      	mov	r5, r4
 8008bb8:	4628      	mov	r0, r5
 8008bba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bbc:	f000 fc62 	bl	8009484 <_malloc_usable_size_r>
 8008bc0:	42a0      	cmp	r0, r4
 8008bc2:	d20f      	bcs.n	8008be4 <_realloc_r+0x48>
 8008bc4:	4621      	mov	r1, r4
 8008bc6:	4638      	mov	r0, r7
 8008bc8:	f7ff fdba 	bl	8008740 <_malloc_r>
 8008bcc:	4605      	mov	r5, r0
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	d0f2      	beq.n	8008bb8 <_realloc_r+0x1c>
 8008bd2:	4631      	mov	r1, r6
 8008bd4:	4622      	mov	r2, r4
 8008bd6:	f7ff f9c7 	bl	8007f68 <memcpy>
 8008bda:	4631      	mov	r1, r6
 8008bdc:	4638      	mov	r0, r7
 8008bde:	f7ff fd5f 	bl	80086a0 <_free_r>
 8008be2:	e7e9      	b.n	8008bb8 <_realloc_r+0x1c>
 8008be4:	4635      	mov	r5, r6
 8008be6:	e7e7      	b.n	8008bb8 <_realloc_r+0x1c>

08008be8 <__sfputc_r>:
 8008be8:	6893      	ldr	r3, [r2, #8]
 8008bea:	3b01      	subs	r3, #1
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	b410      	push	{r4}
 8008bf0:	6093      	str	r3, [r2, #8]
 8008bf2:	da08      	bge.n	8008c06 <__sfputc_r+0x1e>
 8008bf4:	6994      	ldr	r4, [r2, #24]
 8008bf6:	42a3      	cmp	r3, r4
 8008bf8:	db01      	blt.n	8008bfe <__sfputc_r+0x16>
 8008bfa:	290a      	cmp	r1, #10
 8008bfc:	d103      	bne.n	8008c06 <__sfputc_r+0x1e>
 8008bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c02:	f000 b94b 	b.w	8008e9c <__swbuf_r>
 8008c06:	6813      	ldr	r3, [r2, #0]
 8008c08:	1c58      	adds	r0, r3, #1
 8008c0a:	6010      	str	r0, [r2, #0]
 8008c0c:	7019      	strb	r1, [r3, #0]
 8008c0e:	4608      	mov	r0, r1
 8008c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c14:	4770      	bx	lr

08008c16 <__sfputs_r>:
 8008c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c18:	4606      	mov	r6, r0
 8008c1a:	460f      	mov	r7, r1
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	18d5      	adds	r5, r2, r3
 8008c20:	42ac      	cmp	r4, r5
 8008c22:	d101      	bne.n	8008c28 <__sfputs_r+0x12>
 8008c24:	2000      	movs	r0, #0
 8008c26:	e007      	b.n	8008c38 <__sfputs_r+0x22>
 8008c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c2c:	463a      	mov	r2, r7
 8008c2e:	4630      	mov	r0, r6
 8008c30:	f7ff ffda 	bl	8008be8 <__sfputc_r>
 8008c34:	1c43      	adds	r3, r0, #1
 8008c36:	d1f3      	bne.n	8008c20 <__sfputs_r+0xa>
 8008c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c3c <_vfiprintf_r>:
 8008c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c40:	460d      	mov	r5, r1
 8008c42:	b09d      	sub	sp, #116	; 0x74
 8008c44:	4614      	mov	r4, r2
 8008c46:	4698      	mov	r8, r3
 8008c48:	4606      	mov	r6, r0
 8008c4a:	b118      	cbz	r0, 8008c54 <_vfiprintf_r+0x18>
 8008c4c:	6983      	ldr	r3, [r0, #24]
 8008c4e:	b90b      	cbnz	r3, 8008c54 <_vfiprintf_r+0x18>
 8008c50:	f000 fb14 	bl	800927c <__sinit>
 8008c54:	4b89      	ldr	r3, [pc, #548]	; (8008e7c <_vfiprintf_r+0x240>)
 8008c56:	429d      	cmp	r5, r3
 8008c58:	d11b      	bne.n	8008c92 <_vfiprintf_r+0x56>
 8008c5a:	6875      	ldr	r5, [r6, #4]
 8008c5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c5e:	07d9      	lsls	r1, r3, #31
 8008c60:	d405      	bmi.n	8008c6e <_vfiprintf_r+0x32>
 8008c62:	89ab      	ldrh	r3, [r5, #12]
 8008c64:	059a      	lsls	r2, r3, #22
 8008c66:	d402      	bmi.n	8008c6e <_vfiprintf_r+0x32>
 8008c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c6a:	f000 fba5 	bl	80093b8 <__retarget_lock_acquire_recursive>
 8008c6e:	89ab      	ldrh	r3, [r5, #12]
 8008c70:	071b      	lsls	r3, r3, #28
 8008c72:	d501      	bpl.n	8008c78 <_vfiprintf_r+0x3c>
 8008c74:	692b      	ldr	r3, [r5, #16]
 8008c76:	b9eb      	cbnz	r3, 8008cb4 <_vfiprintf_r+0x78>
 8008c78:	4629      	mov	r1, r5
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	f000 f96e 	bl	8008f5c <__swsetup_r>
 8008c80:	b1c0      	cbz	r0, 8008cb4 <_vfiprintf_r+0x78>
 8008c82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c84:	07dc      	lsls	r4, r3, #31
 8008c86:	d50e      	bpl.n	8008ca6 <_vfiprintf_r+0x6a>
 8008c88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c8c:	b01d      	add	sp, #116	; 0x74
 8008c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c92:	4b7b      	ldr	r3, [pc, #492]	; (8008e80 <_vfiprintf_r+0x244>)
 8008c94:	429d      	cmp	r5, r3
 8008c96:	d101      	bne.n	8008c9c <_vfiprintf_r+0x60>
 8008c98:	68b5      	ldr	r5, [r6, #8]
 8008c9a:	e7df      	b.n	8008c5c <_vfiprintf_r+0x20>
 8008c9c:	4b79      	ldr	r3, [pc, #484]	; (8008e84 <_vfiprintf_r+0x248>)
 8008c9e:	429d      	cmp	r5, r3
 8008ca0:	bf08      	it	eq
 8008ca2:	68f5      	ldreq	r5, [r6, #12]
 8008ca4:	e7da      	b.n	8008c5c <_vfiprintf_r+0x20>
 8008ca6:	89ab      	ldrh	r3, [r5, #12]
 8008ca8:	0598      	lsls	r0, r3, #22
 8008caa:	d4ed      	bmi.n	8008c88 <_vfiprintf_r+0x4c>
 8008cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cae:	f000 fb84 	bl	80093ba <__retarget_lock_release_recursive>
 8008cb2:	e7e9      	b.n	8008c88 <_vfiprintf_r+0x4c>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb8:	2320      	movs	r3, #32
 8008cba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cbe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cc2:	2330      	movs	r3, #48	; 0x30
 8008cc4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008e88 <_vfiprintf_r+0x24c>
 8008cc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ccc:	f04f 0901 	mov.w	r9, #1
 8008cd0:	4623      	mov	r3, r4
 8008cd2:	469a      	mov	sl, r3
 8008cd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd8:	b10a      	cbz	r2, 8008cde <_vfiprintf_r+0xa2>
 8008cda:	2a25      	cmp	r2, #37	; 0x25
 8008cdc:	d1f9      	bne.n	8008cd2 <_vfiprintf_r+0x96>
 8008cde:	ebba 0b04 	subs.w	fp, sl, r4
 8008ce2:	d00b      	beq.n	8008cfc <_vfiprintf_r+0xc0>
 8008ce4:	465b      	mov	r3, fp
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	4629      	mov	r1, r5
 8008cea:	4630      	mov	r0, r6
 8008cec:	f7ff ff93 	bl	8008c16 <__sfputs_r>
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	f000 80aa 	beq.w	8008e4a <_vfiprintf_r+0x20e>
 8008cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cf8:	445a      	add	r2, fp
 8008cfa:	9209      	str	r2, [sp, #36]	; 0x24
 8008cfc:	f89a 3000 	ldrb.w	r3, [sl]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 80a2 	beq.w	8008e4a <_vfiprintf_r+0x20e>
 8008d06:	2300      	movs	r3, #0
 8008d08:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d10:	f10a 0a01 	add.w	sl, sl, #1
 8008d14:	9304      	str	r3, [sp, #16]
 8008d16:	9307      	str	r3, [sp, #28]
 8008d18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d1c:	931a      	str	r3, [sp, #104]	; 0x68
 8008d1e:	4654      	mov	r4, sl
 8008d20:	2205      	movs	r2, #5
 8008d22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d26:	4858      	ldr	r0, [pc, #352]	; (8008e88 <_vfiprintf_r+0x24c>)
 8008d28:	f7f7 fa62 	bl	80001f0 <memchr>
 8008d2c:	9a04      	ldr	r2, [sp, #16]
 8008d2e:	b9d8      	cbnz	r0, 8008d68 <_vfiprintf_r+0x12c>
 8008d30:	06d1      	lsls	r1, r2, #27
 8008d32:	bf44      	itt	mi
 8008d34:	2320      	movmi	r3, #32
 8008d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d3a:	0713      	lsls	r3, r2, #28
 8008d3c:	bf44      	itt	mi
 8008d3e:	232b      	movmi	r3, #43	; 0x2b
 8008d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d44:	f89a 3000 	ldrb.w	r3, [sl]
 8008d48:	2b2a      	cmp	r3, #42	; 0x2a
 8008d4a:	d015      	beq.n	8008d78 <_vfiprintf_r+0x13c>
 8008d4c:	9a07      	ldr	r2, [sp, #28]
 8008d4e:	4654      	mov	r4, sl
 8008d50:	2000      	movs	r0, #0
 8008d52:	f04f 0c0a 	mov.w	ip, #10
 8008d56:	4621      	mov	r1, r4
 8008d58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d5c:	3b30      	subs	r3, #48	; 0x30
 8008d5e:	2b09      	cmp	r3, #9
 8008d60:	d94e      	bls.n	8008e00 <_vfiprintf_r+0x1c4>
 8008d62:	b1b0      	cbz	r0, 8008d92 <_vfiprintf_r+0x156>
 8008d64:	9207      	str	r2, [sp, #28]
 8008d66:	e014      	b.n	8008d92 <_vfiprintf_r+0x156>
 8008d68:	eba0 0308 	sub.w	r3, r0, r8
 8008d6c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d70:	4313      	orrs	r3, r2
 8008d72:	9304      	str	r3, [sp, #16]
 8008d74:	46a2      	mov	sl, r4
 8008d76:	e7d2      	b.n	8008d1e <_vfiprintf_r+0xe2>
 8008d78:	9b03      	ldr	r3, [sp, #12]
 8008d7a:	1d19      	adds	r1, r3, #4
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	9103      	str	r1, [sp, #12]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	bfbb      	ittet	lt
 8008d84:	425b      	neglt	r3, r3
 8008d86:	f042 0202 	orrlt.w	r2, r2, #2
 8008d8a:	9307      	strge	r3, [sp, #28]
 8008d8c:	9307      	strlt	r3, [sp, #28]
 8008d8e:	bfb8      	it	lt
 8008d90:	9204      	strlt	r2, [sp, #16]
 8008d92:	7823      	ldrb	r3, [r4, #0]
 8008d94:	2b2e      	cmp	r3, #46	; 0x2e
 8008d96:	d10c      	bne.n	8008db2 <_vfiprintf_r+0x176>
 8008d98:	7863      	ldrb	r3, [r4, #1]
 8008d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d9c:	d135      	bne.n	8008e0a <_vfiprintf_r+0x1ce>
 8008d9e:	9b03      	ldr	r3, [sp, #12]
 8008da0:	1d1a      	adds	r2, r3, #4
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	9203      	str	r2, [sp, #12]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	bfb8      	it	lt
 8008daa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008dae:	3402      	adds	r4, #2
 8008db0:	9305      	str	r3, [sp, #20]
 8008db2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008e98 <_vfiprintf_r+0x25c>
 8008db6:	7821      	ldrb	r1, [r4, #0]
 8008db8:	2203      	movs	r2, #3
 8008dba:	4650      	mov	r0, sl
 8008dbc:	f7f7 fa18 	bl	80001f0 <memchr>
 8008dc0:	b140      	cbz	r0, 8008dd4 <_vfiprintf_r+0x198>
 8008dc2:	2340      	movs	r3, #64	; 0x40
 8008dc4:	eba0 000a 	sub.w	r0, r0, sl
 8008dc8:	fa03 f000 	lsl.w	r0, r3, r0
 8008dcc:	9b04      	ldr	r3, [sp, #16]
 8008dce:	4303      	orrs	r3, r0
 8008dd0:	3401      	adds	r4, #1
 8008dd2:	9304      	str	r3, [sp, #16]
 8008dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dd8:	482c      	ldr	r0, [pc, #176]	; (8008e8c <_vfiprintf_r+0x250>)
 8008dda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dde:	2206      	movs	r2, #6
 8008de0:	f7f7 fa06 	bl	80001f0 <memchr>
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d03f      	beq.n	8008e68 <_vfiprintf_r+0x22c>
 8008de8:	4b29      	ldr	r3, [pc, #164]	; (8008e90 <_vfiprintf_r+0x254>)
 8008dea:	bb1b      	cbnz	r3, 8008e34 <_vfiprintf_r+0x1f8>
 8008dec:	9b03      	ldr	r3, [sp, #12]
 8008dee:	3307      	adds	r3, #7
 8008df0:	f023 0307 	bic.w	r3, r3, #7
 8008df4:	3308      	adds	r3, #8
 8008df6:	9303      	str	r3, [sp, #12]
 8008df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dfa:	443b      	add	r3, r7
 8008dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8008dfe:	e767      	b.n	8008cd0 <_vfiprintf_r+0x94>
 8008e00:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e04:	460c      	mov	r4, r1
 8008e06:	2001      	movs	r0, #1
 8008e08:	e7a5      	b.n	8008d56 <_vfiprintf_r+0x11a>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	3401      	adds	r4, #1
 8008e0e:	9305      	str	r3, [sp, #20]
 8008e10:	4619      	mov	r1, r3
 8008e12:	f04f 0c0a 	mov.w	ip, #10
 8008e16:	4620      	mov	r0, r4
 8008e18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e1c:	3a30      	subs	r2, #48	; 0x30
 8008e1e:	2a09      	cmp	r2, #9
 8008e20:	d903      	bls.n	8008e2a <_vfiprintf_r+0x1ee>
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0c5      	beq.n	8008db2 <_vfiprintf_r+0x176>
 8008e26:	9105      	str	r1, [sp, #20]
 8008e28:	e7c3      	b.n	8008db2 <_vfiprintf_r+0x176>
 8008e2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e2e:	4604      	mov	r4, r0
 8008e30:	2301      	movs	r3, #1
 8008e32:	e7f0      	b.n	8008e16 <_vfiprintf_r+0x1da>
 8008e34:	ab03      	add	r3, sp, #12
 8008e36:	9300      	str	r3, [sp, #0]
 8008e38:	462a      	mov	r2, r5
 8008e3a:	4b16      	ldr	r3, [pc, #88]	; (8008e94 <_vfiprintf_r+0x258>)
 8008e3c:	a904      	add	r1, sp, #16
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f7fd fe24 	bl	8006a8c <_printf_float>
 8008e44:	4607      	mov	r7, r0
 8008e46:	1c78      	adds	r0, r7, #1
 8008e48:	d1d6      	bne.n	8008df8 <_vfiprintf_r+0x1bc>
 8008e4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e4c:	07d9      	lsls	r1, r3, #31
 8008e4e:	d405      	bmi.n	8008e5c <_vfiprintf_r+0x220>
 8008e50:	89ab      	ldrh	r3, [r5, #12]
 8008e52:	059a      	lsls	r2, r3, #22
 8008e54:	d402      	bmi.n	8008e5c <_vfiprintf_r+0x220>
 8008e56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e58:	f000 faaf 	bl	80093ba <__retarget_lock_release_recursive>
 8008e5c:	89ab      	ldrh	r3, [r5, #12]
 8008e5e:	065b      	lsls	r3, r3, #25
 8008e60:	f53f af12 	bmi.w	8008c88 <_vfiprintf_r+0x4c>
 8008e64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e66:	e711      	b.n	8008c8c <_vfiprintf_r+0x50>
 8008e68:	ab03      	add	r3, sp, #12
 8008e6a:	9300      	str	r3, [sp, #0]
 8008e6c:	462a      	mov	r2, r5
 8008e6e:	4b09      	ldr	r3, [pc, #36]	; (8008e94 <_vfiprintf_r+0x258>)
 8008e70:	a904      	add	r1, sp, #16
 8008e72:	4630      	mov	r0, r6
 8008e74:	f7fe f8ae 	bl	8006fd4 <_printf_i>
 8008e78:	e7e4      	b.n	8008e44 <_vfiprintf_r+0x208>
 8008e7a:	bf00      	nop
 8008e7c:	0800b4ec 	.word	0x0800b4ec
 8008e80:	0800b50c 	.word	0x0800b50c
 8008e84:	0800b4cc 	.word	0x0800b4cc
 8008e88:	0800b374 	.word	0x0800b374
 8008e8c:	0800b37e 	.word	0x0800b37e
 8008e90:	08006a8d 	.word	0x08006a8d
 8008e94:	08008c17 	.word	0x08008c17
 8008e98:	0800b37a 	.word	0x0800b37a

08008e9c <__swbuf_r>:
 8008e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e9e:	460e      	mov	r6, r1
 8008ea0:	4614      	mov	r4, r2
 8008ea2:	4605      	mov	r5, r0
 8008ea4:	b118      	cbz	r0, 8008eae <__swbuf_r+0x12>
 8008ea6:	6983      	ldr	r3, [r0, #24]
 8008ea8:	b90b      	cbnz	r3, 8008eae <__swbuf_r+0x12>
 8008eaa:	f000 f9e7 	bl	800927c <__sinit>
 8008eae:	4b21      	ldr	r3, [pc, #132]	; (8008f34 <__swbuf_r+0x98>)
 8008eb0:	429c      	cmp	r4, r3
 8008eb2:	d12b      	bne.n	8008f0c <__swbuf_r+0x70>
 8008eb4:	686c      	ldr	r4, [r5, #4]
 8008eb6:	69a3      	ldr	r3, [r4, #24]
 8008eb8:	60a3      	str	r3, [r4, #8]
 8008eba:	89a3      	ldrh	r3, [r4, #12]
 8008ebc:	071a      	lsls	r2, r3, #28
 8008ebe:	d52f      	bpl.n	8008f20 <__swbuf_r+0x84>
 8008ec0:	6923      	ldr	r3, [r4, #16]
 8008ec2:	b36b      	cbz	r3, 8008f20 <__swbuf_r+0x84>
 8008ec4:	6923      	ldr	r3, [r4, #16]
 8008ec6:	6820      	ldr	r0, [r4, #0]
 8008ec8:	1ac0      	subs	r0, r0, r3
 8008eca:	6963      	ldr	r3, [r4, #20]
 8008ecc:	b2f6      	uxtb	r6, r6
 8008ece:	4283      	cmp	r3, r0
 8008ed0:	4637      	mov	r7, r6
 8008ed2:	dc04      	bgt.n	8008ede <__swbuf_r+0x42>
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	f000 f93c 	bl	8009154 <_fflush_r>
 8008edc:	bb30      	cbnz	r0, 8008f2c <__swbuf_r+0x90>
 8008ede:	68a3      	ldr	r3, [r4, #8]
 8008ee0:	3b01      	subs	r3, #1
 8008ee2:	60a3      	str	r3, [r4, #8]
 8008ee4:	6823      	ldr	r3, [r4, #0]
 8008ee6:	1c5a      	adds	r2, r3, #1
 8008ee8:	6022      	str	r2, [r4, #0]
 8008eea:	701e      	strb	r6, [r3, #0]
 8008eec:	6963      	ldr	r3, [r4, #20]
 8008eee:	3001      	adds	r0, #1
 8008ef0:	4283      	cmp	r3, r0
 8008ef2:	d004      	beq.n	8008efe <__swbuf_r+0x62>
 8008ef4:	89a3      	ldrh	r3, [r4, #12]
 8008ef6:	07db      	lsls	r3, r3, #31
 8008ef8:	d506      	bpl.n	8008f08 <__swbuf_r+0x6c>
 8008efa:	2e0a      	cmp	r6, #10
 8008efc:	d104      	bne.n	8008f08 <__swbuf_r+0x6c>
 8008efe:	4621      	mov	r1, r4
 8008f00:	4628      	mov	r0, r5
 8008f02:	f000 f927 	bl	8009154 <_fflush_r>
 8008f06:	b988      	cbnz	r0, 8008f2c <__swbuf_r+0x90>
 8008f08:	4638      	mov	r0, r7
 8008f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f0c:	4b0a      	ldr	r3, [pc, #40]	; (8008f38 <__swbuf_r+0x9c>)
 8008f0e:	429c      	cmp	r4, r3
 8008f10:	d101      	bne.n	8008f16 <__swbuf_r+0x7a>
 8008f12:	68ac      	ldr	r4, [r5, #8]
 8008f14:	e7cf      	b.n	8008eb6 <__swbuf_r+0x1a>
 8008f16:	4b09      	ldr	r3, [pc, #36]	; (8008f3c <__swbuf_r+0xa0>)
 8008f18:	429c      	cmp	r4, r3
 8008f1a:	bf08      	it	eq
 8008f1c:	68ec      	ldreq	r4, [r5, #12]
 8008f1e:	e7ca      	b.n	8008eb6 <__swbuf_r+0x1a>
 8008f20:	4621      	mov	r1, r4
 8008f22:	4628      	mov	r0, r5
 8008f24:	f000 f81a 	bl	8008f5c <__swsetup_r>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	d0cb      	beq.n	8008ec4 <__swbuf_r+0x28>
 8008f2c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008f30:	e7ea      	b.n	8008f08 <__swbuf_r+0x6c>
 8008f32:	bf00      	nop
 8008f34:	0800b4ec 	.word	0x0800b4ec
 8008f38:	0800b50c 	.word	0x0800b50c
 8008f3c:	0800b4cc 	.word	0x0800b4cc

08008f40 <__ascii_wctomb>:
 8008f40:	b149      	cbz	r1, 8008f56 <__ascii_wctomb+0x16>
 8008f42:	2aff      	cmp	r2, #255	; 0xff
 8008f44:	bf85      	ittet	hi
 8008f46:	238a      	movhi	r3, #138	; 0x8a
 8008f48:	6003      	strhi	r3, [r0, #0]
 8008f4a:	700a      	strbls	r2, [r1, #0]
 8008f4c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008f50:	bf98      	it	ls
 8008f52:	2001      	movls	r0, #1
 8008f54:	4770      	bx	lr
 8008f56:	4608      	mov	r0, r1
 8008f58:	4770      	bx	lr
	...

08008f5c <__swsetup_r>:
 8008f5c:	4b32      	ldr	r3, [pc, #200]	; (8009028 <__swsetup_r+0xcc>)
 8008f5e:	b570      	push	{r4, r5, r6, lr}
 8008f60:	681d      	ldr	r5, [r3, #0]
 8008f62:	4606      	mov	r6, r0
 8008f64:	460c      	mov	r4, r1
 8008f66:	b125      	cbz	r5, 8008f72 <__swsetup_r+0x16>
 8008f68:	69ab      	ldr	r3, [r5, #24]
 8008f6a:	b913      	cbnz	r3, 8008f72 <__swsetup_r+0x16>
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	f000 f985 	bl	800927c <__sinit>
 8008f72:	4b2e      	ldr	r3, [pc, #184]	; (800902c <__swsetup_r+0xd0>)
 8008f74:	429c      	cmp	r4, r3
 8008f76:	d10f      	bne.n	8008f98 <__swsetup_r+0x3c>
 8008f78:	686c      	ldr	r4, [r5, #4]
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f80:	0719      	lsls	r1, r3, #28
 8008f82:	d42c      	bmi.n	8008fde <__swsetup_r+0x82>
 8008f84:	06dd      	lsls	r5, r3, #27
 8008f86:	d411      	bmi.n	8008fac <__swsetup_r+0x50>
 8008f88:	2309      	movs	r3, #9
 8008f8a:	6033      	str	r3, [r6, #0]
 8008f8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f90:	81a3      	strh	r3, [r4, #12]
 8008f92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f96:	e03e      	b.n	8009016 <__swsetup_r+0xba>
 8008f98:	4b25      	ldr	r3, [pc, #148]	; (8009030 <__swsetup_r+0xd4>)
 8008f9a:	429c      	cmp	r4, r3
 8008f9c:	d101      	bne.n	8008fa2 <__swsetup_r+0x46>
 8008f9e:	68ac      	ldr	r4, [r5, #8]
 8008fa0:	e7eb      	b.n	8008f7a <__swsetup_r+0x1e>
 8008fa2:	4b24      	ldr	r3, [pc, #144]	; (8009034 <__swsetup_r+0xd8>)
 8008fa4:	429c      	cmp	r4, r3
 8008fa6:	bf08      	it	eq
 8008fa8:	68ec      	ldreq	r4, [r5, #12]
 8008faa:	e7e6      	b.n	8008f7a <__swsetup_r+0x1e>
 8008fac:	0758      	lsls	r0, r3, #29
 8008fae:	d512      	bpl.n	8008fd6 <__swsetup_r+0x7a>
 8008fb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fb2:	b141      	cbz	r1, 8008fc6 <__swsetup_r+0x6a>
 8008fb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fb8:	4299      	cmp	r1, r3
 8008fba:	d002      	beq.n	8008fc2 <__swsetup_r+0x66>
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	f7ff fb6f 	bl	80086a0 <_free_r>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	6363      	str	r3, [r4, #52]	; 0x34
 8008fc6:	89a3      	ldrh	r3, [r4, #12]
 8008fc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fcc:	81a3      	strh	r3, [r4, #12]
 8008fce:	2300      	movs	r3, #0
 8008fd0:	6063      	str	r3, [r4, #4]
 8008fd2:	6923      	ldr	r3, [r4, #16]
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	f043 0308 	orr.w	r3, r3, #8
 8008fdc:	81a3      	strh	r3, [r4, #12]
 8008fde:	6923      	ldr	r3, [r4, #16]
 8008fe0:	b94b      	cbnz	r3, 8008ff6 <__swsetup_r+0x9a>
 8008fe2:	89a3      	ldrh	r3, [r4, #12]
 8008fe4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fec:	d003      	beq.n	8008ff6 <__swsetup_r+0x9a>
 8008fee:	4621      	mov	r1, r4
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	f000 fa07 	bl	8009404 <__smakebuf_r>
 8008ff6:	89a0      	ldrh	r0, [r4, #12]
 8008ff8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ffc:	f010 0301 	ands.w	r3, r0, #1
 8009000:	d00a      	beq.n	8009018 <__swsetup_r+0xbc>
 8009002:	2300      	movs	r3, #0
 8009004:	60a3      	str	r3, [r4, #8]
 8009006:	6963      	ldr	r3, [r4, #20]
 8009008:	425b      	negs	r3, r3
 800900a:	61a3      	str	r3, [r4, #24]
 800900c:	6923      	ldr	r3, [r4, #16]
 800900e:	b943      	cbnz	r3, 8009022 <__swsetup_r+0xc6>
 8009010:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009014:	d1ba      	bne.n	8008f8c <__swsetup_r+0x30>
 8009016:	bd70      	pop	{r4, r5, r6, pc}
 8009018:	0781      	lsls	r1, r0, #30
 800901a:	bf58      	it	pl
 800901c:	6963      	ldrpl	r3, [r4, #20]
 800901e:	60a3      	str	r3, [r4, #8]
 8009020:	e7f4      	b.n	800900c <__swsetup_r+0xb0>
 8009022:	2000      	movs	r0, #0
 8009024:	e7f7      	b.n	8009016 <__swsetup_r+0xba>
 8009026:	bf00      	nop
 8009028:	20002014 	.word	0x20002014
 800902c:	0800b4ec 	.word	0x0800b4ec
 8009030:	0800b50c 	.word	0x0800b50c
 8009034:	0800b4cc 	.word	0x0800b4cc

08009038 <abort>:
 8009038:	b508      	push	{r3, lr}
 800903a:	2006      	movs	r0, #6
 800903c:	f000 fa52 	bl	80094e4 <raise>
 8009040:	2001      	movs	r0, #1
 8009042:	f7fa ff53 	bl	8003eec <_exit>
	...

08009048 <__sflush_r>:
 8009048:	898a      	ldrh	r2, [r1, #12]
 800904a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800904e:	4605      	mov	r5, r0
 8009050:	0710      	lsls	r0, r2, #28
 8009052:	460c      	mov	r4, r1
 8009054:	d458      	bmi.n	8009108 <__sflush_r+0xc0>
 8009056:	684b      	ldr	r3, [r1, #4]
 8009058:	2b00      	cmp	r3, #0
 800905a:	dc05      	bgt.n	8009068 <__sflush_r+0x20>
 800905c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800905e:	2b00      	cmp	r3, #0
 8009060:	dc02      	bgt.n	8009068 <__sflush_r+0x20>
 8009062:	2000      	movs	r0, #0
 8009064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800906a:	2e00      	cmp	r6, #0
 800906c:	d0f9      	beq.n	8009062 <__sflush_r+0x1a>
 800906e:	2300      	movs	r3, #0
 8009070:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009074:	682f      	ldr	r7, [r5, #0]
 8009076:	602b      	str	r3, [r5, #0]
 8009078:	d032      	beq.n	80090e0 <__sflush_r+0x98>
 800907a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800907c:	89a3      	ldrh	r3, [r4, #12]
 800907e:	075a      	lsls	r2, r3, #29
 8009080:	d505      	bpl.n	800908e <__sflush_r+0x46>
 8009082:	6863      	ldr	r3, [r4, #4]
 8009084:	1ac0      	subs	r0, r0, r3
 8009086:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009088:	b10b      	cbz	r3, 800908e <__sflush_r+0x46>
 800908a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800908c:	1ac0      	subs	r0, r0, r3
 800908e:	2300      	movs	r3, #0
 8009090:	4602      	mov	r2, r0
 8009092:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009094:	6a21      	ldr	r1, [r4, #32]
 8009096:	4628      	mov	r0, r5
 8009098:	47b0      	blx	r6
 800909a:	1c43      	adds	r3, r0, #1
 800909c:	89a3      	ldrh	r3, [r4, #12]
 800909e:	d106      	bne.n	80090ae <__sflush_r+0x66>
 80090a0:	6829      	ldr	r1, [r5, #0]
 80090a2:	291d      	cmp	r1, #29
 80090a4:	d82c      	bhi.n	8009100 <__sflush_r+0xb8>
 80090a6:	4a2a      	ldr	r2, [pc, #168]	; (8009150 <__sflush_r+0x108>)
 80090a8:	40ca      	lsrs	r2, r1
 80090aa:	07d6      	lsls	r6, r2, #31
 80090ac:	d528      	bpl.n	8009100 <__sflush_r+0xb8>
 80090ae:	2200      	movs	r2, #0
 80090b0:	6062      	str	r2, [r4, #4]
 80090b2:	04d9      	lsls	r1, r3, #19
 80090b4:	6922      	ldr	r2, [r4, #16]
 80090b6:	6022      	str	r2, [r4, #0]
 80090b8:	d504      	bpl.n	80090c4 <__sflush_r+0x7c>
 80090ba:	1c42      	adds	r2, r0, #1
 80090bc:	d101      	bne.n	80090c2 <__sflush_r+0x7a>
 80090be:	682b      	ldr	r3, [r5, #0]
 80090c0:	b903      	cbnz	r3, 80090c4 <__sflush_r+0x7c>
 80090c2:	6560      	str	r0, [r4, #84]	; 0x54
 80090c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090c6:	602f      	str	r7, [r5, #0]
 80090c8:	2900      	cmp	r1, #0
 80090ca:	d0ca      	beq.n	8009062 <__sflush_r+0x1a>
 80090cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090d0:	4299      	cmp	r1, r3
 80090d2:	d002      	beq.n	80090da <__sflush_r+0x92>
 80090d4:	4628      	mov	r0, r5
 80090d6:	f7ff fae3 	bl	80086a0 <_free_r>
 80090da:	2000      	movs	r0, #0
 80090dc:	6360      	str	r0, [r4, #52]	; 0x34
 80090de:	e7c1      	b.n	8009064 <__sflush_r+0x1c>
 80090e0:	6a21      	ldr	r1, [r4, #32]
 80090e2:	2301      	movs	r3, #1
 80090e4:	4628      	mov	r0, r5
 80090e6:	47b0      	blx	r6
 80090e8:	1c41      	adds	r1, r0, #1
 80090ea:	d1c7      	bne.n	800907c <__sflush_r+0x34>
 80090ec:	682b      	ldr	r3, [r5, #0]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d0c4      	beq.n	800907c <__sflush_r+0x34>
 80090f2:	2b1d      	cmp	r3, #29
 80090f4:	d001      	beq.n	80090fa <__sflush_r+0xb2>
 80090f6:	2b16      	cmp	r3, #22
 80090f8:	d101      	bne.n	80090fe <__sflush_r+0xb6>
 80090fa:	602f      	str	r7, [r5, #0]
 80090fc:	e7b1      	b.n	8009062 <__sflush_r+0x1a>
 80090fe:	89a3      	ldrh	r3, [r4, #12]
 8009100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009104:	81a3      	strh	r3, [r4, #12]
 8009106:	e7ad      	b.n	8009064 <__sflush_r+0x1c>
 8009108:	690f      	ldr	r7, [r1, #16]
 800910a:	2f00      	cmp	r7, #0
 800910c:	d0a9      	beq.n	8009062 <__sflush_r+0x1a>
 800910e:	0793      	lsls	r3, r2, #30
 8009110:	680e      	ldr	r6, [r1, #0]
 8009112:	bf08      	it	eq
 8009114:	694b      	ldreq	r3, [r1, #20]
 8009116:	600f      	str	r7, [r1, #0]
 8009118:	bf18      	it	ne
 800911a:	2300      	movne	r3, #0
 800911c:	eba6 0807 	sub.w	r8, r6, r7
 8009120:	608b      	str	r3, [r1, #8]
 8009122:	f1b8 0f00 	cmp.w	r8, #0
 8009126:	dd9c      	ble.n	8009062 <__sflush_r+0x1a>
 8009128:	6a21      	ldr	r1, [r4, #32]
 800912a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800912c:	4643      	mov	r3, r8
 800912e:	463a      	mov	r2, r7
 8009130:	4628      	mov	r0, r5
 8009132:	47b0      	blx	r6
 8009134:	2800      	cmp	r0, #0
 8009136:	dc06      	bgt.n	8009146 <__sflush_r+0xfe>
 8009138:	89a3      	ldrh	r3, [r4, #12]
 800913a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800913e:	81a3      	strh	r3, [r4, #12]
 8009140:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009144:	e78e      	b.n	8009064 <__sflush_r+0x1c>
 8009146:	4407      	add	r7, r0
 8009148:	eba8 0800 	sub.w	r8, r8, r0
 800914c:	e7e9      	b.n	8009122 <__sflush_r+0xda>
 800914e:	bf00      	nop
 8009150:	20400001 	.word	0x20400001

08009154 <_fflush_r>:
 8009154:	b538      	push	{r3, r4, r5, lr}
 8009156:	690b      	ldr	r3, [r1, #16]
 8009158:	4605      	mov	r5, r0
 800915a:	460c      	mov	r4, r1
 800915c:	b913      	cbnz	r3, 8009164 <_fflush_r+0x10>
 800915e:	2500      	movs	r5, #0
 8009160:	4628      	mov	r0, r5
 8009162:	bd38      	pop	{r3, r4, r5, pc}
 8009164:	b118      	cbz	r0, 800916e <_fflush_r+0x1a>
 8009166:	6983      	ldr	r3, [r0, #24]
 8009168:	b90b      	cbnz	r3, 800916e <_fflush_r+0x1a>
 800916a:	f000 f887 	bl	800927c <__sinit>
 800916e:	4b14      	ldr	r3, [pc, #80]	; (80091c0 <_fflush_r+0x6c>)
 8009170:	429c      	cmp	r4, r3
 8009172:	d11b      	bne.n	80091ac <_fflush_r+0x58>
 8009174:	686c      	ldr	r4, [r5, #4]
 8009176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d0ef      	beq.n	800915e <_fflush_r+0xa>
 800917e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009180:	07d0      	lsls	r0, r2, #31
 8009182:	d404      	bmi.n	800918e <_fflush_r+0x3a>
 8009184:	0599      	lsls	r1, r3, #22
 8009186:	d402      	bmi.n	800918e <_fflush_r+0x3a>
 8009188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800918a:	f000 f915 	bl	80093b8 <__retarget_lock_acquire_recursive>
 800918e:	4628      	mov	r0, r5
 8009190:	4621      	mov	r1, r4
 8009192:	f7ff ff59 	bl	8009048 <__sflush_r>
 8009196:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009198:	07da      	lsls	r2, r3, #31
 800919a:	4605      	mov	r5, r0
 800919c:	d4e0      	bmi.n	8009160 <_fflush_r+0xc>
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	059b      	lsls	r3, r3, #22
 80091a2:	d4dd      	bmi.n	8009160 <_fflush_r+0xc>
 80091a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091a6:	f000 f908 	bl	80093ba <__retarget_lock_release_recursive>
 80091aa:	e7d9      	b.n	8009160 <_fflush_r+0xc>
 80091ac:	4b05      	ldr	r3, [pc, #20]	; (80091c4 <_fflush_r+0x70>)
 80091ae:	429c      	cmp	r4, r3
 80091b0:	d101      	bne.n	80091b6 <_fflush_r+0x62>
 80091b2:	68ac      	ldr	r4, [r5, #8]
 80091b4:	e7df      	b.n	8009176 <_fflush_r+0x22>
 80091b6:	4b04      	ldr	r3, [pc, #16]	; (80091c8 <_fflush_r+0x74>)
 80091b8:	429c      	cmp	r4, r3
 80091ba:	bf08      	it	eq
 80091bc:	68ec      	ldreq	r4, [r5, #12]
 80091be:	e7da      	b.n	8009176 <_fflush_r+0x22>
 80091c0:	0800b4ec 	.word	0x0800b4ec
 80091c4:	0800b50c 	.word	0x0800b50c
 80091c8:	0800b4cc 	.word	0x0800b4cc

080091cc <std>:
 80091cc:	2300      	movs	r3, #0
 80091ce:	b510      	push	{r4, lr}
 80091d0:	4604      	mov	r4, r0
 80091d2:	e9c0 3300 	strd	r3, r3, [r0]
 80091d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091da:	6083      	str	r3, [r0, #8]
 80091dc:	8181      	strh	r1, [r0, #12]
 80091de:	6643      	str	r3, [r0, #100]	; 0x64
 80091e0:	81c2      	strh	r2, [r0, #14]
 80091e2:	6183      	str	r3, [r0, #24]
 80091e4:	4619      	mov	r1, r3
 80091e6:	2208      	movs	r2, #8
 80091e8:	305c      	adds	r0, #92	; 0x5c
 80091ea:	f7fd fba7 	bl	800693c <memset>
 80091ee:	4b05      	ldr	r3, [pc, #20]	; (8009204 <std+0x38>)
 80091f0:	6263      	str	r3, [r4, #36]	; 0x24
 80091f2:	4b05      	ldr	r3, [pc, #20]	; (8009208 <std+0x3c>)
 80091f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80091f6:	4b05      	ldr	r3, [pc, #20]	; (800920c <std+0x40>)
 80091f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80091fa:	4b05      	ldr	r3, [pc, #20]	; (8009210 <std+0x44>)
 80091fc:	6224      	str	r4, [r4, #32]
 80091fe:	6323      	str	r3, [r4, #48]	; 0x30
 8009200:	bd10      	pop	{r4, pc}
 8009202:	bf00      	nop
 8009204:	0800951d 	.word	0x0800951d
 8009208:	0800953f 	.word	0x0800953f
 800920c:	08009577 	.word	0x08009577
 8009210:	0800959b 	.word	0x0800959b

08009214 <_cleanup_r>:
 8009214:	4901      	ldr	r1, [pc, #4]	; (800921c <_cleanup_r+0x8>)
 8009216:	f000 b8af 	b.w	8009378 <_fwalk_reent>
 800921a:	bf00      	nop
 800921c:	08009155 	.word	0x08009155

08009220 <__sfmoreglue>:
 8009220:	b570      	push	{r4, r5, r6, lr}
 8009222:	1e4a      	subs	r2, r1, #1
 8009224:	2568      	movs	r5, #104	; 0x68
 8009226:	4355      	muls	r5, r2
 8009228:	460e      	mov	r6, r1
 800922a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800922e:	f7ff fa87 	bl	8008740 <_malloc_r>
 8009232:	4604      	mov	r4, r0
 8009234:	b140      	cbz	r0, 8009248 <__sfmoreglue+0x28>
 8009236:	2100      	movs	r1, #0
 8009238:	e9c0 1600 	strd	r1, r6, [r0]
 800923c:	300c      	adds	r0, #12
 800923e:	60a0      	str	r0, [r4, #8]
 8009240:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009244:	f7fd fb7a 	bl	800693c <memset>
 8009248:	4620      	mov	r0, r4
 800924a:	bd70      	pop	{r4, r5, r6, pc}

0800924c <__sfp_lock_acquire>:
 800924c:	4801      	ldr	r0, [pc, #4]	; (8009254 <__sfp_lock_acquire+0x8>)
 800924e:	f000 b8b3 	b.w	80093b8 <__retarget_lock_acquire_recursive>
 8009252:	bf00      	nop
 8009254:	2000e87c 	.word	0x2000e87c

08009258 <__sfp_lock_release>:
 8009258:	4801      	ldr	r0, [pc, #4]	; (8009260 <__sfp_lock_release+0x8>)
 800925a:	f000 b8ae 	b.w	80093ba <__retarget_lock_release_recursive>
 800925e:	bf00      	nop
 8009260:	2000e87c 	.word	0x2000e87c

08009264 <__sinit_lock_acquire>:
 8009264:	4801      	ldr	r0, [pc, #4]	; (800926c <__sinit_lock_acquire+0x8>)
 8009266:	f000 b8a7 	b.w	80093b8 <__retarget_lock_acquire_recursive>
 800926a:	bf00      	nop
 800926c:	2000e877 	.word	0x2000e877

08009270 <__sinit_lock_release>:
 8009270:	4801      	ldr	r0, [pc, #4]	; (8009278 <__sinit_lock_release+0x8>)
 8009272:	f000 b8a2 	b.w	80093ba <__retarget_lock_release_recursive>
 8009276:	bf00      	nop
 8009278:	2000e877 	.word	0x2000e877

0800927c <__sinit>:
 800927c:	b510      	push	{r4, lr}
 800927e:	4604      	mov	r4, r0
 8009280:	f7ff fff0 	bl	8009264 <__sinit_lock_acquire>
 8009284:	69a3      	ldr	r3, [r4, #24]
 8009286:	b11b      	cbz	r3, 8009290 <__sinit+0x14>
 8009288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800928c:	f7ff bff0 	b.w	8009270 <__sinit_lock_release>
 8009290:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009294:	6523      	str	r3, [r4, #80]	; 0x50
 8009296:	4b13      	ldr	r3, [pc, #76]	; (80092e4 <__sinit+0x68>)
 8009298:	4a13      	ldr	r2, [pc, #76]	; (80092e8 <__sinit+0x6c>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	62a2      	str	r2, [r4, #40]	; 0x28
 800929e:	42a3      	cmp	r3, r4
 80092a0:	bf04      	itt	eq
 80092a2:	2301      	moveq	r3, #1
 80092a4:	61a3      	streq	r3, [r4, #24]
 80092a6:	4620      	mov	r0, r4
 80092a8:	f000 f820 	bl	80092ec <__sfp>
 80092ac:	6060      	str	r0, [r4, #4]
 80092ae:	4620      	mov	r0, r4
 80092b0:	f000 f81c 	bl	80092ec <__sfp>
 80092b4:	60a0      	str	r0, [r4, #8]
 80092b6:	4620      	mov	r0, r4
 80092b8:	f000 f818 	bl	80092ec <__sfp>
 80092bc:	2200      	movs	r2, #0
 80092be:	60e0      	str	r0, [r4, #12]
 80092c0:	2104      	movs	r1, #4
 80092c2:	6860      	ldr	r0, [r4, #4]
 80092c4:	f7ff ff82 	bl	80091cc <std>
 80092c8:	68a0      	ldr	r0, [r4, #8]
 80092ca:	2201      	movs	r2, #1
 80092cc:	2109      	movs	r1, #9
 80092ce:	f7ff ff7d 	bl	80091cc <std>
 80092d2:	68e0      	ldr	r0, [r4, #12]
 80092d4:	2202      	movs	r2, #2
 80092d6:	2112      	movs	r1, #18
 80092d8:	f7ff ff78 	bl	80091cc <std>
 80092dc:	2301      	movs	r3, #1
 80092de:	61a3      	str	r3, [r4, #24]
 80092e0:	e7d2      	b.n	8009288 <__sinit+0xc>
 80092e2:	bf00      	nop
 80092e4:	0800b14c 	.word	0x0800b14c
 80092e8:	08009215 	.word	0x08009215

080092ec <__sfp>:
 80092ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ee:	4607      	mov	r7, r0
 80092f0:	f7ff ffac 	bl	800924c <__sfp_lock_acquire>
 80092f4:	4b1e      	ldr	r3, [pc, #120]	; (8009370 <__sfp+0x84>)
 80092f6:	681e      	ldr	r6, [r3, #0]
 80092f8:	69b3      	ldr	r3, [r6, #24]
 80092fa:	b913      	cbnz	r3, 8009302 <__sfp+0x16>
 80092fc:	4630      	mov	r0, r6
 80092fe:	f7ff ffbd 	bl	800927c <__sinit>
 8009302:	3648      	adds	r6, #72	; 0x48
 8009304:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009308:	3b01      	subs	r3, #1
 800930a:	d503      	bpl.n	8009314 <__sfp+0x28>
 800930c:	6833      	ldr	r3, [r6, #0]
 800930e:	b30b      	cbz	r3, 8009354 <__sfp+0x68>
 8009310:	6836      	ldr	r6, [r6, #0]
 8009312:	e7f7      	b.n	8009304 <__sfp+0x18>
 8009314:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009318:	b9d5      	cbnz	r5, 8009350 <__sfp+0x64>
 800931a:	4b16      	ldr	r3, [pc, #88]	; (8009374 <__sfp+0x88>)
 800931c:	60e3      	str	r3, [r4, #12]
 800931e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009322:	6665      	str	r5, [r4, #100]	; 0x64
 8009324:	f000 f847 	bl	80093b6 <__retarget_lock_init_recursive>
 8009328:	f7ff ff96 	bl	8009258 <__sfp_lock_release>
 800932c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009330:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009334:	6025      	str	r5, [r4, #0]
 8009336:	61a5      	str	r5, [r4, #24]
 8009338:	2208      	movs	r2, #8
 800933a:	4629      	mov	r1, r5
 800933c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009340:	f7fd fafc 	bl	800693c <memset>
 8009344:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009348:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800934c:	4620      	mov	r0, r4
 800934e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009350:	3468      	adds	r4, #104	; 0x68
 8009352:	e7d9      	b.n	8009308 <__sfp+0x1c>
 8009354:	2104      	movs	r1, #4
 8009356:	4638      	mov	r0, r7
 8009358:	f7ff ff62 	bl	8009220 <__sfmoreglue>
 800935c:	4604      	mov	r4, r0
 800935e:	6030      	str	r0, [r6, #0]
 8009360:	2800      	cmp	r0, #0
 8009362:	d1d5      	bne.n	8009310 <__sfp+0x24>
 8009364:	f7ff ff78 	bl	8009258 <__sfp_lock_release>
 8009368:	230c      	movs	r3, #12
 800936a:	603b      	str	r3, [r7, #0]
 800936c:	e7ee      	b.n	800934c <__sfp+0x60>
 800936e:	bf00      	nop
 8009370:	0800b14c 	.word	0x0800b14c
 8009374:	ffff0001 	.word	0xffff0001

08009378 <_fwalk_reent>:
 8009378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800937c:	4606      	mov	r6, r0
 800937e:	4688      	mov	r8, r1
 8009380:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009384:	2700      	movs	r7, #0
 8009386:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800938a:	f1b9 0901 	subs.w	r9, r9, #1
 800938e:	d505      	bpl.n	800939c <_fwalk_reent+0x24>
 8009390:	6824      	ldr	r4, [r4, #0]
 8009392:	2c00      	cmp	r4, #0
 8009394:	d1f7      	bne.n	8009386 <_fwalk_reent+0xe>
 8009396:	4638      	mov	r0, r7
 8009398:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800939c:	89ab      	ldrh	r3, [r5, #12]
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d907      	bls.n	80093b2 <_fwalk_reent+0x3a>
 80093a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80093a6:	3301      	adds	r3, #1
 80093a8:	d003      	beq.n	80093b2 <_fwalk_reent+0x3a>
 80093aa:	4629      	mov	r1, r5
 80093ac:	4630      	mov	r0, r6
 80093ae:	47c0      	blx	r8
 80093b0:	4307      	orrs	r7, r0
 80093b2:	3568      	adds	r5, #104	; 0x68
 80093b4:	e7e9      	b.n	800938a <_fwalk_reent+0x12>

080093b6 <__retarget_lock_init_recursive>:
 80093b6:	4770      	bx	lr

080093b8 <__retarget_lock_acquire_recursive>:
 80093b8:	4770      	bx	lr

080093ba <__retarget_lock_release_recursive>:
 80093ba:	4770      	bx	lr

080093bc <__swhatbuf_r>:
 80093bc:	b570      	push	{r4, r5, r6, lr}
 80093be:	460e      	mov	r6, r1
 80093c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093c4:	2900      	cmp	r1, #0
 80093c6:	b096      	sub	sp, #88	; 0x58
 80093c8:	4614      	mov	r4, r2
 80093ca:	461d      	mov	r5, r3
 80093cc:	da07      	bge.n	80093de <__swhatbuf_r+0x22>
 80093ce:	2300      	movs	r3, #0
 80093d0:	602b      	str	r3, [r5, #0]
 80093d2:	89b3      	ldrh	r3, [r6, #12]
 80093d4:	061a      	lsls	r2, r3, #24
 80093d6:	d410      	bmi.n	80093fa <__swhatbuf_r+0x3e>
 80093d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093dc:	e00e      	b.n	80093fc <__swhatbuf_r+0x40>
 80093de:	466a      	mov	r2, sp
 80093e0:	f000 f902 	bl	80095e8 <_fstat_r>
 80093e4:	2800      	cmp	r0, #0
 80093e6:	dbf2      	blt.n	80093ce <__swhatbuf_r+0x12>
 80093e8:	9a01      	ldr	r2, [sp, #4]
 80093ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80093ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80093f2:	425a      	negs	r2, r3
 80093f4:	415a      	adcs	r2, r3
 80093f6:	602a      	str	r2, [r5, #0]
 80093f8:	e7ee      	b.n	80093d8 <__swhatbuf_r+0x1c>
 80093fa:	2340      	movs	r3, #64	; 0x40
 80093fc:	2000      	movs	r0, #0
 80093fe:	6023      	str	r3, [r4, #0]
 8009400:	b016      	add	sp, #88	; 0x58
 8009402:	bd70      	pop	{r4, r5, r6, pc}

08009404 <__smakebuf_r>:
 8009404:	898b      	ldrh	r3, [r1, #12]
 8009406:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009408:	079d      	lsls	r5, r3, #30
 800940a:	4606      	mov	r6, r0
 800940c:	460c      	mov	r4, r1
 800940e:	d507      	bpl.n	8009420 <__smakebuf_r+0x1c>
 8009410:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009414:	6023      	str	r3, [r4, #0]
 8009416:	6123      	str	r3, [r4, #16]
 8009418:	2301      	movs	r3, #1
 800941a:	6163      	str	r3, [r4, #20]
 800941c:	b002      	add	sp, #8
 800941e:	bd70      	pop	{r4, r5, r6, pc}
 8009420:	ab01      	add	r3, sp, #4
 8009422:	466a      	mov	r2, sp
 8009424:	f7ff ffca 	bl	80093bc <__swhatbuf_r>
 8009428:	9900      	ldr	r1, [sp, #0]
 800942a:	4605      	mov	r5, r0
 800942c:	4630      	mov	r0, r6
 800942e:	f7ff f987 	bl	8008740 <_malloc_r>
 8009432:	b948      	cbnz	r0, 8009448 <__smakebuf_r+0x44>
 8009434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009438:	059a      	lsls	r2, r3, #22
 800943a:	d4ef      	bmi.n	800941c <__smakebuf_r+0x18>
 800943c:	f023 0303 	bic.w	r3, r3, #3
 8009440:	f043 0302 	orr.w	r3, r3, #2
 8009444:	81a3      	strh	r3, [r4, #12]
 8009446:	e7e3      	b.n	8009410 <__smakebuf_r+0xc>
 8009448:	4b0d      	ldr	r3, [pc, #52]	; (8009480 <__smakebuf_r+0x7c>)
 800944a:	62b3      	str	r3, [r6, #40]	; 0x28
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	6020      	str	r0, [r4, #0]
 8009450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009454:	81a3      	strh	r3, [r4, #12]
 8009456:	9b00      	ldr	r3, [sp, #0]
 8009458:	6163      	str	r3, [r4, #20]
 800945a:	9b01      	ldr	r3, [sp, #4]
 800945c:	6120      	str	r0, [r4, #16]
 800945e:	b15b      	cbz	r3, 8009478 <__smakebuf_r+0x74>
 8009460:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009464:	4630      	mov	r0, r6
 8009466:	f000 f8d1 	bl	800960c <_isatty_r>
 800946a:	b128      	cbz	r0, 8009478 <__smakebuf_r+0x74>
 800946c:	89a3      	ldrh	r3, [r4, #12]
 800946e:	f023 0303 	bic.w	r3, r3, #3
 8009472:	f043 0301 	orr.w	r3, r3, #1
 8009476:	81a3      	strh	r3, [r4, #12]
 8009478:	89a0      	ldrh	r0, [r4, #12]
 800947a:	4305      	orrs	r5, r0
 800947c:	81a5      	strh	r5, [r4, #12]
 800947e:	e7cd      	b.n	800941c <__smakebuf_r+0x18>
 8009480:	08009215 	.word	0x08009215

08009484 <_malloc_usable_size_r>:
 8009484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009488:	1f18      	subs	r0, r3, #4
 800948a:	2b00      	cmp	r3, #0
 800948c:	bfbc      	itt	lt
 800948e:	580b      	ldrlt	r3, [r1, r0]
 8009490:	18c0      	addlt	r0, r0, r3
 8009492:	4770      	bx	lr

08009494 <_raise_r>:
 8009494:	291f      	cmp	r1, #31
 8009496:	b538      	push	{r3, r4, r5, lr}
 8009498:	4604      	mov	r4, r0
 800949a:	460d      	mov	r5, r1
 800949c:	d904      	bls.n	80094a8 <_raise_r+0x14>
 800949e:	2316      	movs	r3, #22
 80094a0:	6003      	str	r3, [r0, #0]
 80094a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80094a6:	bd38      	pop	{r3, r4, r5, pc}
 80094a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80094aa:	b112      	cbz	r2, 80094b2 <_raise_r+0x1e>
 80094ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094b0:	b94b      	cbnz	r3, 80094c6 <_raise_r+0x32>
 80094b2:	4620      	mov	r0, r4
 80094b4:	f000 f830 	bl	8009518 <_getpid_r>
 80094b8:	462a      	mov	r2, r5
 80094ba:	4601      	mov	r1, r0
 80094bc:	4620      	mov	r0, r4
 80094be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094c2:	f000 b817 	b.w	80094f4 <_kill_r>
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d00a      	beq.n	80094e0 <_raise_r+0x4c>
 80094ca:	1c59      	adds	r1, r3, #1
 80094cc:	d103      	bne.n	80094d6 <_raise_r+0x42>
 80094ce:	2316      	movs	r3, #22
 80094d0:	6003      	str	r3, [r0, #0]
 80094d2:	2001      	movs	r0, #1
 80094d4:	e7e7      	b.n	80094a6 <_raise_r+0x12>
 80094d6:	2400      	movs	r4, #0
 80094d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094dc:	4628      	mov	r0, r5
 80094de:	4798      	blx	r3
 80094e0:	2000      	movs	r0, #0
 80094e2:	e7e0      	b.n	80094a6 <_raise_r+0x12>

080094e4 <raise>:
 80094e4:	4b02      	ldr	r3, [pc, #8]	; (80094f0 <raise+0xc>)
 80094e6:	4601      	mov	r1, r0
 80094e8:	6818      	ldr	r0, [r3, #0]
 80094ea:	f7ff bfd3 	b.w	8009494 <_raise_r>
 80094ee:	bf00      	nop
 80094f0:	20002014 	.word	0x20002014

080094f4 <_kill_r>:
 80094f4:	b538      	push	{r3, r4, r5, lr}
 80094f6:	4d07      	ldr	r5, [pc, #28]	; (8009514 <_kill_r+0x20>)
 80094f8:	2300      	movs	r3, #0
 80094fa:	4604      	mov	r4, r0
 80094fc:	4608      	mov	r0, r1
 80094fe:	4611      	mov	r1, r2
 8009500:	602b      	str	r3, [r5, #0]
 8009502:	f7fa fceb 	bl	8003edc <_kill>
 8009506:	1c43      	adds	r3, r0, #1
 8009508:	d102      	bne.n	8009510 <_kill_r+0x1c>
 800950a:	682b      	ldr	r3, [r5, #0]
 800950c:	b103      	cbz	r3, 8009510 <_kill_r+0x1c>
 800950e:	6023      	str	r3, [r4, #0]
 8009510:	bd38      	pop	{r3, r4, r5, pc}
 8009512:	bf00      	nop
 8009514:	2000e870 	.word	0x2000e870

08009518 <_getpid_r>:
 8009518:	f7fa bcde 	b.w	8003ed8 <_getpid>

0800951c <__sread>:
 800951c:	b510      	push	{r4, lr}
 800951e:	460c      	mov	r4, r1
 8009520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009524:	f000 f894 	bl	8009650 <_read_r>
 8009528:	2800      	cmp	r0, #0
 800952a:	bfab      	itete	ge
 800952c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800952e:	89a3      	ldrhlt	r3, [r4, #12]
 8009530:	181b      	addge	r3, r3, r0
 8009532:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009536:	bfac      	ite	ge
 8009538:	6563      	strge	r3, [r4, #84]	; 0x54
 800953a:	81a3      	strhlt	r3, [r4, #12]
 800953c:	bd10      	pop	{r4, pc}

0800953e <__swrite>:
 800953e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009542:	461f      	mov	r7, r3
 8009544:	898b      	ldrh	r3, [r1, #12]
 8009546:	05db      	lsls	r3, r3, #23
 8009548:	4605      	mov	r5, r0
 800954a:	460c      	mov	r4, r1
 800954c:	4616      	mov	r6, r2
 800954e:	d505      	bpl.n	800955c <__swrite+0x1e>
 8009550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009554:	2302      	movs	r3, #2
 8009556:	2200      	movs	r2, #0
 8009558:	f000 f868 	bl	800962c <_lseek_r>
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009566:	81a3      	strh	r3, [r4, #12]
 8009568:	4632      	mov	r2, r6
 800956a:	463b      	mov	r3, r7
 800956c:	4628      	mov	r0, r5
 800956e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009572:	f000 b817 	b.w	80095a4 <_write_r>

08009576 <__sseek>:
 8009576:	b510      	push	{r4, lr}
 8009578:	460c      	mov	r4, r1
 800957a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800957e:	f000 f855 	bl	800962c <_lseek_r>
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	bf15      	itete	ne
 8009588:	6560      	strne	r0, [r4, #84]	; 0x54
 800958a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800958e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009592:	81a3      	strheq	r3, [r4, #12]
 8009594:	bf18      	it	ne
 8009596:	81a3      	strhne	r3, [r4, #12]
 8009598:	bd10      	pop	{r4, pc}

0800959a <__sclose>:
 800959a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959e:	f000 b813 	b.w	80095c8 <_close_r>
	...

080095a4 <_write_r>:
 80095a4:	b538      	push	{r3, r4, r5, lr}
 80095a6:	4d07      	ldr	r5, [pc, #28]	; (80095c4 <_write_r+0x20>)
 80095a8:	4604      	mov	r4, r0
 80095aa:	4608      	mov	r0, r1
 80095ac:	4611      	mov	r1, r2
 80095ae:	2200      	movs	r2, #0
 80095b0:	602a      	str	r2, [r5, #0]
 80095b2:	461a      	mov	r2, r3
 80095b4:	f7fa fcae 	bl	8003f14 <_write>
 80095b8:	1c43      	adds	r3, r0, #1
 80095ba:	d102      	bne.n	80095c2 <_write_r+0x1e>
 80095bc:	682b      	ldr	r3, [r5, #0]
 80095be:	b103      	cbz	r3, 80095c2 <_write_r+0x1e>
 80095c0:	6023      	str	r3, [r4, #0]
 80095c2:	bd38      	pop	{r3, r4, r5, pc}
 80095c4:	2000e870 	.word	0x2000e870

080095c8 <_close_r>:
 80095c8:	b538      	push	{r3, r4, r5, lr}
 80095ca:	4d06      	ldr	r5, [pc, #24]	; (80095e4 <_close_r+0x1c>)
 80095cc:	2300      	movs	r3, #0
 80095ce:	4604      	mov	r4, r0
 80095d0:	4608      	mov	r0, r1
 80095d2:	602b      	str	r3, [r5, #0]
 80095d4:	f7fa fcac 	bl	8003f30 <_close>
 80095d8:	1c43      	adds	r3, r0, #1
 80095da:	d102      	bne.n	80095e2 <_close_r+0x1a>
 80095dc:	682b      	ldr	r3, [r5, #0]
 80095de:	b103      	cbz	r3, 80095e2 <_close_r+0x1a>
 80095e0:	6023      	str	r3, [r4, #0]
 80095e2:	bd38      	pop	{r3, r4, r5, pc}
 80095e4:	2000e870 	.word	0x2000e870

080095e8 <_fstat_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d07      	ldr	r5, [pc, #28]	; (8009608 <_fstat_r+0x20>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	4611      	mov	r1, r2
 80095f4:	602b      	str	r3, [r5, #0]
 80095f6:	f7fa fc9f 	bl	8003f38 <_fstat>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	d102      	bne.n	8009604 <_fstat_r+0x1c>
 80095fe:	682b      	ldr	r3, [r5, #0]
 8009600:	b103      	cbz	r3, 8009604 <_fstat_r+0x1c>
 8009602:	6023      	str	r3, [r4, #0]
 8009604:	bd38      	pop	{r3, r4, r5, pc}
 8009606:	bf00      	nop
 8009608:	2000e870 	.word	0x2000e870

0800960c <_isatty_r>:
 800960c:	b538      	push	{r3, r4, r5, lr}
 800960e:	4d06      	ldr	r5, [pc, #24]	; (8009628 <_isatty_r+0x1c>)
 8009610:	2300      	movs	r3, #0
 8009612:	4604      	mov	r4, r0
 8009614:	4608      	mov	r0, r1
 8009616:	602b      	str	r3, [r5, #0]
 8009618:	f7fa fc94 	bl	8003f44 <_isatty>
 800961c:	1c43      	adds	r3, r0, #1
 800961e:	d102      	bne.n	8009626 <_isatty_r+0x1a>
 8009620:	682b      	ldr	r3, [r5, #0]
 8009622:	b103      	cbz	r3, 8009626 <_isatty_r+0x1a>
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	2000e870 	.word	0x2000e870

0800962c <_lseek_r>:
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4d07      	ldr	r5, [pc, #28]	; (800964c <_lseek_r+0x20>)
 8009630:	4604      	mov	r4, r0
 8009632:	4608      	mov	r0, r1
 8009634:	4611      	mov	r1, r2
 8009636:	2200      	movs	r2, #0
 8009638:	602a      	str	r2, [r5, #0]
 800963a:	461a      	mov	r2, r3
 800963c:	f7fa fc84 	bl	8003f48 <_lseek>
 8009640:	1c43      	adds	r3, r0, #1
 8009642:	d102      	bne.n	800964a <_lseek_r+0x1e>
 8009644:	682b      	ldr	r3, [r5, #0]
 8009646:	b103      	cbz	r3, 800964a <_lseek_r+0x1e>
 8009648:	6023      	str	r3, [r4, #0]
 800964a:	bd38      	pop	{r3, r4, r5, pc}
 800964c:	2000e870 	.word	0x2000e870

08009650 <_read_r>:
 8009650:	b538      	push	{r3, r4, r5, lr}
 8009652:	4d07      	ldr	r5, [pc, #28]	; (8009670 <_read_r+0x20>)
 8009654:	4604      	mov	r4, r0
 8009656:	4608      	mov	r0, r1
 8009658:	4611      	mov	r1, r2
 800965a:	2200      	movs	r2, #0
 800965c:	602a      	str	r2, [r5, #0]
 800965e:	461a      	mov	r2, r3
 8009660:	f7fa fc4a 	bl	8003ef8 <_read>
 8009664:	1c43      	adds	r3, r0, #1
 8009666:	d102      	bne.n	800966e <_read_r+0x1e>
 8009668:	682b      	ldr	r3, [r5, #0]
 800966a:	b103      	cbz	r3, 800966e <_read_r+0x1e>
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	bd38      	pop	{r3, r4, r5, pc}
 8009670:	2000e870 	.word	0x2000e870
 8009674:	00000000 	.word	0x00000000

08009678 <sin>:
 8009678:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800967a:	ec53 2b10 	vmov	r2, r3, d0
 800967e:	4826      	ldr	r0, [pc, #152]	; (8009718 <sin+0xa0>)
 8009680:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009684:	4281      	cmp	r1, r0
 8009686:	dc07      	bgt.n	8009698 <sin+0x20>
 8009688:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8009710 <sin+0x98>
 800968c:	2000      	movs	r0, #0
 800968e:	f001 faaf 	bl	800abf0 <__kernel_sin>
 8009692:	ec51 0b10 	vmov	r0, r1, d0
 8009696:	e007      	b.n	80096a8 <sin+0x30>
 8009698:	4820      	ldr	r0, [pc, #128]	; (800971c <sin+0xa4>)
 800969a:	4281      	cmp	r1, r0
 800969c:	dd09      	ble.n	80096b2 <sin+0x3a>
 800969e:	ee10 0a10 	vmov	r0, s0
 80096a2:	4619      	mov	r1, r3
 80096a4:	f7f6 fdf8 	bl	8000298 <__aeabi_dsub>
 80096a8:	ec41 0b10 	vmov	d0, r0, r1
 80096ac:	b005      	add	sp, #20
 80096ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80096b2:	4668      	mov	r0, sp
 80096b4:	f000 fbd4 	bl	8009e60 <__ieee754_rem_pio2>
 80096b8:	f000 0003 	and.w	r0, r0, #3
 80096bc:	2801      	cmp	r0, #1
 80096be:	d008      	beq.n	80096d2 <sin+0x5a>
 80096c0:	2802      	cmp	r0, #2
 80096c2:	d00d      	beq.n	80096e0 <sin+0x68>
 80096c4:	b9d0      	cbnz	r0, 80096fc <sin+0x84>
 80096c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096ca:	ed9d 0b00 	vldr	d0, [sp]
 80096ce:	2001      	movs	r0, #1
 80096d0:	e7dd      	b.n	800968e <sin+0x16>
 80096d2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096d6:	ed9d 0b00 	vldr	d0, [sp]
 80096da:	f000 fe81 	bl	800a3e0 <__kernel_cos>
 80096de:	e7d8      	b.n	8009692 <sin+0x1a>
 80096e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096e4:	ed9d 0b00 	vldr	d0, [sp]
 80096e8:	2001      	movs	r0, #1
 80096ea:	f001 fa81 	bl	800abf0 <__kernel_sin>
 80096ee:	ec53 2b10 	vmov	r2, r3, d0
 80096f2:	ee10 0a10 	vmov	r0, s0
 80096f6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80096fa:	e7d5      	b.n	80096a8 <sin+0x30>
 80096fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009700:	ed9d 0b00 	vldr	d0, [sp]
 8009704:	f000 fe6c 	bl	800a3e0 <__kernel_cos>
 8009708:	e7f1      	b.n	80096ee <sin+0x76>
 800970a:	bf00      	nop
 800970c:	f3af 8000 	nop.w
	...
 8009718:	3fe921fb 	.word	0x3fe921fb
 800971c:	7fefffff 	.word	0x7fefffff

08009720 <asin>:
 8009720:	b538      	push	{r3, r4, r5, lr}
 8009722:	ed2d 8b02 	vpush	{d8}
 8009726:	ec55 4b10 	vmov	r4, r5, d0
 800972a:	f000 f871 	bl	8009810 <__ieee754_asin>
 800972e:	4b16      	ldr	r3, [pc, #88]	; (8009788 <asin+0x68>)
 8009730:	eeb0 8a40 	vmov.f32	s16, s0
 8009734:	eef0 8a60 	vmov.f32	s17, s1
 8009738:	f993 3000 	ldrsb.w	r3, [r3]
 800973c:	3301      	adds	r3, #1
 800973e:	d01c      	beq.n	800977a <asin+0x5a>
 8009740:	4622      	mov	r2, r4
 8009742:	462b      	mov	r3, r5
 8009744:	4620      	mov	r0, r4
 8009746:	4629      	mov	r1, r5
 8009748:	f7f7 f9f8 	bl	8000b3c <__aeabi_dcmpun>
 800974c:	b9a8      	cbnz	r0, 800977a <asin+0x5a>
 800974e:	ec45 4b10 	vmov	d0, r4, r5
 8009752:	f001 fb0b 	bl	800ad6c <fabs>
 8009756:	4b0d      	ldr	r3, [pc, #52]	; (800978c <asin+0x6c>)
 8009758:	ec51 0b10 	vmov	r0, r1, d0
 800975c:	2200      	movs	r2, #0
 800975e:	f7f7 f9e3 	bl	8000b28 <__aeabi_dcmpgt>
 8009762:	b150      	cbz	r0, 800977a <asin+0x5a>
 8009764:	f7fd f8c0 	bl	80068e8 <__errno>
 8009768:	ecbd 8b02 	vpop	{d8}
 800976c:	2321      	movs	r3, #33	; 0x21
 800976e:	6003      	str	r3, [r0, #0]
 8009770:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009774:	4806      	ldr	r0, [pc, #24]	; (8009790 <asin+0x70>)
 8009776:	f001 bb83 	b.w	800ae80 <nan>
 800977a:	eeb0 0a48 	vmov.f32	s0, s16
 800977e:	eef0 0a68 	vmov.f32	s1, s17
 8009782:	ecbd 8b02 	vpop	{d8}
 8009786:	bd38      	pop	{r3, r4, r5, pc}
 8009788:	200021e4 	.word	0x200021e4
 800978c:	3ff00000 	.word	0x3ff00000
 8009790:	0800b3c0 	.word	0x0800b3c0

08009794 <fmod>:
 8009794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009796:	ed2d 8b02 	vpush	{d8}
 800979a:	ec57 6b10 	vmov	r6, r7, d0
 800979e:	ec55 4b11 	vmov	r4, r5, d1
 80097a2:	f000 fa49 	bl	8009c38 <__ieee754_fmod>
 80097a6:	4b18      	ldr	r3, [pc, #96]	; (8009808 <fmod+0x74>)
 80097a8:	eeb0 8a40 	vmov.f32	s16, s0
 80097ac:	eef0 8a60 	vmov.f32	s17, s1
 80097b0:	f993 3000 	ldrsb.w	r3, [r3]
 80097b4:	3301      	adds	r3, #1
 80097b6:	d020      	beq.n	80097fa <fmod+0x66>
 80097b8:	4622      	mov	r2, r4
 80097ba:	462b      	mov	r3, r5
 80097bc:	4620      	mov	r0, r4
 80097be:	4629      	mov	r1, r5
 80097c0:	f7f7 f9bc 	bl	8000b3c <__aeabi_dcmpun>
 80097c4:	b9c8      	cbnz	r0, 80097fa <fmod+0x66>
 80097c6:	4632      	mov	r2, r6
 80097c8:	463b      	mov	r3, r7
 80097ca:	4630      	mov	r0, r6
 80097cc:	4639      	mov	r1, r7
 80097ce:	f7f7 f9b5 	bl	8000b3c <__aeabi_dcmpun>
 80097d2:	b990      	cbnz	r0, 80097fa <fmod+0x66>
 80097d4:	2200      	movs	r2, #0
 80097d6:	2300      	movs	r3, #0
 80097d8:	4620      	mov	r0, r4
 80097da:	4629      	mov	r1, r5
 80097dc:	f7f7 f97c 	bl	8000ad8 <__aeabi_dcmpeq>
 80097e0:	b158      	cbz	r0, 80097fa <fmod+0x66>
 80097e2:	f7fd f881 	bl	80068e8 <__errno>
 80097e6:	2321      	movs	r3, #33	; 0x21
 80097e8:	6003      	str	r3, [r0, #0]
 80097ea:	2200      	movs	r2, #0
 80097ec:	2300      	movs	r3, #0
 80097ee:	4610      	mov	r0, r2
 80097f0:	4619      	mov	r1, r3
 80097f2:	f7f7 f833 	bl	800085c <__aeabi_ddiv>
 80097f6:	ec41 0b18 	vmov	d8, r0, r1
 80097fa:	eeb0 0a48 	vmov.f32	s0, s16
 80097fe:	eef0 0a68 	vmov.f32	s1, s17
 8009802:	ecbd 8b02 	vpop	{d8}
 8009806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009808:	200021e4 	.word	0x200021e4
 800980c:	00000000 	.word	0x00000000

08009810 <__ieee754_asin>:
 8009810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009814:	ed2d 8b04 	vpush	{d8-d9}
 8009818:	ec55 4b10 	vmov	r4, r5, d0
 800981c:	4bcc      	ldr	r3, [pc, #816]	; (8009b50 <__ieee754_asin+0x340>)
 800981e:	b083      	sub	sp, #12
 8009820:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8009824:	4598      	cmp	r8, r3
 8009826:	9501      	str	r5, [sp, #4]
 8009828:	dd35      	ble.n	8009896 <__ieee754_asin+0x86>
 800982a:	ee10 3a10 	vmov	r3, s0
 800982e:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8009832:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8009836:	ea58 0303 	orrs.w	r3, r8, r3
 800983a:	d117      	bne.n	800986c <__ieee754_asin+0x5c>
 800983c:	a3aa      	add	r3, pc, #680	; (adr r3, 8009ae8 <__ieee754_asin+0x2d8>)
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	ee10 0a10 	vmov	r0, s0
 8009846:	4629      	mov	r1, r5
 8009848:	f7f6 fede 	bl	8000608 <__aeabi_dmul>
 800984c:	a3a8      	add	r3, pc, #672	; (adr r3, 8009af0 <__ieee754_asin+0x2e0>)
 800984e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009852:	4606      	mov	r6, r0
 8009854:	460f      	mov	r7, r1
 8009856:	4620      	mov	r0, r4
 8009858:	4629      	mov	r1, r5
 800985a:	f7f6 fed5 	bl	8000608 <__aeabi_dmul>
 800985e:	4602      	mov	r2, r0
 8009860:	460b      	mov	r3, r1
 8009862:	4630      	mov	r0, r6
 8009864:	4639      	mov	r1, r7
 8009866:	f7f6 fd19 	bl	800029c <__adddf3>
 800986a:	e00b      	b.n	8009884 <__ieee754_asin+0x74>
 800986c:	ee10 2a10 	vmov	r2, s0
 8009870:	462b      	mov	r3, r5
 8009872:	ee10 0a10 	vmov	r0, s0
 8009876:	4629      	mov	r1, r5
 8009878:	f7f6 fd0e 	bl	8000298 <__aeabi_dsub>
 800987c:	4602      	mov	r2, r0
 800987e:	460b      	mov	r3, r1
 8009880:	f7f6 ffec 	bl	800085c <__aeabi_ddiv>
 8009884:	4604      	mov	r4, r0
 8009886:	460d      	mov	r5, r1
 8009888:	ec45 4b10 	vmov	d0, r4, r5
 800988c:	b003      	add	sp, #12
 800988e:	ecbd 8b04 	vpop	{d8-d9}
 8009892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009896:	4baf      	ldr	r3, [pc, #700]	; (8009b54 <__ieee754_asin+0x344>)
 8009898:	4598      	cmp	r8, r3
 800989a:	dc11      	bgt.n	80098c0 <__ieee754_asin+0xb0>
 800989c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80098a0:	f280 80ae 	bge.w	8009a00 <__ieee754_asin+0x1f0>
 80098a4:	a394      	add	r3, pc, #592	; (adr r3, 8009af8 <__ieee754_asin+0x2e8>)
 80098a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098aa:	ee10 0a10 	vmov	r0, s0
 80098ae:	4629      	mov	r1, r5
 80098b0:	f7f6 fcf4 	bl	800029c <__adddf3>
 80098b4:	4ba8      	ldr	r3, [pc, #672]	; (8009b58 <__ieee754_asin+0x348>)
 80098b6:	2200      	movs	r2, #0
 80098b8:	f7f7 f936 	bl	8000b28 <__aeabi_dcmpgt>
 80098bc:	2800      	cmp	r0, #0
 80098be:	d1e3      	bne.n	8009888 <__ieee754_asin+0x78>
 80098c0:	ec45 4b10 	vmov	d0, r4, r5
 80098c4:	f001 fa52 	bl	800ad6c <fabs>
 80098c8:	49a3      	ldr	r1, [pc, #652]	; (8009b58 <__ieee754_asin+0x348>)
 80098ca:	ec53 2b10 	vmov	r2, r3, d0
 80098ce:	2000      	movs	r0, #0
 80098d0:	f7f6 fce2 	bl	8000298 <__aeabi_dsub>
 80098d4:	4ba1      	ldr	r3, [pc, #644]	; (8009b5c <__ieee754_asin+0x34c>)
 80098d6:	2200      	movs	r2, #0
 80098d8:	f7f6 fe96 	bl	8000608 <__aeabi_dmul>
 80098dc:	a388      	add	r3, pc, #544	; (adr r3, 8009b00 <__ieee754_asin+0x2f0>)
 80098de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e2:	4604      	mov	r4, r0
 80098e4:	460d      	mov	r5, r1
 80098e6:	f7f6 fe8f 	bl	8000608 <__aeabi_dmul>
 80098ea:	a387      	add	r3, pc, #540	; (adr r3, 8009b08 <__ieee754_asin+0x2f8>)
 80098ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f0:	f7f6 fcd4 	bl	800029c <__adddf3>
 80098f4:	4622      	mov	r2, r4
 80098f6:	462b      	mov	r3, r5
 80098f8:	f7f6 fe86 	bl	8000608 <__aeabi_dmul>
 80098fc:	a384      	add	r3, pc, #528	; (adr r3, 8009b10 <__ieee754_asin+0x300>)
 80098fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009902:	f7f6 fcc9 	bl	8000298 <__aeabi_dsub>
 8009906:	4622      	mov	r2, r4
 8009908:	462b      	mov	r3, r5
 800990a:	f7f6 fe7d 	bl	8000608 <__aeabi_dmul>
 800990e:	a382      	add	r3, pc, #520	; (adr r3, 8009b18 <__ieee754_asin+0x308>)
 8009910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009914:	f7f6 fcc2 	bl	800029c <__adddf3>
 8009918:	4622      	mov	r2, r4
 800991a:	462b      	mov	r3, r5
 800991c:	f7f6 fe74 	bl	8000608 <__aeabi_dmul>
 8009920:	a37f      	add	r3, pc, #508	; (adr r3, 8009b20 <__ieee754_asin+0x310>)
 8009922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009926:	f7f6 fcb7 	bl	8000298 <__aeabi_dsub>
 800992a:	4622      	mov	r2, r4
 800992c:	462b      	mov	r3, r5
 800992e:	f7f6 fe6b 	bl	8000608 <__aeabi_dmul>
 8009932:	a37d      	add	r3, pc, #500	; (adr r3, 8009b28 <__ieee754_asin+0x318>)
 8009934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009938:	f7f6 fcb0 	bl	800029c <__adddf3>
 800993c:	4622      	mov	r2, r4
 800993e:	462b      	mov	r3, r5
 8009940:	f7f6 fe62 	bl	8000608 <__aeabi_dmul>
 8009944:	a37a      	add	r3, pc, #488	; (adr r3, 8009b30 <__ieee754_asin+0x320>)
 8009946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994a:	ec41 0b18 	vmov	d8, r0, r1
 800994e:	4620      	mov	r0, r4
 8009950:	4629      	mov	r1, r5
 8009952:	f7f6 fe59 	bl	8000608 <__aeabi_dmul>
 8009956:	a378      	add	r3, pc, #480	; (adr r3, 8009b38 <__ieee754_asin+0x328>)
 8009958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995c:	f7f6 fc9c 	bl	8000298 <__aeabi_dsub>
 8009960:	4622      	mov	r2, r4
 8009962:	462b      	mov	r3, r5
 8009964:	f7f6 fe50 	bl	8000608 <__aeabi_dmul>
 8009968:	a375      	add	r3, pc, #468	; (adr r3, 8009b40 <__ieee754_asin+0x330>)
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	f7f6 fc95 	bl	800029c <__adddf3>
 8009972:	4622      	mov	r2, r4
 8009974:	462b      	mov	r3, r5
 8009976:	f7f6 fe47 	bl	8000608 <__aeabi_dmul>
 800997a:	a373      	add	r3, pc, #460	; (adr r3, 8009b48 <__ieee754_asin+0x338>)
 800997c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009980:	f7f6 fc8a 	bl	8000298 <__aeabi_dsub>
 8009984:	4622      	mov	r2, r4
 8009986:	462b      	mov	r3, r5
 8009988:	f7f6 fe3e 	bl	8000608 <__aeabi_dmul>
 800998c:	4b72      	ldr	r3, [pc, #456]	; (8009b58 <__ieee754_asin+0x348>)
 800998e:	2200      	movs	r2, #0
 8009990:	f7f6 fc84 	bl	800029c <__adddf3>
 8009994:	ec45 4b10 	vmov	d0, r4, r5
 8009998:	4606      	mov	r6, r0
 800999a:	460f      	mov	r7, r1
 800999c:	f000 fc6a 	bl	800a274 <__ieee754_sqrt>
 80099a0:	4b6f      	ldr	r3, [pc, #444]	; (8009b60 <__ieee754_asin+0x350>)
 80099a2:	4598      	cmp	r8, r3
 80099a4:	ec5b ab10 	vmov	sl, fp, d0
 80099a8:	f340 80dc 	ble.w	8009b64 <__ieee754_asin+0x354>
 80099ac:	4632      	mov	r2, r6
 80099ae:	463b      	mov	r3, r7
 80099b0:	ec51 0b18 	vmov	r0, r1, d8
 80099b4:	f7f6 ff52 	bl	800085c <__aeabi_ddiv>
 80099b8:	4652      	mov	r2, sl
 80099ba:	465b      	mov	r3, fp
 80099bc:	f7f6 fe24 	bl	8000608 <__aeabi_dmul>
 80099c0:	4652      	mov	r2, sl
 80099c2:	465b      	mov	r3, fp
 80099c4:	f7f6 fc6a 	bl	800029c <__adddf3>
 80099c8:	4602      	mov	r2, r0
 80099ca:	460b      	mov	r3, r1
 80099cc:	f7f6 fc66 	bl	800029c <__adddf3>
 80099d0:	a347      	add	r3, pc, #284	; (adr r3, 8009af0 <__ieee754_asin+0x2e0>)
 80099d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d6:	f7f6 fc5f 	bl	8000298 <__aeabi_dsub>
 80099da:	4602      	mov	r2, r0
 80099dc:	460b      	mov	r3, r1
 80099de:	a142      	add	r1, pc, #264	; (adr r1, 8009ae8 <__ieee754_asin+0x2d8>)
 80099e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099e4:	f7f6 fc58 	bl	8000298 <__aeabi_dsub>
 80099e8:	9b01      	ldr	r3, [sp, #4]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	bfdc      	itt	le
 80099ee:	4602      	movle	r2, r0
 80099f0:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 80099f4:	4604      	mov	r4, r0
 80099f6:	460d      	mov	r5, r1
 80099f8:	bfdc      	itt	le
 80099fa:	4614      	movle	r4, r2
 80099fc:	461d      	movle	r5, r3
 80099fe:	e743      	b.n	8009888 <__ieee754_asin+0x78>
 8009a00:	ee10 2a10 	vmov	r2, s0
 8009a04:	ee10 0a10 	vmov	r0, s0
 8009a08:	462b      	mov	r3, r5
 8009a0a:	4629      	mov	r1, r5
 8009a0c:	f7f6 fdfc 	bl	8000608 <__aeabi_dmul>
 8009a10:	a33b      	add	r3, pc, #236	; (adr r3, 8009b00 <__ieee754_asin+0x2f0>)
 8009a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a16:	4606      	mov	r6, r0
 8009a18:	460f      	mov	r7, r1
 8009a1a:	f7f6 fdf5 	bl	8000608 <__aeabi_dmul>
 8009a1e:	a33a      	add	r3, pc, #232	; (adr r3, 8009b08 <__ieee754_asin+0x2f8>)
 8009a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a24:	f7f6 fc3a 	bl	800029c <__adddf3>
 8009a28:	4632      	mov	r2, r6
 8009a2a:	463b      	mov	r3, r7
 8009a2c:	f7f6 fdec 	bl	8000608 <__aeabi_dmul>
 8009a30:	a337      	add	r3, pc, #220	; (adr r3, 8009b10 <__ieee754_asin+0x300>)
 8009a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a36:	f7f6 fc2f 	bl	8000298 <__aeabi_dsub>
 8009a3a:	4632      	mov	r2, r6
 8009a3c:	463b      	mov	r3, r7
 8009a3e:	f7f6 fde3 	bl	8000608 <__aeabi_dmul>
 8009a42:	a335      	add	r3, pc, #212	; (adr r3, 8009b18 <__ieee754_asin+0x308>)
 8009a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a48:	f7f6 fc28 	bl	800029c <__adddf3>
 8009a4c:	4632      	mov	r2, r6
 8009a4e:	463b      	mov	r3, r7
 8009a50:	f7f6 fdda 	bl	8000608 <__aeabi_dmul>
 8009a54:	a332      	add	r3, pc, #200	; (adr r3, 8009b20 <__ieee754_asin+0x310>)
 8009a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5a:	f7f6 fc1d 	bl	8000298 <__aeabi_dsub>
 8009a5e:	4632      	mov	r2, r6
 8009a60:	463b      	mov	r3, r7
 8009a62:	f7f6 fdd1 	bl	8000608 <__aeabi_dmul>
 8009a66:	a330      	add	r3, pc, #192	; (adr r3, 8009b28 <__ieee754_asin+0x318>)
 8009a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6c:	f7f6 fc16 	bl	800029c <__adddf3>
 8009a70:	4632      	mov	r2, r6
 8009a72:	463b      	mov	r3, r7
 8009a74:	f7f6 fdc8 	bl	8000608 <__aeabi_dmul>
 8009a78:	a32d      	add	r3, pc, #180	; (adr r3, 8009b30 <__ieee754_asin+0x320>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	4680      	mov	r8, r0
 8009a80:	4689      	mov	r9, r1
 8009a82:	4630      	mov	r0, r6
 8009a84:	4639      	mov	r1, r7
 8009a86:	f7f6 fdbf 	bl	8000608 <__aeabi_dmul>
 8009a8a:	a32b      	add	r3, pc, #172	; (adr r3, 8009b38 <__ieee754_asin+0x328>)
 8009a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a90:	f7f6 fc02 	bl	8000298 <__aeabi_dsub>
 8009a94:	4632      	mov	r2, r6
 8009a96:	463b      	mov	r3, r7
 8009a98:	f7f6 fdb6 	bl	8000608 <__aeabi_dmul>
 8009a9c:	a328      	add	r3, pc, #160	; (adr r3, 8009b40 <__ieee754_asin+0x330>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	f7f6 fbfb 	bl	800029c <__adddf3>
 8009aa6:	4632      	mov	r2, r6
 8009aa8:	463b      	mov	r3, r7
 8009aaa:	f7f6 fdad 	bl	8000608 <__aeabi_dmul>
 8009aae:	a326      	add	r3, pc, #152	; (adr r3, 8009b48 <__ieee754_asin+0x338>)
 8009ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab4:	f7f6 fbf0 	bl	8000298 <__aeabi_dsub>
 8009ab8:	4632      	mov	r2, r6
 8009aba:	463b      	mov	r3, r7
 8009abc:	f7f6 fda4 	bl	8000608 <__aeabi_dmul>
 8009ac0:	4b25      	ldr	r3, [pc, #148]	; (8009b58 <__ieee754_asin+0x348>)
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f7f6 fbea 	bl	800029c <__adddf3>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	460b      	mov	r3, r1
 8009acc:	4640      	mov	r0, r8
 8009ace:	4649      	mov	r1, r9
 8009ad0:	f7f6 fec4 	bl	800085c <__aeabi_ddiv>
 8009ad4:	4622      	mov	r2, r4
 8009ad6:	462b      	mov	r3, r5
 8009ad8:	f7f6 fd96 	bl	8000608 <__aeabi_dmul>
 8009adc:	4602      	mov	r2, r0
 8009ade:	460b      	mov	r3, r1
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	4629      	mov	r1, r5
 8009ae4:	e6bf      	b.n	8009866 <__ieee754_asin+0x56>
 8009ae6:	bf00      	nop
 8009ae8:	54442d18 	.word	0x54442d18
 8009aec:	3ff921fb 	.word	0x3ff921fb
 8009af0:	33145c07 	.word	0x33145c07
 8009af4:	3c91a626 	.word	0x3c91a626
 8009af8:	8800759c 	.word	0x8800759c
 8009afc:	7e37e43c 	.word	0x7e37e43c
 8009b00:	0dfdf709 	.word	0x0dfdf709
 8009b04:	3f023de1 	.word	0x3f023de1
 8009b08:	7501b288 	.word	0x7501b288
 8009b0c:	3f49efe0 	.word	0x3f49efe0
 8009b10:	b5688f3b 	.word	0xb5688f3b
 8009b14:	3fa48228 	.word	0x3fa48228
 8009b18:	0e884455 	.word	0x0e884455
 8009b1c:	3fc9c155 	.word	0x3fc9c155
 8009b20:	03eb6f7d 	.word	0x03eb6f7d
 8009b24:	3fd4d612 	.word	0x3fd4d612
 8009b28:	55555555 	.word	0x55555555
 8009b2c:	3fc55555 	.word	0x3fc55555
 8009b30:	b12e9282 	.word	0xb12e9282
 8009b34:	3fb3b8c5 	.word	0x3fb3b8c5
 8009b38:	1b8d0159 	.word	0x1b8d0159
 8009b3c:	3fe6066c 	.word	0x3fe6066c
 8009b40:	9c598ac8 	.word	0x9c598ac8
 8009b44:	40002ae5 	.word	0x40002ae5
 8009b48:	1c8a2d4b 	.word	0x1c8a2d4b
 8009b4c:	40033a27 	.word	0x40033a27
 8009b50:	3fefffff 	.word	0x3fefffff
 8009b54:	3fdfffff 	.word	0x3fdfffff
 8009b58:	3ff00000 	.word	0x3ff00000
 8009b5c:	3fe00000 	.word	0x3fe00000
 8009b60:	3fef3332 	.word	0x3fef3332
 8009b64:	ee10 2a10 	vmov	r2, s0
 8009b68:	ee10 0a10 	vmov	r0, s0
 8009b6c:	465b      	mov	r3, fp
 8009b6e:	4659      	mov	r1, fp
 8009b70:	f7f6 fb94 	bl	800029c <__adddf3>
 8009b74:	4632      	mov	r2, r6
 8009b76:	463b      	mov	r3, r7
 8009b78:	ec41 0b19 	vmov	d9, r0, r1
 8009b7c:	ec51 0b18 	vmov	r0, r1, d8
 8009b80:	f7f6 fe6c 	bl	800085c <__aeabi_ddiv>
 8009b84:	4602      	mov	r2, r0
 8009b86:	460b      	mov	r3, r1
 8009b88:	ec51 0b19 	vmov	r0, r1, d9
 8009b8c:	f7f6 fd3c 	bl	8000608 <__aeabi_dmul>
 8009b90:	f04f 0800 	mov.w	r8, #0
 8009b94:	4606      	mov	r6, r0
 8009b96:	460f      	mov	r7, r1
 8009b98:	4642      	mov	r2, r8
 8009b9a:	465b      	mov	r3, fp
 8009b9c:	4640      	mov	r0, r8
 8009b9e:	4659      	mov	r1, fp
 8009ba0:	f7f6 fd32 	bl	8000608 <__aeabi_dmul>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	4620      	mov	r0, r4
 8009baa:	4629      	mov	r1, r5
 8009bac:	f7f6 fb74 	bl	8000298 <__aeabi_dsub>
 8009bb0:	4642      	mov	r2, r8
 8009bb2:	4604      	mov	r4, r0
 8009bb4:	460d      	mov	r5, r1
 8009bb6:	465b      	mov	r3, fp
 8009bb8:	4650      	mov	r0, sl
 8009bba:	4659      	mov	r1, fp
 8009bbc:	f7f6 fb6e 	bl	800029c <__adddf3>
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	4629      	mov	r1, r5
 8009bc8:	f7f6 fe48 	bl	800085c <__aeabi_ddiv>
 8009bcc:	4602      	mov	r2, r0
 8009bce:	460b      	mov	r3, r1
 8009bd0:	f7f6 fb64 	bl	800029c <__adddf3>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	a113      	add	r1, pc, #76	; (adr r1, 8009c28 <__ieee754_asin+0x418>)
 8009bda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bde:	f7f6 fb5b 	bl	8000298 <__aeabi_dsub>
 8009be2:	4602      	mov	r2, r0
 8009be4:	460b      	mov	r3, r1
 8009be6:	4630      	mov	r0, r6
 8009be8:	4639      	mov	r1, r7
 8009bea:	f7f6 fb55 	bl	8000298 <__aeabi_dsub>
 8009bee:	4642      	mov	r2, r8
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	460d      	mov	r5, r1
 8009bf4:	465b      	mov	r3, fp
 8009bf6:	4640      	mov	r0, r8
 8009bf8:	4659      	mov	r1, fp
 8009bfa:	f7f6 fb4f 	bl	800029c <__adddf3>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	460b      	mov	r3, r1
 8009c02:	a10b      	add	r1, pc, #44	; (adr r1, 8009c30 <__ieee754_asin+0x420>)
 8009c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c08:	f7f6 fb46 	bl	8000298 <__aeabi_dsub>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4620      	mov	r0, r4
 8009c12:	4629      	mov	r1, r5
 8009c14:	f7f6 fb40 	bl	8000298 <__aeabi_dsub>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	a104      	add	r1, pc, #16	; (adr r1, 8009c30 <__ieee754_asin+0x420>)
 8009c1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c22:	e6df      	b.n	80099e4 <__ieee754_asin+0x1d4>
 8009c24:	f3af 8000 	nop.w
 8009c28:	33145c07 	.word	0x33145c07
 8009c2c:	3c91a626 	.word	0x3c91a626
 8009c30:	54442d18 	.word	0x54442d18
 8009c34:	3fe921fb 	.word	0x3fe921fb

08009c38 <__ieee754_fmod>:
 8009c38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c3c:	ec53 2b11 	vmov	r2, r3, d1
 8009c40:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8009c44:	ea5e 0402 	orrs.w	r4, lr, r2
 8009c48:	ec51 0b10 	vmov	r0, r1, d0
 8009c4c:	ee11 7a10 	vmov	r7, s2
 8009c50:	ee11 ca10 	vmov	ip, s2
 8009c54:	461e      	mov	r6, r3
 8009c56:	d00d      	beq.n	8009c74 <__ieee754_fmod+0x3c>
 8009c58:	4c7a      	ldr	r4, [pc, #488]	; (8009e44 <__ieee754_fmod+0x20c>)
 8009c5a:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8009c5e:	45a0      	cmp	r8, r4
 8009c60:	4689      	mov	r9, r1
 8009c62:	dc07      	bgt.n	8009c74 <__ieee754_fmod+0x3c>
 8009c64:	4254      	negs	r4, r2
 8009c66:	4d78      	ldr	r5, [pc, #480]	; (8009e48 <__ieee754_fmod+0x210>)
 8009c68:	4314      	orrs	r4, r2
 8009c6a:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 8009c6e:	42ac      	cmp	r4, r5
 8009c70:	46ab      	mov	fp, r5
 8009c72:	d909      	bls.n	8009c88 <__ieee754_fmod+0x50>
 8009c74:	f7f6 fcc8 	bl	8000608 <__aeabi_dmul>
 8009c78:	4602      	mov	r2, r0
 8009c7a:	460b      	mov	r3, r1
 8009c7c:	f7f6 fdee 	bl	800085c <__aeabi_ddiv>
 8009c80:	ec41 0b10 	vmov	d0, r0, r1
 8009c84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c88:	45f0      	cmp	r8, lr
 8009c8a:	ee10 aa10 	vmov	sl, s0
 8009c8e:	ee10 4a10 	vmov	r4, s0
 8009c92:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8009c96:	dc0a      	bgt.n	8009cae <__ieee754_fmod+0x76>
 8009c98:	dbf2      	blt.n	8009c80 <__ieee754_fmod+0x48>
 8009c9a:	4290      	cmp	r0, r2
 8009c9c:	d3f0      	bcc.n	8009c80 <__ieee754_fmod+0x48>
 8009c9e:	d106      	bne.n	8009cae <__ieee754_fmod+0x76>
 8009ca0:	4a6a      	ldr	r2, [pc, #424]	; (8009e4c <__ieee754_fmod+0x214>)
 8009ca2:	0fed      	lsrs	r5, r5, #31
 8009ca4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8009ca8:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009cac:	e7e8      	b.n	8009c80 <__ieee754_fmod+0x48>
 8009cae:	ea19 0f0b 	tst.w	r9, fp
 8009cb2:	d14a      	bne.n	8009d4a <__ieee754_fmod+0x112>
 8009cb4:	f1b8 0f00 	cmp.w	r8, #0
 8009cb8:	d13f      	bne.n	8009d3a <__ieee754_fmod+0x102>
 8009cba:	4965      	ldr	r1, [pc, #404]	; (8009e50 <__ieee754_fmod+0x218>)
 8009cbc:	4653      	mov	r3, sl
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	dc38      	bgt.n	8009d34 <__ieee754_fmod+0xfc>
 8009cc2:	4b61      	ldr	r3, [pc, #388]	; (8009e48 <__ieee754_fmod+0x210>)
 8009cc4:	4033      	ands	r3, r6
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d14f      	bne.n	8009d6a <__ieee754_fmod+0x132>
 8009cca:	f1be 0f00 	cmp.w	lr, #0
 8009cce:	d144      	bne.n	8009d5a <__ieee754_fmod+0x122>
 8009cd0:	4a5f      	ldr	r2, [pc, #380]	; (8009e50 <__ieee754_fmod+0x218>)
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	dc3d      	bgt.n	8009d54 <__ieee754_fmod+0x11c>
 8009cd8:	4b5e      	ldr	r3, [pc, #376]	; (8009e54 <__ieee754_fmod+0x21c>)
 8009cda:	4299      	cmp	r1, r3
 8009cdc:	db4a      	blt.n	8009d74 <__ieee754_fmod+0x13c>
 8009cde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ce2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ce6:	485b      	ldr	r0, [pc, #364]	; (8009e54 <__ieee754_fmod+0x21c>)
 8009ce8:	4282      	cmp	r2, r0
 8009cea:	db57      	blt.n	8009d9c <__ieee754_fmod+0x164>
 8009cec:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8009cf0:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8009cf4:	1a89      	subs	r1, r1, r2
 8009cf6:	1b98      	subs	r0, r3, r6
 8009cf8:	eba4 070c 	sub.w	r7, r4, ip
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	d164      	bne.n	8009dca <__ieee754_fmod+0x192>
 8009d00:	4564      	cmp	r4, ip
 8009d02:	bf38      	it	cc
 8009d04:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	bfa4      	itt	ge
 8009d0c:	463c      	movge	r4, r7
 8009d0e:	4603      	movge	r3, r0
 8009d10:	ea53 0104 	orrs.w	r1, r3, r4
 8009d14:	d0c4      	beq.n	8009ca0 <__ieee754_fmod+0x68>
 8009d16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009d1a:	db6b      	blt.n	8009df4 <__ieee754_fmod+0x1bc>
 8009d1c:	494d      	ldr	r1, [pc, #308]	; (8009e54 <__ieee754_fmod+0x21c>)
 8009d1e:	428a      	cmp	r2, r1
 8009d20:	db6e      	blt.n	8009e00 <__ieee754_fmod+0x1c8>
 8009d22:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009d26:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8009d2a:	431d      	orrs	r5, r3
 8009d2c:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 8009d30:	4620      	mov	r0, r4
 8009d32:	e7a5      	b.n	8009c80 <__ieee754_fmod+0x48>
 8009d34:	3901      	subs	r1, #1
 8009d36:	005b      	lsls	r3, r3, #1
 8009d38:	e7c1      	b.n	8009cbe <__ieee754_fmod+0x86>
 8009d3a:	4946      	ldr	r1, [pc, #280]	; (8009e54 <__ieee754_fmod+0x21c>)
 8009d3c:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	ddbe      	ble.n	8009cc2 <__ieee754_fmod+0x8a>
 8009d44:	3901      	subs	r1, #1
 8009d46:	005b      	lsls	r3, r3, #1
 8009d48:	e7fa      	b.n	8009d40 <__ieee754_fmod+0x108>
 8009d4a:	ea4f 5128 	mov.w	r1, r8, asr #20
 8009d4e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8009d52:	e7b6      	b.n	8009cc2 <__ieee754_fmod+0x8a>
 8009d54:	3a01      	subs	r2, #1
 8009d56:	005b      	lsls	r3, r3, #1
 8009d58:	e7bc      	b.n	8009cd4 <__ieee754_fmod+0x9c>
 8009d5a:	4a3e      	ldr	r2, [pc, #248]	; (8009e54 <__ieee754_fmod+0x21c>)
 8009d5c:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	ddb9      	ble.n	8009cd8 <__ieee754_fmod+0xa0>
 8009d64:	3a01      	subs	r2, #1
 8009d66:	005b      	lsls	r3, r3, #1
 8009d68:	e7fa      	b.n	8009d60 <__ieee754_fmod+0x128>
 8009d6a:	ea4f 522e 	mov.w	r2, lr, asr #20
 8009d6e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009d72:	e7b1      	b.n	8009cd8 <__ieee754_fmod+0xa0>
 8009d74:	1a5c      	subs	r4, r3, r1
 8009d76:	2c1f      	cmp	r4, #31
 8009d78:	dc0a      	bgt.n	8009d90 <__ieee754_fmod+0x158>
 8009d7a:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 8009d7e:	fa08 f804 	lsl.w	r8, r8, r4
 8009d82:	fa2a f303 	lsr.w	r3, sl, r3
 8009d86:	ea43 0308 	orr.w	r3, r3, r8
 8009d8a:	fa0a f404 	lsl.w	r4, sl, r4
 8009d8e:	e7aa      	b.n	8009ce6 <__ieee754_fmod+0xae>
 8009d90:	4b31      	ldr	r3, [pc, #196]	; (8009e58 <__ieee754_fmod+0x220>)
 8009d92:	1a5b      	subs	r3, r3, r1
 8009d94:	fa0a f303 	lsl.w	r3, sl, r3
 8009d98:	2400      	movs	r4, #0
 8009d9a:	e7a4      	b.n	8009ce6 <__ieee754_fmod+0xae>
 8009d9c:	eba0 0c02 	sub.w	ip, r0, r2
 8009da0:	f1bc 0f1f 	cmp.w	ip, #31
 8009da4:	dc0a      	bgt.n	8009dbc <__ieee754_fmod+0x184>
 8009da6:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 8009daa:	fa0e fe0c 	lsl.w	lr, lr, ip
 8009dae:	fa27 f606 	lsr.w	r6, r7, r6
 8009db2:	ea46 060e 	orr.w	r6, r6, lr
 8009db6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8009dba:	e79b      	b.n	8009cf4 <__ieee754_fmod+0xbc>
 8009dbc:	4e26      	ldr	r6, [pc, #152]	; (8009e58 <__ieee754_fmod+0x220>)
 8009dbe:	1ab6      	subs	r6, r6, r2
 8009dc0:	fa07 f606 	lsl.w	r6, r7, r6
 8009dc4:	f04f 0c00 	mov.w	ip, #0
 8009dc8:	e794      	b.n	8009cf4 <__ieee754_fmod+0xbc>
 8009dca:	4564      	cmp	r4, ip
 8009dcc:	bf38      	it	cc
 8009dce:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8009dd2:	2800      	cmp	r0, #0
 8009dd4:	da05      	bge.n	8009de2 <__ieee754_fmod+0x1aa>
 8009dd6:	0fe0      	lsrs	r0, r4, #31
 8009dd8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8009ddc:	0064      	lsls	r4, r4, #1
 8009dde:	3901      	subs	r1, #1
 8009de0:	e789      	b.n	8009cf6 <__ieee754_fmod+0xbe>
 8009de2:	ea50 0307 	orrs.w	r3, r0, r7
 8009de6:	f43f af5b 	beq.w	8009ca0 <__ieee754_fmod+0x68>
 8009dea:	0ffb      	lsrs	r3, r7, #31
 8009dec:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8009df0:	007c      	lsls	r4, r7, #1
 8009df2:	e7f4      	b.n	8009dde <__ieee754_fmod+0x1a6>
 8009df4:	0fe1      	lsrs	r1, r4, #31
 8009df6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009dfa:	0064      	lsls	r4, r4, #1
 8009dfc:	3a01      	subs	r2, #1
 8009dfe:	e78a      	b.n	8009d16 <__ieee754_fmod+0xde>
 8009e00:	1a89      	subs	r1, r1, r2
 8009e02:	2914      	cmp	r1, #20
 8009e04:	dc0a      	bgt.n	8009e1c <__ieee754_fmod+0x1e4>
 8009e06:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8009e0a:	fa03 f202 	lsl.w	r2, r3, r2
 8009e0e:	40cc      	lsrs	r4, r1
 8009e10:	4322      	orrs	r2, r4
 8009e12:	410b      	asrs	r3, r1
 8009e14:	ea43 0105 	orr.w	r1, r3, r5
 8009e18:	4610      	mov	r0, r2
 8009e1a:	e731      	b.n	8009c80 <__ieee754_fmod+0x48>
 8009e1c:	291f      	cmp	r1, #31
 8009e1e:	dc07      	bgt.n	8009e30 <__ieee754_fmod+0x1f8>
 8009e20:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8009e24:	40cc      	lsrs	r4, r1
 8009e26:	fa03 f202 	lsl.w	r2, r3, r2
 8009e2a:	4322      	orrs	r2, r4
 8009e2c:	462b      	mov	r3, r5
 8009e2e:	e7f1      	b.n	8009e14 <__ieee754_fmod+0x1dc>
 8009e30:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8009e34:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009e38:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8009e3c:	32e2      	adds	r2, #226	; 0xe2
 8009e3e:	fa43 f202 	asr.w	r2, r3, r2
 8009e42:	e7f3      	b.n	8009e2c <__ieee754_fmod+0x1f4>
 8009e44:	7fefffff 	.word	0x7fefffff
 8009e48:	7ff00000 	.word	0x7ff00000
 8009e4c:	0800b530 	.word	0x0800b530
 8009e50:	fffffbed 	.word	0xfffffbed
 8009e54:	fffffc02 	.word	0xfffffc02
 8009e58:	fffffbe2 	.word	0xfffffbe2
 8009e5c:	00000000 	.word	0x00000000

08009e60 <__ieee754_rem_pio2>:
 8009e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e64:	ed2d 8b02 	vpush	{d8}
 8009e68:	ec55 4b10 	vmov	r4, r5, d0
 8009e6c:	4bca      	ldr	r3, [pc, #808]	; (800a198 <__ieee754_rem_pio2+0x338>)
 8009e6e:	b08b      	sub	sp, #44	; 0x2c
 8009e70:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8009e74:	4598      	cmp	r8, r3
 8009e76:	4682      	mov	sl, r0
 8009e78:	9502      	str	r5, [sp, #8]
 8009e7a:	dc08      	bgt.n	8009e8e <__ieee754_rem_pio2+0x2e>
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	2300      	movs	r3, #0
 8009e80:	ed80 0b00 	vstr	d0, [r0]
 8009e84:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009e88:	f04f 0b00 	mov.w	fp, #0
 8009e8c:	e028      	b.n	8009ee0 <__ieee754_rem_pio2+0x80>
 8009e8e:	4bc3      	ldr	r3, [pc, #780]	; (800a19c <__ieee754_rem_pio2+0x33c>)
 8009e90:	4598      	cmp	r8, r3
 8009e92:	dc78      	bgt.n	8009f86 <__ieee754_rem_pio2+0x126>
 8009e94:	9b02      	ldr	r3, [sp, #8]
 8009e96:	4ec2      	ldr	r6, [pc, #776]	; (800a1a0 <__ieee754_rem_pio2+0x340>)
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	ee10 0a10 	vmov	r0, s0
 8009e9e:	a3b0      	add	r3, pc, #704	; (adr r3, 800a160 <__ieee754_rem_pio2+0x300>)
 8009ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea4:	4629      	mov	r1, r5
 8009ea6:	dd39      	ble.n	8009f1c <__ieee754_rem_pio2+0xbc>
 8009ea8:	f7f6 f9f6 	bl	8000298 <__aeabi_dsub>
 8009eac:	45b0      	cmp	r8, r6
 8009eae:	4604      	mov	r4, r0
 8009eb0:	460d      	mov	r5, r1
 8009eb2:	d01b      	beq.n	8009eec <__ieee754_rem_pio2+0x8c>
 8009eb4:	a3ac      	add	r3, pc, #688	; (adr r3, 800a168 <__ieee754_rem_pio2+0x308>)
 8009eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eba:	f7f6 f9ed 	bl	8000298 <__aeabi_dsub>
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	e9ca 2300 	strd	r2, r3, [sl]
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f7f6 f9e5 	bl	8000298 <__aeabi_dsub>
 8009ece:	a3a6      	add	r3, pc, #664	; (adr r3, 800a168 <__ieee754_rem_pio2+0x308>)
 8009ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ed4:	f7f6 f9e0 	bl	8000298 <__aeabi_dsub>
 8009ed8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009edc:	f04f 0b01 	mov.w	fp, #1
 8009ee0:	4658      	mov	r0, fp
 8009ee2:	b00b      	add	sp, #44	; 0x2c
 8009ee4:	ecbd 8b02 	vpop	{d8}
 8009ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eec:	a3a0      	add	r3, pc, #640	; (adr r3, 800a170 <__ieee754_rem_pio2+0x310>)
 8009eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef2:	f7f6 f9d1 	bl	8000298 <__aeabi_dsub>
 8009ef6:	a3a0      	add	r3, pc, #640	; (adr r3, 800a178 <__ieee754_rem_pio2+0x318>)
 8009ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efc:	4604      	mov	r4, r0
 8009efe:	460d      	mov	r5, r1
 8009f00:	f7f6 f9ca 	bl	8000298 <__aeabi_dsub>
 8009f04:	4602      	mov	r2, r0
 8009f06:	460b      	mov	r3, r1
 8009f08:	e9ca 2300 	strd	r2, r3, [sl]
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	4629      	mov	r1, r5
 8009f10:	f7f6 f9c2 	bl	8000298 <__aeabi_dsub>
 8009f14:	a398      	add	r3, pc, #608	; (adr r3, 800a178 <__ieee754_rem_pio2+0x318>)
 8009f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1a:	e7db      	b.n	8009ed4 <__ieee754_rem_pio2+0x74>
 8009f1c:	f7f6 f9be 	bl	800029c <__adddf3>
 8009f20:	45b0      	cmp	r8, r6
 8009f22:	4604      	mov	r4, r0
 8009f24:	460d      	mov	r5, r1
 8009f26:	d016      	beq.n	8009f56 <__ieee754_rem_pio2+0xf6>
 8009f28:	a38f      	add	r3, pc, #572	; (adr r3, 800a168 <__ieee754_rem_pio2+0x308>)
 8009f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2e:	f7f6 f9b5 	bl	800029c <__adddf3>
 8009f32:	4602      	mov	r2, r0
 8009f34:	460b      	mov	r3, r1
 8009f36:	e9ca 2300 	strd	r2, r3, [sl]
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	4629      	mov	r1, r5
 8009f3e:	f7f6 f9ab 	bl	8000298 <__aeabi_dsub>
 8009f42:	a389      	add	r3, pc, #548	; (adr r3, 800a168 <__ieee754_rem_pio2+0x308>)
 8009f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f48:	f7f6 f9a8 	bl	800029c <__adddf3>
 8009f4c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8009f50:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009f54:	e7c4      	b.n	8009ee0 <__ieee754_rem_pio2+0x80>
 8009f56:	a386      	add	r3, pc, #536	; (adr r3, 800a170 <__ieee754_rem_pio2+0x310>)
 8009f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f5c:	f7f6 f99e 	bl	800029c <__adddf3>
 8009f60:	a385      	add	r3, pc, #532	; (adr r3, 800a178 <__ieee754_rem_pio2+0x318>)
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	4604      	mov	r4, r0
 8009f68:	460d      	mov	r5, r1
 8009f6a:	f7f6 f997 	bl	800029c <__adddf3>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	460b      	mov	r3, r1
 8009f72:	e9ca 2300 	strd	r2, r3, [sl]
 8009f76:	4620      	mov	r0, r4
 8009f78:	4629      	mov	r1, r5
 8009f7a:	f7f6 f98d 	bl	8000298 <__aeabi_dsub>
 8009f7e:	a37e      	add	r3, pc, #504	; (adr r3, 800a178 <__ieee754_rem_pio2+0x318>)
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	e7e0      	b.n	8009f48 <__ieee754_rem_pio2+0xe8>
 8009f86:	4b87      	ldr	r3, [pc, #540]	; (800a1a4 <__ieee754_rem_pio2+0x344>)
 8009f88:	4598      	cmp	r8, r3
 8009f8a:	f300 80d9 	bgt.w	800a140 <__ieee754_rem_pio2+0x2e0>
 8009f8e:	f000 feed 	bl	800ad6c <fabs>
 8009f92:	ec55 4b10 	vmov	r4, r5, d0
 8009f96:	ee10 0a10 	vmov	r0, s0
 8009f9a:	a379      	add	r3, pc, #484	; (adr r3, 800a180 <__ieee754_rem_pio2+0x320>)
 8009f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fa0:	4629      	mov	r1, r5
 8009fa2:	f7f6 fb31 	bl	8000608 <__aeabi_dmul>
 8009fa6:	4b80      	ldr	r3, [pc, #512]	; (800a1a8 <__ieee754_rem_pio2+0x348>)
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f7f6 f977 	bl	800029c <__adddf3>
 8009fae:	f7f6 fddb 	bl	8000b68 <__aeabi_d2iz>
 8009fb2:	4683      	mov	fp, r0
 8009fb4:	f7f6 fabe 	bl	8000534 <__aeabi_i2d>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	460b      	mov	r3, r1
 8009fbc:	ec43 2b18 	vmov	d8, r2, r3
 8009fc0:	a367      	add	r3, pc, #412	; (adr r3, 800a160 <__ieee754_rem_pio2+0x300>)
 8009fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc6:	f7f6 fb1f 	bl	8000608 <__aeabi_dmul>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	460b      	mov	r3, r1
 8009fce:	4620      	mov	r0, r4
 8009fd0:	4629      	mov	r1, r5
 8009fd2:	f7f6 f961 	bl	8000298 <__aeabi_dsub>
 8009fd6:	a364      	add	r3, pc, #400	; (adr r3, 800a168 <__ieee754_rem_pio2+0x308>)
 8009fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fdc:	4606      	mov	r6, r0
 8009fde:	460f      	mov	r7, r1
 8009fe0:	ec51 0b18 	vmov	r0, r1, d8
 8009fe4:	f7f6 fb10 	bl	8000608 <__aeabi_dmul>
 8009fe8:	f1bb 0f1f 	cmp.w	fp, #31
 8009fec:	4604      	mov	r4, r0
 8009fee:	460d      	mov	r5, r1
 8009ff0:	dc0d      	bgt.n	800a00e <__ieee754_rem_pio2+0x1ae>
 8009ff2:	4b6e      	ldr	r3, [pc, #440]	; (800a1ac <__ieee754_rem_pio2+0x34c>)
 8009ff4:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8009ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ffc:	4543      	cmp	r3, r8
 8009ffe:	d006      	beq.n	800a00e <__ieee754_rem_pio2+0x1ae>
 800a000:	4622      	mov	r2, r4
 800a002:	462b      	mov	r3, r5
 800a004:	4630      	mov	r0, r6
 800a006:	4639      	mov	r1, r7
 800a008:	f7f6 f946 	bl	8000298 <__aeabi_dsub>
 800a00c:	e00f      	b.n	800a02e <__ieee754_rem_pio2+0x1ce>
 800a00e:	462b      	mov	r3, r5
 800a010:	4622      	mov	r2, r4
 800a012:	4630      	mov	r0, r6
 800a014:	4639      	mov	r1, r7
 800a016:	f7f6 f93f 	bl	8000298 <__aeabi_dsub>
 800a01a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a01e:	9303      	str	r3, [sp, #12]
 800a020:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a024:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800a028:	f1b8 0f10 	cmp.w	r8, #16
 800a02c:	dc02      	bgt.n	800a034 <__ieee754_rem_pio2+0x1d4>
 800a02e:	e9ca 0100 	strd	r0, r1, [sl]
 800a032:	e039      	b.n	800a0a8 <__ieee754_rem_pio2+0x248>
 800a034:	a34e      	add	r3, pc, #312	; (adr r3, 800a170 <__ieee754_rem_pio2+0x310>)
 800a036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03a:	ec51 0b18 	vmov	r0, r1, d8
 800a03e:	f7f6 fae3 	bl	8000608 <__aeabi_dmul>
 800a042:	4604      	mov	r4, r0
 800a044:	460d      	mov	r5, r1
 800a046:	4602      	mov	r2, r0
 800a048:	460b      	mov	r3, r1
 800a04a:	4630      	mov	r0, r6
 800a04c:	4639      	mov	r1, r7
 800a04e:	f7f6 f923 	bl	8000298 <__aeabi_dsub>
 800a052:	4602      	mov	r2, r0
 800a054:	460b      	mov	r3, r1
 800a056:	4680      	mov	r8, r0
 800a058:	4689      	mov	r9, r1
 800a05a:	4630      	mov	r0, r6
 800a05c:	4639      	mov	r1, r7
 800a05e:	f7f6 f91b 	bl	8000298 <__aeabi_dsub>
 800a062:	4622      	mov	r2, r4
 800a064:	462b      	mov	r3, r5
 800a066:	f7f6 f917 	bl	8000298 <__aeabi_dsub>
 800a06a:	a343      	add	r3, pc, #268	; (adr r3, 800a178 <__ieee754_rem_pio2+0x318>)
 800a06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a070:	4604      	mov	r4, r0
 800a072:	460d      	mov	r5, r1
 800a074:	ec51 0b18 	vmov	r0, r1, d8
 800a078:	f7f6 fac6 	bl	8000608 <__aeabi_dmul>
 800a07c:	4622      	mov	r2, r4
 800a07e:	462b      	mov	r3, r5
 800a080:	f7f6 f90a 	bl	8000298 <__aeabi_dsub>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	4604      	mov	r4, r0
 800a08a:	460d      	mov	r5, r1
 800a08c:	4640      	mov	r0, r8
 800a08e:	4649      	mov	r1, r9
 800a090:	f7f6 f902 	bl	8000298 <__aeabi_dsub>
 800a094:	9a03      	ldr	r2, [sp, #12]
 800a096:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a09a:	1ad3      	subs	r3, r2, r3
 800a09c:	2b31      	cmp	r3, #49	; 0x31
 800a09e:	dc24      	bgt.n	800a0ea <__ieee754_rem_pio2+0x28a>
 800a0a0:	e9ca 0100 	strd	r0, r1, [sl]
 800a0a4:	4646      	mov	r6, r8
 800a0a6:	464f      	mov	r7, r9
 800a0a8:	e9da 8900 	ldrd	r8, r9, [sl]
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	4642      	mov	r2, r8
 800a0b0:	464b      	mov	r3, r9
 800a0b2:	4639      	mov	r1, r7
 800a0b4:	f7f6 f8f0 	bl	8000298 <__aeabi_dsub>
 800a0b8:	462b      	mov	r3, r5
 800a0ba:	4622      	mov	r2, r4
 800a0bc:	f7f6 f8ec 	bl	8000298 <__aeabi_dsub>
 800a0c0:	9b02      	ldr	r3, [sp, #8]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a0c8:	f6bf af0a 	bge.w	8009ee0 <__ieee754_rem_pio2+0x80>
 800a0cc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a0d0:	f8ca 3004 	str.w	r3, [sl, #4]
 800a0d4:	f8ca 8000 	str.w	r8, [sl]
 800a0d8:	f8ca 0008 	str.w	r0, [sl, #8]
 800a0dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0e0:	f8ca 300c 	str.w	r3, [sl, #12]
 800a0e4:	f1cb 0b00 	rsb	fp, fp, #0
 800a0e8:	e6fa      	b.n	8009ee0 <__ieee754_rem_pio2+0x80>
 800a0ea:	a327      	add	r3, pc, #156	; (adr r3, 800a188 <__ieee754_rem_pio2+0x328>)
 800a0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0f0:	ec51 0b18 	vmov	r0, r1, d8
 800a0f4:	f7f6 fa88 	bl	8000608 <__aeabi_dmul>
 800a0f8:	4604      	mov	r4, r0
 800a0fa:	460d      	mov	r5, r1
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	460b      	mov	r3, r1
 800a100:	4640      	mov	r0, r8
 800a102:	4649      	mov	r1, r9
 800a104:	f7f6 f8c8 	bl	8000298 <__aeabi_dsub>
 800a108:	4602      	mov	r2, r0
 800a10a:	460b      	mov	r3, r1
 800a10c:	4606      	mov	r6, r0
 800a10e:	460f      	mov	r7, r1
 800a110:	4640      	mov	r0, r8
 800a112:	4649      	mov	r1, r9
 800a114:	f7f6 f8c0 	bl	8000298 <__aeabi_dsub>
 800a118:	4622      	mov	r2, r4
 800a11a:	462b      	mov	r3, r5
 800a11c:	f7f6 f8bc 	bl	8000298 <__aeabi_dsub>
 800a120:	a31b      	add	r3, pc, #108	; (adr r3, 800a190 <__ieee754_rem_pio2+0x330>)
 800a122:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a126:	4604      	mov	r4, r0
 800a128:	460d      	mov	r5, r1
 800a12a:	ec51 0b18 	vmov	r0, r1, d8
 800a12e:	f7f6 fa6b 	bl	8000608 <__aeabi_dmul>
 800a132:	4622      	mov	r2, r4
 800a134:	462b      	mov	r3, r5
 800a136:	f7f6 f8af 	bl	8000298 <__aeabi_dsub>
 800a13a:	4604      	mov	r4, r0
 800a13c:	460d      	mov	r5, r1
 800a13e:	e75f      	b.n	800a000 <__ieee754_rem_pio2+0x1a0>
 800a140:	4b1b      	ldr	r3, [pc, #108]	; (800a1b0 <__ieee754_rem_pio2+0x350>)
 800a142:	4598      	cmp	r8, r3
 800a144:	dd36      	ble.n	800a1b4 <__ieee754_rem_pio2+0x354>
 800a146:	ee10 2a10 	vmov	r2, s0
 800a14a:	462b      	mov	r3, r5
 800a14c:	4620      	mov	r0, r4
 800a14e:	4629      	mov	r1, r5
 800a150:	f7f6 f8a2 	bl	8000298 <__aeabi_dsub>
 800a154:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a158:	e9ca 0100 	strd	r0, r1, [sl]
 800a15c:	e694      	b.n	8009e88 <__ieee754_rem_pio2+0x28>
 800a15e:	bf00      	nop
 800a160:	54400000 	.word	0x54400000
 800a164:	3ff921fb 	.word	0x3ff921fb
 800a168:	1a626331 	.word	0x1a626331
 800a16c:	3dd0b461 	.word	0x3dd0b461
 800a170:	1a600000 	.word	0x1a600000
 800a174:	3dd0b461 	.word	0x3dd0b461
 800a178:	2e037073 	.word	0x2e037073
 800a17c:	3ba3198a 	.word	0x3ba3198a
 800a180:	6dc9c883 	.word	0x6dc9c883
 800a184:	3fe45f30 	.word	0x3fe45f30
 800a188:	2e000000 	.word	0x2e000000
 800a18c:	3ba3198a 	.word	0x3ba3198a
 800a190:	252049c1 	.word	0x252049c1
 800a194:	397b839a 	.word	0x397b839a
 800a198:	3fe921fb 	.word	0x3fe921fb
 800a19c:	4002d97b 	.word	0x4002d97b
 800a1a0:	3ff921fb 	.word	0x3ff921fb
 800a1a4:	413921fb 	.word	0x413921fb
 800a1a8:	3fe00000 	.word	0x3fe00000
 800a1ac:	0800b540 	.word	0x0800b540
 800a1b0:	7fefffff 	.word	0x7fefffff
 800a1b4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800a1b8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800a1bc:	ee10 0a10 	vmov	r0, s0
 800a1c0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800a1c4:	ee10 6a10 	vmov	r6, s0
 800a1c8:	460f      	mov	r7, r1
 800a1ca:	f7f6 fccd 	bl	8000b68 <__aeabi_d2iz>
 800a1ce:	f7f6 f9b1 	bl	8000534 <__aeabi_i2d>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	460b      	mov	r3, r1
 800a1d6:	4630      	mov	r0, r6
 800a1d8:	4639      	mov	r1, r7
 800a1da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a1de:	f7f6 f85b 	bl	8000298 <__aeabi_dsub>
 800a1e2:	4b22      	ldr	r3, [pc, #136]	; (800a26c <__ieee754_rem_pio2+0x40c>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f7f6 fa0f 	bl	8000608 <__aeabi_dmul>
 800a1ea:	460f      	mov	r7, r1
 800a1ec:	4606      	mov	r6, r0
 800a1ee:	f7f6 fcbb 	bl	8000b68 <__aeabi_d2iz>
 800a1f2:	f7f6 f99f 	bl	8000534 <__aeabi_i2d>
 800a1f6:	4602      	mov	r2, r0
 800a1f8:	460b      	mov	r3, r1
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	4639      	mov	r1, r7
 800a1fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a202:	f7f6 f849 	bl	8000298 <__aeabi_dsub>
 800a206:	4b19      	ldr	r3, [pc, #100]	; (800a26c <__ieee754_rem_pio2+0x40c>)
 800a208:	2200      	movs	r2, #0
 800a20a:	f7f6 f9fd 	bl	8000608 <__aeabi_dmul>
 800a20e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a212:	ad04      	add	r5, sp, #16
 800a214:	f04f 0803 	mov.w	r8, #3
 800a218:	46a9      	mov	r9, r5
 800a21a:	2600      	movs	r6, #0
 800a21c:	2700      	movs	r7, #0
 800a21e:	4632      	mov	r2, r6
 800a220:	463b      	mov	r3, r7
 800a222:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800a226:	46c3      	mov	fp, r8
 800a228:	3d08      	subs	r5, #8
 800a22a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a22e:	f7f6 fc53 	bl	8000ad8 <__aeabi_dcmpeq>
 800a232:	2800      	cmp	r0, #0
 800a234:	d1f3      	bne.n	800a21e <__ieee754_rem_pio2+0x3be>
 800a236:	4b0e      	ldr	r3, [pc, #56]	; (800a270 <__ieee754_rem_pio2+0x410>)
 800a238:	9301      	str	r3, [sp, #4]
 800a23a:	2302      	movs	r3, #2
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	4622      	mov	r2, r4
 800a240:	465b      	mov	r3, fp
 800a242:	4651      	mov	r1, sl
 800a244:	4648      	mov	r0, r9
 800a246:	f000 f993 	bl	800a570 <__kernel_rem_pio2>
 800a24a:	9b02      	ldr	r3, [sp, #8]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	4683      	mov	fp, r0
 800a250:	f6bf ae46 	bge.w	8009ee0 <__ieee754_rem_pio2+0x80>
 800a254:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a258:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a25c:	f8ca 3004 	str.w	r3, [sl, #4]
 800a260:	f8da 300c 	ldr.w	r3, [sl, #12]
 800a264:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a268:	e73a      	b.n	800a0e0 <__ieee754_rem_pio2+0x280>
 800a26a:	bf00      	nop
 800a26c:	41700000 	.word	0x41700000
 800a270:	0800b5c0 	.word	0x0800b5c0

0800a274 <__ieee754_sqrt>:
 800a274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a278:	ec55 4b10 	vmov	r4, r5, d0
 800a27c:	4e56      	ldr	r6, [pc, #344]	; (800a3d8 <__ieee754_sqrt+0x164>)
 800a27e:	43ae      	bics	r6, r5
 800a280:	ee10 0a10 	vmov	r0, s0
 800a284:	ee10 3a10 	vmov	r3, s0
 800a288:	4629      	mov	r1, r5
 800a28a:	462a      	mov	r2, r5
 800a28c:	d110      	bne.n	800a2b0 <__ieee754_sqrt+0x3c>
 800a28e:	ee10 2a10 	vmov	r2, s0
 800a292:	462b      	mov	r3, r5
 800a294:	f7f6 f9b8 	bl	8000608 <__aeabi_dmul>
 800a298:	4602      	mov	r2, r0
 800a29a:	460b      	mov	r3, r1
 800a29c:	4620      	mov	r0, r4
 800a29e:	4629      	mov	r1, r5
 800a2a0:	f7f5 fffc 	bl	800029c <__adddf3>
 800a2a4:	4604      	mov	r4, r0
 800a2a6:	460d      	mov	r5, r1
 800a2a8:	ec45 4b10 	vmov	d0, r4, r5
 800a2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2b0:	2d00      	cmp	r5, #0
 800a2b2:	dc10      	bgt.n	800a2d6 <__ieee754_sqrt+0x62>
 800a2b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a2b8:	4330      	orrs	r0, r6
 800a2ba:	d0f5      	beq.n	800a2a8 <__ieee754_sqrt+0x34>
 800a2bc:	b15d      	cbz	r5, 800a2d6 <__ieee754_sqrt+0x62>
 800a2be:	ee10 2a10 	vmov	r2, s0
 800a2c2:	462b      	mov	r3, r5
 800a2c4:	ee10 0a10 	vmov	r0, s0
 800a2c8:	f7f5 ffe6 	bl	8000298 <__aeabi_dsub>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	f7f6 fac4 	bl	800085c <__aeabi_ddiv>
 800a2d4:	e7e6      	b.n	800a2a4 <__ieee754_sqrt+0x30>
 800a2d6:	1509      	asrs	r1, r1, #20
 800a2d8:	d076      	beq.n	800a3c8 <__ieee754_sqrt+0x154>
 800a2da:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a2de:	07ce      	lsls	r6, r1, #31
 800a2e0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800a2e4:	bf5e      	ittt	pl
 800a2e6:	0fda      	lsrpl	r2, r3, #31
 800a2e8:	005b      	lslpl	r3, r3, #1
 800a2ea:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800a2ee:	0fda      	lsrs	r2, r3, #31
 800a2f0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800a2f4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800a2f8:	2000      	movs	r0, #0
 800a2fa:	106d      	asrs	r5, r5, #1
 800a2fc:	005b      	lsls	r3, r3, #1
 800a2fe:	f04f 0e16 	mov.w	lr, #22
 800a302:	4684      	mov	ip, r0
 800a304:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a308:	eb0c 0401 	add.w	r4, ip, r1
 800a30c:	4294      	cmp	r4, r2
 800a30e:	bfde      	ittt	le
 800a310:	1b12      	suble	r2, r2, r4
 800a312:	eb04 0c01 	addle.w	ip, r4, r1
 800a316:	1840      	addle	r0, r0, r1
 800a318:	0052      	lsls	r2, r2, #1
 800a31a:	f1be 0e01 	subs.w	lr, lr, #1
 800a31e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a322:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a326:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a32a:	d1ed      	bne.n	800a308 <__ieee754_sqrt+0x94>
 800a32c:	4671      	mov	r1, lr
 800a32e:	2720      	movs	r7, #32
 800a330:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a334:	4562      	cmp	r2, ip
 800a336:	eb04 060e 	add.w	r6, r4, lr
 800a33a:	dc02      	bgt.n	800a342 <__ieee754_sqrt+0xce>
 800a33c:	d113      	bne.n	800a366 <__ieee754_sqrt+0xf2>
 800a33e:	429e      	cmp	r6, r3
 800a340:	d811      	bhi.n	800a366 <__ieee754_sqrt+0xf2>
 800a342:	2e00      	cmp	r6, #0
 800a344:	eb06 0e04 	add.w	lr, r6, r4
 800a348:	da43      	bge.n	800a3d2 <__ieee754_sqrt+0x15e>
 800a34a:	f1be 0f00 	cmp.w	lr, #0
 800a34e:	db40      	blt.n	800a3d2 <__ieee754_sqrt+0x15e>
 800a350:	f10c 0801 	add.w	r8, ip, #1
 800a354:	eba2 020c 	sub.w	r2, r2, ip
 800a358:	429e      	cmp	r6, r3
 800a35a:	bf88      	it	hi
 800a35c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800a360:	1b9b      	subs	r3, r3, r6
 800a362:	4421      	add	r1, r4
 800a364:	46c4      	mov	ip, r8
 800a366:	0052      	lsls	r2, r2, #1
 800a368:	3f01      	subs	r7, #1
 800a36a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800a36e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a372:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a376:	d1dd      	bne.n	800a334 <__ieee754_sqrt+0xc0>
 800a378:	4313      	orrs	r3, r2
 800a37a:	d006      	beq.n	800a38a <__ieee754_sqrt+0x116>
 800a37c:	1c4c      	adds	r4, r1, #1
 800a37e:	bf13      	iteet	ne
 800a380:	3101      	addne	r1, #1
 800a382:	3001      	addeq	r0, #1
 800a384:	4639      	moveq	r1, r7
 800a386:	f021 0101 	bicne.w	r1, r1, #1
 800a38a:	1043      	asrs	r3, r0, #1
 800a38c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a390:	0849      	lsrs	r1, r1, #1
 800a392:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a396:	07c2      	lsls	r2, r0, #31
 800a398:	bf48      	it	mi
 800a39a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800a39e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800a3a2:	460c      	mov	r4, r1
 800a3a4:	463d      	mov	r5, r7
 800a3a6:	e77f      	b.n	800a2a8 <__ieee754_sqrt+0x34>
 800a3a8:	0ada      	lsrs	r2, r3, #11
 800a3aa:	3815      	subs	r0, #21
 800a3ac:	055b      	lsls	r3, r3, #21
 800a3ae:	2a00      	cmp	r2, #0
 800a3b0:	d0fa      	beq.n	800a3a8 <__ieee754_sqrt+0x134>
 800a3b2:	02d7      	lsls	r7, r2, #11
 800a3b4:	d50a      	bpl.n	800a3cc <__ieee754_sqrt+0x158>
 800a3b6:	f1c1 0420 	rsb	r4, r1, #32
 800a3ba:	fa23 f404 	lsr.w	r4, r3, r4
 800a3be:	1e4d      	subs	r5, r1, #1
 800a3c0:	408b      	lsls	r3, r1
 800a3c2:	4322      	orrs	r2, r4
 800a3c4:	1b41      	subs	r1, r0, r5
 800a3c6:	e788      	b.n	800a2da <__ieee754_sqrt+0x66>
 800a3c8:	4608      	mov	r0, r1
 800a3ca:	e7f0      	b.n	800a3ae <__ieee754_sqrt+0x13a>
 800a3cc:	0052      	lsls	r2, r2, #1
 800a3ce:	3101      	adds	r1, #1
 800a3d0:	e7ef      	b.n	800a3b2 <__ieee754_sqrt+0x13e>
 800a3d2:	46e0      	mov	r8, ip
 800a3d4:	e7be      	b.n	800a354 <__ieee754_sqrt+0xe0>
 800a3d6:	bf00      	nop
 800a3d8:	7ff00000 	.word	0x7ff00000
 800a3dc:	00000000 	.word	0x00000000

0800a3e0 <__kernel_cos>:
 800a3e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e4:	ec57 6b10 	vmov	r6, r7, d0
 800a3e8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800a3ec:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800a3f0:	ed8d 1b00 	vstr	d1, [sp]
 800a3f4:	da07      	bge.n	800a406 <__kernel_cos+0x26>
 800a3f6:	ee10 0a10 	vmov	r0, s0
 800a3fa:	4639      	mov	r1, r7
 800a3fc:	f7f6 fbb4 	bl	8000b68 <__aeabi_d2iz>
 800a400:	2800      	cmp	r0, #0
 800a402:	f000 8088 	beq.w	800a516 <__kernel_cos+0x136>
 800a406:	4632      	mov	r2, r6
 800a408:	463b      	mov	r3, r7
 800a40a:	4630      	mov	r0, r6
 800a40c:	4639      	mov	r1, r7
 800a40e:	f7f6 f8fb 	bl	8000608 <__aeabi_dmul>
 800a412:	4b51      	ldr	r3, [pc, #324]	; (800a558 <__kernel_cos+0x178>)
 800a414:	2200      	movs	r2, #0
 800a416:	4604      	mov	r4, r0
 800a418:	460d      	mov	r5, r1
 800a41a:	f7f6 f8f5 	bl	8000608 <__aeabi_dmul>
 800a41e:	a340      	add	r3, pc, #256	; (adr r3, 800a520 <__kernel_cos+0x140>)
 800a420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a424:	4682      	mov	sl, r0
 800a426:	468b      	mov	fp, r1
 800a428:	4620      	mov	r0, r4
 800a42a:	4629      	mov	r1, r5
 800a42c:	f7f6 f8ec 	bl	8000608 <__aeabi_dmul>
 800a430:	a33d      	add	r3, pc, #244	; (adr r3, 800a528 <__kernel_cos+0x148>)
 800a432:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a436:	f7f5 ff31 	bl	800029c <__adddf3>
 800a43a:	4622      	mov	r2, r4
 800a43c:	462b      	mov	r3, r5
 800a43e:	f7f6 f8e3 	bl	8000608 <__aeabi_dmul>
 800a442:	a33b      	add	r3, pc, #236	; (adr r3, 800a530 <__kernel_cos+0x150>)
 800a444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a448:	f7f5 ff26 	bl	8000298 <__aeabi_dsub>
 800a44c:	4622      	mov	r2, r4
 800a44e:	462b      	mov	r3, r5
 800a450:	f7f6 f8da 	bl	8000608 <__aeabi_dmul>
 800a454:	a338      	add	r3, pc, #224	; (adr r3, 800a538 <__kernel_cos+0x158>)
 800a456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a45a:	f7f5 ff1f 	bl	800029c <__adddf3>
 800a45e:	4622      	mov	r2, r4
 800a460:	462b      	mov	r3, r5
 800a462:	f7f6 f8d1 	bl	8000608 <__aeabi_dmul>
 800a466:	a336      	add	r3, pc, #216	; (adr r3, 800a540 <__kernel_cos+0x160>)
 800a468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46c:	f7f5 ff14 	bl	8000298 <__aeabi_dsub>
 800a470:	4622      	mov	r2, r4
 800a472:	462b      	mov	r3, r5
 800a474:	f7f6 f8c8 	bl	8000608 <__aeabi_dmul>
 800a478:	a333      	add	r3, pc, #204	; (adr r3, 800a548 <__kernel_cos+0x168>)
 800a47a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47e:	f7f5 ff0d 	bl	800029c <__adddf3>
 800a482:	4622      	mov	r2, r4
 800a484:	462b      	mov	r3, r5
 800a486:	f7f6 f8bf 	bl	8000608 <__aeabi_dmul>
 800a48a:	4622      	mov	r2, r4
 800a48c:	462b      	mov	r3, r5
 800a48e:	f7f6 f8bb 	bl	8000608 <__aeabi_dmul>
 800a492:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a496:	4604      	mov	r4, r0
 800a498:	460d      	mov	r5, r1
 800a49a:	4630      	mov	r0, r6
 800a49c:	4639      	mov	r1, r7
 800a49e:	f7f6 f8b3 	bl	8000608 <__aeabi_dmul>
 800a4a2:	460b      	mov	r3, r1
 800a4a4:	4602      	mov	r2, r0
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	4620      	mov	r0, r4
 800a4aa:	f7f5 fef5 	bl	8000298 <__aeabi_dsub>
 800a4ae:	4b2b      	ldr	r3, [pc, #172]	; (800a55c <__kernel_cos+0x17c>)
 800a4b0:	4598      	cmp	r8, r3
 800a4b2:	4606      	mov	r6, r0
 800a4b4:	460f      	mov	r7, r1
 800a4b6:	dc10      	bgt.n	800a4da <__kernel_cos+0xfa>
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	4650      	mov	r0, sl
 800a4be:	4659      	mov	r1, fp
 800a4c0:	f7f5 feea 	bl	8000298 <__aeabi_dsub>
 800a4c4:	460b      	mov	r3, r1
 800a4c6:	4926      	ldr	r1, [pc, #152]	; (800a560 <__kernel_cos+0x180>)
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	2000      	movs	r0, #0
 800a4cc:	f7f5 fee4 	bl	8000298 <__aeabi_dsub>
 800a4d0:	ec41 0b10 	vmov	d0, r0, r1
 800a4d4:	b003      	add	sp, #12
 800a4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4da:	4b22      	ldr	r3, [pc, #136]	; (800a564 <__kernel_cos+0x184>)
 800a4dc:	4920      	ldr	r1, [pc, #128]	; (800a560 <__kernel_cos+0x180>)
 800a4de:	4598      	cmp	r8, r3
 800a4e0:	bfcc      	ite	gt
 800a4e2:	4d21      	ldrgt	r5, [pc, #132]	; (800a568 <__kernel_cos+0x188>)
 800a4e4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800a4e8:	2400      	movs	r4, #0
 800a4ea:	4622      	mov	r2, r4
 800a4ec:	462b      	mov	r3, r5
 800a4ee:	2000      	movs	r0, #0
 800a4f0:	f7f5 fed2 	bl	8000298 <__aeabi_dsub>
 800a4f4:	4622      	mov	r2, r4
 800a4f6:	4680      	mov	r8, r0
 800a4f8:	4689      	mov	r9, r1
 800a4fa:	462b      	mov	r3, r5
 800a4fc:	4650      	mov	r0, sl
 800a4fe:	4659      	mov	r1, fp
 800a500:	f7f5 feca 	bl	8000298 <__aeabi_dsub>
 800a504:	4632      	mov	r2, r6
 800a506:	463b      	mov	r3, r7
 800a508:	f7f5 fec6 	bl	8000298 <__aeabi_dsub>
 800a50c:	4602      	mov	r2, r0
 800a50e:	460b      	mov	r3, r1
 800a510:	4640      	mov	r0, r8
 800a512:	4649      	mov	r1, r9
 800a514:	e7da      	b.n	800a4cc <__kernel_cos+0xec>
 800a516:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800a550 <__kernel_cos+0x170>
 800a51a:	e7db      	b.n	800a4d4 <__kernel_cos+0xf4>
 800a51c:	f3af 8000 	nop.w
 800a520:	be8838d4 	.word	0xbe8838d4
 800a524:	bda8fae9 	.word	0xbda8fae9
 800a528:	bdb4b1c4 	.word	0xbdb4b1c4
 800a52c:	3e21ee9e 	.word	0x3e21ee9e
 800a530:	809c52ad 	.word	0x809c52ad
 800a534:	3e927e4f 	.word	0x3e927e4f
 800a538:	19cb1590 	.word	0x19cb1590
 800a53c:	3efa01a0 	.word	0x3efa01a0
 800a540:	16c15177 	.word	0x16c15177
 800a544:	3f56c16c 	.word	0x3f56c16c
 800a548:	5555554c 	.word	0x5555554c
 800a54c:	3fa55555 	.word	0x3fa55555
 800a550:	00000000 	.word	0x00000000
 800a554:	3ff00000 	.word	0x3ff00000
 800a558:	3fe00000 	.word	0x3fe00000
 800a55c:	3fd33332 	.word	0x3fd33332
 800a560:	3ff00000 	.word	0x3ff00000
 800a564:	3fe90000 	.word	0x3fe90000
 800a568:	3fd20000 	.word	0x3fd20000
 800a56c:	00000000 	.word	0x00000000

0800a570 <__kernel_rem_pio2>:
 800a570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a574:	ed2d 8b02 	vpush	{d8}
 800a578:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a57c:	f112 0f14 	cmn.w	r2, #20
 800a580:	9308      	str	r3, [sp, #32]
 800a582:	9101      	str	r1, [sp, #4]
 800a584:	4bc6      	ldr	r3, [pc, #792]	; (800a8a0 <__kernel_rem_pio2+0x330>)
 800a586:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800a588:	9009      	str	r0, [sp, #36]	; 0x24
 800a58a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a58e:	9304      	str	r3, [sp, #16]
 800a590:	9b08      	ldr	r3, [sp, #32]
 800a592:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800a596:	bfa8      	it	ge
 800a598:	1ed4      	subge	r4, r2, #3
 800a59a:	9306      	str	r3, [sp, #24]
 800a59c:	bfb2      	itee	lt
 800a59e:	2400      	movlt	r4, #0
 800a5a0:	2318      	movge	r3, #24
 800a5a2:	fb94 f4f3 	sdivge	r4, r4, r3
 800a5a6:	f06f 0317 	mvn.w	r3, #23
 800a5aa:	fb04 3303 	mla	r3, r4, r3, r3
 800a5ae:	eb03 0a02 	add.w	sl, r3, r2
 800a5b2:	9b04      	ldr	r3, [sp, #16]
 800a5b4:	9a06      	ldr	r2, [sp, #24]
 800a5b6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a890 <__kernel_rem_pio2+0x320>
 800a5ba:	eb03 0802 	add.w	r8, r3, r2
 800a5be:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a5c0:	1aa7      	subs	r7, r4, r2
 800a5c2:	ae20      	add	r6, sp, #128	; 0x80
 800a5c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a5c8:	2500      	movs	r5, #0
 800a5ca:	4545      	cmp	r5, r8
 800a5cc:	dd18      	ble.n	800a600 <__kernel_rem_pio2+0x90>
 800a5ce:	9b08      	ldr	r3, [sp, #32]
 800a5d0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800a5d4:	aa20      	add	r2, sp, #128	; 0x80
 800a5d6:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800a890 <__kernel_rem_pio2+0x320>
 800a5da:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a5de:	f1c3 0301 	rsb	r3, r3, #1
 800a5e2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800a5e6:	9307      	str	r3, [sp, #28]
 800a5e8:	9b07      	ldr	r3, [sp, #28]
 800a5ea:	9a04      	ldr	r2, [sp, #16]
 800a5ec:	4443      	add	r3, r8
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	db2f      	blt.n	800a652 <__kernel_rem_pio2+0xe2>
 800a5f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a5f6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800a5fa:	462f      	mov	r7, r5
 800a5fc:	2600      	movs	r6, #0
 800a5fe:	e01b      	b.n	800a638 <__kernel_rem_pio2+0xc8>
 800a600:	42ef      	cmn	r7, r5
 800a602:	d407      	bmi.n	800a614 <__kernel_rem_pio2+0xa4>
 800a604:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a608:	f7f5 ff94 	bl	8000534 <__aeabi_i2d>
 800a60c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a610:	3501      	adds	r5, #1
 800a612:	e7da      	b.n	800a5ca <__kernel_rem_pio2+0x5a>
 800a614:	ec51 0b18 	vmov	r0, r1, d8
 800a618:	e7f8      	b.n	800a60c <__kernel_rem_pio2+0x9c>
 800a61a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a61e:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a622:	f7f5 fff1 	bl	8000608 <__aeabi_dmul>
 800a626:	4602      	mov	r2, r0
 800a628:	460b      	mov	r3, r1
 800a62a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a62e:	f7f5 fe35 	bl	800029c <__adddf3>
 800a632:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a636:	3601      	adds	r6, #1
 800a638:	9b06      	ldr	r3, [sp, #24]
 800a63a:	429e      	cmp	r6, r3
 800a63c:	f1a7 0708 	sub.w	r7, r7, #8
 800a640:	ddeb      	ble.n	800a61a <__kernel_rem_pio2+0xaa>
 800a642:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a646:	3508      	adds	r5, #8
 800a648:	ecab 7b02 	vstmia	fp!, {d7}
 800a64c:	f108 0801 	add.w	r8, r8, #1
 800a650:	e7ca      	b.n	800a5e8 <__kernel_rem_pio2+0x78>
 800a652:	9b04      	ldr	r3, [sp, #16]
 800a654:	aa0c      	add	r2, sp, #48	; 0x30
 800a656:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a65a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a65c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a65e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a662:	9c04      	ldr	r4, [sp, #16]
 800a664:	930a      	str	r3, [sp, #40]	; 0x28
 800a666:	ab98      	add	r3, sp, #608	; 0x260
 800a668:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a66c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800a670:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800a674:	f8cd b008 	str.w	fp, [sp, #8]
 800a678:	4625      	mov	r5, r4
 800a67a:	2d00      	cmp	r5, #0
 800a67c:	dc78      	bgt.n	800a770 <__kernel_rem_pio2+0x200>
 800a67e:	ec47 6b10 	vmov	d0, r6, r7
 800a682:	4650      	mov	r0, sl
 800a684:	f000 fc04 	bl	800ae90 <scalbn>
 800a688:	ec57 6b10 	vmov	r6, r7, d0
 800a68c:	2200      	movs	r2, #0
 800a68e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a692:	ee10 0a10 	vmov	r0, s0
 800a696:	4639      	mov	r1, r7
 800a698:	f7f5 ffb6 	bl	8000608 <__aeabi_dmul>
 800a69c:	ec41 0b10 	vmov	d0, r0, r1
 800a6a0:	f000 fb6e 	bl	800ad80 <floor>
 800a6a4:	4b7f      	ldr	r3, [pc, #508]	; (800a8a4 <__kernel_rem_pio2+0x334>)
 800a6a6:	ec51 0b10 	vmov	r0, r1, d0
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	f7f5 ffac 	bl	8000608 <__aeabi_dmul>
 800a6b0:	4602      	mov	r2, r0
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	4630      	mov	r0, r6
 800a6b6:	4639      	mov	r1, r7
 800a6b8:	f7f5 fdee 	bl	8000298 <__aeabi_dsub>
 800a6bc:	460f      	mov	r7, r1
 800a6be:	4606      	mov	r6, r0
 800a6c0:	f7f6 fa52 	bl	8000b68 <__aeabi_d2iz>
 800a6c4:	9007      	str	r0, [sp, #28]
 800a6c6:	f7f5 ff35 	bl	8000534 <__aeabi_i2d>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	4639      	mov	r1, r7
 800a6d2:	f7f5 fde1 	bl	8000298 <__aeabi_dsub>
 800a6d6:	f1ba 0f00 	cmp.w	sl, #0
 800a6da:	4606      	mov	r6, r0
 800a6dc:	460f      	mov	r7, r1
 800a6de:	dd70      	ble.n	800a7c2 <__kernel_rem_pio2+0x252>
 800a6e0:	1e62      	subs	r2, r4, #1
 800a6e2:	ab0c      	add	r3, sp, #48	; 0x30
 800a6e4:	9d07      	ldr	r5, [sp, #28]
 800a6e6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a6ea:	f1ca 0118 	rsb	r1, sl, #24
 800a6ee:	fa40 f301 	asr.w	r3, r0, r1
 800a6f2:	441d      	add	r5, r3
 800a6f4:	408b      	lsls	r3, r1
 800a6f6:	1ac0      	subs	r0, r0, r3
 800a6f8:	ab0c      	add	r3, sp, #48	; 0x30
 800a6fa:	9507      	str	r5, [sp, #28]
 800a6fc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a700:	f1ca 0317 	rsb	r3, sl, #23
 800a704:	fa40 f303 	asr.w	r3, r0, r3
 800a708:	9302      	str	r3, [sp, #8]
 800a70a:	9b02      	ldr	r3, [sp, #8]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	dd66      	ble.n	800a7de <__kernel_rem_pio2+0x26e>
 800a710:	9b07      	ldr	r3, [sp, #28]
 800a712:	2200      	movs	r2, #0
 800a714:	3301      	adds	r3, #1
 800a716:	9307      	str	r3, [sp, #28]
 800a718:	4615      	mov	r5, r2
 800a71a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a71e:	4294      	cmp	r4, r2
 800a720:	f300 8099 	bgt.w	800a856 <__kernel_rem_pio2+0x2e6>
 800a724:	f1ba 0f00 	cmp.w	sl, #0
 800a728:	dd07      	ble.n	800a73a <__kernel_rem_pio2+0x1ca>
 800a72a:	f1ba 0f01 	cmp.w	sl, #1
 800a72e:	f000 80a5 	beq.w	800a87c <__kernel_rem_pio2+0x30c>
 800a732:	f1ba 0f02 	cmp.w	sl, #2
 800a736:	f000 80c1 	beq.w	800a8bc <__kernel_rem_pio2+0x34c>
 800a73a:	9b02      	ldr	r3, [sp, #8]
 800a73c:	2b02      	cmp	r3, #2
 800a73e:	d14e      	bne.n	800a7de <__kernel_rem_pio2+0x26e>
 800a740:	4632      	mov	r2, r6
 800a742:	463b      	mov	r3, r7
 800a744:	4958      	ldr	r1, [pc, #352]	; (800a8a8 <__kernel_rem_pio2+0x338>)
 800a746:	2000      	movs	r0, #0
 800a748:	f7f5 fda6 	bl	8000298 <__aeabi_dsub>
 800a74c:	4606      	mov	r6, r0
 800a74e:	460f      	mov	r7, r1
 800a750:	2d00      	cmp	r5, #0
 800a752:	d044      	beq.n	800a7de <__kernel_rem_pio2+0x26e>
 800a754:	4650      	mov	r0, sl
 800a756:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a898 <__kernel_rem_pio2+0x328>
 800a75a:	f000 fb99 	bl	800ae90 <scalbn>
 800a75e:	4630      	mov	r0, r6
 800a760:	4639      	mov	r1, r7
 800a762:	ec53 2b10 	vmov	r2, r3, d0
 800a766:	f7f5 fd97 	bl	8000298 <__aeabi_dsub>
 800a76a:	4606      	mov	r6, r0
 800a76c:	460f      	mov	r7, r1
 800a76e:	e036      	b.n	800a7de <__kernel_rem_pio2+0x26e>
 800a770:	4b4e      	ldr	r3, [pc, #312]	; (800a8ac <__kernel_rem_pio2+0x33c>)
 800a772:	2200      	movs	r2, #0
 800a774:	4630      	mov	r0, r6
 800a776:	4639      	mov	r1, r7
 800a778:	f7f5 ff46 	bl	8000608 <__aeabi_dmul>
 800a77c:	f7f6 f9f4 	bl	8000b68 <__aeabi_d2iz>
 800a780:	f7f5 fed8 	bl	8000534 <__aeabi_i2d>
 800a784:	4b4a      	ldr	r3, [pc, #296]	; (800a8b0 <__kernel_rem_pio2+0x340>)
 800a786:	2200      	movs	r2, #0
 800a788:	4680      	mov	r8, r0
 800a78a:	4689      	mov	r9, r1
 800a78c:	f7f5 ff3c 	bl	8000608 <__aeabi_dmul>
 800a790:	4602      	mov	r2, r0
 800a792:	460b      	mov	r3, r1
 800a794:	4630      	mov	r0, r6
 800a796:	4639      	mov	r1, r7
 800a798:	f7f5 fd7e 	bl	8000298 <__aeabi_dsub>
 800a79c:	f7f6 f9e4 	bl	8000b68 <__aeabi_d2iz>
 800a7a0:	9b02      	ldr	r3, [sp, #8]
 800a7a2:	f843 0b04 	str.w	r0, [r3], #4
 800a7a6:	3d01      	subs	r5, #1
 800a7a8:	9302      	str	r3, [sp, #8]
 800a7aa:	ab70      	add	r3, sp, #448	; 0x1c0
 800a7ac:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b4:	4640      	mov	r0, r8
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	f7f5 fd70 	bl	800029c <__adddf3>
 800a7bc:	4606      	mov	r6, r0
 800a7be:	460f      	mov	r7, r1
 800a7c0:	e75b      	b.n	800a67a <__kernel_rem_pio2+0x10a>
 800a7c2:	d105      	bne.n	800a7d0 <__kernel_rem_pio2+0x260>
 800a7c4:	1e63      	subs	r3, r4, #1
 800a7c6:	aa0c      	add	r2, sp, #48	; 0x30
 800a7c8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a7cc:	15c3      	asrs	r3, r0, #23
 800a7ce:	e79b      	b.n	800a708 <__kernel_rem_pio2+0x198>
 800a7d0:	4b38      	ldr	r3, [pc, #224]	; (800a8b4 <__kernel_rem_pio2+0x344>)
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	f7f6 f99e 	bl	8000b14 <__aeabi_dcmpge>
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	d139      	bne.n	800a850 <__kernel_rem_pio2+0x2e0>
 800a7dc:	9002      	str	r0, [sp, #8]
 800a7de:	2200      	movs	r2, #0
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	4630      	mov	r0, r6
 800a7e4:	4639      	mov	r1, r7
 800a7e6:	f7f6 f977 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	f000 80b4 	beq.w	800a958 <__kernel_rem_pio2+0x3e8>
 800a7f0:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800a7f4:	465b      	mov	r3, fp
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	9904      	ldr	r1, [sp, #16]
 800a7fa:	428b      	cmp	r3, r1
 800a7fc:	da65      	bge.n	800a8ca <__kernel_rem_pio2+0x35a>
 800a7fe:	2a00      	cmp	r2, #0
 800a800:	d07b      	beq.n	800a8fa <__kernel_rem_pio2+0x38a>
 800a802:	ab0c      	add	r3, sp, #48	; 0x30
 800a804:	f1aa 0a18 	sub.w	sl, sl, #24
 800a808:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	f000 80a0 	beq.w	800a952 <__kernel_rem_pio2+0x3e2>
 800a812:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800a898 <__kernel_rem_pio2+0x328>
 800a816:	4650      	mov	r0, sl
 800a818:	f000 fb3a 	bl	800ae90 <scalbn>
 800a81c:	4f23      	ldr	r7, [pc, #140]	; (800a8ac <__kernel_rem_pio2+0x33c>)
 800a81e:	ec55 4b10 	vmov	r4, r5, d0
 800a822:	46d8      	mov	r8, fp
 800a824:	2600      	movs	r6, #0
 800a826:	f1b8 0f00 	cmp.w	r8, #0
 800a82a:	f280 80cf 	bge.w	800a9cc <__kernel_rem_pio2+0x45c>
 800a82e:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800a890 <__kernel_rem_pio2+0x320>
 800a832:	465f      	mov	r7, fp
 800a834:	f04f 0800 	mov.w	r8, #0
 800a838:	2f00      	cmp	r7, #0
 800a83a:	f2c0 80fd 	blt.w	800aa38 <__kernel_rem_pio2+0x4c8>
 800a83e:	ab70      	add	r3, sp, #448	; 0x1c0
 800a840:	f8df a074 	ldr.w	sl, [pc, #116]	; 800a8b8 <__kernel_rem_pio2+0x348>
 800a844:	ec55 4b18 	vmov	r4, r5, d8
 800a848:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800a84c:	2600      	movs	r6, #0
 800a84e:	e0e5      	b.n	800aa1c <__kernel_rem_pio2+0x4ac>
 800a850:	2302      	movs	r3, #2
 800a852:	9302      	str	r3, [sp, #8]
 800a854:	e75c      	b.n	800a710 <__kernel_rem_pio2+0x1a0>
 800a856:	f8db 3000 	ldr.w	r3, [fp]
 800a85a:	b955      	cbnz	r5, 800a872 <__kernel_rem_pio2+0x302>
 800a85c:	b123      	cbz	r3, 800a868 <__kernel_rem_pio2+0x2f8>
 800a85e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a862:	f8cb 3000 	str.w	r3, [fp]
 800a866:	2301      	movs	r3, #1
 800a868:	3201      	adds	r2, #1
 800a86a:	f10b 0b04 	add.w	fp, fp, #4
 800a86e:	461d      	mov	r5, r3
 800a870:	e755      	b.n	800a71e <__kernel_rem_pio2+0x1ae>
 800a872:	1acb      	subs	r3, r1, r3
 800a874:	f8cb 3000 	str.w	r3, [fp]
 800a878:	462b      	mov	r3, r5
 800a87a:	e7f5      	b.n	800a868 <__kernel_rem_pio2+0x2f8>
 800a87c:	1e62      	subs	r2, r4, #1
 800a87e:	ab0c      	add	r3, sp, #48	; 0x30
 800a880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a884:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a888:	a90c      	add	r1, sp, #48	; 0x30
 800a88a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a88e:	e754      	b.n	800a73a <__kernel_rem_pio2+0x1ca>
	...
 800a89c:	3ff00000 	.word	0x3ff00000
 800a8a0:	0800b708 	.word	0x0800b708
 800a8a4:	40200000 	.word	0x40200000
 800a8a8:	3ff00000 	.word	0x3ff00000
 800a8ac:	3e700000 	.word	0x3e700000
 800a8b0:	41700000 	.word	0x41700000
 800a8b4:	3fe00000 	.word	0x3fe00000
 800a8b8:	0800b6c8 	.word	0x0800b6c8
 800a8bc:	1e62      	subs	r2, r4, #1
 800a8be:	ab0c      	add	r3, sp, #48	; 0x30
 800a8c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a8c8:	e7de      	b.n	800a888 <__kernel_rem_pio2+0x318>
 800a8ca:	a90c      	add	r1, sp, #48	; 0x30
 800a8cc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a8d0:	3b01      	subs	r3, #1
 800a8d2:	430a      	orrs	r2, r1
 800a8d4:	e790      	b.n	800a7f8 <__kernel_rem_pio2+0x288>
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a8dc:	2900      	cmp	r1, #0
 800a8de:	d0fa      	beq.n	800a8d6 <__kernel_rem_pio2+0x366>
 800a8e0:	9a08      	ldr	r2, [sp, #32]
 800a8e2:	18e3      	adds	r3, r4, r3
 800a8e4:	18a6      	adds	r6, r4, r2
 800a8e6:	aa20      	add	r2, sp, #128	; 0x80
 800a8e8:	1c65      	adds	r5, r4, #1
 800a8ea:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800a8ee:	9302      	str	r3, [sp, #8]
 800a8f0:	9b02      	ldr	r3, [sp, #8]
 800a8f2:	42ab      	cmp	r3, r5
 800a8f4:	da04      	bge.n	800a900 <__kernel_rem_pio2+0x390>
 800a8f6:	461c      	mov	r4, r3
 800a8f8:	e6b5      	b.n	800a666 <__kernel_rem_pio2+0xf6>
 800a8fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	e7eb      	b.n	800a8d8 <__kernel_rem_pio2+0x368>
 800a900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a902:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a906:	f7f5 fe15 	bl	8000534 <__aeabi_i2d>
 800a90a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a90e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a910:	46b3      	mov	fp, r6
 800a912:	461c      	mov	r4, r3
 800a914:	2700      	movs	r7, #0
 800a916:	f04f 0800 	mov.w	r8, #0
 800a91a:	f04f 0900 	mov.w	r9, #0
 800a91e:	9b06      	ldr	r3, [sp, #24]
 800a920:	429f      	cmp	r7, r3
 800a922:	dd06      	ble.n	800a932 <__kernel_rem_pio2+0x3c2>
 800a924:	ab70      	add	r3, sp, #448	; 0x1c0
 800a926:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a92a:	e9c3 8900 	strd	r8, r9, [r3]
 800a92e:	3501      	adds	r5, #1
 800a930:	e7de      	b.n	800a8f0 <__kernel_rem_pio2+0x380>
 800a932:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a936:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a93a:	f7f5 fe65 	bl	8000608 <__aeabi_dmul>
 800a93e:	4602      	mov	r2, r0
 800a940:	460b      	mov	r3, r1
 800a942:	4640      	mov	r0, r8
 800a944:	4649      	mov	r1, r9
 800a946:	f7f5 fca9 	bl	800029c <__adddf3>
 800a94a:	3701      	adds	r7, #1
 800a94c:	4680      	mov	r8, r0
 800a94e:	4689      	mov	r9, r1
 800a950:	e7e5      	b.n	800a91e <__kernel_rem_pio2+0x3ae>
 800a952:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a956:	e754      	b.n	800a802 <__kernel_rem_pio2+0x292>
 800a958:	ec47 6b10 	vmov	d0, r6, r7
 800a95c:	f1ca 0000 	rsb	r0, sl, #0
 800a960:	f000 fa96 	bl	800ae90 <scalbn>
 800a964:	ec57 6b10 	vmov	r6, r7, d0
 800a968:	4b9f      	ldr	r3, [pc, #636]	; (800abe8 <__kernel_rem_pio2+0x678>)
 800a96a:	ee10 0a10 	vmov	r0, s0
 800a96e:	2200      	movs	r2, #0
 800a970:	4639      	mov	r1, r7
 800a972:	f7f6 f8cf 	bl	8000b14 <__aeabi_dcmpge>
 800a976:	b300      	cbz	r0, 800a9ba <__kernel_rem_pio2+0x44a>
 800a978:	4b9c      	ldr	r3, [pc, #624]	; (800abec <__kernel_rem_pio2+0x67c>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	4630      	mov	r0, r6
 800a97e:	4639      	mov	r1, r7
 800a980:	f7f5 fe42 	bl	8000608 <__aeabi_dmul>
 800a984:	f7f6 f8f0 	bl	8000b68 <__aeabi_d2iz>
 800a988:	4605      	mov	r5, r0
 800a98a:	f7f5 fdd3 	bl	8000534 <__aeabi_i2d>
 800a98e:	4b96      	ldr	r3, [pc, #600]	; (800abe8 <__kernel_rem_pio2+0x678>)
 800a990:	2200      	movs	r2, #0
 800a992:	f7f5 fe39 	bl	8000608 <__aeabi_dmul>
 800a996:	460b      	mov	r3, r1
 800a998:	4602      	mov	r2, r0
 800a99a:	4639      	mov	r1, r7
 800a99c:	4630      	mov	r0, r6
 800a99e:	f7f5 fc7b 	bl	8000298 <__aeabi_dsub>
 800a9a2:	f7f6 f8e1 	bl	8000b68 <__aeabi_d2iz>
 800a9a6:	f104 0b01 	add.w	fp, r4, #1
 800a9aa:	ab0c      	add	r3, sp, #48	; 0x30
 800a9ac:	f10a 0a18 	add.w	sl, sl, #24
 800a9b0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a9b4:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800a9b8:	e72b      	b.n	800a812 <__kernel_rem_pio2+0x2a2>
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	4639      	mov	r1, r7
 800a9be:	f7f6 f8d3 	bl	8000b68 <__aeabi_d2iz>
 800a9c2:	ab0c      	add	r3, sp, #48	; 0x30
 800a9c4:	46a3      	mov	fp, r4
 800a9c6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a9ca:	e722      	b.n	800a812 <__kernel_rem_pio2+0x2a2>
 800a9cc:	ab70      	add	r3, sp, #448	; 0x1c0
 800a9ce:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800a9d2:	ab0c      	add	r3, sp, #48	; 0x30
 800a9d4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a9d8:	f7f5 fdac 	bl	8000534 <__aeabi_i2d>
 800a9dc:	4622      	mov	r2, r4
 800a9de:	462b      	mov	r3, r5
 800a9e0:	f7f5 fe12 	bl	8000608 <__aeabi_dmul>
 800a9e4:	4632      	mov	r2, r6
 800a9e6:	e9c9 0100 	strd	r0, r1, [r9]
 800a9ea:	463b      	mov	r3, r7
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	4629      	mov	r1, r5
 800a9f0:	f7f5 fe0a 	bl	8000608 <__aeabi_dmul>
 800a9f4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	460d      	mov	r5, r1
 800a9fc:	e713      	b.n	800a826 <__kernel_rem_pio2+0x2b6>
 800a9fe:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800aa02:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800aa06:	f7f5 fdff 	bl	8000608 <__aeabi_dmul>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	4620      	mov	r0, r4
 800aa10:	4629      	mov	r1, r5
 800aa12:	f7f5 fc43 	bl	800029c <__adddf3>
 800aa16:	3601      	adds	r6, #1
 800aa18:	4604      	mov	r4, r0
 800aa1a:	460d      	mov	r5, r1
 800aa1c:	9b04      	ldr	r3, [sp, #16]
 800aa1e:	429e      	cmp	r6, r3
 800aa20:	dc01      	bgt.n	800aa26 <__kernel_rem_pio2+0x4b6>
 800aa22:	45b0      	cmp	r8, r6
 800aa24:	daeb      	bge.n	800a9fe <__kernel_rem_pio2+0x48e>
 800aa26:	ab48      	add	r3, sp, #288	; 0x120
 800aa28:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800aa2c:	e9c3 4500 	strd	r4, r5, [r3]
 800aa30:	3f01      	subs	r7, #1
 800aa32:	f108 0801 	add.w	r8, r8, #1
 800aa36:	e6ff      	b.n	800a838 <__kernel_rem_pio2+0x2c8>
 800aa38:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	dc0b      	bgt.n	800aa56 <__kernel_rem_pio2+0x4e6>
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	dc6e      	bgt.n	800ab20 <__kernel_rem_pio2+0x5b0>
 800aa42:	d045      	beq.n	800aad0 <__kernel_rem_pio2+0x560>
 800aa44:	9b07      	ldr	r3, [sp, #28]
 800aa46:	f003 0007 	and.w	r0, r3, #7
 800aa4a:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800aa4e:	ecbd 8b02 	vpop	{d8}
 800aa52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa56:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800aa58:	2b03      	cmp	r3, #3
 800aa5a:	d1f3      	bne.n	800aa44 <__kernel_rem_pio2+0x4d4>
 800aa5c:	ab48      	add	r3, sp, #288	; 0x120
 800aa5e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800aa62:	46d0      	mov	r8, sl
 800aa64:	46d9      	mov	r9, fp
 800aa66:	f1b9 0f00 	cmp.w	r9, #0
 800aa6a:	f1a8 0808 	sub.w	r8, r8, #8
 800aa6e:	dc64      	bgt.n	800ab3a <__kernel_rem_pio2+0x5ca>
 800aa70:	465c      	mov	r4, fp
 800aa72:	2c01      	cmp	r4, #1
 800aa74:	f1aa 0a08 	sub.w	sl, sl, #8
 800aa78:	dc7e      	bgt.n	800ab78 <__kernel_rem_pio2+0x608>
 800aa7a:	2000      	movs	r0, #0
 800aa7c:	2100      	movs	r1, #0
 800aa7e:	f1bb 0f01 	cmp.w	fp, #1
 800aa82:	f300 8097 	bgt.w	800abb4 <__kernel_rem_pio2+0x644>
 800aa86:	9b02      	ldr	r3, [sp, #8]
 800aa88:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800aa8c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	f040 8099 	bne.w	800abc8 <__kernel_rem_pio2+0x658>
 800aa96:	9b01      	ldr	r3, [sp, #4]
 800aa98:	e9c3 5600 	strd	r5, r6, [r3]
 800aa9c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800aaa0:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800aaa4:	e7ce      	b.n	800aa44 <__kernel_rem_pio2+0x4d4>
 800aaa6:	ab48      	add	r3, sp, #288	; 0x120
 800aaa8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aaac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab0:	f7f5 fbf4 	bl	800029c <__adddf3>
 800aab4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800aab8:	f1bb 0f00 	cmp.w	fp, #0
 800aabc:	daf3      	bge.n	800aaa6 <__kernel_rem_pio2+0x536>
 800aabe:	9b02      	ldr	r3, [sp, #8]
 800aac0:	b113      	cbz	r3, 800aac8 <__kernel_rem_pio2+0x558>
 800aac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aac6:	4619      	mov	r1, r3
 800aac8:	9b01      	ldr	r3, [sp, #4]
 800aaca:	e9c3 0100 	strd	r0, r1, [r3]
 800aace:	e7b9      	b.n	800aa44 <__kernel_rem_pio2+0x4d4>
 800aad0:	2000      	movs	r0, #0
 800aad2:	2100      	movs	r1, #0
 800aad4:	e7f0      	b.n	800aab8 <__kernel_rem_pio2+0x548>
 800aad6:	ab48      	add	r3, sp, #288	; 0x120
 800aad8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae0:	f7f5 fbdc 	bl	800029c <__adddf3>
 800aae4:	3c01      	subs	r4, #1
 800aae6:	2c00      	cmp	r4, #0
 800aae8:	daf5      	bge.n	800aad6 <__kernel_rem_pio2+0x566>
 800aaea:	9b02      	ldr	r3, [sp, #8]
 800aaec:	b1e3      	cbz	r3, 800ab28 <__kernel_rem_pio2+0x5b8>
 800aaee:	4602      	mov	r2, r0
 800aaf0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aaf4:	9c01      	ldr	r4, [sp, #4]
 800aaf6:	e9c4 2300 	strd	r2, r3, [r4]
 800aafa:	4602      	mov	r2, r0
 800aafc:	460b      	mov	r3, r1
 800aafe:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ab02:	f7f5 fbc9 	bl	8000298 <__aeabi_dsub>
 800ab06:	ad4a      	add	r5, sp, #296	; 0x128
 800ab08:	2401      	movs	r4, #1
 800ab0a:	45a3      	cmp	fp, r4
 800ab0c:	da0f      	bge.n	800ab2e <__kernel_rem_pio2+0x5be>
 800ab0e:	9b02      	ldr	r3, [sp, #8]
 800ab10:	b113      	cbz	r3, 800ab18 <__kernel_rem_pio2+0x5a8>
 800ab12:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab16:	4619      	mov	r1, r3
 800ab18:	9b01      	ldr	r3, [sp, #4]
 800ab1a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ab1e:	e791      	b.n	800aa44 <__kernel_rem_pio2+0x4d4>
 800ab20:	465c      	mov	r4, fp
 800ab22:	2000      	movs	r0, #0
 800ab24:	2100      	movs	r1, #0
 800ab26:	e7de      	b.n	800aae6 <__kernel_rem_pio2+0x576>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	e7e2      	b.n	800aaf4 <__kernel_rem_pio2+0x584>
 800ab2e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800ab32:	f7f5 fbb3 	bl	800029c <__adddf3>
 800ab36:	3401      	adds	r4, #1
 800ab38:	e7e7      	b.n	800ab0a <__kernel_rem_pio2+0x59a>
 800ab3a:	e9d8 4500 	ldrd	r4, r5, [r8]
 800ab3e:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800ab42:	4620      	mov	r0, r4
 800ab44:	4632      	mov	r2, r6
 800ab46:	463b      	mov	r3, r7
 800ab48:	4629      	mov	r1, r5
 800ab4a:	f7f5 fba7 	bl	800029c <__adddf3>
 800ab4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab52:	4602      	mov	r2, r0
 800ab54:	460b      	mov	r3, r1
 800ab56:	4620      	mov	r0, r4
 800ab58:	4629      	mov	r1, r5
 800ab5a:	f7f5 fb9d 	bl	8000298 <__aeabi_dsub>
 800ab5e:	4632      	mov	r2, r6
 800ab60:	463b      	mov	r3, r7
 800ab62:	f7f5 fb9b 	bl	800029c <__adddf3>
 800ab66:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ab6a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800ab6e:	ed88 7b00 	vstr	d7, [r8]
 800ab72:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800ab76:	e776      	b.n	800aa66 <__kernel_rem_pio2+0x4f6>
 800ab78:	e9da 8900 	ldrd	r8, r9, [sl]
 800ab7c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ab80:	4640      	mov	r0, r8
 800ab82:	4632      	mov	r2, r6
 800ab84:	463b      	mov	r3, r7
 800ab86:	4649      	mov	r1, r9
 800ab88:	f7f5 fb88 	bl	800029c <__adddf3>
 800ab8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab90:	4602      	mov	r2, r0
 800ab92:	460b      	mov	r3, r1
 800ab94:	4640      	mov	r0, r8
 800ab96:	4649      	mov	r1, r9
 800ab98:	f7f5 fb7e 	bl	8000298 <__aeabi_dsub>
 800ab9c:	4632      	mov	r2, r6
 800ab9e:	463b      	mov	r3, r7
 800aba0:	f7f5 fb7c 	bl	800029c <__adddf3>
 800aba4:	ed9d 7b04 	vldr	d7, [sp, #16]
 800aba8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800abac:	ed8a 7b00 	vstr	d7, [sl]
 800abb0:	3c01      	subs	r4, #1
 800abb2:	e75e      	b.n	800aa72 <__kernel_rem_pio2+0x502>
 800abb4:	ab48      	add	r3, sp, #288	; 0x120
 800abb6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800abba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abbe:	f7f5 fb6d 	bl	800029c <__adddf3>
 800abc2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800abc6:	e75a      	b.n	800aa7e <__kernel_rem_pio2+0x50e>
 800abc8:	9b01      	ldr	r3, [sp, #4]
 800abca:	9a01      	ldr	r2, [sp, #4]
 800abcc:	601d      	str	r5, [r3, #0]
 800abce:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800abd2:	605c      	str	r4, [r3, #4]
 800abd4:	609f      	str	r7, [r3, #8]
 800abd6:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800abda:	60d3      	str	r3, [r2, #12]
 800abdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800abe0:	6110      	str	r0, [r2, #16]
 800abe2:	6153      	str	r3, [r2, #20]
 800abe4:	e72e      	b.n	800aa44 <__kernel_rem_pio2+0x4d4>
 800abe6:	bf00      	nop
 800abe8:	41700000 	.word	0x41700000
 800abec:	3e700000 	.word	0x3e700000

0800abf0 <__kernel_sin>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	ed2d 8b04 	vpush	{d8-d9}
 800abf8:	eeb0 8a41 	vmov.f32	s16, s2
 800abfc:	eef0 8a61 	vmov.f32	s17, s3
 800ac00:	ec55 4b10 	vmov	r4, r5, d0
 800ac04:	b083      	sub	sp, #12
 800ac06:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ac0a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ac0e:	9001      	str	r0, [sp, #4]
 800ac10:	da06      	bge.n	800ac20 <__kernel_sin+0x30>
 800ac12:	ee10 0a10 	vmov	r0, s0
 800ac16:	4629      	mov	r1, r5
 800ac18:	f7f5 ffa6 	bl	8000b68 <__aeabi_d2iz>
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	d051      	beq.n	800acc4 <__kernel_sin+0xd4>
 800ac20:	4622      	mov	r2, r4
 800ac22:	462b      	mov	r3, r5
 800ac24:	4620      	mov	r0, r4
 800ac26:	4629      	mov	r1, r5
 800ac28:	f7f5 fcee 	bl	8000608 <__aeabi_dmul>
 800ac2c:	4682      	mov	sl, r0
 800ac2e:	468b      	mov	fp, r1
 800ac30:	4602      	mov	r2, r0
 800ac32:	460b      	mov	r3, r1
 800ac34:	4620      	mov	r0, r4
 800ac36:	4629      	mov	r1, r5
 800ac38:	f7f5 fce6 	bl	8000608 <__aeabi_dmul>
 800ac3c:	a341      	add	r3, pc, #260	; (adr r3, 800ad44 <__kernel_sin+0x154>)
 800ac3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac42:	4680      	mov	r8, r0
 800ac44:	4689      	mov	r9, r1
 800ac46:	4650      	mov	r0, sl
 800ac48:	4659      	mov	r1, fp
 800ac4a:	f7f5 fcdd 	bl	8000608 <__aeabi_dmul>
 800ac4e:	a33f      	add	r3, pc, #252	; (adr r3, 800ad4c <__kernel_sin+0x15c>)
 800ac50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac54:	f7f5 fb20 	bl	8000298 <__aeabi_dsub>
 800ac58:	4652      	mov	r2, sl
 800ac5a:	465b      	mov	r3, fp
 800ac5c:	f7f5 fcd4 	bl	8000608 <__aeabi_dmul>
 800ac60:	a33c      	add	r3, pc, #240	; (adr r3, 800ad54 <__kernel_sin+0x164>)
 800ac62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac66:	f7f5 fb19 	bl	800029c <__adddf3>
 800ac6a:	4652      	mov	r2, sl
 800ac6c:	465b      	mov	r3, fp
 800ac6e:	f7f5 fccb 	bl	8000608 <__aeabi_dmul>
 800ac72:	a33a      	add	r3, pc, #232	; (adr r3, 800ad5c <__kernel_sin+0x16c>)
 800ac74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac78:	f7f5 fb0e 	bl	8000298 <__aeabi_dsub>
 800ac7c:	4652      	mov	r2, sl
 800ac7e:	465b      	mov	r3, fp
 800ac80:	f7f5 fcc2 	bl	8000608 <__aeabi_dmul>
 800ac84:	a337      	add	r3, pc, #220	; (adr r3, 800ad64 <__kernel_sin+0x174>)
 800ac86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8a:	f7f5 fb07 	bl	800029c <__adddf3>
 800ac8e:	9b01      	ldr	r3, [sp, #4]
 800ac90:	4606      	mov	r6, r0
 800ac92:	460f      	mov	r7, r1
 800ac94:	b9eb      	cbnz	r3, 800acd2 <__kernel_sin+0xe2>
 800ac96:	4602      	mov	r2, r0
 800ac98:	460b      	mov	r3, r1
 800ac9a:	4650      	mov	r0, sl
 800ac9c:	4659      	mov	r1, fp
 800ac9e:	f7f5 fcb3 	bl	8000608 <__aeabi_dmul>
 800aca2:	a325      	add	r3, pc, #148	; (adr r3, 800ad38 <__kernel_sin+0x148>)
 800aca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca8:	f7f5 faf6 	bl	8000298 <__aeabi_dsub>
 800acac:	4642      	mov	r2, r8
 800acae:	464b      	mov	r3, r9
 800acb0:	f7f5 fcaa 	bl	8000608 <__aeabi_dmul>
 800acb4:	4602      	mov	r2, r0
 800acb6:	460b      	mov	r3, r1
 800acb8:	4620      	mov	r0, r4
 800acba:	4629      	mov	r1, r5
 800acbc:	f7f5 faee 	bl	800029c <__adddf3>
 800acc0:	4604      	mov	r4, r0
 800acc2:	460d      	mov	r5, r1
 800acc4:	ec45 4b10 	vmov	d0, r4, r5
 800acc8:	b003      	add	sp, #12
 800acca:	ecbd 8b04 	vpop	{d8-d9}
 800acce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acd2:	4b1b      	ldr	r3, [pc, #108]	; (800ad40 <__kernel_sin+0x150>)
 800acd4:	ec51 0b18 	vmov	r0, r1, d8
 800acd8:	2200      	movs	r2, #0
 800acda:	f7f5 fc95 	bl	8000608 <__aeabi_dmul>
 800acde:	4632      	mov	r2, r6
 800ace0:	ec41 0b19 	vmov	d9, r0, r1
 800ace4:	463b      	mov	r3, r7
 800ace6:	4640      	mov	r0, r8
 800ace8:	4649      	mov	r1, r9
 800acea:	f7f5 fc8d 	bl	8000608 <__aeabi_dmul>
 800acee:	4602      	mov	r2, r0
 800acf0:	460b      	mov	r3, r1
 800acf2:	ec51 0b19 	vmov	r0, r1, d9
 800acf6:	f7f5 facf 	bl	8000298 <__aeabi_dsub>
 800acfa:	4652      	mov	r2, sl
 800acfc:	465b      	mov	r3, fp
 800acfe:	f7f5 fc83 	bl	8000608 <__aeabi_dmul>
 800ad02:	ec53 2b18 	vmov	r2, r3, d8
 800ad06:	f7f5 fac7 	bl	8000298 <__aeabi_dsub>
 800ad0a:	a30b      	add	r3, pc, #44	; (adr r3, 800ad38 <__kernel_sin+0x148>)
 800ad0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad10:	4606      	mov	r6, r0
 800ad12:	460f      	mov	r7, r1
 800ad14:	4640      	mov	r0, r8
 800ad16:	4649      	mov	r1, r9
 800ad18:	f7f5 fc76 	bl	8000608 <__aeabi_dmul>
 800ad1c:	4602      	mov	r2, r0
 800ad1e:	460b      	mov	r3, r1
 800ad20:	4630      	mov	r0, r6
 800ad22:	4639      	mov	r1, r7
 800ad24:	f7f5 faba 	bl	800029c <__adddf3>
 800ad28:	4602      	mov	r2, r0
 800ad2a:	460b      	mov	r3, r1
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	4629      	mov	r1, r5
 800ad30:	f7f5 fab2 	bl	8000298 <__aeabi_dsub>
 800ad34:	e7c4      	b.n	800acc0 <__kernel_sin+0xd0>
 800ad36:	bf00      	nop
 800ad38:	55555549 	.word	0x55555549
 800ad3c:	3fc55555 	.word	0x3fc55555
 800ad40:	3fe00000 	.word	0x3fe00000
 800ad44:	5acfd57c 	.word	0x5acfd57c
 800ad48:	3de5d93a 	.word	0x3de5d93a
 800ad4c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ad50:	3e5ae5e6 	.word	0x3e5ae5e6
 800ad54:	57b1fe7d 	.word	0x57b1fe7d
 800ad58:	3ec71de3 	.word	0x3ec71de3
 800ad5c:	19c161d5 	.word	0x19c161d5
 800ad60:	3f2a01a0 	.word	0x3f2a01a0
 800ad64:	1110f8a6 	.word	0x1110f8a6
 800ad68:	3f811111 	.word	0x3f811111

0800ad6c <fabs>:
 800ad6c:	ec51 0b10 	vmov	r0, r1, d0
 800ad70:	ee10 2a10 	vmov	r2, s0
 800ad74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad78:	ec43 2b10 	vmov	d0, r2, r3
 800ad7c:	4770      	bx	lr
	...

0800ad80 <floor>:
 800ad80:	ec51 0b10 	vmov	r0, r1, d0
 800ad84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad88:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ad8c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ad90:	2e13      	cmp	r6, #19
 800ad92:	ee10 5a10 	vmov	r5, s0
 800ad96:	ee10 8a10 	vmov	r8, s0
 800ad9a:	460c      	mov	r4, r1
 800ad9c:	dc32      	bgt.n	800ae04 <floor+0x84>
 800ad9e:	2e00      	cmp	r6, #0
 800ada0:	da14      	bge.n	800adcc <floor+0x4c>
 800ada2:	a333      	add	r3, pc, #204	; (adr r3, 800ae70 <floor+0xf0>)
 800ada4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada8:	f7f5 fa78 	bl	800029c <__adddf3>
 800adac:	2200      	movs	r2, #0
 800adae:	2300      	movs	r3, #0
 800adb0:	f7f5 feba 	bl	8000b28 <__aeabi_dcmpgt>
 800adb4:	b138      	cbz	r0, 800adc6 <floor+0x46>
 800adb6:	2c00      	cmp	r4, #0
 800adb8:	da57      	bge.n	800ae6a <floor+0xea>
 800adba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800adbe:	431d      	orrs	r5, r3
 800adc0:	d001      	beq.n	800adc6 <floor+0x46>
 800adc2:	4c2d      	ldr	r4, [pc, #180]	; (800ae78 <floor+0xf8>)
 800adc4:	2500      	movs	r5, #0
 800adc6:	4621      	mov	r1, r4
 800adc8:	4628      	mov	r0, r5
 800adca:	e025      	b.n	800ae18 <floor+0x98>
 800adcc:	4f2b      	ldr	r7, [pc, #172]	; (800ae7c <floor+0xfc>)
 800adce:	4137      	asrs	r7, r6
 800add0:	ea01 0307 	and.w	r3, r1, r7
 800add4:	4303      	orrs	r3, r0
 800add6:	d01f      	beq.n	800ae18 <floor+0x98>
 800add8:	a325      	add	r3, pc, #148	; (adr r3, 800ae70 <floor+0xf0>)
 800adda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adde:	f7f5 fa5d 	bl	800029c <__adddf3>
 800ade2:	2200      	movs	r2, #0
 800ade4:	2300      	movs	r3, #0
 800ade6:	f7f5 fe9f 	bl	8000b28 <__aeabi_dcmpgt>
 800adea:	2800      	cmp	r0, #0
 800adec:	d0eb      	beq.n	800adc6 <floor+0x46>
 800adee:	2c00      	cmp	r4, #0
 800adf0:	bfbe      	ittt	lt
 800adf2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800adf6:	fa43 f606 	asrlt.w	r6, r3, r6
 800adfa:	19a4      	addlt	r4, r4, r6
 800adfc:	ea24 0407 	bic.w	r4, r4, r7
 800ae00:	2500      	movs	r5, #0
 800ae02:	e7e0      	b.n	800adc6 <floor+0x46>
 800ae04:	2e33      	cmp	r6, #51	; 0x33
 800ae06:	dd0b      	ble.n	800ae20 <floor+0xa0>
 800ae08:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ae0c:	d104      	bne.n	800ae18 <floor+0x98>
 800ae0e:	ee10 2a10 	vmov	r2, s0
 800ae12:	460b      	mov	r3, r1
 800ae14:	f7f5 fa42 	bl	800029c <__adddf3>
 800ae18:	ec41 0b10 	vmov	d0, r0, r1
 800ae1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae20:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ae24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae28:	fa23 f707 	lsr.w	r7, r3, r7
 800ae2c:	4207      	tst	r7, r0
 800ae2e:	d0f3      	beq.n	800ae18 <floor+0x98>
 800ae30:	a30f      	add	r3, pc, #60	; (adr r3, 800ae70 <floor+0xf0>)
 800ae32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae36:	f7f5 fa31 	bl	800029c <__adddf3>
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	f7f5 fe73 	bl	8000b28 <__aeabi_dcmpgt>
 800ae42:	2800      	cmp	r0, #0
 800ae44:	d0bf      	beq.n	800adc6 <floor+0x46>
 800ae46:	2c00      	cmp	r4, #0
 800ae48:	da02      	bge.n	800ae50 <floor+0xd0>
 800ae4a:	2e14      	cmp	r6, #20
 800ae4c:	d103      	bne.n	800ae56 <floor+0xd6>
 800ae4e:	3401      	adds	r4, #1
 800ae50:	ea25 0507 	bic.w	r5, r5, r7
 800ae54:	e7b7      	b.n	800adc6 <floor+0x46>
 800ae56:	2301      	movs	r3, #1
 800ae58:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ae5c:	fa03 f606 	lsl.w	r6, r3, r6
 800ae60:	4435      	add	r5, r6
 800ae62:	4545      	cmp	r5, r8
 800ae64:	bf38      	it	cc
 800ae66:	18e4      	addcc	r4, r4, r3
 800ae68:	e7f2      	b.n	800ae50 <floor+0xd0>
 800ae6a:	2500      	movs	r5, #0
 800ae6c:	462c      	mov	r4, r5
 800ae6e:	e7aa      	b.n	800adc6 <floor+0x46>
 800ae70:	8800759c 	.word	0x8800759c
 800ae74:	7e37e43c 	.word	0x7e37e43c
 800ae78:	bff00000 	.word	0xbff00000
 800ae7c:	000fffff 	.word	0x000fffff

0800ae80 <nan>:
 800ae80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ae88 <nan+0x8>
 800ae84:	4770      	bx	lr
 800ae86:	bf00      	nop
 800ae88:	00000000 	.word	0x00000000
 800ae8c:	7ff80000 	.word	0x7ff80000

0800ae90 <scalbn>:
 800ae90:	b570      	push	{r4, r5, r6, lr}
 800ae92:	ec55 4b10 	vmov	r4, r5, d0
 800ae96:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ae9a:	4606      	mov	r6, r0
 800ae9c:	462b      	mov	r3, r5
 800ae9e:	b99a      	cbnz	r2, 800aec8 <scalbn+0x38>
 800aea0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800aea4:	4323      	orrs	r3, r4
 800aea6:	d036      	beq.n	800af16 <scalbn+0x86>
 800aea8:	4b39      	ldr	r3, [pc, #228]	; (800af90 <scalbn+0x100>)
 800aeaa:	4629      	mov	r1, r5
 800aeac:	ee10 0a10 	vmov	r0, s0
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	f7f5 fba9 	bl	8000608 <__aeabi_dmul>
 800aeb6:	4b37      	ldr	r3, [pc, #220]	; (800af94 <scalbn+0x104>)
 800aeb8:	429e      	cmp	r6, r3
 800aeba:	4604      	mov	r4, r0
 800aebc:	460d      	mov	r5, r1
 800aebe:	da10      	bge.n	800aee2 <scalbn+0x52>
 800aec0:	a32b      	add	r3, pc, #172	; (adr r3, 800af70 <scalbn+0xe0>)
 800aec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec6:	e03a      	b.n	800af3e <scalbn+0xae>
 800aec8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800aecc:	428a      	cmp	r2, r1
 800aece:	d10c      	bne.n	800aeea <scalbn+0x5a>
 800aed0:	ee10 2a10 	vmov	r2, s0
 800aed4:	4620      	mov	r0, r4
 800aed6:	4629      	mov	r1, r5
 800aed8:	f7f5 f9e0 	bl	800029c <__adddf3>
 800aedc:	4604      	mov	r4, r0
 800aede:	460d      	mov	r5, r1
 800aee0:	e019      	b.n	800af16 <scalbn+0x86>
 800aee2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800aee6:	460b      	mov	r3, r1
 800aee8:	3a36      	subs	r2, #54	; 0x36
 800aeea:	4432      	add	r2, r6
 800aeec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800aef0:	428a      	cmp	r2, r1
 800aef2:	dd08      	ble.n	800af06 <scalbn+0x76>
 800aef4:	2d00      	cmp	r5, #0
 800aef6:	a120      	add	r1, pc, #128	; (adr r1, 800af78 <scalbn+0xe8>)
 800aef8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aefc:	da1c      	bge.n	800af38 <scalbn+0xa8>
 800aefe:	a120      	add	r1, pc, #128	; (adr r1, 800af80 <scalbn+0xf0>)
 800af00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af04:	e018      	b.n	800af38 <scalbn+0xa8>
 800af06:	2a00      	cmp	r2, #0
 800af08:	dd08      	ble.n	800af1c <scalbn+0x8c>
 800af0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af12:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800af16:	ec45 4b10 	vmov	d0, r4, r5
 800af1a:	bd70      	pop	{r4, r5, r6, pc}
 800af1c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800af20:	da19      	bge.n	800af56 <scalbn+0xc6>
 800af22:	f24c 3350 	movw	r3, #50000	; 0xc350
 800af26:	429e      	cmp	r6, r3
 800af28:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800af2c:	dd0a      	ble.n	800af44 <scalbn+0xb4>
 800af2e:	a112      	add	r1, pc, #72	; (adr r1, 800af78 <scalbn+0xe8>)
 800af30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1e2      	bne.n	800aefe <scalbn+0x6e>
 800af38:	a30f      	add	r3, pc, #60	; (adr r3, 800af78 <scalbn+0xe8>)
 800af3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3e:	f7f5 fb63 	bl	8000608 <__aeabi_dmul>
 800af42:	e7cb      	b.n	800aedc <scalbn+0x4c>
 800af44:	a10a      	add	r1, pc, #40	; (adr r1, 800af70 <scalbn+0xe0>)
 800af46:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d0b8      	beq.n	800aec0 <scalbn+0x30>
 800af4e:	a10e      	add	r1, pc, #56	; (adr r1, 800af88 <scalbn+0xf8>)
 800af50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af54:	e7b4      	b.n	800aec0 <scalbn+0x30>
 800af56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800af5a:	3236      	adds	r2, #54	; 0x36
 800af5c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800af60:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800af64:	4620      	mov	r0, r4
 800af66:	4b0c      	ldr	r3, [pc, #48]	; (800af98 <scalbn+0x108>)
 800af68:	2200      	movs	r2, #0
 800af6a:	e7e8      	b.n	800af3e <scalbn+0xae>
 800af6c:	f3af 8000 	nop.w
 800af70:	c2f8f359 	.word	0xc2f8f359
 800af74:	01a56e1f 	.word	0x01a56e1f
 800af78:	8800759c 	.word	0x8800759c
 800af7c:	7e37e43c 	.word	0x7e37e43c
 800af80:	8800759c 	.word	0x8800759c
 800af84:	fe37e43c 	.word	0xfe37e43c
 800af88:	c2f8f359 	.word	0xc2f8f359
 800af8c:	81a56e1f 	.word	0x81a56e1f
 800af90:	43500000 	.word	0x43500000
 800af94:	ffff3cb0 	.word	0xffff3cb0
 800af98:	3c900000 	.word	0x3c900000

0800af9c <_init>:
 800af9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af9e:	bf00      	nop
 800afa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afa2:	bc08      	pop	{r3}
 800afa4:	469e      	mov	lr, r3
 800afa6:	4770      	bx	lr

0800afa8 <_fini>:
 800afa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afaa:	bf00      	nop
 800afac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afae:	bc08      	pop	{r3}
 800afb0:	469e      	mov	lr, r3
 800afb2:	4770      	bx	lr
