

================================================================
== Vivado HLS Report for 'accumulateHW'
================================================================
* Date:           Sat Sep  1 00:00:01 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.01|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   11|    1|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- accumulateHW_label1  |    4|    4|         1|          -|          -|     4|    no    |
        |- accumulateHW_label2  |    4|    4|         1|          -|          -|     4|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (pol_read)
	4  / (!pol_read)
2 --> 
	3  / true
3 --> 
	3  / (!exitcond3)
	4  / (exitcond3)
4 --> 
	4  / (pol_read & !exitcond)

* FSM state operations: 

 <State 1> : 7.01ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pol_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pol) nounwind"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %pol_read, label %1, label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:21]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i16 %x_read to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%glPLActiveSliceIdx_V_2 = load i2* @glPLActiveSliceIdx_V, align 1" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %glPLActiveSliceIdx_V_2, i8 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_32 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %glPLActiveSliceIdx_V_2, i4 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_33 to i11" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_34 = sub i11 %p_shl_cast, %p_shl1_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_35 = add i11 %tmp, %tmp_34" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i11 %tmp_35 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%glPLSlices_V_addr = getelementptr [720 x i720]* @glPLSlices_V, i64 0, i64 %tmp_41_cast" [abmofParseEvents/src/abmof_hw_accel.cpp:26]
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%tmpData_V_1 = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 720> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i16 %y_read to i15"

 <State 2> : 3.25ns
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%tmpData_V_1 = load i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:26]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 720> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i15.i2(i15 %tmp_36, i2 0)" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:27]

 <State 3> : 2.11ns
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i4 [ undef, %1 ], [ %p_Result_s, %3 ]"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%yIndex = phi i3 [ 0, %1 ], [ %yIndex_2, %3 ]"
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %yIndex, -4" [abmofParseEvents/src/abmof_hw_accel.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%yIndex_2 = add i3 %yIndex, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:27]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %3" [abmofParseEvents/src/abmof_hw_accel.cpp:27]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:28]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bvh_d_index = zext i3 %yIndex to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%index_assign_cast = zext i3 %yIndex to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 33 [1/1] (2.10ns)   --->   "%bvh_d_index_2 = add i17 %index_assign_cast, %tmp_s" [abmofParseEvents/src/abmof_hw_accel.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%index_assign_2_cast = zext i17 %bvh_d_index_2 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Repl2_s = call i1 @_ssdm_op_BitSelect.i1.i720.i32(i720 %tmpData_V_1, i32 %index_assign_2_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%val_assign_cast = zext i1 %p_Repl2_s to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_BitSet.i4.i4.i32.i64(i4 %p_Val2_4, i32 %bvh_d_index, i64 %val_assign_cast)" [abmofParseEvents/src/abmof_hw_accel.cpp:29]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %2" [abmofParseEvents/src/abmof_hw_accel.cpp:27]
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%tmpTmpData_V = add i4 %p_Val2_4, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:32]

 <State 4> : 3.25ns
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i720 [ %tmpData_V_1, %4 ], [ %p_Result_2, %6 ]"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%yIndex1 = phi i3 [ 0, %4 ], [ %yIndex_3, %6 ]"
ST_4 : Operation 43 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %yIndex1, -4" [abmofParseEvents/src/abmof_hw_accel.cpp:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_4 : Operation 45 [1/1] (1.65ns)   --->   "%yIndex_3 = add i3 %yIndex1, 1" [abmofParseEvents/src/abmof_hw_accel.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [abmofParseEvents/src/abmof_hw_accel.cpp:32]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str5) nounwind" [abmofParseEvents/src/abmof_hw_accel.cpp:33]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bvh_d_index_4 = zext i3 %yIndex1 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%index_assign_4_cast = zext i3 %yIndex1 to i17" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 50 [1/1] (2.10ns)   --->   "%bvh_d_index_3 = add i17 %index_assign_4_cast, %tmp_s" [abmofParseEvents/src/abmof_hw_accel.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%index_assign_3_cast = zext i17 %bvh_d_index_3 to i32" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmpTmpData_V, i32 %bvh_d_index_4)" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Repl2_2 = zext i1 %tmp_39 to i64" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_2 = call i720 @_ssdm_op_BitSet.i720.i720.i32.i64(i720 %p_Val2_6, i32 %index_assign_3_cast, i64 %p_Repl2_2)" [abmofParseEvents/src/abmof_hw_accel.cpp:34]
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %5" [abmofParseEvents/src/abmof_hw_accel.cpp:32]
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i720 %p_Val2_6, i720* %glPLSlices_V_addr, align 16" [abmofParseEvents/src/abmof_hw_accel.cpp:36]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 720> <Depth = 720> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge" [abmofParseEvents/src/abmof_hw_accel.cpp:37]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [abmofParseEvents/src/abmof_hw_accel.cpp:38]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 7.01ns
The critical path consists of the following:
	wire read on port 'x' [8]  (0 ns)
	'add' operation ('tmp_35', abmofParseEvents/src/abmof_hw_accel.cpp:26) [18]  (3.76 ns)
	'getelementptr' operation ('glPLSlices_V_addr', abmofParseEvents/src/abmof_hw_accel.cpp:26) [20]  (0 ns)
	'load' operation ('tmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:26) on array 'glPLSlices_V' [21]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:26) on array 'glPLSlices_V' [21]  (3.25 ns)

 <State 3>: 2.11ns
The critical path consists of the following:
	'phi' operation ('yIndex') with incoming values : ('yIndex', abmofParseEvents/src/abmof_hw_accel.cpp:27) [27]  (0 ns)
	'add' operation ('index', abmofParseEvents/src/abmof_hw_accel.cpp:29) [36]  (2.11 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('tmpData.V', abmofParseEvents/src/abmof_hw_accel.cpp:26) ('__Result__', abmofParseEvents/src/abmof_hw_accel.cpp:34) [46]  (0 ns)
	'store' operation (abmofParseEvents/src/abmof_hw_accel.cpp:36) of variable '__Result__' on array 'glPLSlices_V' [63]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
