// Seed: 3396067991
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_4 = 1;
  wire [-1  !==  1 'h0 : -1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd18
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [1 : -1] id_8 = id_1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  logic [7:0] id_9;
  assign id_9[id_1] = 1 ~^ -1;
  assign id_8 = id_6;
endmodule
