#This file lists all libraries in the project.

#Syntax:
#
#    design_library('library_name')
#
# where library_name is the name of a VHDL/Verilog library, which is normally placed in a folder of the same name under src/design
#
#    testbench_library('testbench_name')
#
# where testbench_name is the name of a testbench library, which is normally placed in a folder of the same name under src/testbench