module flipflop(
						input 	clk,
						input 	rst,
						input 	D,
						input 	Q);
always @ (posedge clk)
	if (rst)
		Q<=0;
		else
		Q<= D;
endmodule
