// Seed: 1574213475
module module_0;
  wire id_1;
  ;
  logic id_2;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wire  id_3,
    input  wand  id_4,
    input  wand  id_5,
    output logic id_6,
    output logic id_7,
    output wire  id_8,
    input  uwire id_9,
    output uwire id_10,
    input  uwire id_11
);
  always @(1 or posedge 1'd0) id_7 = -1;
  module_0 modCall_1 ();
  bit id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_14 = -1;
  always @(-1 or posedge id_20) begin : LABEL_0
    if ((1)) begin : LABEL_1
      if (-1) id_6 <= 1;
      id_19 = 1'b0;
    end
  end
endmodule
