<stg><name>sigm</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:0 %x_read_1 = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_read

]]></Node>
<StgValue><ssdm name="x_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:1 %icmp_ln7 = icmp_eq  i22 %x_read_1, i22 0

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="22" op_0_bw="22" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:2 %tmp = partselect i22 @llvm.part.select.i22, i22 %x_read_1, i32 21, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="22">
<![CDATA[
entry_ifconv:3 %tmp_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 1, i22 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="23">
<![CDATA[
entry_ifconv:4 %sext_ln7 = sext i23 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
entry_ifconv:5 %tmp_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln7, i1 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:6 %sub_ln7 = sub i32 22, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="22" op_0_bw="32">
<![CDATA[
entry_ifconv:7 %trunc_ln7 = trunc i32 %sub_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:8 %add_ln7 = add i32 %sub_ln7, i32 4294967243

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:9 %tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln7, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry_ifconv:10 %icmp_ln7_1 = icmp_sgt  i31 %tmp_3, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32">
<![CDATA[
entry_ifconv:11 %trunc_ln7_1 = trunc i32 %sub_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:12 %sub_ln7_3 = sub i5 12, i5 %trunc_ln7_1

]]></Node>
<StgValue><ssdm name="sub_ln7_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="22" op_0_bw="5">
<![CDATA[
entry_ifconv:13 %zext_ln7_5 = zext i5 %sub_ln7_3

]]></Node>
<StgValue><ssdm name="zext_ln7_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:14 %lshr_ln7_2 = lshr i22 4194303, i22 %zext_ln7_5

]]></Node>
<StgValue><ssdm name="lshr_ln7_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:15 %and_ln7_3 = and i22 %x_read_1, i22 %lshr_ln7_2

]]></Node>
<StgValue><ssdm name="and_ln7_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:16 %icmp_ln7_2 = icmp_ne  i22 %and_ln7_3, i22 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %and_ln7 = and i1 %icmp_ln7_1, i1 %icmp_ln7_2

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:19 %xor_ln7 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry_ifconv:20 %add_ln7_1 = add i22 %trunc_ln7, i22 4194251

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry_ifconv:21 %bit_select_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i22, i22 %x_read_1, i22 %add_ln7_1

]]></Node>
<StgValue><ssdm name="bit_select_i_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %and_ln7_1 = and i1 %bit_select_i_i_i, i1 %xor_ln7

]]></Node>
<StgValue><ssdm name="and_ln7_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %or_ln7_1 = or i1 %and_ln7_1, i1 %and_ln7

]]></Node>
<StgValue><ssdm name="or_ln7_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:24 %or_ln7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln7_1

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="22">
<![CDATA[
entry_ifconv:25 %zext_ln7 = zext i22 %x_read_1

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:26 %icmp_ln7_3 = icmp_sgt  i32 %add_ln7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:27 %add_ln7_2 = add i32 %sub_ln7, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln7_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:28 %zext_ln7_1 = zext i32 %add_ln7_2

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:29 %lshr_ln7 = lshr i64 %zext_ln7, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:30 %sub_ln7_1 = sub i32 54, i32 %sub_ln7

]]></Node>
<StgValue><ssdm name="sub_ln7_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
entry_ifconv:31 %zext_ln7_2 = zext i32 %sub_ln7_1

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:32 %shl_ln7 = shl i64 %zext_ln7, i64 %zext_ln7_2

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:33 %select_ln7 = select i1 %icmp_ln7_3, i64 %lshr_ln7, i64 %shl_ln7

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="2">
<![CDATA[
entry_ifconv:34 %zext_ln7_3 = zext i2 %or_ln7

]]></Node>
<StgValue><ssdm name="zext_ln7_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:35 %add_ln7_3 = add i64 %select_ln7, i64 %zext_ln7_3

]]></Node>
<StgValue><ssdm name="add_ln7_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %lshr_ln7_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln7_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln7_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:37 %zext_ln7_4 = zext i63 %lshr_ln7_1

]]></Node>
<StgValue><ssdm name="zext_ln7_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:38 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln7_3, i32 54

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:39 %select_ln7_1 = select i1 %tmp_9, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln7_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:40 %trunc_ln7_2 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln7_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:41 %sub_ln7_2 = sub i11 5, i11 %trunc_ln7_2

]]></Node>
<StgValue><ssdm name="sub_ln7_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:42 %add_ln7_4 = add i11 %select_ln7_1, i11 %sub_ln7_2

]]></Node>
<StgValue><ssdm name="add_ln7_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
entry_ifconv:43 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %add_ln7_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry_ifconv:44 %LD = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln7_4, i12 %tmp_5, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:45 %bitcast_ln756 = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="bitcast_ln756"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %trunc_ln7_3 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %add_ln7_3, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln7_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:47 %icmp_ln7_4 = icmp_ne  i11 %add_ln7_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln7_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
entry_ifconv:48 %icmp_ln7_5 = icmp_eq  i52 %trunc_ln7_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %or_ln7_2 = or i1 %icmp_ln7_5, i1 %icmp_ln7_4

]]></Node>
<StgValue><ssdm name="or_ln7_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:50 %tmp_4 = fcmp_ogt  i64 %bitcast_ln756, i64 -0.5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %and_ln7_2 = and i1 %or_ln7_2, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln7_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:52 %tmp_6 = fcmp_ogt  i64 %bitcast_ln756, i64 0.5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %and_ln10 = and i1 %or_ln7_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:54 %tmp_7 = fcmp_olt  i64 %bitcast_ln756, i64 -0.5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %and_ln13 = and i1 %or_ln7_2, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %or_ln13 = or i1 %icmp_ln7, i1 %and_ln13

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry_ifconv:57 %select_ln13 = select i1 %or_ln13, i22 0, i22 131072

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %or_ln13_1 = or i1 %or_ln13, i1 %and_ln10

]]></Node>
<StgValue><ssdm name="or_ln13_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry_ifconv:59 %select_ln13_1 = select i1 %and_ln7_2, i22 0, i22 %x_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
entry_ifconv:60 %select_ln13_2 = select i1 %or_ln13_1, i22 %select_ln13, i22 %select_ln13_1

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="22">
<![CDATA[
entry_ifconv:61 %ret_ln17 = ret i22 %select_ln13_2

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
