[INF:CM0023] Creating log file ../../build/regression/Event/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<19> s<18> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<t> u<2> t<StringConst> p<3> l<1:8> el<1:9>
n<> u<3> t<Module_ansi_header> p<16> c<1> s<15> l<1:1> el<1:10>
n<> u<4> t<Event_type> p<5> l<2:5> el<2:10>
n<> u<5> t<Data_type> p<9> c<4> s<8> l<2:5> el<2:10>
n<e> u<6> t<StringConst> p<7> l<2:11> el<2:12>
n<> u<7> t<Variable_decl_assignment> p<8> c<6> l<2:11> el<2:12>
n<> u<8> t<List_of_variable_decl_assignments> p<9> c<7> l<2:11> el<2:12>
n<> u<9> t<Variable_declaration> p<10> c<5> l<2:5> el<2:13>
n<> u<10> t<Data_declaration> p<11> c<9> l<2:5> el<2:13>
n<> u<11> t<Package_or_generate_item_declaration> p<12> c<10> l<2:5> el<2:13>
n<> u<12> t<Module_or_generate_item_declaration> p<13> c<11> l<2:5> el<2:13>
n<> u<13> t<Module_common_item> p<14> c<12> l<2:5> el<2:13>
n<> u<14> t<Module_or_generate_item> p<15> c<13> l<2:5> el<2:13>
n<> u<15> t<Non_port_module_item> p<16> c<14> l<2:5> el<2:13>
n<> u<16> t<Module_declaration> p<17> c<3> l<1:1> el<3:10>
n<> u<17> t<Description> p<18> c<16> l<1:1> el<3:10>
n<> u<18> t<Source_text> p<19> c<17> l<1:1> el<3:10>
n<> u<19> t<Top_level_rule> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Event/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Event/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Event/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t)
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module: work@t (work@t) dut.sv:1:1: , endln:3:10, parent:work@t
  |vpiFullName:work@t
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.e), line:2:11, endln:2:12, parent:work@t
    |vpiName:e
    |vpiFullName:work@t.e
|uhdmtopModules:
\_module: work@t (work@t) dut.sv:1:1: , endln:3:10
  |vpiName:work@t
  |vpiNamedEvent:
  \_named_event: (work@t.e), line:2:11, endln:2:12, parent:work@t
    |vpiName:e
    |vpiFullName:work@t.e
  |vpiDefName:work@t
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Event/dut.sv | ${SURELOG_DIR}/build/regression/Event/roundtrip/dut_000.sv | 0 | 3 | 

