

================================================================
== Vivado HLS Report for 'hardware_accelerator'
================================================================
* Date:           Mon Jun 24 18:47:13 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        combined_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.789|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+----------+--------------------+-----------+-----------+--------+----------+
        |                |       Latency      |      Iteration     |  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |    max   |       Latency      |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+----------+--------------------+-----------+-----------+--------+----------+
        |- LOOP_1        |     1568|      1568|                   2|          -|          -|     784|    no    |
        |- LOOP_2        |        ?|         ?|     2 ~ 473502     |          -|          -|       ?|    no    |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        | + LOOP_4       |      784|       784|                   2|          1|          1|     784|    yes   |
        | + LOOP_5       |     3930|      3930|                  16|          5|          1|     784|    yes   |
        |- LOOP_6        |        ?|         ?|                   3|          -|          -|       ?|    no    |
        |- LOOP_11       |   157000|    157000|                1570|          -|          -|     100|    no    |
        | + LOOP_22      |     1568|      1568|                   2|          -|          -|     784|    no    |
        |- LOOP_33       |        ?|         ?|                   2|          -|          -|       ?|    no    |
        |- LOOP_44       |        ?|         ?| 1259173 ~ 12589003 |          -|          -|       ?|    no    |
        | + LOOP_44.1    |     1570|     15700|                1570|          -|          -| 1 ~ 10 |    no    |
        |  ++ LOOP_55    |     1568|      1568|                   2|          -|          -|     784|    no    |
        | + LOOP_66      |  1257600|  12573300|   12576 ~ 125733   |          -|          -|     100|    no    |
        |  ++ LOOP_77    |    12573|    125730|               12573|          -|          -| 1 ~ 10 |    no    |
        |   +++ LOOP_99  |    12544|     12544|                  16|          -|          -|     784|    no    |
        |- LOOP_88       |      300|       300|                   3|          -|          -|     100|    no    |
        +----------------+---------+----------+--------------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 5, depth = 16
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 5, depth = 16
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 5, depth = 16
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 5, depth = 16
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 5, depth = 16
  * Pipeline-10: initiation interval (II) = 1, depth = 2
  * Pipeline-11: initiation interval (II) = 5, depth = 16
  * Pipeline-12: initiation interval (II) = 1, depth = 2
  * Pipeline-13: initiation interval (II) = 5, depth = 16
  * Pipeline-14: initiation interval (II) = 1, depth = 2
  * Pipeline-15: initiation interval (II) = 5, depth = 16
  * Pipeline-16: initiation interval (II) = 1, depth = 2
  * Pipeline-17: initiation interval (II) = 5, depth = 16
  * Pipeline-18: initiation interval (II) = 1, depth = 2
  * Pipeline-19: initiation interval (II) = 5, depth = 16
  * Pipeline-20: initiation interval (II) = 1, depth = 2
  * Pipeline-21: initiation interval (II) = 5, depth = 16
  * Pipeline-22: initiation interval (II) = 1, depth = 2
  * Pipeline-23: initiation interval (II) = 5, depth = 16
  * Pipeline-24: initiation interval (II) = 1, depth = 2
  * Pipeline-25: initiation interval (II) = 5, depth = 16
  * Pipeline-26: initiation interval (II) = 1, depth = 2
  * Pipeline-27: initiation interval (II) = 5, depth = 16
  * Pipeline-28: initiation interval (II) = 1, depth = 2
  * Pipeline-29: initiation interval (II) = 5, depth = 16
  * Pipeline-30: initiation interval (II) = 1, depth = 2
  * Pipeline-31: initiation interval (II) = 5, depth = 16
  * Pipeline-32: initiation interval (II) = 1, depth = 2
  * Pipeline-33: initiation interval (II) = 5, depth = 16
  * Pipeline-34: initiation interval (II) = 1, depth = 2
  * Pipeline-35: initiation interval (II) = 5, depth = 16
  * Pipeline-36: initiation interval (II) = 1, depth = 2
  * Pipeline-37: initiation interval (II) = 5, depth = 16
  * Pipeline-38: initiation interval (II) = 1, depth = 2
  * Pipeline-39: initiation interval (II) = 5, depth = 16
  * Pipeline-40: initiation interval (II) = 1, depth = 2
  * Pipeline-41: initiation interval (II) = 5, depth = 16
  * Pipeline-42: initiation interval (II) = 1, depth = 2
  * Pipeline-43: initiation interval (II) = 5, depth = 16
  * Pipeline-44: initiation interval (II) = 1, depth = 2
  * Pipeline-45: initiation interval (II) = 5, depth = 16
  * Pipeline-46: initiation interval (II) = 1, depth = 2
  * Pipeline-47: initiation interval (II) = 5, depth = 16
  * Pipeline-48: initiation interval (II) = 1, depth = 2
  * Pipeline-49: initiation interval (II) = 5, depth = 16
  * Pipeline-50: initiation interval (II) = 1, depth = 2
  * Pipeline-51: initiation interval (II) = 5, depth = 16
  * Pipeline-52: initiation interval (II) = 1, depth = 2
  * Pipeline-53: initiation interval (II) = 5, depth = 16
  * Pipeline-54: initiation interval (II) = 1, depth = 2
  * Pipeline-55: initiation interval (II) = 5, depth = 16
  * Pipeline-56: initiation interval (II) = 1, depth = 2
  * Pipeline-57: initiation interval (II) = 5, depth = 16
  * Pipeline-58: initiation interval (II) = 1, depth = 2
  * Pipeline-59: initiation interval (II) = 5, depth = 16
  * Pipeline-60: initiation interval (II) = 1, depth = 2
  * Pipeline-61: initiation interval (II) = 5, depth = 16
  * Pipeline-62: initiation interval (II) = 1, depth = 2
  * Pipeline-63: initiation interval (II) = 5, depth = 16
  * Pipeline-64: initiation interval (II) = 1, depth = 2
  * Pipeline-65: initiation interval (II) = 5, depth = 16
  * Pipeline-66: initiation interval (II) = 1, depth = 2
  * Pipeline-67: initiation interval (II) = 5, depth = 16
  * Pipeline-68: initiation interval (II) = 1, depth = 2
  * Pipeline-69: initiation interval (II) = 5, depth = 16
  * Pipeline-70: initiation interval (II) = 1, depth = 2
  * Pipeline-71: initiation interval (II) = 5, depth = 16
  * Pipeline-72: initiation interval (II) = 1, depth = 2
  * Pipeline-73: initiation interval (II) = 5, depth = 16
  * Pipeline-74: initiation interval (II) = 1, depth = 2
  * Pipeline-75: initiation interval (II) = 5, depth = 16
  * Pipeline-76: initiation interval (II) = 1, depth = 2
  * Pipeline-77: initiation interval (II) = 5, depth = 16
  * Pipeline-78: initiation interval (II) = 1, depth = 2
  * Pipeline-79: initiation interval (II) = 5, depth = 16
  * Pipeline-80: initiation interval (II) = 1, depth = 2
  * Pipeline-81: initiation interval (II) = 5, depth = 16
  * Pipeline-82: initiation interval (II) = 1, depth = 2
  * Pipeline-83: initiation interval (II) = 5, depth = 16
  * Pipeline-84: initiation interval (II) = 1, depth = 2
  * Pipeline-85: initiation interval (II) = 5, depth = 16
  * Pipeline-86: initiation interval (II) = 1, depth = 2
  * Pipeline-87: initiation interval (II) = 5, depth = 16
  * Pipeline-88: initiation interval (II) = 1, depth = 2
  * Pipeline-89: initiation interval (II) = 5, depth = 16
  * Pipeline-90: initiation interval (II) = 1, depth = 2
  * Pipeline-91: initiation interval (II) = 5, depth = 16
  * Pipeline-92: initiation interval (II) = 1, depth = 2
  * Pipeline-93: initiation interval (II) = 5, depth = 16
  * Pipeline-94: initiation interval (II) = 1, depth = 2
  * Pipeline-95: initiation interval (II) = 5, depth = 16
  * Pipeline-96: initiation interval (II) = 1, depth = 2
  * Pipeline-97: initiation interval (II) = 5, depth = 16
  * Pipeline-98: initiation interval (II) = 1, depth = 2
  * Pipeline-99: initiation interval (II) = 5, depth = 16
  * Pipeline-100: initiation interval (II) = 1, depth = 2
  * Pipeline-101: initiation interval (II) = 5, depth = 16
  * Pipeline-102: initiation interval (II) = 1, depth = 2
  * Pipeline-103: initiation interval (II) = 5, depth = 16
  * Pipeline-104: initiation interval (II) = 1, depth = 2
  * Pipeline-105: initiation interval (II) = 5, depth = 16
  * Pipeline-106: initiation interval (II) = 1, depth = 2
  * Pipeline-107: initiation interval (II) = 5, depth = 16
  * Pipeline-108: initiation interval (II) = 1, depth = 2
  * Pipeline-109: initiation interval (II) = 5, depth = 16
  * Pipeline-110: initiation interval (II) = 1, depth = 2
  * Pipeline-111: initiation interval (II) = 5, depth = 16
  * Pipeline-112: initiation interval (II) = 1, depth = 2
  * Pipeline-113: initiation interval (II) = 5, depth = 16
  * Pipeline-114: initiation interval (II) = 1, depth = 2
  * Pipeline-115: initiation interval (II) = 5, depth = 16
  * Pipeline-116: initiation interval (II) = 1, depth = 2
  * Pipeline-117: initiation interval (II) = 5, depth = 16
  * Pipeline-118: initiation interval (II) = 1, depth = 2
  * Pipeline-119: initiation interval (II) = 5, depth = 16
  * Pipeline-120: initiation interval (II) = 1, depth = 2
  * Pipeline-121: initiation interval (II) = 5, depth = 16
  * Pipeline-122: initiation interval (II) = 1, depth = 2
  * Pipeline-123: initiation interval (II) = 5, depth = 16
  * Pipeline-124: initiation interval (II) = 1, depth = 2
  * Pipeline-125: initiation interval (II) = 5, depth = 16
  * Pipeline-126: initiation interval (II) = 1, depth = 2
  * Pipeline-127: initiation interval (II) = 5, depth = 16
  * Pipeline-128: initiation interval (II) = 1, depth = 2
  * Pipeline-129: initiation interval (II) = 5, depth = 16
  * Pipeline-130: initiation interval (II) = 1, depth = 2
  * Pipeline-131: initiation interval (II) = 5, depth = 16
  * Pipeline-132: initiation interval (II) = 1, depth = 2
  * Pipeline-133: initiation interval (II) = 5, depth = 16
  * Pipeline-134: initiation interval (II) = 1, depth = 2
  * Pipeline-135: initiation interval (II) = 5, depth = 16
  * Pipeline-136: initiation interval (II) = 1, depth = 2
  * Pipeline-137: initiation interval (II) = 5, depth = 16
  * Pipeline-138: initiation interval (II) = 1, depth = 2
  * Pipeline-139: initiation interval (II) = 5, depth = 16
  * Pipeline-140: initiation interval (II) = 1, depth = 2
  * Pipeline-141: initiation interval (II) = 5, depth = 16
  * Pipeline-142: initiation interval (II) = 1, depth = 2
  * Pipeline-143: initiation interval (II) = 5, depth = 16
  * Pipeline-144: initiation interval (II) = 1, depth = 2
  * Pipeline-145: initiation interval (II) = 5, depth = 16
  * Pipeline-146: initiation interval (II) = 1, depth = 2
  * Pipeline-147: initiation interval (II) = 5, depth = 16
  * Pipeline-148: initiation interval (II) = 1, depth = 2
  * Pipeline-149: initiation interval (II) = 5, depth = 16
  * Pipeline-150: initiation interval (II) = 1, depth = 2
  * Pipeline-151: initiation interval (II) = 5, depth = 16
  * Pipeline-152: initiation interval (II) = 1, depth = 2
  * Pipeline-153: initiation interval (II) = 5, depth = 16
  * Pipeline-154: initiation interval (II) = 1, depth = 2
  * Pipeline-155: initiation interval (II) = 5, depth = 16
  * Pipeline-156: initiation interval (II) = 1, depth = 2
  * Pipeline-157: initiation interval (II) = 5, depth = 16
  * Pipeline-158: initiation interval (II) = 1, depth = 2
  * Pipeline-159: initiation interval (II) = 5, depth = 16
  * Pipeline-160: initiation interval (II) = 1, depth = 2
  * Pipeline-161: initiation interval (II) = 5, depth = 16
  * Pipeline-162: initiation interval (II) = 1, depth = 2
  * Pipeline-163: initiation interval (II) = 5, depth = 16
  * Pipeline-164: initiation interval (II) = 1, depth = 2
  * Pipeline-165: initiation interval (II) = 5, depth = 16
  * Pipeline-166: initiation interval (II) = 1, depth = 2
  * Pipeline-167: initiation interval (II) = 5, depth = 16
  * Pipeline-168: initiation interval (II) = 1, depth = 2
  * Pipeline-169: initiation interval (II) = 5, depth = 16
  * Pipeline-170: initiation interval (II) = 1, depth = 2
  * Pipeline-171: initiation interval (II) = 5, depth = 16
  * Pipeline-172: initiation interval (II) = 1, depth = 2
  * Pipeline-173: initiation interval (II) = 5, depth = 16
  * Pipeline-174: initiation interval (II) = 1, depth = 2
  * Pipeline-175: initiation interval (II) = 5, depth = 16
  * Pipeline-176: initiation interval (II) = 1, depth = 2
  * Pipeline-177: initiation interval (II) = 5, depth = 16
  * Pipeline-178: initiation interval (II) = 1, depth = 2
  * Pipeline-179: initiation interval (II) = 5, depth = 16
  * Pipeline-180: initiation interval (II) = 1, depth = 2
  * Pipeline-181: initiation interval (II) = 5, depth = 16
  * Pipeline-182: initiation interval (II) = 1, depth = 2
  * Pipeline-183: initiation interval (II) = 5, depth = 16
  * Pipeline-184: initiation interval (II) = 1, depth = 2
  * Pipeline-185: initiation interval (II) = 5, depth = 16
  * Pipeline-186: initiation interval (II) = 1, depth = 2
  * Pipeline-187: initiation interval (II) = 5, depth = 16
  * Pipeline-188: initiation interval (II) = 1, depth = 2
  * Pipeline-189: initiation interval (II) = 5, depth = 16
  * Pipeline-190: initiation interval (II) = 1, depth = 2
  * Pipeline-191: initiation interval (II) = 5, depth = 16
  * Pipeline-192: initiation interval (II) = 1, depth = 2
  * Pipeline-193: initiation interval (II) = 5, depth = 16
  * Pipeline-194: initiation interval (II) = 1, depth = 2
  * Pipeline-195: initiation interval (II) = 5, depth = 16
  * Pipeline-196: initiation interval (II) = 1, depth = 2
  * Pipeline-197: initiation interval (II) = 5, depth = 16
  * Pipeline-198: initiation interval (II) = 1, depth = 2
  * Pipeline-199: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3766
* Pipeline : 200
  Pipeline-0 : II = 1, D = 2, States = { 63 64 }
  Pipeline-1 : II = 5, D = 16, States = { 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
  Pipeline-2 : II = 1, D = 2, States = { 100 101 }
  Pipeline-3 : II = 5, D = 16, States = { 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 }
  Pipeline-4 : II = 1, D = 2, States = { 137 138 }
  Pipeline-5 : II = 5, D = 16, States = { 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 }
  Pipeline-6 : II = 1, D = 2, States = { 174 175 }
  Pipeline-7 : II = 5, D = 16, States = { 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 }
  Pipeline-8 : II = 1, D = 2, States = { 211 212 }
  Pipeline-9 : II = 5, D = 16, States = { 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 }
  Pipeline-10 : II = 1, D = 2, States = { 248 249 }
  Pipeline-11 : II = 5, D = 16, States = { 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 }
  Pipeline-12 : II = 1, D = 2, States = { 285 286 }
  Pipeline-13 : II = 5, D = 16, States = { 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 }
  Pipeline-14 : II = 1, D = 2, States = { 322 323 }
  Pipeline-15 : II = 5, D = 16, States = { 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 }
  Pipeline-16 : II = 1, D = 2, States = { 359 360 }
  Pipeline-17 : II = 5, D = 16, States = { 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 }
  Pipeline-18 : II = 1, D = 2, States = { 396 397 }
  Pipeline-19 : II = 5, D = 16, States = { 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 }
  Pipeline-20 : II = 1, D = 2, States = { 433 434 }
  Pipeline-21 : II = 5, D = 16, States = { 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 }
  Pipeline-22 : II = 1, D = 2, States = { 470 471 }
  Pipeline-23 : II = 5, D = 16, States = { 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 }
  Pipeline-24 : II = 1, D = 2, States = { 507 508 }
  Pipeline-25 : II = 5, D = 16, States = { 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 }
  Pipeline-26 : II = 1, D = 2, States = { 544 545 }
  Pipeline-27 : II = 5, D = 16, States = { 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 }
  Pipeline-28 : II = 1, D = 2, States = { 581 582 }
  Pipeline-29 : II = 5, D = 16, States = { 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 }
  Pipeline-30 : II = 1, D = 2, States = { 618 619 }
  Pipeline-31 : II = 5, D = 16, States = { 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 }
  Pipeline-32 : II = 1, D = 2, States = { 655 656 }
  Pipeline-33 : II = 5, D = 16, States = { 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 }
  Pipeline-34 : II = 1, D = 2, States = { 692 693 }
  Pipeline-35 : II = 5, D = 16, States = { 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 }
  Pipeline-36 : II = 1, D = 2, States = { 729 730 }
  Pipeline-37 : II = 5, D = 16, States = { 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 }
  Pipeline-38 : II = 1, D = 2, States = { 766 767 }
  Pipeline-39 : II = 5, D = 16, States = { 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 }
  Pipeline-40 : II = 1, D = 2, States = { 803 804 }
  Pipeline-41 : II = 5, D = 16, States = { 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 }
  Pipeline-42 : II = 1, D = 2, States = { 840 841 }
  Pipeline-43 : II = 5, D = 16, States = { 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 }
  Pipeline-44 : II = 1, D = 2, States = { 877 878 }
  Pipeline-45 : II = 5, D = 16, States = { 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 }
  Pipeline-46 : II = 1, D = 2, States = { 914 915 }
  Pipeline-47 : II = 5, D = 16, States = { 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 }
  Pipeline-48 : II = 1, D = 2, States = { 951 952 }
  Pipeline-49 : II = 5, D = 16, States = { 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 }
  Pipeline-50 : II = 1, D = 2, States = { 988 989 }
  Pipeline-51 : II = 5, D = 16, States = { 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 }
  Pipeline-52 : II = 1, D = 2, States = { 1025 1026 }
  Pipeline-53 : II = 5, D = 16, States = { 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 }
  Pipeline-54 : II = 1, D = 2, States = { 1062 1063 }
  Pipeline-55 : II = 5, D = 16, States = { 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 }
  Pipeline-56 : II = 1, D = 2, States = { 1099 1100 }
  Pipeline-57 : II = 5, D = 16, States = { 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 }
  Pipeline-58 : II = 1, D = 2, States = { 1136 1137 }
  Pipeline-59 : II = 5, D = 16, States = { 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 }
  Pipeline-60 : II = 1, D = 2, States = { 1173 1174 }
  Pipeline-61 : II = 5, D = 16, States = { 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 }
  Pipeline-62 : II = 1, D = 2, States = { 1210 1211 }
  Pipeline-63 : II = 5, D = 16, States = { 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 }
  Pipeline-64 : II = 1, D = 2, States = { 1247 1248 }
  Pipeline-65 : II = 5, D = 16, States = { 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 }
  Pipeline-66 : II = 1, D = 2, States = { 1284 1285 }
  Pipeline-67 : II = 5, D = 16, States = { 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 }
  Pipeline-68 : II = 1, D = 2, States = { 1321 1322 }
  Pipeline-69 : II = 5, D = 16, States = { 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 }
  Pipeline-70 : II = 1, D = 2, States = { 1358 1359 }
  Pipeline-71 : II = 5, D = 16, States = { 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 }
  Pipeline-72 : II = 1, D = 2, States = { 1395 1396 }
  Pipeline-73 : II = 5, D = 16, States = { 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 }
  Pipeline-74 : II = 1, D = 2, States = { 1432 1433 }
  Pipeline-75 : II = 5, D = 16, States = { 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 }
  Pipeline-76 : II = 1, D = 2, States = { 1469 1470 }
  Pipeline-77 : II = 5, D = 16, States = { 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 }
  Pipeline-78 : II = 1, D = 2, States = { 1506 1507 }
  Pipeline-79 : II = 5, D = 16, States = { 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 }
  Pipeline-80 : II = 1, D = 2, States = { 1543 1544 }
  Pipeline-81 : II = 5, D = 16, States = { 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 }
  Pipeline-82 : II = 1, D = 2, States = { 1580 1581 }
  Pipeline-83 : II = 5, D = 16, States = { 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 }
  Pipeline-84 : II = 1, D = 2, States = { 1617 1618 }
  Pipeline-85 : II = 5, D = 16, States = { 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 }
  Pipeline-86 : II = 1, D = 2, States = { 1654 1655 }
  Pipeline-87 : II = 5, D = 16, States = { 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 }
  Pipeline-88 : II = 1, D = 2, States = { 1691 1692 }
  Pipeline-89 : II = 5, D = 16, States = { 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 }
  Pipeline-90 : II = 1, D = 2, States = { 1728 1729 }
  Pipeline-91 : II = 5, D = 16, States = { 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 }
  Pipeline-92 : II = 1, D = 2, States = { 1765 1766 }
  Pipeline-93 : II = 5, D = 16, States = { 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 }
  Pipeline-94 : II = 1, D = 2, States = { 1802 1803 }
  Pipeline-95 : II = 5, D = 16, States = { 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 }
  Pipeline-96 : II = 1, D = 2, States = { 1839 1840 }
  Pipeline-97 : II = 5, D = 16, States = { 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 }
  Pipeline-98 : II = 1, D = 2, States = { 1876 1877 }
  Pipeline-99 : II = 5, D = 16, States = { 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 }
  Pipeline-100 : II = 1, D = 2, States = { 1913 1914 }
  Pipeline-101 : II = 5, D = 16, States = { 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 }
  Pipeline-102 : II = 1, D = 2, States = { 1950 1951 }
  Pipeline-103 : II = 5, D = 16, States = { 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 }
  Pipeline-104 : II = 1, D = 2, States = { 1987 1988 }
  Pipeline-105 : II = 5, D = 16, States = { 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 }
  Pipeline-106 : II = 1, D = 2, States = { 2024 2025 }
  Pipeline-107 : II = 5, D = 16, States = { 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 }
  Pipeline-108 : II = 1, D = 2, States = { 2061 2062 }
  Pipeline-109 : II = 5, D = 16, States = { 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 }
  Pipeline-110 : II = 1, D = 2, States = { 2098 2099 }
  Pipeline-111 : II = 5, D = 16, States = { 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 }
  Pipeline-112 : II = 1, D = 2, States = { 2135 2136 }
  Pipeline-113 : II = 5, D = 16, States = { 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 }
  Pipeline-114 : II = 1, D = 2, States = { 2172 2173 }
  Pipeline-115 : II = 5, D = 16, States = { 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 }
  Pipeline-116 : II = 1, D = 2, States = { 2209 2210 }
  Pipeline-117 : II = 5, D = 16, States = { 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 }
  Pipeline-118 : II = 1, D = 2, States = { 2246 2247 }
  Pipeline-119 : II = 5, D = 16, States = { 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 }
  Pipeline-120 : II = 1, D = 2, States = { 2283 2284 }
  Pipeline-121 : II = 5, D = 16, States = { 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 }
  Pipeline-122 : II = 1, D = 2, States = { 2320 2321 }
  Pipeline-123 : II = 5, D = 16, States = { 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 }
  Pipeline-124 : II = 1, D = 2, States = { 2357 2358 }
  Pipeline-125 : II = 5, D = 16, States = { 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 }
  Pipeline-126 : II = 1, D = 2, States = { 2394 2395 }
  Pipeline-127 : II = 5, D = 16, States = { 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 }
  Pipeline-128 : II = 1, D = 2, States = { 2431 2432 }
  Pipeline-129 : II = 5, D = 16, States = { 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 }
  Pipeline-130 : II = 1, D = 2, States = { 2468 2469 }
  Pipeline-131 : II = 5, D = 16, States = { 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 }
  Pipeline-132 : II = 1, D = 2, States = { 2505 2506 }
  Pipeline-133 : II = 5, D = 16, States = { 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 }
  Pipeline-134 : II = 1, D = 2, States = { 2542 2543 }
  Pipeline-135 : II = 5, D = 16, States = { 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 }
  Pipeline-136 : II = 1, D = 2, States = { 2579 2580 }
  Pipeline-137 : II = 5, D = 16, States = { 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 }
  Pipeline-138 : II = 1, D = 2, States = { 2616 2617 }
  Pipeline-139 : II = 5, D = 16, States = { 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 }
  Pipeline-140 : II = 1, D = 2, States = { 2653 2654 }
  Pipeline-141 : II = 5, D = 16, States = { 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 }
  Pipeline-142 : II = 1, D = 2, States = { 2690 2691 }
  Pipeline-143 : II = 5, D = 16, States = { 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 }
  Pipeline-144 : II = 1, D = 2, States = { 2727 2728 }
  Pipeline-145 : II = 5, D = 16, States = { 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 }
  Pipeline-146 : II = 1, D = 2, States = { 2764 2765 }
  Pipeline-147 : II = 5, D = 16, States = { 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 }
  Pipeline-148 : II = 1, D = 2, States = { 2801 2802 }
  Pipeline-149 : II = 5, D = 16, States = { 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 }
  Pipeline-150 : II = 1, D = 2, States = { 2838 2839 }
  Pipeline-151 : II = 5, D = 16, States = { 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 }
  Pipeline-152 : II = 1, D = 2, States = { 2875 2876 }
  Pipeline-153 : II = 5, D = 16, States = { 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 }
  Pipeline-154 : II = 1, D = 2, States = { 2912 2913 }
  Pipeline-155 : II = 5, D = 16, States = { 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 }
  Pipeline-156 : II = 1, D = 2, States = { 2949 2950 }
  Pipeline-157 : II = 5, D = 16, States = { 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 }
  Pipeline-158 : II = 1, D = 2, States = { 2986 2987 }
  Pipeline-159 : II = 5, D = 16, States = { 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 }
  Pipeline-160 : II = 1, D = 2, States = { 3023 3024 }
  Pipeline-161 : II = 5, D = 16, States = { 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 }
  Pipeline-162 : II = 1, D = 2, States = { 3060 3061 }
  Pipeline-163 : II = 5, D = 16, States = { 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 }
  Pipeline-164 : II = 1, D = 2, States = { 3097 3098 }
  Pipeline-165 : II = 5, D = 16, States = { 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 }
  Pipeline-166 : II = 1, D = 2, States = { 3134 3135 }
  Pipeline-167 : II = 5, D = 16, States = { 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 }
  Pipeline-168 : II = 1, D = 2, States = { 3171 3172 }
  Pipeline-169 : II = 5, D = 16, States = { 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 }
  Pipeline-170 : II = 1, D = 2, States = { 3208 3209 }
  Pipeline-171 : II = 5, D = 16, States = { 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 }
  Pipeline-172 : II = 1, D = 2, States = { 3245 3246 }
  Pipeline-173 : II = 5, D = 16, States = { 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 }
  Pipeline-174 : II = 1, D = 2, States = { 3282 3283 }
  Pipeline-175 : II = 5, D = 16, States = { 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 }
  Pipeline-176 : II = 1, D = 2, States = { 3319 3320 }
  Pipeline-177 : II = 5, D = 16, States = { 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 }
  Pipeline-178 : II = 1, D = 2, States = { 3356 3357 }
  Pipeline-179 : II = 5, D = 16, States = { 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 }
  Pipeline-180 : II = 1, D = 2, States = { 3393 3394 }
  Pipeline-181 : II = 5, D = 16, States = { 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 }
  Pipeline-182 : II = 1, D = 2, States = { 3430 3431 }
  Pipeline-183 : II = 5, D = 16, States = { 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 }
  Pipeline-184 : II = 1, D = 2, States = { 3467 3468 }
  Pipeline-185 : II = 5, D = 16, States = { 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 }
  Pipeline-186 : II = 1, D = 2, States = { 3504 3505 }
  Pipeline-187 : II = 5, D = 16, States = { 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 }
  Pipeline-188 : II = 1, D = 2, States = { 3541 3542 }
  Pipeline-189 : II = 5, D = 16, States = { 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 }
  Pipeline-190 : II = 1, D = 2, States = { 3578 3579 }
  Pipeline-191 : II = 5, D = 16, States = { 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 }
  Pipeline-192 : II = 1, D = 2, States = { 3615 3616 }
  Pipeline-193 : II = 5, D = 16, States = { 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 }
  Pipeline-194 : II = 1, D = 2, States = { 3652 3653 }
  Pipeline-195 : II = 5, D = 16, States = { 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 }
  Pipeline-196 : II = 1, D = 2, States = { 3689 3690 }
  Pipeline-197 : II = 5, D = 16, States = { 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 }
  Pipeline-198 : II = 1, D = 2, States = { 3726 3727 }
  Pipeline-199 : II = 5, D = 16, States = { 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	57  / (!tmp & !tmp_s)
	2  / (!tmp & tmp_s)
	60  / (tmp)
2 --> 
	3  / (!exitcond2)
	5  / (exitcond2)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	3  / true
5 --> 
	6  / (tmp_4)
	7  / (!tmp_4)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond6)
	57  / (exitcond6)
8 --> 
	9  / (tmp_18 & or_cond1)
	11  / (!tmp_18) | (!or_cond1)
9 --> 
	10  / (!exitcond4)
	8  / (exitcond4)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond3)
	7  / (exitcond3)
12 --> 
	56  / (!tmp_42) | (!or_cond2)
	13  / (tmp_42 & or_cond2)
13 --> 
	14  / true
14 --> 
	15  / (!tmp_i)
	30  / (tmp_i)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	14  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	12  / true
56 --> 
	11  / true
57 --> 
	58  / (!tmp & tmp_s & !exitcond)
58 --> 
	59  / true
59 --> 
	57  / true
60 --> 
	61  / (!exitcond1)
	62  / (exitcond1)
61 --> 
	60  / true
62 --> 
	3763  / (!exitcond7 & or_cond)
	63  / (!exitcond7 & !or_cond)
	3764  / (exitcond7)
63 --> 
	65  / (exitcond5)
	64  / (!exitcond5)
64 --> 
	63  / true
65 --> 
	66  / true
66 --> 
	82  / (tmp_21)
	67  / (!tmp_21)
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	66  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	3763  / (!or_cond8)
	100  / (or_cond8)
100 --> 
	102  / (exitcond5_1)
	101  / (!exitcond5_1)
101 --> 
	100  / true
102 --> 
	103  / true
103 --> 
	119  / (tmp_26_1)
	104  / (!tmp_26_1)
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	103  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	3763  / (!or_cond3)
	137  / (or_cond3)
137 --> 
	139  / (exitcond5_2)
	138  / (!exitcond5_2)
138 --> 
	137  / true
139 --> 
	140  / true
140 --> 
	156  / (tmp_26_2)
	141  / (!tmp_26_2)
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	140  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	3763  / (!or_cond4)
	174  / (or_cond4)
174 --> 
	176  / (exitcond5_3)
	175  / (!exitcond5_3)
175 --> 
	174  / true
176 --> 
	177  / true
177 --> 
	193  / (tmp_26_3)
	178  / (!tmp_26_3)
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	177  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	3763  / (!or_cond5)
	211  / (or_cond5)
211 --> 
	213  / (exitcond5_4)
	212  / (!exitcond5_4)
212 --> 
	211  / true
213 --> 
	214  / true
214 --> 
	230  / (tmp_26_4)
	215  / (!tmp_26_4)
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	214  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	3763  / (!or_cond6)
	248  / (or_cond6)
248 --> 
	250  / (exitcond5_5)
	249  / (!exitcond5_5)
249 --> 
	248  / true
250 --> 
	251  / true
251 --> 
	267  / (tmp_26_5)
	252  / (!tmp_26_5)
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	251  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	3763  / (!or_cond7)
	285  / (or_cond7)
285 --> 
	287  / (exitcond5_6)
	286  / (!exitcond5_6)
286 --> 
	285  / true
287 --> 
	288  / true
288 --> 
	304  / (tmp_26_6)
	289  / (!tmp_26_6)
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	288  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
	310  / true
310 --> 
	311  / true
311 --> 
	312  / true
312 --> 
	313  / true
313 --> 
	314  / true
314 --> 
	315  / true
315 --> 
	316  / true
316 --> 
	317  / true
317 --> 
	318  / true
318 --> 
	319  / true
319 --> 
	320  / true
320 --> 
	321  / true
321 --> 
	3763  / (!or_cond9)
	322  / (or_cond9)
322 --> 
	324  / (exitcond5_7)
	323  / (!exitcond5_7)
323 --> 
	322  / true
324 --> 
	325  / true
325 --> 
	341  / (tmp_26_7)
	326  / (!tmp_26_7)
326 --> 
	327  / true
327 --> 
	328  / true
328 --> 
	329  / true
329 --> 
	330  / true
330 --> 
	331  / true
331 --> 
	332  / true
332 --> 
	333  / true
333 --> 
	334  / true
334 --> 
	335  / true
335 --> 
	336  / true
336 --> 
	337  / true
337 --> 
	338  / true
338 --> 
	339  / true
339 --> 
	340  / true
340 --> 
	325  / true
341 --> 
	342  / true
342 --> 
	343  / true
343 --> 
	344  / true
344 --> 
	345  / true
345 --> 
	346  / true
346 --> 
	347  / true
347 --> 
	348  / true
348 --> 
	349  / true
349 --> 
	350  / true
350 --> 
	351  / true
351 --> 
	352  / true
352 --> 
	353  / true
353 --> 
	354  / true
354 --> 
	355  / true
355 --> 
	356  / true
356 --> 
	357  / true
357 --> 
	358  / true
358 --> 
	3763  / (!or_cond10)
	359  / (or_cond10)
359 --> 
	361  / (exitcond5_8)
	360  / (!exitcond5_8)
360 --> 
	359  / true
361 --> 
	362  / true
362 --> 
	378  / (tmp_26_8)
	363  / (!tmp_26_8)
363 --> 
	364  / true
364 --> 
	365  / true
365 --> 
	366  / true
366 --> 
	367  / true
367 --> 
	368  / true
368 --> 
	369  / true
369 --> 
	370  / true
370 --> 
	371  / true
371 --> 
	372  / true
372 --> 
	373  / true
373 --> 
	374  / true
374 --> 
	375  / true
375 --> 
	376  / true
376 --> 
	377  / true
377 --> 
	362  / true
378 --> 
	379  / true
379 --> 
	380  / true
380 --> 
	381  / true
381 --> 
	382  / true
382 --> 
	383  / true
383 --> 
	384  / true
384 --> 
	385  / true
385 --> 
	386  / true
386 --> 
	387  / true
387 --> 
	388  / true
388 --> 
	389  / true
389 --> 
	390  / true
390 --> 
	391  / true
391 --> 
	392  / true
392 --> 
	393  / true
393 --> 
	394  / true
394 --> 
	395  / true
395 --> 
	3763  / (!or_cond11)
	396  / (or_cond11)
396 --> 
	398  / (exitcond5_9)
	397  / (!exitcond5_9)
397 --> 
	396  / true
398 --> 
	399  / true
399 --> 
	415  / (tmp_26_9)
	400  / (!tmp_26_9)
400 --> 
	401  / true
401 --> 
	402  / true
402 --> 
	403  / true
403 --> 
	404  / true
404 --> 
	405  / true
405 --> 
	406  / true
406 --> 
	407  / true
407 --> 
	408  / true
408 --> 
	409  / true
409 --> 
	410  / true
410 --> 
	411  / true
411 --> 
	412  / true
412 --> 
	413  / true
413 --> 
	414  / true
414 --> 
	399  / true
415 --> 
	416  / true
416 --> 
	417  / true
417 --> 
	418  / true
418 --> 
	419  / true
419 --> 
	420  / true
420 --> 
	421  / true
421 --> 
	422  / true
422 --> 
	423  / true
423 --> 
	424  / true
424 --> 
	425  / true
425 --> 
	426  / true
426 --> 
	427  / true
427 --> 
	428  / true
428 --> 
	429  / true
429 --> 
	430  / true
430 --> 
	431  / true
431 --> 
	432  / true
432 --> 
	3763  / (!or_cond12)
	433  / (or_cond12)
433 --> 
	435  / (exitcond5_s)
	434  / (!exitcond5_s)
434 --> 
	433  / true
435 --> 
	436  / true
436 --> 
	452  / (tmp_26_s)
	437  / (!tmp_26_s)
437 --> 
	438  / true
438 --> 
	439  / true
439 --> 
	440  / true
440 --> 
	441  / true
441 --> 
	442  / true
442 --> 
	443  / true
443 --> 
	444  / true
444 --> 
	445  / true
445 --> 
	446  / true
446 --> 
	447  / true
447 --> 
	448  / true
448 --> 
	449  / true
449 --> 
	450  / true
450 --> 
	451  / true
451 --> 
	436  / true
452 --> 
	453  / true
453 --> 
	454  / true
454 --> 
	455  / true
455 --> 
	456  / true
456 --> 
	457  / true
457 --> 
	458  / true
458 --> 
	459  / true
459 --> 
	460  / true
460 --> 
	461  / true
461 --> 
	462  / true
462 --> 
	463  / true
463 --> 
	464  / true
464 --> 
	465  / true
465 --> 
	466  / true
466 --> 
	467  / true
467 --> 
	468  / true
468 --> 
	469  / true
469 --> 
	3763  / (!or_cond13)
	470  / (or_cond13)
470 --> 
	472  / (exitcond5_10)
	471  / (!exitcond5_10)
471 --> 
	470  / true
472 --> 
	473  / true
473 --> 
	489  / (tmp_26_10)
	474  / (!tmp_26_10)
474 --> 
	475  / true
475 --> 
	476  / true
476 --> 
	477  / true
477 --> 
	478  / true
478 --> 
	479  / true
479 --> 
	480  / true
480 --> 
	481  / true
481 --> 
	482  / true
482 --> 
	483  / true
483 --> 
	484  / true
484 --> 
	485  / true
485 --> 
	486  / true
486 --> 
	487  / true
487 --> 
	488  / true
488 --> 
	473  / true
489 --> 
	490  / true
490 --> 
	491  / true
491 --> 
	492  / true
492 --> 
	493  / true
493 --> 
	494  / true
494 --> 
	495  / true
495 --> 
	496  / true
496 --> 
	497  / true
497 --> 
	498  / true
498 --> 
	499  / true
499 --> 
	500  / true
500 --> 
	501  / true
501 --> 
	502  / true
502 --> 
	503  / true
503 --> 
	504  / true
504 --> 
	505  / true
505 --> 
	506  / true
506 --> 
	3763  / (!or_cond14)
	507  / (or_cond14)
507 --> 
	509  / (exitcond5_11)
	508  / (!exitcond5_11)
508 --> 
	507  / true
509 --> 
	510  / true
510 --> 
	526  / (tmp_26_11)
	511  / (!tmp_26_11)
511 --> 
	512  / true
512 --> 
	513  / true
513 --> 
	514  / true
514 --> 
	515  / true
515 --> 
	516  / true
516 --> 
	517  / true
517 --> 
	518  / true
518 --> 
	519  / true
519 --> 
	520  / true
520 --> 
	521  / true
521 --> 
	522  / true
522 --> 
	523  / true
523 --> 
	524  / true
524 --> 
	525  / true
525 --> 
	510  / true
526 --> 
	527  / true
527 --> 
	528  / true
528 --> 
	529  / true
529 --> 
	530  / true
530 --> 
	531  / true
531 --> 
	532  / true
532 --> 
	533  / true
533 --> 
	534  / true
534 --> 
	535  / true
535 --> 
	536  / true
536 --> 
	537  / true
537 --> 
	538  / true
538 --> 
	539  / true
539 --> 
	540  / true
540 --> 
	541  / true
541 --> 
	542  / true
542 --> 
	543  / true
543 --> 
	3763  / (!or_cond15)
	544  / (or_cond15)
544 --> 
	546  / (exitcond5_12)
	545  / (!exitcond5_12)
545 --> 
	544  / true
546 --> 
	547  / true
547 --> 
	563  / (tmp_26_12)
	548  / (!tmp_26_12)
548 --> 
	549  / true
549 --> 
	550  / true
550 --> 
	551  / true
551 --> 
	552  / true
552 --> 
	553  / true
553 --> 
	554  / true
554 --> 
	555  / true
555 --> 
	556  / true
556 --> 
	557  / true
557 --> 
	558  / true
558 --> 
	559  / true
559 --> 
	560  / true
560 --> 
	561  / true
561 --> 
	562  / true
562 --> 
	547  / true
563 --> 
	564  / true
564 --> 
	565  / true
565 --> 
	566  / true
566 --> 
	567  / true
567 --> 
	568  / true
568 --> 
	569  / true
569 --> 
	570  / true
570 --> 
	571  / true
571 --> 
	572  / true
572 --> 
	573  / true
573 --> 
	574  / true
574 --> 
	575  / true
575 --> 
	576  / true
576 --> 
	577  / true
577 --> 
	578  / true
578 --> 
	579  / true
579 --> 
	580  / true
580 --> 
	3763  / (!or_cond16)
	581  / (or_cond16)
581 --> 
	583  / (exitcond5_13)
	582  / (!exitcond5_13)
582 --> 
	581  / true
583 --> 
	584  / true
584 --> 
	600  / (tmp_26_13)
	585  / (!tmp_26_13)
585 --> 
	586  / true
586 --> 
	587  / true
587 --> 
	588  / true
588 --> 
	589  / true
589 --> 
	590  / true
590 --> 
	591  / true
591 --> 
	592  / true
592 --> 
	593  / true
593 --> 
	594  / true
594 --> 
	595  / true
595 --> 
	596  / true
596 --> 
	597  / true
597 --> 
	598  / true
598 --> 
	599  / true
599 --> 
	584  / true
600 --> 
	601  / true
601 --> 
	602  / true
602 --> 
	603  / true
603 --> 
	604  / true
604 --> 
	605  / true
605 --> 
	606  / true
606 --> 
	607  / true
607 --> 
	608  / true
608 --> 
	609  / true
609 --> 
	610  / true
610 --> 
	611  / true
611 --> 
	612  / true
612 --> 
	613  / true
613 --> 
	614  / true
614 --> 
	615  / true
615 --> 
	616  / true
616 --> 
	617  / true
617 --> 
	3763  / (!or_cond17)
	618  / (or_cond17)
618 --> 
	620  / (exitcond5_14)
	619  / (!exitcond5_14)
619 --> 
	618  / true
620 --> 
	621  / true
621 --> 
	637  / (tmp_26_14)
	622  / (!tmp_26_14)
622 --> 
	623  / true
623 --> 
	624  / true
624 --> 
	625  / true
625 --> 
	626  / true
626 --> 
	627  / true
627 --> 
	628  / true
628 --> 
	629  / true
629 --> 
	630  / true
630 --> 
	631  / true
631 --> 
	632  / true
632 --> 
	633  / true
633 --> 
	634  / true
634 --> 
	635  / true
635 --> 
	636  / true
636 --> 
	621  / true
637 --> 
	638  / true
638 --> 
	639  / true
639 --> 
	640  / true
640 --> 
	641  / true
641 --> 
	642  / true
642 --> 
	643  / true
643 --> 
	644  / true
644 --> 
	645  / true
645 --> 
	646  / true
646 --> 
	647  / true
647 --> 
	648  / true
648 --> 
	649  / true
649 --> 
	650  / true
650 --> 
	651  / true
651 --> 
	652  / true
652 --> 
	653  / true
653 --> 
	654  / true
654 --> 
	3763  / (!or_cond18)
	655  / (or_cond18)
655 --> 
	657  / (exitcond5_15)
	656  / (!exitcond5_15)
656 --> 
	655  / true
657 --> 
	658  / true
658 --> 
	674  / (tmp_26_15)
	659  / (!tmp_26_15)
659 --> 
	660  / true
660 --> 
	661  / true
661 --> 
	662  / true
662 --> 
	663  / true
663 --> 
	664  / true
664 --> 
	665  / true
665 --> 
	666  / true
666 --> 
	667  / true
667 --> 
	668  / true
668 --> 
	669  / true
669 --> 
	670  / true
670 --> 
	671  / true
671 --> 
	672  / true
672 --> 
	673  / true
673 --> 
	658  / true
674 --> 
	675  / true
675 --> 
	676  / true
676 --> 
	677  / true
677 --> 
	678  / true
678 --> 
	679  / true
679 --> 
	680  / true
680 --> 
	681  / true
681 --> 
	682  / true
682 --> 
	683  / true
683 --> 
	684  / true
684 --> 
	685  / true
685 --> 
	686  / true
686 --> 
	687  / true
687 --> 
	688  / true
688 --> 
	689  / true
689 --> 
	690  / true
690 --> 
	691  / true
691 --> 
	3763  / (!or_cond19)
	692  / (or_cond19)
692 --> 
	694  / (exitcond5_16)
	693  / (!exitcond5_16)
693 --> 
	692  / true
694 --> 
	695  / true
695 --> 
	711  / (tmp_26_16)
	696  / (!tmp_26_16)
696 --> 
	697  / true
697 --> 
	698  / true
698 --> 
	699  / true
699 --> 
	700  / true
700 --> 
	701  / true
701 --> 
	702  / true
702 --> 
	703  / true
703 --> 
	704  / true
704 --> 
	705  / true
705 --> 
	706  / true
706 --> 
	707  / true
707 --> 
	708  / true
708 --> 
	709  / true
709 --> 
	710  / true
710 --> 
	695  / true
711 --> 
	712  / true
712 --> 
	713  / true
713 --> 
	714  / true
714 --> 
	715  / true
715 --> 
	716  / true
716 --> 
	717  / true
717 --> 
	718  / true
718 --> 
	719  / true
719 --> 
	720  / true
720 --> 
	721  / true
721 --> 
	722  / true
722 --> 
	723  / true
723 --> 
	724  / true
724 --> 
	725  / true
725 --> 
	726  / true
726 --> 
	727  / true
727 --> 
	728  / true
728 --> 
	3763  / (!or_cond20)
	729  / (or_cond20)
729 --> 
	731  / (exitcond5_17)
	730  / (!exitcond5_17)
730 --> 
	729  / true
731 --> 
	732  / true
732 --> 
	748  / (tmp_26_17)
	733  / (!tmp_26_17)
733 --> 
	734  / true
734 --> 
	735  / true
735 --> 
	736  / true
736 --> 
	737  / true
737 --> 
	738  / true
738 --> 
	739  / true
739 --> 
	740  / true
740 --> 
	741  / true
741 --> 
	742  / true
742 --> 
	743  / true
743 --> 
	744  / true
744 --> 
	745  / true
745 --> 
	746  / true
746 --> 
	747  / true
747 --> 
	732  / true
748 --> 
	749  / true
749 --> 
	750  / true
750 --> 
	751  / true
751 --> 
	752  / true
752 --> 
	753  / true
753 --> 
	754  / true
754 --> 
	755  / true
755 --> 
	756  / true
756 --> 
	757  / true
757 --> 
	758  / true
758 --> 
	759  / true
759 --> 
	760  / true
760 --> 
	761  / true
761 --> 
	762  / true
762 --> 
	763  / true
763 --> 
	764  / true
764 --> 
	765  / true
765 --> 
	3763  / (!or_cond21)
	766  / (or_cond21)
766 --> 
	768  / (exitcond5_18)
	767  / (!exitcond5_18)
767 --> 
	766  / true
768 --> 
	769  / true
769 --> 
	785  / (tmp_26_18)
	770  / (!tmp_26_18)
770 --> 
	771  / true
771 --> 
	772  / true
772 --> 
	773  / true
773 --> 
	774  / true
774 --> 
	775  / true
775 --> 
	776  / true
776 --> 
	777  / true
777 --> 
	778  / true
778 --> 
	779  / true
779 --> 
	780  / true
780 --> 
	781  / true
781 --> 
	782  / true
782 --> 
	783  / true
783 --> 
	784  / true
784 --> 
	769  / true
785 --> 
	786  / true
786 --> 
	787  / true
787 --> 
	788  / true
788 --> 
	789  / true
789 --> 
	790  / true
790 --> 
	791  / true
791 --> 
	792  / true
792 --> 
	793  / true
793 --> 
	794  / true
794 --> 
	795  / true
795 --> 
	796  / true
796 --> 
	797  / true
797 --> 
	798  / true
798 --> 
	799  / true
799 --> 
	800  / true
800 --> 
	801  / true
801 --> 
	802  / true
802 --> 
	3763  / (!or_cond22)
	803  / (or_cond22)
803 --> 
	805  / (exitcond5_19)
	804  / (!exitcond5_19)
804 --> 
	803  / true
805 --> 
	806  / true
806 --> 
	822  / (tmp_26_19)
	807  / (!tmp_26_19)
807 --> 
	808  / true
808 --> 
	809  / true
809 --> 
	810  / true
810 --> 
	811  / true
811 --> 
	812  / true
812 --> 
	813  / true
813 --> 
	814  / true
814 --> 
	815  / true
815 --> 
	816  / true
816 --> 
	817  / true
817 --> 
	818  / true
818 --> 
	819  / true
819 --> 
	820  / true
820 --> 
	821  / true
821 --> 
	806  / true
822 --> 
	823  / true
823 --> 
	824  / true
824 --> 
	825  / true
825 --> 
	826  / true
826 --> 
	827  / true
827 --> 
	828  / true
828 --> 
	829  / true
829 --> 
	830  / true
830 --> 
	831  / true
831 --> 
	832  / true
832 --> 
	833  / true
833 --> 
	834  / true
834 --> 
	835  / true
835 --> 
	836  / true
836 --> 
	837  / true
837 --> 
	838  / true
838 --> 
	839  / true
839 --> 
	3763  / (!or_cond23)
	840  / (or_cond23)
840 --> 
	842  / (exitcond5_20)
	841  / (!exitcond5_20)
841 --> 
	840  / true
842 --> 
	843  / true
843 --> 
	859  / (tmp_26_20)
	844  / (!tmp_26_20)
844 --> 
	845  / true
845 --> 
	846  / true
846 --> 
	847  / true
847 --> 
	848  / true
848 --> 
	849  / true
849 --> 
	850  / true
850 --> 
	851  / true
851 --> 
	852  / true
852 --> 
	853  / true
853 --> 
	854  / true
854 --> 
	855  / true
855 --> 
	856  / true
856 --> 
	857  / true
857 --> 
	858  / true
858 --> 
	843  / true
859 --> 
	860  / true
860 --> 
	861  / true
861 --> 
	862  / true
862 --> 
	863  / true
863 --> 
	864  / true
864 --> 
	865  / true
865 --> 
	866  / true
866 --> 
	867  / true
867 --> 
	868  / true
868 --> 
	869  / true
869 --> 
	870  / true
870 --> 
	871  / true
871 --> 
	872  / true
872 --> 
	873  / true
873 --> 
	874  / true
874 --> 
	875  / true
875 --> 
	876  / true
876 --> 
	3763  / (!or_cond24)
	877  / (or_cond24)
877 --> 
	879  / (exitcond5_21)
	878  / (!exitcond5_21)
878 --> 
	877  / true
879 --> 
	880  / true
880 --> 
	896  / (tmp_26_21)
	881  / (!tmp_26_21)
881 --> 
	882  / true
882 --> 
	883  / true
883 --> 
	884  / true
884 --> 
	885  / true
885 --> 
	886  / true
886 --> 
	887  / true
887 --> 
	888  / true
888 --> 
	889  / true
889 --> 
	890  / true
890 --> 
	891  / true
891 --> 
	892  / true
892 --> 
	893  / true
893 --> 
	894  / true
894 --> 
	895  / true
895 --> 
	880  / true
896 --> 
	897  / true
897 --> 
	898  / true
898 --> 
	899  / true
899 --> 
	900  / true
900 --> 
	901  / true
901 --> 
	902  / true
902 --> 
	903  / true
903 --> 
	904  / true
904 --> 
	905  / true
905 --> 
	906  / true
906 --> 
	907  / true
907 --> 
	908  / true
908 --> 
	909  / true
909 --> 
	910  / true
910 --> 
	911  / true
911 --> 
	912  / true
912 --> 
	913  / true
913 --> 
	3763  / (!or_cond25)
	914  / (or_cond25)
914 --> 
	916  / (exitcond5_22)
	915  / (!exitcond5_22)
915 --> 
	914  / true
916 --> 
	917  / true
917 --> 
	933  / (tmp_26_22)
	918  / (!tmp_26_22)
918 --> 
	919  / true
919 --> 
	920  / true
920 --> 
	921  / true
921 --> 
	922  / true
922 --> 
	923  / true
923 --> 
	924  / true
924 --> 
	925  / true
925 --> 
	926  / true
926 --> 
	927  / true
927 --> 
	928  / true
928 --> 
	929  / true
929 --> 
	930  / true
930 --> 
	931  / true
931 --> 
	932  / true
932 --> 
	917  / true
933 --> 
	934  / true
934 --> 
	935  / true
935 --> 
	936  / true
936 --> 
	937  / true
937 --> 
	938  / true
938 --> 
	939  / true
939 --> 
	940  / true
940 --> 
	941  / true
941 --> 
	942  / true
942 --> 
	943  / true
943 --> 
	944  / true
944 --> 
	945  / true
945 --> 
	946  / true
946 --> 
	947  / true
947 --> 
	948  / true
948 --> 
	949  / true
949 --> 
	950  / true
950 --> 
	3763  / (!or_cond26)
	951  / (or_cond26)
951 --> 
	953  / (exitcond5_23)
	952  / (!exitcond5_23)
952 --> 
	951  / true
953 --> 
	954  / true
954 --> 
	970  / (tmp_26_23)
	955  / (!tmp_26_23)
955 --> 
	956  / true
956 --> 
	957  / true
957 --> 
	958  / true
958 --> 
	959  / true
959 --> 
	960  / true
960 --> 
	961  / true
961 --> 
	962  / true
962 --> 
	963  / true
963 --> 
	964  / true
964 --> 
	965  / true
965 --> 
	966  / true
966 --> 
	967  / true
967 --> 
	968  / true
968 --> 
	969  / true
969 --> 
	954  / true
970 --> 
	971  / true
971 --> 
	972  / true
972 --> 
	973  / true
973 --> 
	974  / true
974 --> 
	975  / true
975 --> 
	976  / true
976 --> 
	977  / true
977 --> 
	978  / true
978 --> 
	979  / true
979 --> 
	980  / true
980 --> 
	981  / true
981 --> 
	982  / true
982 --> 
	983  / true
983 --> 
	984  / true
984 --> 
	985  / true
985 --> 
	986  / true
986 --> 
	987  / true
987 --> 
	3763  / (!or_cond27)
	988  / (or_cond27)
988 --> 
	990  / (exitcond5_24)
	989  / (!exitcond5_24)
989 --> 
	988  / true
990 --> 
	991  / true
991 --> 
	1007  / (tmp_26_24)
	992  / (!tmp_26_24)
992 --> 
	993  / true
993 --> 
	994  / true
994 --> 
	995  / true
995 --> 
	996  / true
996 --> 
	997  / true
997 --> 
	998  / true
998 --> 
	999  / true
999 --> 
	1000  / true
1000 --> 
	1001  / true
1001 --> 
	1002  / true
1002 --> 
	1003  / true
1003 --> 
	1004  / true
1004 --> 
	1005  / true
1005 --> 
	1006  / true
1006 --> 
	991  / true
1007 --> 
	1008  / true
1008 --> 
	1009  / true
1009 --> 
	1010  / true
1010 --> 
	1011  / true
1011 --> 
	1012  / true
1012 --> 
	1013  / true
1013 --> 
	1014  / true
1014 --> 
	1015  / true
1015 --> 
	1016  / true
1016 --> 
	1017  / true
1017 --> 
	1018  / true
1018 --> 
	1019  / true
1019 --> 
	1020  / true
1020 --> 
	1021  / true
1021 --> 
	1022  / true
1022 --> 
	1023  / true
1023 --> 
	1024  / true
1024 --> 
	3763  / (!or_cond28)
	1025  / (or_cond28)
1025 --> 
	1027  / (exitcond5_25)
	1026  / (!exitcond5_25)
1026 --> 
	1025  / true
1027 --> 
	1028  / true
1028 --> 
	1044  / (tmp_26_25)
	1029  / (!tmp_26_25)
1029 --> 
	1030  / true
1030 --> 
	1031  / true
1031 --> 
	1032  / true
1032 --> 
	1033  / true
1033 --> 
	1034  / true
1034 --> 
	1035  / true
1035 --> 
	1036  / true
1036 --> 
	1037  / true
1037 --> 
	1038  / true
1038 --> 
	1039  / true
1039 --> 
	1040  / true
1040 --> 
	1041  / true
1041 --> 
	1042  / true
1042 --> 
	1043  / true
1043 --> 
	1028  / true
1044 --> 
	1045  / true
1045 --> 
	1046  / true
1046 --> 
	1047  / true
1047 --> 
	1048  / true
1048 --> 
	1049  / true
1049 --> 
	1050  / true
1050 --> 
	1051  / true
1051 --> 
	1052  / true
1052 --> 
	1053  / true
1053 --> 
	1054  / true
1054 --> 
	1055  / true
1055 --> 
	1056  / true
1056 --> 
	1057  / true
1057 --> 
	1058  / true
1058 --> 
	1059  / true
1059 --> 
	1060  / true
1060 --> 
	1061  / true
1061 --> 
	3763  / (!or_cond29)
	1062  / (or_cond29)
1062 --> 
	1064  / (exitcond5_26)
	1063  / (!exitcond5_26)
1063 --> 
	1062  / true
1064 --> 
	1065  / true
1065 --> 
	1081  / (tmp_26_26)
	1066  / (!tmp_26_26)
1066 --> 
	1067  / true
1067 --> 
	1068  / true
1068 --> 
	1069  / true
1069 --> 
	1070  / true
1070 --> 
	1071  / true
1071 --> 
	1072  / true
1072 --> 
	1073  / true
1073 --> 
	1074  / true
1074 --> 
	1075  / true
1075 --> 
	1076  / true
1076 --> 
	1077  / true
1077 --> 
	1078  / true
1078 --> 
	1079  / true
1079 --> 
	1080  / true
1080 --> 
	1065  / true
1081 --> 
	1082  / true
1082 --> 
	1083  / true
1083 --> 
	1084  / true
1084 --> 
	1085  / true
1085 --> 
	1086  / true
1086 --> 
	1087  / true
1087 --> 
	1088  / true
1088 --> 
	1089  / true
1089 --> 
	1090  / true
1090 --> 
	1091  / true
1091 --> 
	1092  / true
1092 --> 
	1093  / true
1093 --> 
	1094  / true
1094 --> 
	1095  / true
1095 --> 
	1096  / true
1096 --> 
	1097  / true
1097 --> 
	1098  / true
1098 --> 
	3763  / (!or_cond30)
	1099  / (or_cond30)
1099 --> 
	1101  / (exitcond5_27)
	1100  / (!exitcond5_27)
1100 --> 
	1099  / true
1101 --> 
	1102  / true
1102 --> 
	1118  / (tmp_26_27)
	1103  / (!tmp_26_27)
1103 --> 
	1104  / true
1104 --> 
	1105  / true
1105 --> 
	1106  / true
1106 --> 
	1107  / true
1107 --> 
	1108  / true
1108 --> 
	1109  / true
1109 --> 
	1110  / true
1110 --> 
	1111  / true
1111 --> 
	1112  / true
1112 --> 
	1113  / true
1113 --> 
	1114  / true
1114 --> 
	1115  / true
1115 --> 
	1116  / true
1116 --> 
	1117  / true
1117 --> 
	1102  / true
1118 --> 
	1119  / true
1119 --> 
	1120  / true
1120 --> 
	1121  / true
1121 --> 
	1122  / true
1122 --> 
	1123  / true
1123 --> 
	1124  / true
1124 --> 
	1125  / true
1125 --> 
	1126  / true
1126 --> 
	1127  / true
1127 --> 
	1128  / true
1128 --> 
	1129  / true
1129 --> 
	1130  / true
1130 --> 
	1131  / true
1131 --> 
	1132  / true
1132 --> 
	1133  / true
1133 --> 
	1134  / true
1134 --> 
	1135  / true
1135 --> 
	3763  / (!or_cond31)
	1136  / (or_cond31)
1136 --> 
	1138  / (exitcond5_28)
	1137  / (!exitcond5_28)
1137 --> 
	1136  / true
1138 --> 
	1139  / true
1139 --> 
	1155  / (tmp_26_28)
	1140  / (!tmp_26_28)
1140 --> 
	1141  / true
1141 --> 
	1142  / true
1142 --> 
	1143  / true
1143 --> 
	1144  / true
1144 --> 
	1145  / true
1145 --> 
	1146  / true
1146 --> 
	1147  / true
1147 --> 
	1148  / true
1148 --> 
	1149  / true
1149 --> 
	1150  / true
1150 --> 
	1151  / true
1151 --> 
	1152  / true
1152 --> 
	1153  / true
1153 --> 
	1154  / true
1154 --> 
	1139  / true
1155 --> 
	1156  / true
1156 --> 
	1157  / true
1157 --> 
	1158  / true
1158 --> 
	1159  / true
1159 --> 
	1160  / true
1160 --> 
	1161  / true
1161 --> 
	1162  / true
1162 --> 
	1163  / true
1163 --> 
	1164  / true
1164 --> 
	1165  / true
1165 --> 
	1166  / true
1166 --> 
	1167  / true
1167 --> 
	1168  / true
1168 --> 
	1169  / true
1169 --> 
	1170  / true
1170 --> 
	1171  / true
1171 --> 
	1172  / true
1172 --> 
	3763  / (!or_cond32)
	1173  / (or_cond32)
1173 --> 
	1175  / (exitcond5_29)
	1174  / (!exitcond5_29)
1174 --> 
	1173  / true
1175 --> 
	1176  / true
1176 --> 
	1192  / (tmp_26_29)
	1177  / (!tmp_26_29)
1177 --> 
	1178  / true
1178 --> 
	1179  / true
1179 --> 
	1180  / true
1180 --> 
	1181  / true
1181 --> 
	1182  / true
1182 --> 
	1183  / true
1183 --> 
	1184  / true
1184 --> 
	1185  / true
1185 --> 
	1186  / true
1186 --> 
	1187  / true
1187 --> 
	1188  / true
1188 --> 
	1189  / true
1189 --> 
	1190  / true
1190 --> 
	1191  / true
1191 --> 
	1176  / true
1192 --> 
	1193  / true
1193 --> 
	1194  / true
1194 --> 
	1195  / true
1195 --> 
	1196  / true
1196 --> 
	1197  / true
1197 --> 
	1198  / true
1198 --> 
	1199  / true
1199 --> 
	1200  / true
1200 --> 
	1201  / true
1201 --> 
	1202  / true
1202 --> 
	1203  / true
1203 --> 
	1204  / true
1204 --> 
	1205  / true
1205 --> 
	1206  / true
1206 --> 
	1207  / true
1207 --> 
	1208  / true
1208 --> 
	1209  / true
1209 --> 
	3763  / (!or_cond33)
	1210  / (or_cond33)
1210 --> 
	1212  / (exitcond5_30)
	1211  / (!exitcond5_30)
1211 --> 
	1210  / true
1212 --> 
	1213  / true
1213 --> 
	1229  / (tmp_26_30)
	1214  / (!tmp_26_30)
1214 --> 
	1215  / true
1215 --> 
	1216  / true
1216 --> 
	1217  / true
1217 --> 
	1218  / true
1218 --> 
	1219  / true
1219 --> 
	1220  / true
1220 --> 
	1221  / true
1221 --> 
	1222  / true
1222 --> 
	1223  / true
1223 --> 
	1224  / true
1224 --> 
	1225  / true
1225 --> 
	1226  / true
1226 --> 
	1227  / true
1227 --> 
	1228  / true
1228 --> 
	1213  / true
1229 --> 
	1230  / true
1230 --> 
	1231  / true
1231 --> 
	1232  / true
1232 --> 
	1233  / true
1233 --> 
	1234  / true
1234 --> 
	1235  / true
1235 --> 
	1236  / true
1236 --> 
	1237  / true
1237 --> 
	1238  / true
1238 --> 
	1239  / true
1239 --> 
	1240  / true
1240 --> 
	1241  / true
1241 --> 
	1242  / true
1242 --> 
	1243  / true
1243 --> 
	1244  / true
1244 --> 
	1245  / true
1245 --> 
	1246  / true
1246 --> 
	3763  / (!or_cond34)
	1247  / (or_cond34)
1247 --> 
	1249  / (exitcond5_31)
	1248  / (!exitcond5_31)
1248 --> 
	1247  / true
1249 --> 
	1250  / true
1250 --> 
	1266  / (tmp_26_31)
	1251  / (!tmp_26_31)
1251 --> 
	1252  / true
1252 --> 
	1253  / true
1253 --> 
	1254  / true
1254 --> 
	1255  / true
1255 --> 
	1256  / true
1256 --> 
	1257  / true
1257 --> 
	1258  / true
1258 --> 
	1259  / true
1259 --> 
	1260  / true
1260 --> 
	1261  / true
1261 --> 
	1262  / true
1262 --> 
	1263  / true
1263 --> 
	1264  / true
1264 --> 
	1265  / true
1265 --> 
	1250  / true
1266 --> 
	1267  / true
1267 --> 
	1268  / true
1268 --> 
	1269  / true
1269 --> 
	1270  / true
1270 --> 
	1271  / true
1271 --> 
	1272  / true
1272 --> 
	1273  / true
1273 --> 
	1274  / true
1274 --> 
	1275  / true
1275 --> 
	1276  / true
1276 --> 
	1277  / true
1277 --> 
	1278  / true
1278 --> 
	1279  / true
1279 --> 
	1280  / true
1280 --> 
	1281  / true
1281 --> 
	1282  / true
1282 --> 
	1283  / true
1283 --> 
	3763  / (!or_cond35)
	1284  / (or_cond35)
1284 --> 
	1286  / (exitcond5_32)
	1285  / (!exitcond5_32)
1285 --> 
	1284  / true
1286 --> 
	1287  / true
1287 --> 
	1303  / (tmp_26_32)
	1288  / (!tmp_26_32)
1288 --> 
	1289  / true
1289 --> 
	1290  / true
1290 --> 
	1291  / true
1291 --> 
	1292  / true
1292 --> 
	1293  / true
1293 --> 
	1294  / true
1294 --> 
	1295  / true
1295 --> 
	1296  / true
1296 --> 
	1297  / true
1297 --> 
	1298  / true
1298 --> 
	1299  / true
1299 --> 
	1300  / true
1300 --> 
	1301  / true
1301 --> 
	1302  / true
1302 --> 
	1287  / true
1303 --> 
	1304  / true
1304 --> 
	1305  / true
1305 --> 
	1306  / true
1306 --> 
	1307  / true
1307 --> 
	1308  / true
1308 --> 
	1309  / true
1309 --> 
	1310  / true
1310 --> 
	1311  / true
1311 --> 
	1312  / true
1312 --> 
	1313  / true
1313 --> 
	1314  / true
1314 --> 
	1315  / true
1315 --> 
	1316  / true
1316 --> 
	1317  / true
1317 --> 
	1318  / true
1318 --> 
	1319  / true
1319 --> 
	1320  / true
1320 --> 
	3763  / (!or_cond36)
	1321  / (or_cond36)
1321 --> 
	1323  / (exitcond5_33)
	1322  / (!exitcond5_33)
1322 --> 
	1321  / true
1323 --> 
	1324  / true
1324 --> 
	1340  / (tmp_26_33)
	1325  / (!tmp_26_33)
1325 --> 
	1326  / true
1326 --> 
	1327  / true
1327 --> 
	1328  / true
1328 --> 
	1329  / true
1329 --> 
	1330  / true
1330 --> 
	1331  / true
1331 --> 
	1332  / true
1332 --> 
	1333  / true
1333 --> 
	1334  / true
1334 --> 
	1335  / true
1335 --> 
	1336  / true
1336 --> 
	1337  / true
1337 --> 
	1338  / true
1338 --> 
	1339  / true
1339 --> 
	1324  / true
1340 --> 
	1341  / true
1341 --> 
	1342  / true
1342 --> 
	1343  / true
1343 --> 
	1344  / true
1344 --> 
	1345  / true
1345 --> 
	1346  / true
1346 --> 
	1347  / true
1347 --> 
	1348  / true
1348 --> 
	1349  / true
1349 --> 
	1350  / true
1350 --> 
	1351  / true
1351 --> 
	1352  / true
1352 --> 
	1353  / true
1353 --> 
	1354  / true
1354 --> 
	1355  / true
1355 --> 
	1356  / true
1356 --> 
	1357  / true
1357 --> 
	3763  / (!or_cond37)
	1358  / (or_cond37)
1358 --> 
	1360  / (exitcond5_34)
	1359  / (!exitcond5_34)
1359 --> 
	1358  / true
1360 --> 
	1361  / true
1361 --> 
	1377  / (tmp_26_34)
	1362  / (!tmp_26_34)
1362 --> 
	1363  / true
1363 --> 
	1364  / true
1364 --> 
	1365  / true
1365 --> 
	1366  / true
1366 --> 
	1367  / true
1367 --> 
	1368  / true
1368 --> 
	1369  / true
1369 --> 
	1370  / true
1370 --> 
	1371  / true
1371 --> 
	1372  / true
1372 --> 
	1373  / true
1373 --> 
	1374  / true
1374 --> 
	1375  / true
1375 --> 
	1376  / true
1376 --> 
	1361  / true
1377 --> 
	1378  / true
1378 --> 
	1379  / true
1379 --> 
	1380  / true
1380 --> 
	1381  / true
1381 --> 
	1382  / true
1382 --> 
	1383  / true
1383 --> 
	1384  / true
1384 --> 
	1385  / true
1385 --> 
	1386  / true
1386 --> 
	1387  / true
1387 --> 
	1388  / true
1388 --> 
	1389  / true
1389 --> 
	1390  / true
1390 --> 
	1391  / true
1391 --> 
	1392  / true
1392 --> 
	1393  / true
1393 --> 
	1394  / true
1394 --> 
	3763  / (!or_cond38)
	1395  / (or_cond38)
1395 --> 
	1397  / (exitcond5_35)
	1396  / (!exitcond5_35)
1396 --> 
	1395  / true
1397 --> 
	1398  / true
1398 --> 
	1414  / (tmp_26_35)
	1399  / (!tmp_26_35)
1399 --> 
	1400  / true
1400 --> 
	1401  / true
1401 --> 
	1402  / true
1402 --> 
	1403  / true
1403 --> 
	1404  / true
1404 --> 
	1405  / true
1405 --> 
	1406  / true
1406 --> 
	1407  / true
1407 --> 
	1408  / true
1408 --> 
	1409  / true
1409 --> 
	1410  / true
1410 --> 
	1411  / true
1411 --> 
	1412  / true
1412 --> 
	1413  / true
1413 --> 
	1398  / true
1414 --> 
	1415  / true
1415 --> 
	1416  / true
1416 --> 
	1417  / true
1417 --> 
	1418  / true
1418 --> 
	1419  / true
1419 --> 
	1420  / true
1420 --> 
	1421  / true
1421 --> 
	1422  / true
1422 --> 
	1423  / true
1423 --> 
	1424  / true
1424 --> 
	1425  / true
1425 --> 
	1426  / true
1426 --> 
	1427  / true
1427 --> 
	1428  / true
1428 --> 
	1429  / true
1429 --> 
	1430  / true
1430 --> 
	1431  / true
1431 --> 
	3763  / (!or_cond39)
	1432  / (or_cond39)
1432 --> 
	1434  / (exitcond5_36)
	1433  / (!exitcond5_36)
1433 --> 
	1432  / true
1434 --> 
	1435  / true
1435 --> 
	1451  / (tmp_26_36)
	1436  / (!tmp_26_36)
1436 --> 
	1437  / true
1437 --> 
	1438  / true
1438 --> 
	1439  / true
1439 --> 
	1440  / true
1440 --> 
	1441  / true
1441 --> 
	1442  / true
1442 --> 
	1443  / true
1443 --> 
	1444  / true
1444 --> 
	1445  / true
1445 --> 
	1446  / true
1446 --> 
	1447  / true
1447 --> 
	1448  / true
1448 --> 
	1449  / true
1449 --> 
	1450  / true
1450 --> 
	1435  / true
1451 --> 
	1452  / true
1452 --> 
	1453  / true
1453 --> 
	1454  / true
1454 --> 
	1455  / true
1455 --> 
	1456  / true
1456 --> 
	1457  / true
1457 --> 
	1458  / true
1458 --> 
	1459  / true
1459 --> 
	1460  / true
1460 --> 
	1461  / true
1461 --> 
	1462  / true
1462 --> 
	1463  / true
1463 --> 
	1464  / true
1464 --> 
	1465  / true
1465 --> 
	1466  / true
1466 --> 
	1467  / true
1467 --> 
	1468  / true
1468 --> 
	3763  / (!or_cond40)
	1469  / (or_cond40)
1469 --> 
	1471  / (exitcond5_37)
	1470  / (!exitcond5_37)
1470 --> 
	1469  / true
1471 --> 
	1472  / true
1472 --> 
	1488  / (tmp_26_37)
	1473  / (!tmp_26_37)
1473 --> 
	1474  / true
1474 --> 
	1475  / true
1475 --> 
	1476  / true
1476 --> 
	1477  / true
1477 --> 
	1478  / true
1478 --> 
	1479  / true
1479 --> 
	1480  / true
1480 --> 
	1481  / true
1481 --> 
	1482  / true
1482 --> 
	1483  / true
1483 --> 
	1484  / true
1484 --> 
	1485  / true
1485 --> 
	1486  / true
1486 --> 
	1487  / true
1487 --> 
	1472  / true
1488 --> 
	1489  / true
1489 --> 
	1490  / true
1490 --> 
	1491  / true
1491 --> 
	1492  / true
1492 --> 
	1493  / true
1493 --> 
	1494  / true
1494 --> 
	1495  / true
1495 --> 
	1496  / true
1496 --> 
	1497  / true
1497 --> 
	1498  / true
1498 --> 
	1499  / true
1499 --> 
	1500  / true
1500 --> 
	1501  / true
1501 --> 
	1502  / true
1502 --> 
	1503  / true
1503 --> 
	1504  / true
1504 --> 
	1505  / true
1505 --> 
	3763  / (!or_cond41)
	1506  / (or_cond41)
1506 --> 
	1508  / (exitcond5_38)
	1507  / (!exitcond5_38)
1507 --> 
	1506  / true
1508 --> 
	1509  / true
1509 --> 
	1525  / (tmp_26_38)
	1510  / (!tmp_26_38)
1510 --> 
	1511  / true
1511 --> 
	1512  / true
1512 --> 
	1513  / true
1513 --> 
	1514  / true
1514 --> 
	1515  / true
1515 --> 
	1516  / true
1516 --> 
	1517  / true
1517 --> 
	1518  / true
1518 --> 
	1519  / true
1519 --> 
	1520  / true
1520 --> 
	1521  / true
1521 --> 
	1522  / true
1522 --> 
	1523  / true
1523 --> 
	1524  / true
1524 --> 
	1509  / true
1525 --> 
	1526  / true
1526 --> 
	1527  / true
1527 --> 
	1528  / true
1528 --> 
	1529  / true
1529 --> 
	1530  / true
1530 --> 
	1531  / true
1531 --> 
	1532  / true
1532 --> 
	1533  / true
1533 --> 
	1534  / true
1534 --> 
	1535  / true
1535 --> 
	1536  / true
1536 --> 
	1537  / true
1537 --> 
	1538  / true
1538 --> 
	1539  / true
1539 --> 
	1540  / true
1540 --> 
	1541  / true
1541 --> 
	1542  / true
1542 --> 
	3763  / (!or_cond42)
	1543  / (or_cond42)
1543 --> 
	1545  / (exitcond5_39)
	1544  / (!exitcond5_39)
1544 --> 
	1543  / true
1545 --> 
	1546  / true
1546 --> 
	1562  / (tmp_26_39)
	1547  / (!tmp_26_39)
1547 --> 
	1548  / true
1548 --> 
	1549  / true
1549 --> 
	1550  / true
1550 --> 
	1551  / true
1551 --> 
	1552  / true
1552 --> 
	1553  / true
1553 --> 
	1554  / true
1554 --> 
	1555  / true
1555 --> 
	1556  / true
1556 --> 
	1557  / true
1557 --> 
	1558  / true
1558 --> 
	1559  / true
1559 --> 
	1560  / true
1560 --> 
	1561  / true
1561 --> 
	1546  / true
1562 --> 
	1563  / true
1563 --> 
	1564  / true
1564 --> 
	1565  / true
1565 --> 
	1566  / true
1566 --> 
	1567  / true
1567 --> 
	1568  / true
1568 --> 
	1569  / true
1569 --> 
	1570  / true
1570 --> 
	1571  / true
1571 --> 
	1572  / true
1572 --> 
	1573  / true
1573 --> 
	1574  / true
1574 --> 
	1575  / true
1575 --> 
	1576  / true
1576 --> 
	1577  / true
1577 --> 
	1578  / true
1578 --> 
	1579  / true
1579 --> 
	3763  / (!or_cond43)
	1580  / (or_cond43)
1580 --> 
	1582  / (exitcond5_40)
	1581  / (!exitcond5_40)
1581 --> 
	1580  / true
1582 --> 
	1583  / true
1583 --> 
	1599  / (tmp_26_40)
	1584  / (!tmp_26_40)
1584 --> 
	1585  / true
1585 --> 
	1586  / true
1586 --> 
	1587  / true
1587 --> 
	1588  / true
1588 --> 
	1589  / true
1589 --> 
	1590  / true
1590 --> 
	1591  / true
1591 --> 
	1592  / true
1592 --> 
	1593  / true
1593 --> 
	1594  / true
1594 --> 
	1595  / true
1595 --> 
	1596  / true
1596 --> 
	1597  / true
1597 --> 
	1598  / true
1598 --> 
	1583  / true
1599 --> 
	1600  / true
1600 --> 
	1601  / true
1601 --> 
	1602  / true
1602 --> 
	1603  / true
1603 --> 
	1604  / true
1604 --> 
	1605  / true
1605 --> 
	1606  / true
1606 --> 
	1607  / true
1607 --> 
	1608  / true
1608 --> 
	1609  / true
1609 --> 
	1610  / true
1610 --> 
	1611  / true
1611 --> 
	1612  / true
1612 --> 
	1613  / true
1613 --> 
	1614  / true
1614 --> 
	1615  / true
1615 --> 
	1616  / true
1616 --> 
	3763  / (!or_cond44)
	1617  / (or_cond44)
1617 --> 
	1619  / (exitcond5_41)
	1618  / (!exitcond5_41)
1618 --> 
	1617  / true
1619 --> 
	1620  / true
1620 --> 
	1636  / (tmp_26_41)
	1621  / (!tmp_26_41)
1621 --> 
	1622  / true
1622 --> 
	1623  / true
1623 --> 
	1624  / true
1624 --> 
	1625  / true
1625 --> 
	1626  / true
1626 --> 
	1627  / true
1627 --> 
	1628  / true
1628 --> 
	1629  / true
1629 --> 
	1630  / true
1630 --> 
	1631  / true
1631 --> 
	1632  / true
1632 --> 
	1633  / true
1633 --> 
	1634  / true
1634 --> 
	1635  / true
1635 --> 
	1620  / true
1636 --> 
	1637  / true
1637 --> 
	1638  / true
1638 --> 
	1639  / true
1639 --> 
	1640  / true
1640 --> 
	1641  / true
1641 --> 
	1642  / true
1642 --> 
	1643  / true
1643 --> 
	1644  / true
1644 --> 
	1645  / true
1645 --> 
	1646  / true
1646 --> 
	1647  / true
1647 --> 
	1648  / true
1648 --> 
	1649  / true
1649 --> 
	1650  / true
1650 --> 
	1651  / true
1651 --> 
	1652  / true
1652 --> 
	1653  / true
1653 --> 
	3763  / (!or_cond45)
	1654  / (or_cond45)
1654 --> 
	1656  / (exitcond5_42)
	1655  / (!exitcond5_42)
1655 --> 
	1654  / true
1656 --> 
	1657  / true
1657 --> 
	1673  / (tmp_26_42)
	1658  / (!tmp_26_42)
1658 --> 
	1659  / true
1659 --> 
	1660  / true
1660 --> 
	1661  / true
1661 --> 
	1662  / true
1662 --> 
	1663  / true
1663 --> 
	1664  / true
1664 --> 
	1665  / true
1665 --> 
	1666  / true
1666 --> 
	1667  / true
1667 --> 
	1668  / true
1668 --> 
	1669  / true
1669 --> 
	1670  / true
1670 --> 
	1671  / true
1671 --> 
	1672  / true
1672 --> 
	1657  / true
1673 --> 
	1674  / true
1674 --> 
	1675  / true
1675 --> 
	1676  / true
1676 --> 
	1677  / true
1677 --> 
	1678  / true
1678 --> 
	1679  / true
1679 --> 
	1680  / true
1680 --> 
	1681  / true
1681 --> 
	1682  / true
1682 --> 
	1683  / true
1683 --> 
	1684  / true
1684 --> 
	1685  / true
1685 --> 
	1686  / true
1686 --> 
	1687  / true
1687 --> 
	1688  / true
1688 --> 
	1689  / true
1689 --> 
	1690  / true
1690 --> 
	3763  / (!or_cond46)
	1691  / (or_cond46)
1691 --> 
	1693  / (exitcond5_43)
	1692  / (!exitcond5_43)
1692 --> 
	1691  / true
1693 --> 
	1694  / true
1694 --> 
	1710  / (tmp_26_43)
	1695  / (!tmp_26_43)
1695 --> 
	1696  / true
1696 --> 
	1697  / true
1697 --> 
	1698  / true
1698 --> 
	1699  / true
1699 --> 
	1700  / true
1700 --> 
	1701  / true
1701 --> 
	1702  / true
1702 --> 
	1703  / true
1703 --> 
	1704  / true
1704 --> 
	1705  / true
1705 --> 
	1706  / true
1706 --> 
	1707  / true
1707 --> 
	1708  / true
1708 --> 
	1709  / true
1709 --> 
	1694  / true
1710 --> 
	1711  / true
1711 --> 
	1712  / true
1712 --> 
	1713  / true
1713 --> 
	1714  / true
1714 --> 
	1715  / true
1715 --> 
	1716  / true
1716 --> 
	1717  / true
1717 --> 
	1718  / true
1718 --> 
	1719  / true
1719 --> 
	1720  / true
1720 --> 
	1721  / true
1721 --> 
	1722  / true
1722 --> 
	1723  / true
1723 --> 
	1724  / true
1724 --> 
	1725  / true
1725 --> 
	1726  / true
1726 --> 
	1727  / true
1727 --> 
	3763  / (!or_cond47)
	1728  / (or_cond47)
1728 --> 
	1730  / (exitcond5_44)
	1729  / (!exitcond5_44)
1729 --> 
	1728  / true
1730 --> 
	1731  / true
1731 --> 
	1747  / (tmp_26_44)
	1732  / (!tmp_26_44)
1732 --> 
	1733  / true
1733 --> 
	1734  / true
1734 --> 
	1735  / true
1735 --> 
	1736  / true
1736 --> 
	1737  / true
1737 --> 
	1738  / true
1738 --> 
	1739  / true
1739 --> 
	1740  / true
1740 --> 
	1741  / true
1741 --> 
	1742  / true
1742 --> 
	1743  / true
1743 --> 
	1744  / true
1744 --> 
	1745  / true
1745 --> 
	1746  / true
1746 --> 
	1731  / true
1747 --> 
	1748  / true
1748 --> 
	1749  / true
1749 --> 
	1750  / true
1750 --> 
	1751  / true
1751 --> 
	1752  / true
1752 --> 
	1753  / true
1753 --> 
	1754  / true
1754 --> 
	1755  / true
1755 --> 
	1756  / true
1756 --> 
	1757  / true
1757 --> 
	1758  / true
1758 --> 
	1759  / true
1759 --> 
	1760  / true
1760 --> 
	1761  / true
1761 --> 
	1762  / true
1762 --> 
	1763  / true
1763 --> 
	1764  / true
1764 --> 
	3763  / (!or_cond48)
	1765  / (or_cond48)
1765 --> 
	1767  / (exitcond5_45)
	1766  / (!exitcond5_45)
1766 --> 
	1765  / true
1767 --> 
	1768  / true
1768 --> 
	1784  / (tmp_26_45)
	1769  / (!tmp_26_45)
1769 --> 
	1770  / true
1770 --> 
	1771  / true
1771 --> 
	1772  / true
1772 --> 
	1773  / true
1773 --> 
	1774  / true
1774 --> 
	1775  / true
1775 --> 
	1776  / true
1776 --> 
	1777  / true
1777 --> 
	1778  / true
1778 --> 
	1779  / true
1779 --> 
	1780  / true
1780 --> 
	1781  / true
1781 --> 
	1782  / true
1782 --> 
	1783  / true
1783 --> 
	1768  / true
1784 --> 
	1785  / true
1785 --> 
	1786  / true
1786 --> 
	1787  / true
1787 --> 
	1788  / true
1788 --> 
	1789  / true
1789 --> 
	1790  / true
1790 --> 
	1791  / true
1791 --> 
	1792  / true
1792 --> 
	1793  / true
1793 --> 
	1794  / true
1794 --> 
	1795  / true
1795 --> 
	1796  / true
1796 --> 
	1797  / true
1797 --> 
	1798  / true
1798 --> 
	1799  / true
1799 --> 
	1800  / true
1800 --> 
	1801  / true
1801 --> 
	3763  / (!or_cond49)
	1802  / (or_cond49)
1802 --> 
	1804  / (exitcond5_46)
	1803  / (!exitcond5_46)
1803 --> 
	1802  / true
1804 --> 
	1805  / true
1805 --> 
	1821  / (tmp_26_46)
	1806  / (!tmp_26_46)
1806 --> 
	1807  / true
1807 --> 
	1808  / true
1808 --> 
	1809  / true
1809 --> 
	1810  / true
1810 --> 
	1811  / true
1811 --> 
	1812  / true
1812 --> 
	1813  / true
1813 --> 
	1814  / true
1814 --> 
	1815  / true
1815 --> 
	1816  / true
1816 --> 
	1817  / true
1817 --> 
	1818  / true
1818 --> 
	1819  / true
1819 --> 
	1820  / true
1820 --> 
	1805  / true
1821 --> 
	1822  / true
1822 --> 
	1823  / true
1823 --> 
	1824  / true
1824 --> 
	1825  / true
1825 --> 
	1826  / true
1826 --> 
	1827  / true
1827 --> 
	1828  / true
1828 --> 
	1829  / true
1829 --> 
	1830  / true
1830 --> 
	1831  / true
1831 --> 
	1832  / true
1832 --> 
	1833  / true
1833 --> 
	1834  / true
1834 --> 
	1835  / true
1835 --> 
	1836  / true
1836 --> 
	1837  / true
1837 --> 
	1838  / true
1838 --> 
	3763  / (!or_cond50)
	1839  / (or_cond50)
1839 --> 
	1841  / (exitcond5_47)
	1840  / (!exitcond5_47)
1840 --> 
	1839  / true
1841 --> 
	1842  / true
1842 --> 
	1858  / (tmp_26_47)
	1843  / (!tmp_26_47)
1843 --> 
	1844  / true
1844 --> 
	1845  / true
1845 --> 
	1846  / true
1846 --> 
	1847  / true
1847 --> 
	1848  / true
1848 --> 
	1849  / true
1849 --> 
	1850  / true
1850 --> 
	1851  / true
1851 --> 
	1852  / true
1852 --> 
	1853  / true
1853 --> 
	1854  / true
1854 --> 
	1855  / true
1855 --> 
	1856  / true
1856 --> 
	1857  / true
1857 --> 
	1842  / true
1858 --> 
	1859  / true
1859 --> 
	1860  / true
1860 --> 
	1861  / true
1861 --> 
	1862  / true
1862 --> 
	1863  / true
1863 --> 
	1864  / true
1864 --> 
	1865  / true
1865 --> 
	1866  / true
1866 --> 
	1867  / true
1867 --> 
	1868  / true
1868 --> 
	1869  / true
1869 --> 
	1870  / true
1870 --> 
	1871  / true
1871 --> 
	1872  / true
1872 --> 
	1873  / true
1873 --> 
	1874  / true
1874 --> 
	1875  / true
1875 --> 
	3763  / (!or_cond51)
	1876  / (or_cond51)
1876 --> 
	1878  / (exitcond5_48)
	1877  / (!exitcond5_48)
1877 --> 
	1876  / true
1878 --> 
	1879  / true
1879 --> 
	1895  / (tmp_26_48)
	1880  / (!tmp_26_48)
1880 --> 
	1881  / true
1881 --> 
	1882  / true
1882 --> 
	1883  / true
1883 --> 
	1884  / true
1884 --> 
	1885  / true
1885 --> 
	1886  / true
1886 --> 
	1887  / true
1887 --> 
	1888  / true
1888 --> 
	1889  / true
1889 --> 
	1890  / true
1890 --> 
	1891  / true
1891 --> 
	1892  / true
1892 --> 
	1893  / true
1893 --> 
	1894  / true
1894 --> 
	1879  / true
1895 --> 
	1896  / true
1896 --> 
	1897  / true
1897 --> 
	1898  / true
1898 --> 
	1899  / true
1899 --> 
	1900  / true
1900 --> 
	1901  / true
1901 --> 
	1902  / true
1902 --> 
	1903  / true
1903 --> 
	1904  / true
1904 --> 
	1905  / true
1905 --> 
	1906  / true
1906 --> 
	1907  / true
1907 --> 
	1908  / true
1908 --> 
	1909  / true
1909 --> 
	1910  / true
1910 --> 
	1911  / true
1911 --> 
	1912  / true
1912 --> 
	3763  / (!or_cond52)
	1913  / (or_cond52)
1913 --> 
	1915  / (exitcond5_49)
	1914  / (!exitcond5_49)
1914 --> 
	1913  / true
1915 --> 
	1916  / true
1916 --> 
	1932  / (tmp_26_49)
	1917  / (!tmp_26_49)
1917 --> 
	1918  / true
1918 --> 
	1919  / true
1919 --> 
	1920  / true
1920 --> 
	1921  / true
1921 --> 
	1922  / true
1922 --> 
	1923  / true
1923 --> 
	1924  / true
1924 --> 
	1925  / true
1925 --> 
	1926  / true
1926 --> 
	1927  / true
1927 --> 
	1928  / true
1928 --> 
	1929  / true
1929 --> 
	1930  / true
1930 --> 
	1931  / true
1931 --> 
	1916  / true
1932 --> 
	1933  / true
1933 --> 
	1934  / true
1934 --> 
	1935  / true
1935 --> 
	1936  / true
1936 --> 
	1937  / true
1937 --> 
	1938  / true
1938 --> 
	1939  / true
1939 --> 
	1940  / true
1940 --> 
	1941  / true
1941 --> 
	1942  / true
1942 --> 
	1943  / true
1943 --> 
	1944  / true
1944 --> 
	1945  / true
1945 --> 
	1946  / true
1946 --> 
	1947  / true
1947 --> 
	1948  / true
1948 --> 
	1949  / true
1949 --> 
	3763  / (!or_cond53)
	1950  / (or_cond53)
1950 --> 
	1952  / (exitcond5_50)
	1951  / (!exitcond5_50)
1951 --> 
	1950  / true
1952 --> 
	1953  / true
1953 --> 
	1969  / (tmp_26_50)
	1954  / (!tmp_26_50)
1954 --> 
	1955  / true
1955 --> 
	1956  / true
1956 --> 
	1957  / true
1957 --> 
	1958  / true
1958 --> 
	1959  / true
1959 --> 
	1960  / true
1960 --> 
	1961  / true
1961 --> 
	1962  / true
1962 --> 
	1963  / true
1963 --> 
	1964  / true
1964 --> 
	1965  / true
1965 --> 
	1966  / true
1966 --> 
	1967  / true
1967 --> 
	1968  / true
1968 --> 
	1953  / true
1969 --> 
	1970  / true
1970 --> 
	1971  / true
1971 --> 
	1972  / true
1972 --> 
	1973  / true
1973 --> 
	1974  / true
1974 --> 
	1975  / true
1975 --> 
	1976  / true
1976 --> 
	1977  / true
1977 --> 
	1978  / true
1978 --> 
	1979  / true
1979 --> 
	1980  / true
1980 --> 
	1981  / true
1981 --> 
	1982  / true
1982 --> 
	1983  / true
1983 --> 
	1984  / true
1984 --> 
	1985  / true
1985 --> 
	1986  / true
1986 --> 
	3763  / (!or_cond54)
	1987  / (or_cond54)
1987 --> 
	1989  / (exitcond5_51)
	1988  / (!exitcond5_51)
1988 --> 
	1987  / true
1989 --> 
	1990  / true
1990 --> 
	2006  / (tmp_26_51)
	1991  / (!tmp_26_51)
1991 --> 
	1992  / true
1992 --> 
	1993  / true
1993 --> 
	1994  / true
1994 --> 
	1995  / true
1995 --> 
	1996  / true
1996 --> 
	1997  / true
1997 --> 
	1998  / true
1998 --> 
	1999  / true
1999 --> 
	2000  / true
2000 --> 
	2001  / true
2001 --> 
	2002  / true
2002 --> 
	2003  / true
2003 --> 
	2004  / true
2004 --> 
	2005  / true
2005 --> 
	1990  / true
2006 --> 
	2007  / true
2007 --> 
	2008  / true
2008 --> 
	2009  / true
2009 --> 
	2010  / true
2010 --> 
	2011  / true
2011 --> 
	2012  / true
2012 --> 
	2013  / true
2013 --> 
	2014  / true
2014 --> 
	2015  / true
2015 --> 
	2016  / true
2016 --> 
	2017  / true
2017 --> 
	2018  / true
2018 --> 
	2019  / true
2019 --> 
	2020  / true
2020 --> 
	2021  / true
2021 --> 
	2022  / true
2022 --> 
	2023  / true
2023 --> 
	3763  / (!or_cond55)
	2024  / (or_cond55)
2024 --> 
	2026  / (exitcond5_52)
	2025  / (!exitcond5_52)
2025 --> 
	2024  / true
2026 --> 
	2027  / true
2027 --> 
	2043  / (tmp_26_52)
	2028  / (!tmp_26_52)
2028 --> 
	2029  / true
2029 --> 
	2030  / true
2030 --> 
	2031  / true
2031 --> 
	2032  / true
2032 --> 
	2033  / true
2033 --> 
	2034  / true
2034 --> 
	2035  / true
2035 --> 
	2036  / true
2036 --> 
	2037  / true
2037 --> 
	2038  / true
2038 --> 
	2039  / true
2039 --> 
	2040  / true
2040 --> 
	2041  / true
2041 --> 
	2042  / true
2042 --> 
	2027  / true
2043 --> 
	2044  / true
2044 --> 
	2045  / true
2045 --> 
	2046  / true
2046 --> 
	2047  / true
2047 --> 
	2048  / true
2048 --> 
	2049  / true
2049 --> 
	2050  / true
2050 --> 
	2051  / true
2051 --> 
	2052  / true
2052 --> 
	2053  / true
2053 --> 
	2054  / true
2054 --> 
	2055  / true
2055 --> 
	2056  / true
2056 --> 
	2057  / true
2057 --> 
	2058  / true
2058 --> 
	2059  / true
2059 --> 
	2060  / true
2060 --> 
	3763  / (!or_cond56)
	2061  / (or_cond56)
2061 --> 
	2063  / (exitcond5_53)
	2062  / (!exitcond5_53)
2062 --> 
	2061  / true
2063 --> 
	2064  / true
2064 --> 
	2080  / (tmp_26_53)
	2065  / (!tmp_26_53)
2065 --> 
	2066  / true
2066 --> 
	2067  / true
2067 --> 
	2068  / true
2068 --> 
	2069  / true
2069 --> 
	2070  / true
2070 --> 
	2071  / true
2071 --> 
	2072  / true
2072 --> 
	2073  / true
2073 --> 
	2074  / true
2074 --> 
	2075  / true
2075 --> 
	2076  / true
2076 --> 
	2077  / true
2077 --> 
	2078  / true
2078 --> 
	2079  / true
2079 --> 
	2064  / true
2080 --> 
	2081  / true
2081 --> 
	2082  / true
2082 --> 
	2083  / true
2083 --> 
	2084  / true
2084 --> 
	2085  / true
2085 --> 
	2086  / true
2086 --> 
	2087  / true
2087 --> 
	2088  / true
2088 --> 
	2089  / true
2089 --> 
	2090  / true
2090 --> 
	2091  / true
2091 --> 
	2092  / true
2092 --> 
	2093  / true
2093 --> 
	2094  / true
2094 --> 
	2095  / true
2095 --> 
	2096  / true
2096 --> 
	2097  / true
2097 --> 
	3763  / (!or_cond57)
	2098  / (or_cond57)
2098 --> 
	2100  / (exitcond5_54)
	2099  / (!exitcond5_54)
2099 --> 
	2098  / true
2100 --> 
	2101  / true
2101 --> 
	2117  / (tmp_26_54)
	2102  / (!tmp_26_54)
2102 --> 
	2103  / true
2103 --> 
	2104  / true
2104 --> 
	2105  / true
2105 --> 
	2106  / true
2106 --> 
	2107  / true
2107 --> 
	2108  / true
2108 --> 
	2109  / true
2109 --> 
	2110  / true
2110 --> 
	2111  / true
2111 --> 
	2112  / true
2112 --> 
	2113  / true
2113 --> 
	2114  / true
2114 --> 
	2115  / true
2115 --> 
	2116  / true
2116 --> 
	2101  / true
2117 --> 
	2118  / true
2118 --> 
	2119  / true
2119 --> 
	2120  / true
2120 --> 
	2121  / true
2121 --> 
	2122  / true
2122 --> 
	2123  / true
2123 --> 
	2124  / true
2124 --> 
	2125  / true
2125 --> 
	2126  / true
2126 --> 
	2127  / true
2127 --> 
	2128  / true
2128 --> 
	2129  / true
2129 --> 
	2130  / true
2130 --> 
	2131  / true
2131 --> 
	2132  / true
2132 --> 
	2133  / true
2133 --> 
	2134  / true
2134 --> 
	3763  / (!or_cond58)
	2135  / (or_cond58)
2135 --> 
	2137  / (exitcond5_55)
	2136  / (!exitcond5_55)
2136 --> 
	2135  / true
2137 --> 
	2138  / true
2138 --> 
	2154  / (tmp_26_55)
	2139  / (!tmp_26_55)
2139 --> 
	2140  / true
2140 --> 
	2141  / true
2141 --> 
	2142  / true
2142 --> 
	2143  / true
2143 --> 
	2144  / true
2144 --> 
	2145  / true
2145 --> 
	2146  / true
2146 --> 
	2147  / true
2147 --> 
	2148  / true
2148 --> 
	2149  / true
2149 --> 
	2150  / true
2150 --> 
	2151  / true
2151 --> 
	2152  / true
2152 --> 
	2153  / true
2153 --> 
	2138  / true
2154 --> 
	2155  / true
2155 --> 
	2156  / true
2156 --> 
	2157  / true
2157 --> 
	2158  / true
2158 --> 
	2159  / true
2159 --> 
	2160  / true
2160 --> 
	2161  / true
2161 --> 
	2162  / true
2162 --> 
	2163  / true
2163 --> 
	2164  / true
2164 --> 
	2165  / true
2165 --> 
	2166  / true
2166 --> 
	2167  / true
2167 --> 
	2168  / true
2168 --> 
	2169  / true
2169 --> 
	2170  / true
2170 --> 
	2171  / true
2171 --> 
	3763  / (!or_cond59)
	2172  / (or_cond59)
2172 --> 
	2174  / (exitcond5_56)
	2173  / (!exitcond5_56)
2173 --> 
	2172  / true
2174 --> 
	2175  / true
2175 --> 
	2191  / (tmp_26_56)
	2176  / (!tmp_26_56)
2176 --> 
	2177  / true
2177 --> 
	2178  / true
2178 --> 
	2179  / true
2179 --> 
	2180  / true
2180 --> 
	2181  / true
2181 --> 
	2182  / true
2182 --> 
	2183  / true
2183 --> 
	2184  / true
2184 --> 
	2185  / true
2185 --> 
	2186  / true
2186 --> 
	2187  / true
2187 --> 
	2188  / true
2188 --> 
	2189  / true
2189 --> 
	2190  / true
2190 --> 
	2175  / true
2191 --> 
	2192  / true
2192 --> 
	2193  / true
2193 --> 
	2194  / true
2194 --> 
	2195  / true
2195 --> 
	2196  / true
2196 --> 
	2197  / true
2197 --> 
	2198  / true
2198 --> 
	2199  / true
2199 --> 
	2200  / true
2200 --> 
	2201  / true
2201 --> 
	2202  / true
2202 --> 
	2203  / true
2203 --> 
	2204  / true
2204 --> 
	2205  / true
2205 --> 
	2206  / true
2206 --> 
	2207  / true
2207 --> 
	2208  / true
2208 --> 
	3763  / (!or_cond60)
	2209  / (or_cond60)
2209 --> 
	2211  / (exitcond5_57)
	2210  / (!exitcond5_57)
2210 --> 
	2209  / true
2211 --> 
	2212  / true
2212 --> 
	2228  / (tmp_26_57)
	2213  / (!tmp_26_57)
2213 --> 
	2214  / true
2214 --> 
	2215  / true
2215 --> 
	2216  / true
2216 --> 
	2217  / true
2217 --> 
	2218  / true
2218 --> 
	2219  / true
2219 --> 
	2220  / true
2220 --> 
	2221  / true
2221 --> 
	2222  / true
2222 --> 
	2223  / true
2223 --> 
	2224  / true
2224 --> 
	2225  / true
2225 --> 
	2226  / true
2226 --> 
	2227  / true
2227 --> 
	2212  / true
2228 --> 
	2229  / true
2229 --> 
	2230  / true
2230 --> 
	2231  / true
2231 --> 
	2232  / true
2232 --> 
	2233  / true
2233 --> 
	2234  / true
2234 --> 
	2235  / true
2235 --> 
	2236  / true
2236 --> 
	2237  / true
2237 --> 
	2238  / true
2238 --> 
	2239  / true
2239 --> 
	2240  / true
2240 --> 
	2241  / true
2241 --> 
	2242  / true
2242 --> 
	2243  / true
2243 --> 
	2244  / true
2244 --> 
	2245  / true
2245 --> 
	3763  / (!or_cond61)
	2246  / (or_cond61)
2246 --> 
	2248  / (exitcond5_58)
	2247  / (!exitcond5_58)
2247 --> 
	2246  / true
2248 --> 
	2249  / true
2249 --> 
	2265  / (tmp_26_58)
	2250  / (!tmp_26_58)
2250 --> 
	2251  / true
2251 --> 
	2252  / true
2252 --> 
	2253  / true
2253 --> 
	2254  / true
2254 --> 
	2255  / true
2255 --> 
	2256  / true
2256 --> 
	2257  / true
2257 --> 
	2258  / true
2258 --> 
	2259  / true
2259 --> 
	2260  / true
2260 --> 
	2261  / true
2261 --> 
	2262  / true
2262 --> 
	2263  / true
2263 --> 
	2264  / true
2264 --> 
	2249  / true
2265 --> 
	2266  / true
2266 --> 
	2267  / true
2267 --> 
	2268  / true
2268 --> 
	2269  / true
2269 --> 
	2270  / true
2270 --> 
	2271  / true
2271 --> 
	2272  / true
2272 --> 
	2273  / true
2273 --> 
	2274  / true
2274 --> 
	2275  / true
2275 --> 
	2276  / true
2276 --> 
	2277  / true
2277 --> 
	2278  / true
2278 --> 
	2279  / true
2279 --> 
	2280  / true
2280 --> 
	2281  / true
2281 --> 
	2282  / true
2282 --> 
	3763  / (!or_cond62)
	2283  / (or_cond62)
2283 --> 
	2285  / (exitcond5_59)
	2284  / (!exitcond5_59)
2284 --> 
	2283  / true
2285 --> 
	2286  / true
2286 --> 
	2302  / (tmp_26_59)
	2287  / (!tmp_26_59)
2287 --> 
	2288  / true
2288 --> 
	2289  / true
2289 --> 
	2290  / true
2290 --> 
	2291  / true
2291 --> 
	2292  / true
2292 --> 
	2293  / true
2293 --> 
	2294  / true
2294 --> 
	2295  / true
2295 --> 
	2296  / true
2296 --> 
	2297  / true
2297 --> 
	2298  / true
2298 --> 
	2299  / true
2299 --> 
	2300  / true
2300 --> 
	2301  / true
2301 --> 
	2286  / true
2302 --> 
	2303  / true
2303 --> 
	2304  / true
2304 --> 
	2305  / true
2305 --> 
	2306  / true
2306 --> 
	2307  / true
2307 --> 
	2308  / true
2308 --> 
	2309  / true
2309 --> 
	2310  / true
2310 --> 
	2311  / true
2311 --> 
	2312  / true
2312 --> 
	2313  / true
2313 --> 
	2314  / true
2314 --> 
	2315  / true
2315 --> 
	2316  / true
2316 --> 
	2317  / true
2317 --> 
	2318  / true
2318 --> 
	2319  / true
2319 --> 
	3763  / (!or_cond63)
	2320  / (or_cond63)
2320 --> 
	2322  / (exitcond5_60)
	2321  / (!exitcond5_60)
2321 --> 
	2320  / true
2322 --> 
	2323  / true
2323 --> 
	2339  / (tmp_26_60)
	2324  / (!tmp_26_60)
2324 --> 
	2325  / true
2325 --> 
	2326  / true
2326 --> 
	2327  / true
2327 --> 
	2328  / true
2328 --> 
	2329  / true
2329 --> 
	2330  / true
2330 --> 
	2331  / true
2331 --> 
	2332  / true
2332 --> 
	2333  / true
2333 --> 
	2334  / true
2334 --> 
	2335  / true
2335 --> 
	2336  / true
2336 --> 
	2337  / true
2337 --> 
	2338  / true
2338 --> 
	2323  / true
2339 --> 
	2340  / true
2340 --> 
	2341  / true
2341 --> 
	2342  / true
2342 --> 
	2343  / true
2343 --> 
	2344  / true
2344 --> 
	2345  / true
2345 --> 
	2346  / true
2346 --> 
	2347  / true
2347 --> 
	2348  / true
2348 --> 
	2349  / true
2349 --> 
	2350  / true
2350 --> 
	2351  / true
2351 --> 
	2352  / true
2352 --> 
	2353  / true
2353 --> 
	2354  / true
2354 --> 
	2355  / true
2355 --> 
	2356  / true
2356 --> 
	3763  / (!or_cond64)
	2357  / (or_cond64)
2357 --> 
	2359  / (exitcond5_61)
	2358  / (!exitcond5_61)
2358 --> 
	2357  / true
2359 --> 
	2360  / true
2360 --> 
	2376  / (tmp_26_61)
	2361  / (!tmp_26_61)
2361 --> 
	2362  / true
2362 --> 
	2363  / true
2363 --> 
	2364  / true
2364 --> 
	2365  / true
2365 --> 
	2366  / true
2366 --> 
	2367  / true
2367 --> 
	2368  / true
2368 --> 
	2369  / true
2369 --> 
	2370  / true
2370 --> 
	2371  / true
2371 --> 
	2372  / true
2372 --> 
	2373  / true
2373 --> 
	2374  / true
2374 --> 
	2375  / true
2375 --> 
	2360  / true
2376 --> 
	2377  / true
2377 --> 
	2378  / true
2378 --> 
	2379  / true
2379 --> 
	2380  / true
2380 --> 
	2381  / true
2381 --> 
	2382  / true
2382 --> 
	2383  / true
2383 --> 
	2384  / true
2384 --> 
	2385  / true
2385 --> 
	2386  / true
2386 --> 
	2387  / true
2387 --> 
	2388  / true
2388 --> 
	2389  / true
2389 --> 
	2390  / true
2390 --> 
	2391  / true
2391 --> 
	2392  / true
2392 --> 
	2393  / true
2393 --> 
	3763  / (!or_cond65)
	2394  / (or_cond65)
2394 --> 
	2396  / (exitcond5_62)
	2395  / (!exitcond5_62)
2395 --> 
	2394  / true
2396 --> 
	2397  / true
2397 --> 
	2413  / (tmp_26_62)
	2398  / (!tmp_26_62)
2398 --> 
	2399  / true
2399 --> 
	2400  / true
2400 --> 
	2401  / true
2401 --> 
	2402  / true
2402 --> 
	2403  / true
2403 --> 
	2404  / true
2404 --> 
	2405  / true
2405 --> 
	2406  / true
2406 --> 
	2407  / true
2407 --> 
	2408  / true
2408 --> 
	2409  / true
2409 --> 
	2410  / true
2410 --> 
	2411  / true
2411 --> 
	2412  / true
2412 --> 
	2397  / true
2413 --> 
	2414  / true
2414 --> 
	2415  / true
2415 --> 
	2416  / true
2416 --> 
	2417  / true
2417 --> 
	2418  / true
2418 --> 
	2419  / true
2419 --> 
	2420  / true
2420 --> 
	2421  / true
2421 --> 
	2422  / true
2422 --> 
	2423  / true
2423 --> 
	2424  / true
2424 --> 
	2425  / true
2425 --> 
	2426  / true
2426 --> 
	2427  / true
2427 --> 
	2428  / true
2428 --> 
	2429  / true
2429 --> 
	2430  / true
2430 --> 
	3763  / (!or_cond66)
	2431  / (or_cond66)
2431 --> 
	2433  / (exitcond5_63)
	2432  / (!exitcond5_63)
2432 --> 
	2431  / true
2433 --> 
	2434  / true
2434 --> 
	2450  / (tmp_26_63)
	2435  / (!tmp_26_63)
2435 --> 
	2436  / true
2436 --> 
	2437  / true
2437 --> 
	2438  / true
2438 --> 
	2439  / true
2439 --> 
	2440  / true
2440 --> 
	2441  / true
2441 --> 
	2442  / true
2442 --> 
	2443  / true
2443 --> 
	2444  / true
2444 --> 
	2445  / true
2445 --> 
	2446  / true
2446 --> 
	2447  / true
2447 --> 
	2448  / true
2448 --> 
	2449  / true
2449 --> 
	2434  / true
2450 --> 
	2451  / true
2451 --> 
	2452  / true
2452 --> 
	2453  / true
2453 --> 
	2454  / true
2454 --> 
	2455  / true
2455 --> 
	2456  / true
2456 --> 
	2457  / true
2457 --> 
	2458  / true
2458 --> 
	2459  / true
2459 --> 
	2460  / true
2460 --> 
	2461  / true
2461 --> 
	2462  / true
2462 --> 
	2463  / true
2463 --> 
	2464  / true
2464 --> 
	2465  / true
2465 --> 
	2466  / true
2466 --> 
	2467  / true
2467 --> 
	3763  / (!or_cond67)
	2468  / (or_cond67)
2468 --> 
	2470  / (exitcond5_64)
	2469  / (!exitcond5_64)
2469 --> 
	2468  / true
2470 --> 
	2471  / true
2471 --> 
	2487  / (tmp_26_64)
	2472  / (!tmp_26_64)
2472 --> 
	2473  / true
2473 --> 
	2474  / true
2474 --> 
	2475  / true
2475 --> 
	2476  / true
2476 --> 
	2477  / true
2477 --> 
	2478  / true
2478 --> 
	2479  / true
2479 --> 
	2480  / true
2480 --> 
	2481  / true
2481 --> 
	2482  / true
2482 --> 
	2483  / true
2483 --> 
	2484  / true
2484 --> 
	2485  / true
2485 --> 
	2486  / true
2486 --> 
	2471  / true
2487 --> 
	2488  / true
2488 --> 
	2489  / true
2489 --> 
	2490  / true
2490 --> 
	2491  / true
2491 --> 
	2492  / true
2492 --> 
	2493  / true
2493 --> 
	2494  / true
2494 --> 
	2495  / true
2495 --> 
	2496  / true
2496 --> 
	2497  / true
2497 --> 
	2498  / true
2498 --> 
	2499  / true
2499 --> 
	2500  / true
2500 --> 
	2501  / true
2501 --> 
	2502  / true
2502 --> 
	2503  / true
2503 --> 
	2504  / true
2504 --> 
	3763  / (!or_cond68)
	2505  / (or_cond68)
2505 --> 
	2507  / (exitcond5_65)
	2506  / (!exitcond5_65)
2506 --> 
	2505  / true
2507 --> 
	2508  / true
2508 --> 
	2524  / (tmp_26_65)
	2509  / (!tmp_26_65)
2509 --> 
	2510  / true
2510 --> 
	2511  / true
2511 --> 
	2512  / true
2512 --> 
	2513  / true
2513 --> 
	2514  / true
2514 --> 
	2515  / true
2515 --> 
	2516  / true
2516 --> 
	2517  / true
2517 --> 
	2518  / true
2518 --> 
	2519  / true
2519 --> 
	2520  / true
2520 --> 
	2521  / true
2521 --> 
	2522  / true
2522 --> 
	2523  / true
2523 --> 
	2508  / true
2524 --> 
	2525  / true
2525 --> 
	2526  / true
2526 --> 
	2527  / true
2527 --> 
	2528  / true
2528 --> 
	2529  / true
2529 --> 
	2530  / true
2530 --> 
	2531  / true
2531 --> 
	2532  / true
2532 --> 
	2533  / true
2533 --> 
	2534  / true
2534 --> 
	2535  / true
2535 --> 
	2536  / true
2536 --> 
	2537  / true
2537 --> 
	2538  / true
2538 --> 
	2539  / true
2539 --> 
	2540  / true
2540 --> 
	2541  / true
2541 --> 
	3763  / (!or_cond69)
	2542  / (or_cond69)
2542 --> 
	2544  / (exitcond5_66)
	2543  / (!exitcond5_66)
2543 --> 
	2542  / true
2544 --> 
	2545  / true
2545 --> 
	2561  / (tmp_26_66)
	2546  / (!tmp_26_66)
2546 --> 
	2547  / true
2547 --> 
	2548  / true
2548 --> 
	2549  / true
2549 --> 
	2550  / true
2550 --> 
	2551  / true
2551 --> 
	2552  / true
2552 --> 
	2553  / true
2553 --> 
	2554  / true
2554 --> 
	2555  / true
2555 --> 
	2556  / true
2556 --> 
	2557  / true
2557 --> 
	2558  / true
2558 --> 
	2559  / true
2559 --> 
	2560  / true
2560 --> 
	2545  / true
2561 --> 
	2562  / true
2562 --> 
	2563  / true
2563 --> 
	2564  / true
2564 --> 
	2565  / true
2565 --> 
	2566  / true
2566 --> 
	2567  / true
2567 --> 
	2568  / true
2568 --> 
	2569  / true
2569 --> 
	2570  / true
2570 --> 
	2571  / true
2571 --> 
	2572  / true
2572 --> 
	2573  / true
2573 --> 
	2574  / true
2574 --> 
	2575  / true
2575 --> 
	2576  / true
2576 --> 
	2577  / true
2577 --> 
	2578  / true
2578 --> 
	3763  / (!or_cond70)
	2579  / (or_cond70)
2579 --> 
	2581  / (exitcond5_67)
	2580  / (!exitcond5_67)
2580 --> 
	2579  / true
2581 --> 
	2582  / true
2582 --> 
	2598  / (tmp_26_67)
	2583  / (!tmp_26_67)
2583 --> 
	2584  / true
2584 --> 
	2585  / true
2585 --> 
	2586  / true
2586 --> 
	2587  / true
2587 --> 
	2588  / true
2588 --> 
	2589  / true
2589 --> 
	2590  / true
2590 --> 
	2591  / true
2591 --> 
	2592  / true
2592 --> 
	2593  / true
2593 --> 
	2594  / true
2594 --> 
	2595  / true
2595 --> 
	2596  / true
2596 --> 
	2597  / true
2597 --> 
	2582  / true
2598 --> 
	2599  / true
2599 --> 
	2600  / true
2600 --> 
	2601  / true
2601 --> 
	2602  / true
2602 --> 
	2603  / true
2603 --> 
	2604  / true
2604 --> 
	2605  / true
2605 --> 
	2606  / true
2606 --> 
	2607  / true
2607 --> 
	2608  / true
2608 --> 
	2609  / true
2609 --> 
	2610  / true
2610 --> 
	2611  / true
2611 --> 
	2612  / true
2612 --> 
	2613  / true
2613 --> 
	2614  / true
2614 --> 
	2615  / true
2615 --> 
	3763  / (!or_cond71)
	2616  / (or_cond71)
2616 --> 
	2618  / (exitcond5_68)
	2617  / (!exitcond5_68)
2617 --> 
	2616  / true
2618 --> 
	2619  / true
2619 --> 
	2635  / (tmp_26_68)
	2620  / (!tmp_26_68)
2620 --> 
	2621  / true
2621 --> 
	2622  / true
2622 --> 
	2623  / true
2623 --> 
	2624  / true
2624 --> 
	2625  / true
2625 --> 
	2626  / true
2626 --> 
	2627  / true
2627 --> 
	2628  / true
2628 --> 
	2629  / true
2629 --> 
	2630  / true
2630 --> 
	2631  / true
2631 --> 
	2632  / true
2632 --> 
	2633  / true
2633 --> 
	2634  / true
2634 --> 
	2619  / true
2635 --> 
	2636  / true
2636 --> 
	2637  / true
2637 --> 
	2638  / true
2638 --> 
	2639  / true
2639 --> 
	2640  / true
2640 --> 
	2641  / true
2641 --> 
	2642  / true
2642 --> 
	2643  / true
2643 --> 
	2644  / true
2644 --> 
	2645  / true
2645 --> 
	2646  / true
2646 --> 
	2647  / true
2647 --> 
	2648  / true
2648 --> 
	2649  / true
2649 --> 
	2650  / true
2650 --> 
	2651  / true
2651 --> 
	2652  / true
2652 --> 
	3763  / (!or_cond72)
	2653  / (or_cond72)
2653 --> 
	2655  / (exitcond5_69)
	2654  / (!exitcond5_69)
2654 --> 
	2653  / true
2655 --> 
	2656  / true
2656 --> 
	2672  / (tmp_26_69)
	2657  / (!tmp_26_69)
2657 --> 
	2658  / true
2658 --> 
	2659  / true
2659 --> 
	2660  / true
2660 --> 
	2661  / true
2661 --> 
	2662  / true
2662 --> 
	2663  / true
2663 --> 
	2664  / true
2664 --> 
	2665  / true
2665 --> 
	2666  / true
2666 --> 
	2667  / true
2667 --> 
	2668  / true
2668 --> 
	2669  / true
2669 --> 
	2670  / true
2670 --> 
	2671  / true
2671 --> 
	2656  / true
2672 --> 
	2673  / true
2673 --> 
	2674  / true
2674 --> 
	2675  / true
2675 --> 
	2676  / true
2676 --> 
	2677  / true
2677 --> 
	2678  / true
2678 --> 
	2679  / true
2679 --> 
	2680  / true
2680 --> 
	2681  / true
2681 --> 
	2682  / true
2682 --> 
	2683  / true
2683 --> 
	2684  / true
2684 --> 
	2685  / true
2685 --> 
	2686  / true
2686 --> 
	2687  / true
2687 --> 
	2688  / true
2688 --> 
	2689  / true
2689 --> 
	3763  / (!or_cond73)
	2690  / (or_cond73)
2690 --> 
	2692  / (exitcond5_70)
	2691  / (!exitcond5_70)
2691 --> 
	2690  / true
2692 --> 
	2693  / true
2693 --> 
	2709  / (tmp_26_70)
	2694  / (!tmp_26_70)
2694 --> 
	2695  / true
2695 --> 
	2696  / true
2696 --> 
	2697  / true
2697 --> 
	2698  / true
2698 --> 
	2699  / true
2699 --> 
	2700  / true
2700 --> 
	2701  / true
2701 --> 
	2702  / true
2702 --> 
	2703  / true
2703 --> 
	2704  / true
2704 --> 
	2705  / true
2705 --> 
	2706  / true
2706 --> 
	2707  / true
2707 --> 
	2708  / true
2708 --> 
	2693  / true
2709 --> 
	2710  / true
2710 --> 
	2711  / true
2711 --> 
	2712  / true
2712 --> 
	2713  / true
2713 --> 
	2714  / true
2714 --> 
	2715  / true
2715 --> 
	2716  / true
2716 --> 
	2717  / true
2717 --> 
	2718  / true
2718 --> 
	2719  / true
2719 --> 
	2720  / true
2720 --> 
	2721  / true
2721 --> 
	2722  / true
2722 --> 
	2723  / true
2723 --> 
	2724  / true
2724 --> 
	2725  / true
2725 --> 
	2726  / true
2726 --> 
	3763  / (!or_cond74)
	2727  / (or_cond74)
2727 --> 
	2729  / (exitcond5_71)
	2728  / (!exitcond5_71)
2728 --> 
	2727  / true
2729 --> 
	2730  / true
2730 --> 
	2746  / (tmp_26_71)
	2731  / (!tmp_26_71)
2731 --> 
	2732  / true
2732 --> 
	2733  / true
2733 --> 
	2734  / true
2734 --> 
	2735  / true
2735 --> 
	2736  / true
2736 --> 
	2737  / true
2737 --> 
	2738  / true
2738 --> 
	2739  / true
2739 --> 
	2740  / true
2740 --> 
	2741  / true
2741 --> 
	2742  / true
2742 --> 
	2743  / true
2743 --> 
	2744  / true
2744 --> 
	2745  / true
2745 --> 
	2730  / true
2746 --> 
	2747  / true
2747 --> 
	2748  / true
2748 --> 
	2749  / true
2749 --> 
	2750  / true
2750 --> 
	2751  / true
2751 --> 
	2752  / true
2752 --> 
	2753  / true
2753 --> 
	2754  / true
2754 --> 
	2755  / true
2755 --> 
	2756  / true
2756 --> 
	2757  / true
2757 --> 
	2758  / true
2758 --> 
	2759  / true
2759 --> 
	2760  / true
2760 --> 
	2761  / true
2761 --> 
	2762  / true
2762 --> 
	2763  / true
2763 --> 
	3763  / (!or_cond75)
	2764  / (or_cond75)
2764 --> 
	2766  / (exitcond5_72)
	2765  / (!exitcond5_72)
2765 --> 
	2764  / true
2766 --> 
	2767  / true
2767 --> 
	2783  / (tmp_26_72)
	2768  / (!tmp_26_72)
2768 --> 
	2769  / true
2769 --> 
	2770  / true
2770 --> 
	2771  / true
2771 --> 
	2772  / true
2772 --> 
	2773  / true
2773 --> 
	2774  / true
2774 --> 
	2775  / true
2775 --> 
	2776  / true
2776 --> 
	2777  / true
2777 --> 
	2778  / true
2778 --> 
	2779  / true
2779 --> 
	2780  / true
2780 --> 
	2781  / true
2781 --> 
	2782  / true
2782 --> 
	2767  / true
2783 --> 
	2784  / true
2784 --> 
	2785  / true
2785 --> 
	2786  / true
2786 --> 
	2787  / true
2787 --> 
	2788  / true
2788 --> 
	2789  / true
2789 --> 
	2790  / true
2790 --> 
	2791  / true
2791 --> 
	2792  / true
2792 --> 
	2793  / true
2793 --> 
	2794  / true
2794 --> 
	2795  / true
2795 --> 
	2796  / true
2796 --> 
	2797  / true
2797 --> 
	2798  / true
2798 --> 
	2799  / true
2799 --> 
	2800  / true
2800 --> 
	3763  / (!or_cond76)
	2801  / (or_cond76)
2801 --> 
	2803  / (exitcond5_73)
	2802  / (!exitcond5_73)
2802 --> 
	2801  / true
2803 --> 
	2804  / true
2804 --> 
	2820  / (tmp_26_73)
	2805  / (!tmp_26_73)
2805 --> 
	2806  / true
2806 --> 
	2807  / true
2807 --> 
	2808  / true
2808 --> 
	2809  / true
2809 --> 
	2810  / true
2810 --> 
	2811  / true
2811 --> 
	2812  / true
2812 --> 
	2813  / true
2813 --> 
	2814  / true
2814 --> 
	2815  / true
2815 --> 
	2816  / true
2816 --> 
	2817  / true
2817 --> 
	2818  / true
2818 --> 
	2819  / true
2819 --> 
	2804  / true
2820 --> 
	2821  / true
2821 --> 
	2822  / true
2822 --> 
	2823  / true
2823 --> 
	2824  / true
2824 --> 
	2825  / true
2825 --> 
	2826  / true
2826 --> 
	2827  / true
2827 --> 
	2828  / true
2828 --> 
	2829  / true
2829 --> 
	2830  / true
2830 --> 
	2831  / true
2831 --> 
	2832  / true
2832 --> 
	2833  / true
2833 --> 
	2834  / true
2834 --> 
	2835  / true
2835 --> 
	2836  / true
2836 --> 
	2837  / true
2837 --> 
	3763  / (!or_cond77)
	2838  / (or_cond77)
2838 --> 
	2840  / (exitcond5_74)
	2839  / (!exitcond5_74)
2839 --> 
	2838  / true
2840 --> 
	2841  / true
2841 --> 
	2857  / (tmp_26_74)
	2842  / (!tmp_26_74)
2842 --> 
	2843  / true
2843 --> 
	2844  / true
2844 --> 
	2845  / true
2845 --> 
	2846  / true
2846 --> 
	2847  / true
2847 --> 
	2848  / true
2848 --> 
	2849  / true
2849 --> 
	2850  / true
2850 --> 
	2851  / true
2851 --> 
	2852  / true
2852 --> 
	2853  / true
2853 --> 
	2854  / true
2854 --> 
	2855  / true
2855 --> 
	2856  / true
2856 --> 
	2841  / true
2857 --> 
	2858  / true
2858 --> 
	2859  / true
2859 --> 
	2860  / true
2860 --> 
	2861  / true
2861 --> 
	2862  / true
2862 --> 
	2863  / true
2863 --> 
	2864  / true
2864 --> 
	2865  / true
2865 --> 
	2866  / true
2866 --> 
	2867  / true
2867 --> 
	2868  / true
2868 --> 
	2869  / true
2869 --> 
	2870  / true
2870 --> 
	2871  / true
2871 --> 
	2872  / true
2872 --> 
	2873  / true
2873 --> 
	2874  / true
2874 --> 
	3763  / (!or_cond78)
	2875  / (or_cond78)
2875 --> 
	2877  / (exitcond5_75)
	2876  / (!exitcond5_75)
2876 --> 
	2875  / true
2877 --> 
	2878  / true
2878 --> 
	2894  / (tmp_26_75)
	2879  / (!tmp_26_75)
2879 --> 
	2880  / true
2880 --> 
	2881  / true
2881 --> 
	2882  / true
2882 --> 
	2883  / true
2883 --> 
	2884  / true
2884 --> 
	2885  / true
2885 --> 
	2886  / true
2886 --> 
	2887  / true
2887 --> 
	2888  / true
2888 --> 
	2889  / true
2889 --> 
	2890  / true
2890 --> 
	2891  / true
2891 --> 
	2892  / true
2892 --> 
	2893  / true
2893 --> 
	2878  / true
2894 --> 
	2895  / true
2895 --> 
	2896  / true
2896 --> 
	2897  / true
2897 --> 
	2898  / true
2898 --> 
	2899  / true
2899 --> 
	2900  / true
2900 --> 
	2901  / true
2901 --> 
	2902  / true
2902 --> 
	2903  / true
2903 --> 
	2904  / true
2904 --> 
	2905  / true
2905 --> 
	2906  / true
2906 --> 
	2907  / true
2907 --> 
	2908  / true
2908 --> 
	2909  / true
2909 --> 
	2910  / true
2910 --> 
	2911  / true
2911 --> 
	3763  / (!or_cond79)
	2912  / (or_cond79)
2912 --> 
	2914  / (exitcond5_76)
	2913  / (!exitcond5_76)
2913 --> 
	2912  / true
2914 --> 
	2915  / true
2915 --> 
	2931  / (tmp_26_76)
	2916  / (!tmp_26_76)
2916 --> 
	2917  / true
2917 --> 
	2918  / true
2918 --> 
	2919  / true
2919 --> 
	2920  / true
2920 --> 
	2921  / true
2921 --> 
	2922  / true
2922 --> 
	2923  / true
2923 --> 
	2924  / true
2924 --> 
	2925  / true
2925 --> 
	2926  / true
2926 --> 
	2927  / true
2927 --> 
	2928  / true
2928 --> 
	2929  / true
2929 --> 
	2930  / true
2930 --> 
	2915  / true
2931 --> 
	2932  / true
2932 --> 
	2933  / true
2933 --> 
	2934  / true
2934 --> 
	2935  / true
2935 --> 
	2936  / true
2936 --> 
	2937  / true
2937 --> 
	2938  / true
2938 --> 
	2939  / true
2939 --> 
	2940  / true
2940 --> 
	2941  / true
2941 --> 
	2942  / true
2942 --> 
	2943  / true
2943 --> 
	2944  / true
2944 --> 
	2945  / true
2945 --> 
	2946  / true
2946 --> 
	2947  / true
2947 --> 
	2948  / true
2948 --> 
	3763  / (!or_cond80)
	2949  / (or_cond80)
2949 --> 
	2951  / (exitcond5_77)
	2950  / (!exitcond5_77)
2950 --> 
	2949  / true
2951 --> 
	2952  / true
2952 --> 
	2968  / (tmp_26_77)
	2953  / (!tmp_26_77)
2953 --> 
	2954  / true
2954 --> 
	2955  / true
2955 --> 
	2956  / true
2956 --> 
	2957  / true
2957 --> 
	2958  / true
2958 --> 
	2959  / true
2959 --> 
	2960  / true
2960 --> 
	2961  / true
2961 --> 
	2962  / true
2962 --> 
	2963  / true
2963 --> 
	2964  / true
2964 --> 
	2965  / true
2965 --> 
	2966  / true
2966 --> 
	2967  / true
2967 --> 
	2952  / true
2968 --> 
	2969  / true
2969 --> 
	2970  / true
2970 --> 
	2971  / true
2971 --> 
	2972  / true
2972 --> 
	2973  / true
2973 --> 
	2974  / true
2974 --> 
	2975  / true
2975 --> 
	2976  / true
2976 --> 
	2977  / true
2977 --> 
	2978  / true
2978 --> 
	2979  / true
2979 --> 
	2980  / true
2980 --> 
	2981  / true
2981 --> 
	2982  / true
2982 --> 
	2983  / true
2983 --> 
	2984  / true
2984 --> 
	2985  / true
2985 --> 
	3763  / (!or_cond81)
	2986  / (or_cond81)
2986 --> 
	2988  / (exitcond5_78)
	2987  / (!exitcond5_78)
2987 --> 
	2986  / true
2988 --> 
	2989  / true
2989 --> 
	3005  / (tmp_26_78)
	2990  / (!tmp_26_78)
2990 --> 
	2991  / true
2991 --> 
	2992  / true
2992 --> 
	2993  / true
2993 --> 
	2994  / true
2994 --> 
	2995  / true
2995 --> 
	2996  / true
2996 --> 
	2997  / true
2997 --> 
	2998  / true
2998 --> 
	2999  / true
2999 --> 
	3000  / true
3000 --> 
	3001  / true
3001 --> 
	3002  / true
3002 --> 
	3003  / true
3003 --> 
	3004  / true
3004 --> 
	2989  / true
3005 --> 
	3006  / true
3006 --> 
	3007  / true
3007 --> 
	3008  / true
3008 --> 
	3009  / true
3009 --> 
	3010  / true
3010 --> 
	3011  / true
3011 --> 
	3012  / true
3012 --> 
	3013  / true
3013 --> 
	3014  / true
3014 --> 
	3015  / true
3015 --> 
	3016  / true
3016 --> 
	3017  / true
3017 --> 
	3018  / true
3018 --> 
	3019  / true
3019 --> 
	3020  / true
3020 --> 
	3021  / true
3021 --> 
	3022  / true
3022 --> 
	3763  / (!or_cond82)
	3023  / (or_cond82)
3023 --> 
	3025  / (exitcond5_79)
	3024  / (!exitcond5_79)
3024 --> 
	3023  / true
3025 --> 
	3026  / true
3026 --> 
	3042  / (tmp_26_79)
	3027  / (!tmp_26_79)
3027 --> 
	3028  / true
3028 --> 
	3029  / true
3029 --> 
	3030  / true
3030 --> 
	3031  / true
3031 --> 
	3032  / true
3032 --> 
	3033  / true
3033 --> 
	3034  / true
3034 --> 
	3035  / true
3035 --> 
	3036  / true
3036 --> 
	3037  / true
3037 --> 
	3038  / true
3038 --> 
	3039  / true
3039 --> 
	3040  / true
3040 --> 
	3041  / true
3041 --> 
	3026  / true
3042 --> 
	3043  / true
3043 --> 
	3044  / true
3044 --> 
	3045  / true
3045 --> 
	3046  / true
3046 --> 
	3047  / true
3047 --> 
	3048  / true
3048 --> 
	3049  / true
3049 --> 
	3050  / true
3050 --> 
	3051  / true
3051 --> 
	3052  / true
3052 --> 
	3053  / true
3053 --> 
	3054  / true
3054 --> 
	3055  / true
3055 --> 
	3056  / true
3056 --> 
	3057  / true
3057 --> 
	3058  / true
3058 --> 
	3059  / true
3059 --> 
	3763  / (!or_cond83)
	3060  / (or_cond83)
3060 --> 
	3062  / (exitcond5_80)
	3061  / (!exitcond5_80)
3061 --> 
	3060  / true
3062 --> 
	3063  / true
3063 --> 
	3079  / (tmp_26_80)
	3064  / (!tmp_26_80)
3064 --> 
	3065  / true
3065 --> 
	3066  / true
3066 --> 
	3067  / true
3067 --> 
	3068  / true
3068 --> 
	3069  / true
3069 --> 
	3070  / true
3070 --> 
	3071  / true
3071 --> 
	3072  / true
3072 --> 
	3073  / true
3073 --> 
	3074  / true
3074 --> 
	3075  / true
3075 --> 
	3076  / true
3076 --> 
	3077  / true
3077 --> 
	3078  / true
3078 --> 
	3063  / true
3079 --> 
	3080  / true
3080 --> 
	3081  / true
3081 --> 
	3082  / true
3082 --> 
	3083  / true
3083 --> 
	3084  / true
3084 --> 
	3085  / true
3085 --> 
	3086  / true
3086 --> 
	3087  / true
3087 --> 
	3088  / true
3088 --> 
	3089  / true
3089 --> 
	3090  / true
3090 --> 
	3091  / true
3091 --> 
	3092  / true
3092 --> 
	3093  / true
3093 --> 
	3094  / true
3094 --> 
	3095  / true
3095 --> 
	3096  / true
3096 --> 
	3763  / (!or_cond84)
	3097  / (or_cond84)
3097 --> 
	3099  / (exitcond5_81)
	3098  / (!exitcond5_81)
3098 --> 
	3097  / true
3099 --> 
	3100  / true
3100 --> 
	3116  / (tmp_26_81)
	3101  / (!tmp_26_81)
3101 --> 
	3102  / true
3102 --> 
	3103  / true
3103 --> 
	3104  / true
3104 --> 
	3105  / true
3105 --> 
	3106  / true
3106 --> 
	3107  / true
3107 --> 
	3108  / true
3108 --> 
	3109  / true
3109 --> 
	3110  / true
3110 --> 
	3111  / true
3111 --> 
	3112  / true
3112 --> 
	3113  / true
3113 --> 
	3114  / true
3114 --> 
	3115  / true
3115 --> 
	3100  / true
3116 --> 
	3117  / true
3117 --> 
	3118  / true
3118 --> 
	3119  / true
3119 --> 
	3120  / true
3120 --> 
	3121  / true
3121 --> 
	3122  / true
3122 --> 
	3123  / true
3123 --> 
	3124  / true
3124 --> 
	3125  / true
3125 --> 
	3126  / true
3126 --> 
	3127  / true
3127 --> 
	3128  / true
3128 --> 
	3129  / true
3129 --> 
	3130  / true
3130 --> 
	3131  / true
3131 --> 
	3132  / true
3132 --> 
	3133  / true
3133 --> 
	3763  / (!or_cond85)
	3134  / (or_cond85)
3134 --> 
	3136  / (exitcond5_82)
	3135  / (!exitcond5_82)
3135 --> 
	3134  / true
3136 --> 
	3137  / true
3137 --> 
	3153  / (tmp_26_82)
	3138  / (!tmp_26_82)
3138 --> 
	3139  / true
3139 --> 
	3140  / true
3140 --> 
	3141  / true
3141 --> 
	3142  / true
3142 --> 
	3143  / true
3143 --> 
	3144  / true
3144 --> 
	3145  / true
3145 --> 
	3146  / true
3146 --> 
	3147  / true
3147 --> 
	3148  / true
3148 --> 
	3149  / true
3149 --> 
	3150  / true
3150 --> 
	3151  / true
3151 --> 
	3152  / true
3152 --> 
	3137  / true
3153 --> 
	3154  / true
3154 --> 
	3155  / true
3155 --> 
	3156  / true
3156 --> 
	3157  / true
3157 --> 
	3158  / true
3158 --> 
	3159  / true
3159 --> 
	3160  / true
3160 --> 
	3161  / true
3161 --> 
	3162  / true
3162 --> 
	3163  / true
3163 --> 
	3164  / true
3164 --> 
	3165  / true
3165 --> 
	3166  / true
3166 --> 
	3167  / true
3167 --> 
	3168  / true
3168 --> 
	3169  / true
3169 --> 
	3170  / true
3170 --> 
	3763  / (!or_cond86)
	3171  / (or_cond86)
3171 --> 
	3173  / (exitcond5_83)
	3172  / (!exitcond5_83)
3172 --> 
	3171  / true
3173 --> 
	3174  / true
3174 --> 
	3190  / (tmp_26_83)
	3175  / (!tmp_26_83)
3175 --> 
	3176  / true
3176 --> 
	3177  / true
3177 --> 
	3178  / true
3178 --> 
	3179  / true
3179 --> 
	3180  / true
3180 --> 
	3181  / true
3181 --> 
	3182  / true
3182 --> 
	3183  / true
3183 --> 
	3184  / true
3184 --> 
	3185  / true
3185 --> 
	3186  / true
3186 --> 
	3187  / true
3187 --> 
	3188  / true
3188 --> 
	3189  / true
3189 --> 
	3174  / true
3190 --> 
	3191  / true
3191 --> 
	3192  / true
3192 --> 
	3193  / true
3193 --> 
	3194  / true
3194 --> 
	3195  / true
3195 --> 
	3196  / true
3196 --> 
	3197  / true
3197 --> 
	3198  / true
3198 --> 
	3199  / true
3199 --> 
	3200  / true
3200 --> 
	3201  / true
3201 --> 
	3202  / true
3202 --> 
	3203  / true
3203 --> 
	3204  / true
3204 --> 
	3205  / true
3205 --> 
	3206  / true
3206 --> 
	3207  / true
3207 --> 
	3763  / (!or_cond87)
	3208  / (or_cond87)
3208 --> 
	3210  / (exitcond5_84)
	3209  / (!exitcond5_84)
3209 --> 
	3208  / true
3210 --> 
	3211  / true
3211 --> 
	3227  / (tmp_26_84)
	3212  / (!tmp_26_84)
3212 --> 
	3213  / true
3213 --> 
	3214  / true
3214 --> 
	3215  / true
3215 --> 
	3216  / true
3216 --> 
	3217  / true
3217 --> 
	3218  / true
3218 --> 
	3219  / true
3219 --> 
	3220  / true
3220 --> 
	3221  / true
3221 --> 
	3222  / true
3222 --> 
	3223  / true
3223 --> 
	3224  / true
3224 --> 
	3225  / true
3225 --> 
	3226  / true
3226 --> 
	3211  / true
3227 --> 
	3228  / true
3228 --> 
	3229  / true
3229 --> 
	3230  / true
3230 --> 
	3231  / true
3231 --> 
	3232  / true
3232 --> 
	3233  / true
3233 --> 
	3234  / true
3234 --> 
	3235  / true
3235 --> 
	3236  / true
3236 --> 
	3237  / true
3237 --> 
	3238  / true
3238 --> 
	3239  / true
3239 --> 
	3240  / true
3240 --> 
	3241  / true
3241 --> 
	3242  / true
3242 --> 
	3243  / true
3243 --> 
	3244  / true
3244 --> 
	3763  / (!or_cond88)
	3245  / (or_cond88)
3245 --> 
	3247  / (exitcond5_85)
	3246  / (!exitcond5_85)
3246 --> 
	3245  / true
3247 --> 
	3248  / true
3248 --> 
	3264  / (tmp_26_85)
	3249  / (!tmp_26_85)
3249 --> 
	3250  / true
3250 --> 
	3251  / true
3251 --> 
	3252  / true
3252 --> 
	3253  / true
3253 --> 
	3254  / true
3254 --> 
	3255  / true
3255 --> 
	3256  / true
3256 --> 
	3257  / true
3257 --> 
	3258  / true
3258 --> 
	3259  / true
3259 --> 
	3260  / true
3260 --> 
	3261  / true
3261 --> 
	3262  / true
3262 --> 
	3263  / true
3263 --> 
	3248  / true
3264 --> 
	3265  / true
3265 --> 
	3266  / true
3266 --> 
	3267  / true
3267 --> 
	3268  / true
3268 --> 
	3269  / true
3269 --> 
	3270  / true
3270 --> 
	3271  / true
3271 --> 
	3272  / true
3272 --> 
	3273  / true
3273 --> 
	3274  / true
3274 --> 
	3275  / true
3275 --> 
	3276  / true
3276 --> 
	3277  / true
3277 --> 
	3278  / true
3278 --> 
	3279  / true
3279 --> 
	3280  / true
3280 --> 
	3281  / true
3281 --> 
	3763  / (!or_cond89)
	3282  / (or_cond89)
3282 --> 
	3284  / (exitcond5_86)
	3283  / (!exitcond5_86)
3283 --> 
	3282  / true
3284 --> 
	3285  / true
3285 --> 
	3301  / (tmp_26_86)
	3286  / (!tmp_26_86)
3286 --> 
	3287  / true
3287 --> 
	3288  / true
3288 --> 
	3289  / true
3289 --> 
	3290  / true
3290 --> 
	3291  / true
3291 --> 
	3292  / true
3292 --> 
	3293  / true
3293 --> 
	3294  / true
3294 --> 
	3295  / true
3295 --> 
	3296  / true
3296 --> 
	3297  / true
3297 --> 
	3298  / true
3298 --> 
	3299  / true
3299 --> 
	3300  / true
3300 --> 
	3285  / true
3301 --> 
	3302  / true
3302 --> 
	3303  / true
3303 --> 
	3304  / true
3304 --> 
	3305  / true
3305 --> 
	3306  / true
3306 --> 
	3307  / true
3307 --> 
	3308  / true
3308 --> 
	3309  / true
3309 --> 
	3310  / true
3310 --> 
	3311  / true
3311 --> 
	3312  / true
3312 --> 
	3313  / true
3313 --> 
	3314  / true
3314 --> 
	3315  / true
3315 --> 
	3316  / true
3316 --> 
	3317  / true
3317 --> 
	3318  / true
3318 --> 
	3763  / (!or_cond90)
	3319  / (or_cond90)
3319 --> 
	3321  / (exitcond5_87)
	3320  / (!exitcond5_87)
3320 --> 
	3319  / true
3321 --> 
	3322  / true
3322 --> 
	3338  / (tmp_26_87)
	3323  / (!tmp_26_87)
3323 --> 
	3324  / true
3324 --> 
	3325  / true
3325 --> 
	3326  / true
3326 --> 
	3327  / true
3327 --> 
	3328  / true
3328 --> 
	3329  / true
3329 --> 
	3330  / true
3330 --> 
	3331  / true
3331 --> 
	3332  / true
3332 --> 
	3333  / true
3333 --> 
	3334  / true
3334 --> 
	3335  / true
3335 --> 
	3336  / true
3336 --> 
	3337  / true
3337 --> 
	3322  / true
3338 --> 
	3339  / true
3339 --> 
	3340  / true
3340 --> 
	3341  / true
3341 --> 
	3342  / true
3342 --> 
	3343  / true
3343 --> 
	3344  / true
3344 --> 
	3345  / true
3345 --> 
	3346  / true
3346 --> 
	3347  / true
3347 --> 
	3348  / true
3348 --> 
	3349  / true
3349 --> 
	3350  / true
3350 --> 
	3351  / true
3351 --> 
	3352  / true
3352 --> 
	3353  / true
3353 --> 
	3354  / true
3354 --> 
	3355  / true
3355 --> 
	3763  / (!or_cond91)
	3356  / (or_cond91)
3356 --> 
	3358  / (exitcond5_88)
	3357  / (!exitcond5_88)
3357 --> 
	3356  / true
3358 --> 
	3359  / true
3359 --> 
	3375  / (tmp_26_88)
	3360  / (!tmp_26_88)
3360 --> 
	3361  / true
3361 --> 
	3362  / true
3362 --> 
	3363  / true
3363 --> 
	3364  / true
3364 --> 
	3365  / true
3365 --> 
	3366  / true
3366 --> 
	3367  / true
3367 --> 
	3368  / true
3368 --> 
	3369  / true
3369 --> 
	3370  / true
3370 --> 
	3371  / true
3371 --> 
	3372  / true
3372 --> 
	3373  / true
3373 --> 
	3374  / true
3374 --> 
	3359  / true
3375 --> 
	3376  / true
3376 --> 
	3377  / true
3377 --> 
	3378  / true
3378 --> 
	3379  / true
3379 --> 
	3380  / true
3380 --> 
	3381  / true
3381 --> 
	3382  / true
3382 --> 
	3383  / true
3383 --> 
	3384  / true
3384 --> 
	3385  / true
3385 --> 
	3386  / true
3386 --> 
	3387  / true
3387 --> 
	3388  / true
3388 --> 
	3389  / true
3389 --> 
	3390  / true
3390 --> 
	3391  / true
3391 --> 
	3392  / true
3392 --> 
	3763  / (!or_cond92)
	3393  / (or_cond92)
3393 --> 
	3395  / (exitcond5_89)
	3394  / (!exitcond5_89)
3394 --> 
	3393  / true
3395 --> 
	3396  / true
3396 --> 
	3412  / (tmp_26_89)
	3397  / (!tmp_26_89)
3397 --> 
	3398  / true
3398 --> 
	3399  / true
3399 --> 
	3400  / true
3400 --> 
	3401  / true
3401 --> 
	3402  / true
3402 --> 
	3403  / true
3403 --> 
	3404  / true
3404 --> 
	3405  / true
3405 --> 
	3406  / true
3406 --> 
	3407  / true
3407 --> 
	3408  / true
3408 --> 
	3409  / true
3409 --> 
	3410  / true
3410 --> 
	3411  / true
3411 --> 
	3396  / true
3412 --> 
	3413  / true
3413 --> 
	3414  / true
3414 --> 
	3415  / true
3415 --> 
	3416  / true
3416 --> 
	3417  / true
3417 --> 
	3418  / true
3418 --> 
	3419  / true
3419 --> 
	3420  / true
3420 --> 
	3421  / true
3421 --> 
	3422  / true
3422 --> 
	3423  / true
3423 --> 
	3424  / true
3424 --> 
	3425  / true
3425 --> 
	3426  / true
3426 --> 
	3427  / true
3427 --> 
	3428  / true
3428 --> 
	3429  / true
3429 --> 
	3763  / (!or_cond93)
	3430  / (or_cond93)
3430 --> 
	3432  / (exitcond5_90)
	3431  / (!exitcond5_90)
3431 --> 
	3430  / true
3432 --> 
	3433  / true
3433 --> 
	3449  / (tmp_26_90)
	3434  / (!tmp_26_90)
3434 --> 
	3435  / true
3435 --> 
	3436  / true
3436 --> 
	3437  / true
3437 --> 
	3438  / true
3438 --> 
	3439  / true
3439 --> 
	3440  / true
3440 --> 
	3441  / true
3441 --> 
	3442  / true
3442 --> 
	3443  / true
3443 --> 
	3444  / true
3444 --> 
	3445  / true
3445 --> 
	3446  / true
3446 --> 
	3447  / true
3447 --> 
	3448  / true
3448 --> 
	3433  / true
3449 --> 
	3450  / true
3450 --> 
	3451  / true
3451 --> 
	3452  / true
3452 --> 
	3453  / true
3453 --> 
	3454  / true
3454 --> 
	3455  / true
3455 --> 
	3456  / true
3456 --> 
	3457  / true
3457 --> 
	3458  / true
3458 --> 
	3459  / true
3459 --> 
	3460  / true
3460 --> 
	3461  / true
3461 --> 
	3462  / true
3462 --> 
	3463  / true
3463 --> 
	3464  / true
3464 --> 
	3465  / true
3465 --> 
	3466  / true
3466 --> 
	3763  / (!or_cond94)
	3467  / (or_cond94)
3467 --> 
	3469  / (exitcond5_91)
	3468  / (!exitcond5_91)
3468 --> 
	3467  / true
3469 --> 
	3470  / true
3470 --> 
	3486  / (tmp_26_91)
	3471  / (!tmp_26_91)
3471 --> 
	3472  / true
3472 --> 
	3473  / true
3473 --> 
	3474  / true
3474 --> 
	3475  / true
3475 --> 
	3476  / true
3476 --> 
	3477  / true
3477 --> 
	3478  / true
3478 --> 
	3479  / true
3479 --> 
	3480  / true
3480 --> 
	3481  / true
3481 --> 
	3482  / true
3482 --> 
	3483  / true
3483 --> 
	3484  / true
3484 --> 
	3485  / true
3485 --> 
	3470  / true
3486 --> 
	3487  / true
3487 --> 
	3488  / true
3488 --> 
	3489  / true
3489 --> 
	3490  / true
3490 --> 
	3491  / true
3491 --> 
	3492  / true
3492 --> 
	3493  / true
3493 --> 
	3494  / true
3494 --> 
	3495  / true
3495 --> 
	3496  / true
3496 --> 
	3497  / true
3497 --> 
	3498  / true
3498 --> 
	3499  / true
3499 --> 
	3500  / true
3500 --> 
	3501  / true
3501 --> 
	3502  / true
3502 --> 
	3503  / true
3503 --> 
	3763  / (!or_cond95)
	3504  / (or_cond95)
3504 --> 
	3506  / (exitcond5_92)
	3505  / (!exitcond5_92)
3505 --> 
	3504  / true
3506 --> 
	3507  / true
3507 --> 
	3523  / (tmp_26_92)
	3508  / (!tmp_26_92)
3508 --> 
	3509  / true
3509 --> 
	3510  / true
3510 --> 
	3511  / true
3511 --> 
	3512  / true
3512 --> 
	3513  / true
3513 --> 
	3514  / true
3514 --> 
	3515  / true
3515 --> 
	3516  / true
3516 --> 
	3517  / true
3517 --> 
	3518  / true
3518 --> 
	3519  / true
3519 --> 
	3520  / true
3520 --> 
	3521  / true
3521 --> 
	3522  / true
3522 --> 
	3507  / true
3523 --> 
	3524  / true
3524 --> 
	3525  / true
3525 --> 
	3526  / true
3526 --> 
	3527  / true
3527 --> 
	3528  / true
3528 --> 
	3529  / true
3529 --> 
	3530  / true
3530 --> 
	3531  / true
3531 --> 
	3532  / true
3532 --> 
	3533  / true
3533 --> 
	3534  / true
3534 --> 
	3535  / true
3535 --> 
	3536  / true
3536 --> 
	3537  / true
3537 --> 
	3538  / true
3538 --> 
	3539  / true
3539 --> 
	3540  / true
3540 --> 
	3763  / (!or_cond96)
	3541  / (or_cond96)
3541 --> 
	3543  / (exitcond5_93)
	3542  / (!exitcond5_93)
3542 --> 
	3541  / true
3543 --> 
	3544  / true
3544 --> 
	3560  / (tmp_26_93)
	3545  / (!tmp_26_93)
3545 --> 
	3546  / true
3546 --> 
	3547  / true
3547 --> 
	3548  / true
3548 --> 
	3549  / true
3549 --> 
	3550  / true
3550 --> 
	3551  / true
3551 --> 
	3552  / true
3552 --> 
	3553  / true
3553 --> 
	3554  / true
3554 --> 
	3555  / true
3555 --> 
	3556  / true
3556 --> 
	3557  / true
3557 --> 
	3558  / true
3558 --> 
	3559  / true
3559 --> 
	3544  / true
3560 --> 
	3561  / true
3561 --> 
	3562  / true
3562 --> 
	3563  / true
3563 --> 
	3564  / true
3564 --> 
	3565  / true
3565 --> 
	3566  / true
3566 --> 
	3567  / true
3567 --> 
	3568  / true
3568 --> 
	3569  / true
3569 --> 
	3570  / true
3570 --> 
	3571  / true
3571 --> 
	3572  / true
3572 --> 
	3573  / true
3573 --> 
	3574  / true
3574 --> 
	3575  / true
3575 --> 
	3576  / true
3576 --> 
	3577  / true
3577 --> 
	3763  / (!or_cond97)
	3578  / (or_cond97)
3578 --> 
	3580  / (exitcond5_94)
	3579  / (!exitcond5_94)
3579 --> 
	3578  / true
3580 --> 
	3581  / true
3581 --> 
	3597  / (tmp_26_94)
	3582  / (!tmp_26_94)
3582 --> 
	3583  / true
3583 --> 
	3584  / true
3584 --> 
	3585  / true
3585 --> 
	3586  / true
3586 --> 
	3587  / true
3587 --> 
	3588  / true
3588 --> 
	3589  / true
3589 --> 
	3590  / true
3590 --> 
	3591  / true
3591 --> 
	3592  / true
3592 --> 
	3593  / true
3593 --> 
	3594  / true
3594 --> 
	3595  / true
3595 --> 
	3596  / true
3596 --> 
	3581  / true
3597 --> 
	3598  / true
3598 --> 
	3599  / true
3599 --> 
	3600  / true
3600 --> 
	3601  / true
3601 --> 
	3602  / true
3602 --> 
	3603  / true
3603 --> 
	3604  / true
3604 --> 
	3605  / true
3605 --> 
	3606  / true
3606 --> 
	3607  / true
3607 --> 
	3608  / true
3608 --> 
	3609  / true
3609 --> 
	3610  / true
3610 --> 
	3611  / true
3611 --> 
	3612  / true
3612 --> 
	3613  / true
3613 --> 
	3614  / true
3614 --> 
	3763  / (!or_cond98)
	3615  / (or_cond98)
3615 --> 
	3617  / (exitcond5_95)
	3616  / (!exitcond5_95)
3616 --> 
	3615  / true
3617 --> 
	3618  / true
3618 --> 
	3634  / (tmp_26_95)
	3619  / (!tmp_26_95)
3619 --> 
	3620  / true
3620 --> 
	3621  / true
3621 --> 
	3622  / true
3622 --> 
	3623  / true
3623 --> 
	3624  / true
3624 --> 
	3625  / true
3625 --> 
	3626  / true
3626 --> 
	3627  / true
3627 --> 
	3628  / true
3628 --> 
	3629  / true
3629 --> 
	3630  / true
3630 --> 
	3631  / true
3631 --> 
	3632  / true
3632 --> 
	3633  / true
3633 --> 
	3618  / true
3634 --> 
	3635  / true
3635 --> 
	3636  / true
3636 --> 
	3637  / true
3637 --> 
	3638  / true
3638 --> 
	3639  / true
3639 --> 
	3640  / true
3640 --> 
	3641  / true
3641 --> 
	3642  / true
3642 --> 
	3643  / true
3643 --> 
	3644  / true
3644 --> 
	3645  / true
3645 --> 
	3646  / true
3646 --> 
	3647  / true
3647 --> 
	3648  / true
3648 --> 
	3649  / true
3649 --> 
	3650  / true
3650 --> 
	3651  / true
3651 --> 
	3763  / (!or_cond99)
	3652  / (or_cond99)
3652 --> 
	3654  / (exitcond5_96)
	3653  / (!exitcond5_96)
3653 --> 
	3652  / true
3654 --> 
	3655  / true
3655 --> 
	3671  / (tmp_26_96)
	3656  / (!tmp_26_96)
3656 --> 
	3657  / true
3657 --> 
	3658  / true
3658 --> 
	3659  / true
3659 --> 
	3660  / true
3660 --> 
	3661  / true
3661 --> 
	3662  / true
3662 --> 
	3663  / true
3663 --> 
	3664  / true
3664 --> 
	3665  / true
3665 --> 
	3666  / true
3666 --> 
	3667  / true
3667 --> 
	3668  / true
3668 --> 
	3669  / true
3669 --> 
	3670  / true
3670 --> 
	3655  / true
3671 --> 
	3672  / true
3672 --> 
	3673  / true
3673 --> 
	3674  / true
3674 --> 
	3675  / true
3675 --> 
	3676  / true
3676 --> 
	3677  / true
3677 --> 
	3678  / true
3678 --> 
	3679  / true
3679 --> 
	3680  / true
3680 --> 
	3681  / true
3681 --> 
	3682  / true
3682 --> 
	3683  / true
3683 --> 
	3684  / true
3684 --> 
	3685  / true
3685 --> 
	3686  / true
3686 --> 
	3687  / true
3687 --> 
	3688  / true
3688 --> 
	3763  / (!or_cond100)
	3689  / (or_cond100)
3689 --> 
	3691  / (exitcond5_97)
	3690  / (!exitcond5_97)
3690 --> 
	3689  / true
3691 --> 
	3692  / true
3692 --> 
	3708  / (tmp_26_97)
	3693  / (!tmp_26_97)
3693 --> 
	3694  / true
3694 --> 
	3695  / true
3695 --> 
	3696  / true
3696 --> 
	3697  / true
3697 --> 
	3698  / true
3698 --> 
	3699  / true
3699 --> 
	3700  / true
3700 --> 
	3701  / true
3701 --> 
	3702  / true
3702 --> 
	3703  / true
3703 --> 
	3704  / true
3704 --> 
	3705  / true
3705 --> 
	3706  / true
3706 --> 
	3707  / true
3707 --> 
	3692  / true
3708 --> 
	3709  / true
3709 --> 
	3710  / true
3710 --> 
	3711  / true
3711 --> 
	3712  / true
3712 --> 
	3713  / true
3713 --> 
	3714  / true
3714 --> 
	3715  / true
3715 --> 
	3716  / true
3716 --> 
	3717  / true
3717 --> 
	3718  / true
3718 --> 
	3719  / true
3719 --> 
	3720  / true
3720 --> 
	3721  / true
3721 --> 
	3722  / true
3722 --> 
	3723  / true
3723 --> 
	3724  / true
3724 --> 
	3725  / true
3725 --> 
	3763  / (!or_cond101)
	3726  / (or_cond101)
3726 --> 
	3728  / (exitcond5_98)
	3727  / (!exitcond5_98)
3727 --> 
	3726  / true
3728 --> 
	3729  / true
3729 --> 
	3745  / (tmp_26_98)
	3730  / (!tmp_26_98)
3730 --> 
	3731  / true
3731 --> 
	3732  / true
3732 --> 
	3733  / true
3733 --> 
	3734  / true
3734 --> 
	3735  / true
3735 --> 
	3736  / true
3736 --> 
	3737  / true
3737 --> 
	3738  / true
3738 --> 
	3739  / true
3739 --> 
	3740  / true
3740 --> 
	3741  / true
3741 --> 
	3742  / true
3742 --> 
	3743  / true
3743 --> 
	3744  / true
3744 --> 
	3729  / true
3745 --> 
	3746  / true
3746 --> 
	3747  / true
3747 --> 
	3748  / true
3748 --> 
	3749  / true
3749 --> 
	3750  / true
3750 --> 
	3751  / true
3751 --> 
	3752  / true
3752 --> 
	3753  / true
3753 --> 
	3754  / true
3754 --> 
	3755  / true
3755 --> 
	3756  / true
3756 --> 
	3757  / true
3757 --> 
	3758  / true
3758 --> 
	3759  / true
3759 --> 
	3760  / true
3760 --> 
	3761  / true
3761 --> 
	3762  / true
3762 --> 
	3763  / true
3763 --> 
	62  / true
3764 --> 
	3765  / (tmp_5)
	57  / (!tmp_5)
3765 --> 
	3766  / true
3766 --> 
	3764  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.42>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %function_flag), !map !55"   --->   Operation 3767 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_x), !map !59"   --->   Operation 3768 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tile_count), !map !63"   --->   Operation 3769 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dual_coeff_length), !map !67"   --->   Operation 3770 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %remainder), !map !71"   --->   Operation 3771 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_data_V), !map !75"   --->   Operation 3772 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_keep_V), !map !79"   --->   Operation 3773 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_strb_V), !map !83"   --->   Operation 3774 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3775 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_user_V), !map !87"   --->   Operation 3775 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !91"   --->   Operation 3776 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_id_V), !map !95"   --->   Operation 3777 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_dest_V), !map !99"   --->   Operation 3778 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_index_stream_data_V), !map !103"   --->   Operation 3779 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_keep_V), !map !107"   --->   Operation 3780 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_strb_V), !map !111"   --->   Operation 3781 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_user_V), !map !115"   --->   Operation 3782 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_index_stream_last_V), !map !119"   --->   Operation 3783 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_id_V), !map !123"   --->   Operation 3784 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_dest_V), !map !127"   --->   Operation 3785 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %supp_vec_stream_data_V), !map !131"   --->   Operation 3786 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %supp_vec_stream_keep_V), !map !135"   --->   Operation 3787 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %supp_vec_stream_strb_V), !map !139"   --->   Operation 3788 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %supp_vec_stream_user_V), !map !143"   --->   Operation 3789 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %supp_vec_stream_last_V), !map !147"   --->   Operation 3790 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %supp_vec_stream_id_V), !map !151"   --->   Operation 3791 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %supp_vec_stream_dest_V), !map !155"   --->   Operation 3792 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dual_coef_stream_data_V), !map !159"   --->   Operation 3793 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dual_coef_stream_keep_V), !map !163"   --->   Operation 3794 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dual_coef_stream_strb_V), !map !167"   --->   Operation 3795 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dual_coef_stream_user_V), !map !171"   --->   Operation 3796 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dual_coef_stream_last_V), !map !175"   --->   Operation 3797 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %dual_coef_stream_id_V), !map !179"   --->   Operation 3798 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %dual_coef_stream_dest_V), !map !183"   --->   Operation 3799 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_data_V), !map !187"   --->   Operation 3800 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_keep_V), !map !191"   --->   Operation 3801 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_strb_V), !map !195"   --->   Operation 3802 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_user_V), !map !199"   --->   Operation 3803 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !203"   --->   Operation 3804 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_id_V), !map !207"   --->   Operation 3805 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_dest_V), !map !211"   --->   Operation 3806 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @hardware_accelerator_1) nounwind"   --->   Operation 3807 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%input_buf = alloca [78400 x float], align 4" [combined_hls/top.cpp:33]   --->   Operation 3808 'alloca' 'input_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%supp_vecs_buf = alloca [7840 x float], align 4" [combined_hls/top.cpp:34]   --->   Operation 3809 'alloca' 'supp_vecs_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%dual_coef_buf = alloca [800 x float], align 16" [combined_hls/top.cpp:35]   --->   Operation 3810 'alloca' 'dual_coef_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 3811 [1/1] (0.00ns)   --->   "%index_buf = alloca [784 x float], align 16" [combined_hls/top.cpp:36]   --->   Operation 3811 'alloca' 'index_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 3812 [1/1] (0.00ns)   --->   "%result_buf = alloca [2500 x float], align 16" [combined_hls/top.cpp:37]   --->   Operation 3812 'alloca' 'result_buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:11]   --->   Operation 3813 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %function_flag, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:12]   --->   Operation 3814 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:13]   --->   Operation 3815 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dual_coeff_length, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:14]   --->   Operation 3816 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tile_count, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:15]   --->   Operation 3817 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %remainder, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:16]   --->   Operation 3818 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:17]   --->   Operation 3819 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:18]   --->   Operation 3820 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %supp_vec_stream_data_V, i4* %supp_vec_stream_keep_V, i4* %supp_vec_stream_strb_V, i4* %supp_vec_stream_user_V, i1* %supp_vec_stream_last_V, i5* %supp_vec_stream_id_V, i5* %supp_vec_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:19]   --->   Operation 3821 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dual_coef_stream_data_V, i4* %dual_coef_stream_keep_V, i4* %dual_coef_stream_strb_V, i4* %dual_coef_stream_user_V, i1* %dual_coef_stream_last_V, i5* %dual_coef_stream_id_V, i5* %dual_coef_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:20]   --->   Operation 3822 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:21]   --->   Operation 3823 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (1.00ns)   --->   "%function_flag_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %function_flag)" [combined_hls/top.cpp:39]   --->   Operation 3824 'read' 'function_flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 3825 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %function_flag_read, 1" [combined_hls/top.cpp:39]   --->   Operation 3825 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3826 [1/1] (1.00ns)   --->   "%tile_count_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %tile_count)" [combined_hls/top.cpp:51]   --->   Operation 3826 'read' 'tile_count_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 3827 [1/1] (1.00ns)   --->   "%remainder_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %remainder)" [combined_hls/top.cpp:54]   --->   Operation 3827 'read' 'remainder_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader25.preheader, label %304" [combined_hls/top.cpp:39]   --->   Operation 3828 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %function_flag_read, 2" [combined_hls/top.cpp:80]   --->   Operation 3829 'icmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3830 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader20.preheader, label %.loopexit17" [combined_hls/top.cpp:80]   --->   Operation 3830 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 3831 [1/1] (1.76ns)   --->   "br label %.preheader20"   --->   Operation 3831 'br' <Predicate = (!tmp & tmp_s)> <Delay = 1.76>
ST_1 : Operation 3832 [1/1] (1.76ns)   --->   "br label %.preheader25" [combined_hls/top.cpp:45]   --->   Operation 3832 'br' <Predicate = (tmp)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 3833 [1/1] (0.00ns)   --->   "%indvars_iv7 = phi i17 [ %indvars_iv_next8, %308 ], [ 784, %.preheader20.preheader ]" [combined_hls/top.cpp:88]   --->   Operation 3833 'phi' 'indvars_iv7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3834 [1/1] (0.00ns)   --->   "%is_idx = phi i17 [ %is_idx1, %308 ], [ 0, %.preheader20.preheader ]"   --->   Operation 3834 'phi' 'is_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3835 [1/1] (0.00ns)   --->   "%i6 = phi i7 [ %i, %308 ], [ 0, %.preheader20.preheader ]"   --->   Operation 3835 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3836 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ %next_mul, %308 ], [ 0, %.preheader20.preheader ]"   --->   Operation 3836 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3837 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul, 784"   --->   Operation 3837 'add' 'next_mul' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3838 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i6, -28" [combined_hls/top.cpp:88]   --->   Operation 3838 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3839 [1/1] (0.00ns)   --->   "%empty_606 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 3839 'speclooptripcount' 'empty_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3840 [1/1] (1.87ns)   --->   "%i = add i7 %i6, 1" [combined_hls/top.cpp:88]   --->   Operation 3840 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3841 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader19.preheader, label %305" [combined_hls/top.cpp:88]   --->   Operation 3841 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3842 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str11) nounwind" [combined_hls/top.cpp:89]   --->   Operation 3842 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 3843 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str11)" [combined_hls/top.cpp:89]   --->   Operation 3843 'specregionbegin' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 3844 [1/1] (2.10ns)   --->   "%is_idx1 = add i17 %is_idx, 784" [combined_hls/top.cpp:93]   --->   Operation 3844 'add' 'is_idx1' <Predicate = (!exitcond2)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_3 = zext i7 %i6 to i64" [combined_hls/top.cpp:94]   --->   Operation 3845 'zext' 'tmp_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 3846 [1/1] (1.76ns)   --->   "br label %306" [combined_hls/top.cpp:91]   --->   Operation 3846 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 3847 [1/1] (1.76ns)   --->   "br label %.preheader19" [combined_hls/top.cpp:101]   --->   Operation 3847 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 3848 [1/1] (0.00ns)   --->   "%is_idx13_1 = phi i17 [ %is_idx, %305 ], [ %tmp_8, %307 ]" [combined_hls/top.cpp:93]   --->   Operation 3848 'phi' 'is_idx13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3849 [1/1] (0.00ns)   --->   "%j7 = phi i10 [ 0, %305 ], [ %j_3, %307 ]"   --->   Operation 3849 'phi' 'j7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3850 [1/1] (2.43ns)   --->   "%exitcond9 = icmp eq i17 %is_idx13_1, %indvars_iv7" [combined_hls/top.cpp:91]   --->   Operation 3850 'icmp' 'exitcond9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3851 [1/1] (0.00ns)   --->   "%empty_607 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 3851 'speclooptripcount' 'empty_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3852 [1/1] (1.73ns)   --->   "%j_3 = add i10 %j7, 1" [combined_hls/top.cpp:91]   --->   Operation 3852 'add' 'j_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3853 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %308, label %307" [combined_hls/top.cpp:91]   --->   Operation 3853 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3854 [1/1] (2.10ns)   --->   "%tmp_8 = add i17 %is_idx13_1, 1" [combined_hls/top.cpp:93]   --->   Operation 3854 'add' 'tmp_8' <Predicate = (!exitcond9)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3855 [2/2] (0.00ns)   --->   "%empty_608 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 3855 'read' 'empty_608' <Predicate = (!exitcond9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 3856 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %j7 to i17" [combined_hls/top.cpp:94]   --->   Operation 3856 'zext' 'tmp_10_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_3 : Operation 3857 [1/1] (2.10ns)   --->   "%tmp_345 = add i17 %phi_mul, %tmp_10_cast" [combined_hls/top.cpp:94]   --->   Operation 3857 'add' 'tmp_345' <Predicate = (!exitcond9)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3858 [1/1] (0.00ns)   --->   "%result_buf_addr = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_3" [combined_hls/top.cpp:96]   --->   Operation 3858 'getelementptr' 'result_buf_addr' <Predicate = (exitcond9)> <Delay = 0.00>
ST_3 : Operation 3859 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %result_buf_addr, align 4" [combined_hls/top.cpp:96]   --->   Operation 3859 'store' <Predicate = (exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3 : Operation 3860 [1/1] (0.00ns)   --->   "%empty_609 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str11, i32 %tmp_9)" [combined_hls/top.cpp:97]   --->   Operation 3860 'specregionend' 'empty_609' <Predicate = (exitcond9)> <Delay = 0.00>
ST_3 : Operation 3861 [1/1] (2.10ns)   --->   "%indvars_iv_next8 = add i17 %indvars_iv7, 784" [combined_hls/top.cpp:88]   --->   Operation 3861 'add' 'indvars_iv_next8' <Predicate = (exitcond9)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3862 [1/1] (0.00ns)   --->   "br label %.preheader20" [combined_hls/top.cpp:88]   --->   Operation 3862 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 3863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str12) nounwind" [combined_hls/top.cpp:92]   --->   Operation 3863 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3864 [1/2] (0.00ns)   --->   "%empty_608 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 3864 'read' 'empty_608' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 3865 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_200 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_608, 0"   --->   Operation 3865 'extractvalue' 'in_stream_data_V_val_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3866 [1/1] (0.00ns)   --->   "%bitcast3 = bitcast i32 %in_stream_data_V_val_200 to float"   --->   Operation 3866 'bitcast' 'bitcast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3867 [1/1] (0.00ns)   --->   "%tmp_345_cast = zext i17 %tmp_345 to i64" [combined_hls/top.cpp:94]   --->   Operation 3867 'zext' 'tmp_345_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3868 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_345_cast" [combined_hls/top.cpp:94]   --->   Operation 3868 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3869 [1/1] (3.25ns)   --->   "store float %bitcast3, float* %input_buf_addr, align 4" [combined_hls/top.cpp:94]   --->   Operation 3869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_4 : Operation 3870 [1/1] (0.00ns)   --->   "br label %306" [combined_hls/top.cpp:91]   --->   Operation 3870 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 4.45>
ST_5 : Operation 3871 [1/1] (0.00ns)   --->   "%is_idx3 = phi i32 [ %is_idx3_2, %309 ], [ 0, %.preheader19.preheader ]"   --->   Operation 3871 'phi' 'is_idx3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3872 [1/1] (1.00ns)   --->   "%dual_coeff_length_re = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %dual_coeff_length)" [combined_hls/top.cpp:101]   --->   Operation 3872 'read' 'dual_coeff_length_re' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 3873 [1/1] (2.47ns)   --->   "%tmp_4 = icmp ult i32 %is_idx3, %dual_coeff_length_re" [combined_hls/top.cpp:101]   --->   Operation 3873 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3874 [1/1] (2.55ns)   --->   "%is_idx3_2 = add nsw i32 %is_idx3, 1" [combined_hls/top.cpp:103]   --->   Operation 3874 'add' 'is_idx3_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3875 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %309, label %.preheader18.preheader" [combined_hls/top.cpp:101]   --->   Operation 3875 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3876 [2/2] (0.00ns)   --->   "%empty_610 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %dual_coef_stream_data_V, i4* %dual_coef_stream_keep_V, i4* %dual_coef_stream_strb_V, i4* %dual_coef_stream_user_V, i1* %dual_coef_stream_last_V, i5* %dual_coef_stream_id_V, i5* %dual_coef_stream_dest_V)"   --->   Operation 3876 'read' 'empty_610' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 3877 [1/1] (0.00ns)   --->   "%is_idx2_1 = alloca i32"   --->   Operation 3877 'alloca' 'is_idx2_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_5 : Operation 3878 [1/1] (2.55ns)   --->   "%tmp_15 = add i32 %tile_count_read, 1" [combined_hls/top.cpp:109]   --->   Operation 3878 'add' 'tmp_15' <Predicate = (!tmp_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3879 [1/1] (1.76ns)   --->   "store i32 0, i32* %is_idx2_1"   --->   Operation 3879 'store' <Predicate = (!tmp_4)> <Delay = 1.76>
ST_5 : Operation 3880 [1/1] (1.76ns)   --->   "br label %.preheader18" [combined_hls/top.cpp:109]   --->   Operation 3880 'br' <Predicate = (!tmp_4)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 3881 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind" [combined_hls/top.cpp:102]   --->   Operation 3881 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3882 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %is_idx3 to i64" [combined_hls/top.cpp:103]   --->   Operation 3882 'sext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3883 [1/2] (0.00ns)   --->   "%empty_610 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %dual_coef_stream_data_V, i4* %dual_coef_stream_keep_V, i4* %dual_coef_stream_strb_V, i4* %dual_coef_stream_user_V, i1* %dual_coef_stream_last_V, i5* %dual_coef_stream_id_V, i5* %dual_coef_stream_dest_V)"   --->   Operation 3883 'read' 'empty_610' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 3884 [1/1] (0.00ns)   --->   "%dual_coef_stream_dat = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_610, 0"   --->   Operation 3884 'extractvalue' 'dual_coef_stream_dat' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3885 [1/1] (0.00ns)   --->   "%bitcast2 = bitcast i32 %dual_coef_stream_dat to float"   --->   Operation 3885 'bitcast' 'bitcast2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3886 [1/1] (0.00ns)   --->   "%dual_coef_buf_addr = getelementptr inbounds [800 x float]* %dual_coef_buf, i64 0, i64 %tmp_7" [combined_hls/top.cpp:104]   --->   Operation 3886 'getelementptr' 'dual_coef_buf_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 3887 [1/1] (3.25ns)   --->   "store float %bitcast2, float* %dual_coef_buf_addr, align 4" [combined_hls/top.cpp:104]   --->   Operation 3887 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_6 : Operation 3888 [1/1] (0.00ns)   --->   "br label %.preheader19" [combined_hls/top.cpp:101]   --->   Operation 3888 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.45>
ST_7 : Operation 3889 [1/1] (0.00ns)   --->   "%k9 = phi i32 [ %k_2, %320 ], [ 0, %.preheader18.preheader ]"   --->   Operation 3889 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3890 [1/1] (2.47ns)   --->   "%exitcond6 = icmp eq i32 %k9, %tmp_15" [combined_hls/top.cpp:109]   --->   Operation 3890 'icmp' 'exitcond6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3891 [1/1] (2.55ns)   --->   "%k_2 = add nsw i32 %k9, 1" [combined_hls/top.cpp:109]   --->   Operation 3891 'add' 'k_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3892 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader.preheader, label %310" [combined_hls/top.cpp:109]   --->   Operation 3892 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 3893 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str14) nounwind" [combined_hls/top.cpp:110]   --->   Operation 3893 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 3894 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str14)" [combined_hls/top.cpp:110]   --->   Operation 3894 'specregionbegin' 'tmp_17' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 3895 [1/1] (2.47ns)   --->   "%tmp_20 = icmp ne i32 %k9, %tile_count_read" [combined_hls/top.cpp:113]   --->   Operation 3895 'icmp' 'tmp_20' <Predicate = (!exitcond6)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 3896 [1/1] (1.76ns)   --->   "br label %311" [combined_hls/top.cpp:111]   --->   Operation 3896 'br' <Predicate = (!exitcond6)> <Delay = 1.76>
ST_7 : Operation 3897 [1/1] (1.76ns)   --->   "br label %.preheader" [combined_hls/top.cpp:148]   --->   Operation 3897 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 8 <SV = 4> <Delay = 5.40>
ST_8 : Operation 3898 [1/1] (0.00ns)   --->   "%i4 = phi i4 [ 0, %310 ], [ %i_2, %.loopexit785 ]"   --->   Operation 3898 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3899 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i13 [ 0, %310 ], [ %next_mul2, %.loopexit785 ]"   --->   Operation 3899 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3900 [1/1] (0.00ns)   --->   "%is_idx2_1_load = load i32* %is_idx2_1" [combined_hls/top.cpp:111]   --->   Operation 3900 'load' 'is_idx2_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3901 [1/1] (0.00ns)   --->   "%phi_mul1_cast = zext i13 %phi_mul1 to i14"   --->   Operation 3901 'zext' 'phi_mul1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3902 [1/1] (1.67ns)   --->   "%next_mul2 = add i13 %phi_mul1, 784"   --->   Operation 3902 'add' 'next_mul2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3903 [1/1] (0.00ns)   --->   "%i4_cast = zext i4 %i4 to i32" [combined_hls/top.cpp:111]   --->   Operation 3903 'zext' 'i4_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3904 [1/1] (2.55ns)   --->   "%is_idx2 = add i32 %is_idx2_1_load, 784" [combined_hls/top.cpp:111]   --->   Operation 3904 'add' 'is_idx2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3905 [1/1] (1.30ns)   --->   "%tmp_18 = icmp ult i4 %i4, -6" [combined_hls/top.cpp:111]   --->   Operation 3905 'icmp' 'tmp_18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3906 [1/1] (0.00ns)   --->   "%empty_611 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)"   --->   Operation 3906 'speclooptripcount' 'empty_611' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3907 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i4, 1" [combined_hls/top.cpp:111]   --->   Operation 3907 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3908 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %312, label %.loopexit1" [combined_hls/top.cpp:111]   --->   Operation 3908 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3909 [1/1] (2.47ns)   --->   "%tmp_27 = icmp ult i32 %i4_cast, %remainder_read" [combined_hls/top.cpp:113]   --->   Operation 3909 'icmp' 'tmp_27' <Predicate = (tmp_18)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3910 [1/1] (0.97ns)   --->   "%or_cond1 = or i1 %tmp_20, %tmp_27" [combined_hls/top.cpp:113]   --->   Operation 3910 'or' 'or_cond1' <Predicate = (tmp_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3911 [1/1] (0.00ns)   --->   "br i1 %or_cond1, label %._crit_edge36.preheader, label %.loopexit1" [combined_hls/top.cpp:113]   --->   Operation 3911 'br' <Predicate = (tmp_18)> <Delay = 0.00>
ST_8 : Operation 3912 [1/1] (1.76ns)   --->   "br label %._crit_edge36" [combined_hls/top.cpp:120]   --->   Operation 3912 'br' <Predicate = (tmp_18 & or_cond1)> <Delay = 1.76>
ST_8 : Operation 3913 [1/1] (0.00ns)   --->   "%tmp_347 = shl i32 %k9, 3" [combined_hls/top.cpp:140]   --->   Operation 3913 'shl' 'tmp_347' <Predicate = (!tmp_18) | (!or_cond1)> <Delay = 0.00>
ST_8 : Operation 3914 [1/1] (0.00ns)   --->   "%tmp_348 = shl i32 %k9, 1" [combined_hls/top.cpp:140]   --->   Operation 3914 'shl' 'tmp_348' <Predicate = (!tmp_18) | (!or_cond1)> <Delay = 0.00>
ST_8 : Operation 3915 [1/1] (1.76ns)   --->   "br label %314" [combined_hls/top.cpp:129]   --->   Operation 3915 'br' <Predicate = (!tmp_18) | (!or_cond1)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 3.45>
ST_9 : Operation 3916 [1/1] (0.00ns)   --->   "%is_idx24_2 = phi i32 [ %tmp_38, %313 ], [ %is_idx2_1_load, %._crit_edge36.preheader ]" [combined_hls/top.cpp:122]   --->   Operation 3916 'phi' 'is_idx24_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3917 [1/1] (0.00ns)   --->   "%j5 = phi i10 [ %j_5, %313 ], [ 0, %._crit_edge36.preheader ]"   --->   Operation 3917 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3918 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %is_idx24_2, %is_idx2" [combined_hls/top.cpp:120]   --->   Operation 3918 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3919 [1/1] (0.00ns)   --->   "%empty_612 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 3919 'speclooptripcount' 'empty_612' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3920 [1/1] (1.73ns)   --->   "%j_5 = add i10 %j5, 1" [combined_hls/top.cpp:120]   --->   Operation 3920 'add' 'j_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3921 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit785, label %313" [combined_hls/top.cpp:120]   --->   Operation 3921 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3922 [1/1] (2.55ns)   --->   "%tmp_38 = add nsw i32 %is_idx24_2, 1" [combined_hls/top.cpp:122]   --->   Operation 3922 'add' 'tmp_38' <Predicate = (!exitcond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3923 [2/2] (0.00ns)   --->   "%empty_613 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %supp_vec_stream_data_V, i4* %supp_vec_stream_keep_V, i4* %supp_vec_stream_strb_V, i4* %supp_vec_stream_user_V, i1* %supp_vec_stream_last_V, i5* %supp_vec_stream_id_V, i5* %supp_vec_stream_dest_V)"   --->   Operation 3923 'read' 'empty_613' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 3924 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i10 %j5 to i14" [combined_hls/top.cpp:123]   --->   Operation 3924 'zext' 'tmp_40_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_9 : Operation 3925 [1/1] (1.67ns)   --->   "%tmp_350 = add i14 %phi_mul1_cast, %tmp_40_cast" [combined_hls/top.cpp:123]   --->   Operation 3925 'add' 'tmp_350' <Predicate = (!exitcond4)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3926 [1/1] (1.76ns)   --->   "store i32 %is_idx2, i32* %is_idx2_1" [combined_hls/top.cpp:122]   --->   Operation 3926 'store' <Predicate = (exitcond4)> <Delay = 1.76>
ST_9 : Operation 3927 [1/1] (0.00ns)   --->   "br label %311"   --->   Operation 3927 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 3928 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str15) nounwind" [combined_hls/top.cpp:121]   --->   Operation 3928 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3929 [1/2] (0.00ns)   --->   "%empty_613 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %supp_vec_stream_data_V, i4* %supp_vec_stream_keep_V, i4* %supp_vec_stream_strb_V, i4* %supp_vec_stream_user_V, i1* %supp_vec_stream_last_V, i5* %supp_vec_stream_id_V, i5* %supp_vec_stream_dest_V)"   --->   Operation 3929 'read' 'empty_613' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 3930 [1/1] (0.00ns)   --->   "%supp_vec_stream_data = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_613, 0"   --->   Operation 3930 'extractvalue' 'supp_vec_stream_data' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3931 [1/1] (0.00ns)   --->   "%bitcast4 = bitcast i32 %supp_vec_stream_data to float"   --->   Operation 3931 'bitcast' 'bitcast4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3932 [1/1] (0.00ns)   --->   "%tmp_351_cast = zext i14 %tmp_350 to i64" [combined_hls/top.cpp:123]   --->   Operation 3932 'zext' 'tmp_351_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3933 [1/1] (0.00ns)   --->   "%supp_vecs_buf_addr = getelementptr [7840 x float]* %supp_vecs_buf, i64 0, i64 %tmp_351_cast" [combined_hls/top.cpp:123]   --->   Operation 3933 'getelementptr' 'supp_vecs_buf_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3934 [1/1] (3.25ns)   --->   "store float %bitcast4, float* %supp_vecs_buf_addr, align 4" [combined_hls/top.cpp:123]   --->   Operation 3934 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_10 : Operation 3935 [1/1] (0.00ns)   --->   "br label %._crit_edge36" [combined_hls/top.cpp:120]   --->   Operation 3935 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.47>
ST_11 : Operation 3936 [1/1] (0.00ns)   --->   "%tile_count_load_s = phi i32 [ %tile_count_read, %.loopexit1 ], [ %tile_count_load_2, %.loopexit ]" [combined_hls/top.cpp:51]   --->   Operation 3936 'phi' 'tile_count_load_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3937 [1/1] (0.00ns)   --->   "%i9 = phi i7 [ 0, %.loopexit1 ], [ %i_4, %.loopexit ]"   --->   Operation 3937 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3938 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i17 [ 0, %.loopexit1 ], [ %next_mul6, %.loopexit ]"   --->   Operation 3938 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3939 [1/1] (2.10ns)   --->   "%next_mul6 = add i17 %phi_mul5, 784"   --->   Operation 3939 'add' 'next_mul6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3940 [1/1] (1.48ns)   --->   "%exitcond3 = icmp eq i7 %i9, -28" [combined_hls/top.cpp:129]   --->   Operation 3940 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3941 [1/1] (0.00ns)   --->   "%empty_614 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 3941 'speclooptripcount' 'empty_614' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3942 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i9, 1" [combined_hls/top.cpp:129]   --->   Operation 3942 'add' 'i_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3943 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %320, label %315" [combined_hls/top.cpp:129]   --->   Operation 3943 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str16) nounwind" [combined_hls/top.cpp:130]   --->   Operation 3944 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 3945 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str16)" [combined_hls/top.cpp:130]   --->   Operation 3945 'specregionbegin' 'tmp_36' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 3946 [1/1] (0.00ns)   --->   "%tmp_37 = zext i7 %i9 to i64" [combined_hls/top.cpp:140]   --->   Operation 3946 'zext' 'tmp_37' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 3947 [1/1] (0.00ns)   --->   "%result_buf_addr_4 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_37" [combined_hls/top.cpp:140]   --->   Operation 3947 'getelementptr' 'result_buf_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_11 : Operation 3948 [1/1] (2.47ns)   --->   "%tmp_41 = icmp ne i32 %k9, %tile_count_load_s" [combined_hls/top.cpp:134]   --->   Operation 3948 'icmp' 'tmp_41' <Predicate = (!exitcond3)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 3949 [1/1] (1.76ns)   --->   "br label %316" [combined_hls/top.cpp:132]   --->   Operation 3949 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_11 : Operation 3950 [1/1] (0.00ns)   --->   "%empty_618 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str14, i32 %tmp_17)" [combined_hls/top.cpp:144]   --->   Operation 3950 'specregionend' 'empty_618' <Predicate = (exitcond3)> <Delay = 0.00>
ST_11 : Operation 3951 [1/1] (0.00ns)   --->   "br label %.preheader18" [combined_hls/top.cpp:109]   --->   Operation 3951 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.62>
ST_12 : Operation 3952 [1/1] (0.00ns)   --->   "%j6 = phi i4 [ 0, %315 ], [ %j_6, %rbf_kernel.exit ]"   --->   Operation 3952 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3953 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i13 [ 0, %315 ], [ %next_mul4, %rbf_kernel.exit ]"   --->   Operation 3953 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3954 [1/1] (0.00ns)   --->   "%phi_mul3_cast = zext i13 %phi_mul3 to i14"   --->   Operation 3954 'zext' 'phi_mul3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3955 [1/1] (1.67ns)   --->   "%next_mul4 = add i13 %phi_mul3, 784"   --->   Operation 3955 'add' 'next_mul4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3956 [1/1] (0.00ns)   --->   "%j6_cast = zext i4 %j6 to i32" [combined_hls/top.cpp:132]   --->   Operation 3956 'zext' 'j6_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3957 [1/1] (1.30ns)   --->   "%tmp_42 = icmp ult i4 %j6, -6" [combined_hls/top.cpp:132]   --->   Operation 3957 'icmp' 'tmp_42' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3958 [1/1] (0.00ns)   --->   "%empty_615 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 10, i64 5)"   --->   Operation 3958 'speclooptripcount' 'empty_615' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 3959 [1/1] (1.73ns)   --->   "%j_6 = add i4 %j6, 1" [combined_hls/top.cpp:132]   --->   Operation 3959 'add' 'j_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3960 [1/1] (1.76ns)   --->   "br i1 %tmp_42, label %317, label %.loopexit" [combined_hls/top.cpp:132]   --->   Operation 3960 'br' <Predicate = true> <Delay = 1.76>
ST_12 : Operation 3961 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str17) nounwind" [combined_hls/top.cpp:133]   --->   Operation 3961 'specloopname' <Predicate = (tmp_42)> <Delay = 0.00>
ST_12 : Operation 3962 [1/1] (2.47ns)   --->   "%tmp_43 = icmp ult i32 %j6_cast, %remainder_read" [combined_hls/top.cpp:134]   --->   Operation 3962 'icmp' 'tmp_43' <Predicate = (tmp_42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3963 [1/1] (0.97ns)   --->   "%or_cond2 = or i1 %tmp_41, %tmp_43" [combined_hls/top.cpp:134]   --->   Operation 3963 'or' 'or_cond2' <Predicate = (tmp_42)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 3964 [1/1] (1.76ns)   --->   "br i1 %or_cond2, label %._crit_edge39, label %.loopexit" [combined_hls/top.cpp:134]   --->   Operation 3964 'br' <Predicate = (tmp_42)> <Delay = 1.76>
ST_12 : Operation 3965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i32 %tmp_348, %j6_cast" [combined_hls/top.cpp:140]   --->   Operation 3965 'add' 'tmp16' <Predicate = (tmp_42 & or_cond2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3966 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_45 = add nsw i32 %tmp16, %tmp_347" [combined_hls/top.cpp:140]   --->   Operation 3966 'add' 'tmp_45' <Predicate = (tmp_42 & or_cond2)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 3967 [1/1] (0.00ns)   --->   "%tmp_46 = sext i32 %tmp_45 to i64" [combined_hls/top.cpp:140]   --->   Operation 3967 'sext' 'tmp_46' <Predicate = (tmp_42 & or_cond2)> <Delay = 0.00>
ST_12 : Operation 3968 [1/1] (0.00ns)   --->   "%dual_coef_buf_addr_1 = getelementptr inbounds [800 x float]* %dual_coef_buf, i64 0, i64 %tmp_46" [combined_hls/top.cpp:140]   --->   Operation 3968 'getelementptr' 'dual_coef_buf_addr_1' <Predicate = (tmp_42 & or_cond2)> <Delay = 0.00>
ST_12 : Operation 3969 [2/2] (3.25ns)   --->   "%dual_coef_buf_load = load float* %dual_coef_buf_addr_1, align 4" [combined_hls/top.cpp:140]   --->   Operation 3969 'load' 'dual_coef_buf_load' <Predicate = (tmp_42 & or_cond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 3970 [1/2] (3.25ns)   --->   "%dual_coef_buf_load = load float* %dual_coef_buf_addr_1, align 4" [combined_hls/top.cpp:140]   --->   Operation 3970 'load' 'dual_coef_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_13 : Operation 3971 [1/1] (1.76ns)   --->   "br label %318" [combined_hls/top.cpp:162->combined_hls/top.cpp:140]   --->   Operation 3971 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 8> <Delay = 5.54>
ST_14 : Operation 3972 [1/1] (0.00ns)   --->   "%sum_i = phi float [ 0.000000e+00, %._crit_edge39 ], [ %sum_100, %319 ]"   --->   Operation 3972 'phi' 'sum_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3973 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %._crit_edge39 ], [ %i_5, %319 ]"   --->   Operation 3973 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3974 [1/1] (1.77ns)   --->   "%tmp_i = icmp eq i10 %i_i, -240" [combined_hls/top.cpp:162->combined_hls/top.cpp:140]   --->   Operation 3974 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3975 [1/1] (0.00ns)   --->   "%empty_616 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 3975 'speclooptripcount' 'empty_616' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3976 [1/1] (1.73ns)   --->   "%i_5 = add i10 %i_i, 1" [combined_hls/top.cpp:162->combined_hls/top.cpp:140]   --->   Operation 3976 'add' 'i_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3977 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %rbf_kernel.exit, label %319" [combined_hls/top.cpp:162->combined_hls/top.cpp:140]   --->   Operation 3977 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 3978 [1/1] (0.00ns)   --->   "%tmp_5_i_cast7 = zext i10 %i_i to i14" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3978 'zext' 'tmp_5_i_cast7' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_14 : Operation 3979 [1/1] (0.00ns)   --->   "%tmp_5_i_cast = zext i10 %i_i to i17" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3979 'zext' 'tmp_5_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_14 : Operation 3980 [1/1] (2.10ns)   --->   "%tmp_352 = add i17 %phi_mul5, %tmp_5_i_cast" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3980 'add' 'tmp_352' <Predicate = (!tmp_i)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3981 [1/1] (0.00ns)   --->   "%tmp_354_cast = zext i17 %tmp_352 to i64" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3981 'zext' 'tmp_354_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_14 : Operation 3982 [1/1] (0.00ns)   --->   "%input_buf_addr_5 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_354_cast" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3982 'getelementptr' 'input_buf_addr_5' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_14 : Operation 3983 [1/1] (1.67ns)   --->   "%tmp_353 = add i14 %phi_mul3_cast, %tmp_5_i_cast7" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3983 'add' 'tmp_353' <Predicate = (!tmp_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 3984 [1/1] (0.00ns)   --->   "%tmp_355_cast = zext i14 %tmp_353 to i64" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3984 'zext' 'tmp_355_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_14 : Operation 3985 [1/1] (0.00ns)   --->   "%supp_vecs_buf_addr_1 = getelementptr [7840 x float]* %supp_vecs_buf, i64 0, i64 %tmp_355_cast" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3985 'getelementptr' 'supp_vecs_buf_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_14 : Operation 3986 [2/2] (3.25ns)   --->   "%supp_vecs_buf_load = load float* %supp_vecs_buf_addr_1, align 4" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3986 'load' 'supp_vecs_buf_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_14 : Operation 3987 [2/2] (3.25ns)   --->   "%input_buf_load_2 = load float* %input_buf_addr_5, align 4" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3987 'load' 'input_buf_load_2' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_14 : Operation 3988 [1/1] (5.54ns)   --->   "%tmp_1_i = fpext float %sum_i to double" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 3988 'fpext' 'tmp_1_i' <Predicate = (tmp_i)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 3989 [1/2] (3.25ns)   --->   "%supp_vecs_buf_load = load float* %supp_vecs_buf_addr_1, align 4" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3989 'load' 'supp_vecs_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_15 : Operation 3990 [1/2] (3.25ns)   --->   "%input_buf_load_2 = load float* %input_buf_addr_5, align 4" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3990 'load' 'input_buf_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 16 <SV = 10> <Delay = 7.25>
ST_16 : Operation 3991 [5/5] (7.25ns)   --->   "%tmp_6_i = fsub float %supp_vecs_buf_load, %input_buf_load_2" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3991 'fsub' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 7.25>
ST_17 : Operation 3992 [4/5] (7.25ns)   --->   "%tmp_6_i = fsub float %supp_vecs_buf_load, %input_buf_load_2" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3992 'fsub' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 7.25>
ST_18 : Operation 3993 [3/5] (7.25ns)   --->   "%tmp_6_i = fsub float %supp_vecs_buf_load, %input_buf_load_2" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3993 'fsub' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 7.25>
ST_19 : Operation 3994 [2/5] (7.25ns)   --->   "%tmp_6_i = fsub float %supp_vecs_buf_load, %input_buf_load_2" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3994 'fsub' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 7.25>
ST_20 : Operation 3995 [1/5] (7.25ns)   --->   "%tmp_6_i = fsub float %supp_vecs_buf_load, %input_buf_load_2" [combined_hls/top.cpp:164->combined_hls/top.cpp:140]   --->   Operation 3995 'fsub' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 5.70>
ST_21 : Operation 3996 [4/4] (5.70ns)   --->   "%tmp_7_i = fmul float %tmp_6_i, %tmp_6_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 3996 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 5.70>
ST_22 : Operation 3997 [3/4] (5.70ns)   --->   "%tmp_7_i = fmul float %tmp_6_i, %tmp_6_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 3997 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 5.70>
ST_23 : Operation 3998 [2/4] (5.70ns)   --->   "%tmp_7_i = fmul float %tmp_6_i, %tmp_6_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 3998 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 5.70>
ST_24 : Operation 3999 [1/4] (5.70ns)   --->   "%tmp_7_i = fmul float %tmp_6_i, %tmp_6_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 3999 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 7.25>
ST_25 : Operation 4000 [5/5] (7.25ns)   --->   "%sum_100 = fadd float %sum_i, %tmp_7_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 4000 'fadd' 'sum_100' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 7.25>
ST_26 : Operation 4001 [4/5] (7.25ns)   --->   "%sum_100 = fadd float %sum_i, %tmp_7_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 4001 'fadd' 'sum_100' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 7.25>
ST_27 : Operation 4002 [3/5] (7.25ns)   --->   "%sum_100 = fadd float %sum_i, %tmp_7_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 4002 'fadd' 'sum_100' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 7.25>
ST_28 : Operation 4003 [2/5] (7.25ns)   --->   "%sum_100 = fadd float %sum_i, %tmp_7_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 4003 'fadd' 'sum_100' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 7.25>
ST_29 : Operation 4004 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str19) nounwind" [combined_hls/top.cpp:163->combined_hls/top.cpp:140]   --->   Operation 4004 'specloopname' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4005 [1/5] (7.25ns)   --->   "%sum_100 = fadd float %sum_i, %tmp_7_i" [combined_hls/top.cpp:165->combined_hls/top.cpp:140]   --->   Operation 4005 'fadd' 'sum_100' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4006 [1/1] (0.00ns)   --->   "br label %318" [combined_hls/top.cpp:162->combined_hls/top.cpp:140]   --->   Operation 4006 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 9> <Delay = 7.78>
ST_30 : Operation 4007 [6/6] (7.78ns)   --->   "%tmp_2_i = fmul double %tmp_1_i, -5.000000e-02" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4007 'dmul' 'tmp_2_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 10> <Delay = 7.78>
ST_31 : Operation 4008 [5/6] (7.78ns)   --->   "%tmp_2_i = fmul double %tmp_1_i, -5.000000e-02" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4008 'dmul' 'tmp_2_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 11> <Delay = 7.78>
ST_32 : Operation 4009 [4/6] (7.78ns)   --->   "%tmp_2_i = fmul double %tmp_1_i, -5.000000e-02" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4009 'dmul' 'tmp_2_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 12> <Delay = 7.78>
ST_33 : Operation 4010 [3/6] (7.78ns)   --->   "%tmp_2_i = fmul double %tmp_1_i, -5.000000e-02" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4010 'dmul' 'tmp_2_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 13> <Delay = 7.78>
ST_34 : Operation 4011 [2/6] (7.78ns)   --->   "%tmp_2_i = fmul double %tmp_1_i, -5.000000e-02" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4011 'dmul' 'tmp_2_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 14> <Delay = 7.78>
ST_35 : Operation 4012 [1/6] (7.78ns)   --->   "%tmp_2_i = fmul double %tmp_1_i, -5.000000e-02" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4012 'dmul' 'tmp_2_i' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 6.50>
ST_36 : Operation 4013 [1/1] (6.50ns)   --->   "%tmp_3_i = fptrunc double %tmp_2_i to float" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4013 'fptrunc' 'tmp_3_i' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 16> <Delay = 7.68>
ST_37 : Operation 4014 [9/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4014 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 17> <Delay = 7.68>
ST_38 : Operation 4015 [8/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4015 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 18> <Delay = 7.68>
ST_39 : Operation 4016 [7/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4016 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 19> <Delay = 7.68>
ST_40 : Operation 4017 [6/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4017 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 20> <Delay = 7.68>
ST_41 : Operation 4018 [5/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4018 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 21> <Delay = 7.68>
ST_42 : Operation 4019 [4/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4019 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 22> <Delay = 7.68>
ST_43 : Operation 4020 [3/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4020 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 23> <Delay = 7.68>
ST_44 : Operation 4021 [2/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4021 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 24> <Delay = 7.68>
ST_45 : Operation 4022 [1/9] (7.68ns)   --->   "%tmp_4_i = call float @llvm.exp.f32(float %tmp_3_i)" [combined_hls/top.cpp:167->combined_hls/top.cpp:140]   --->   Operation 4022 'fexp' 'tmp_4_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 25> <Delay = 5.70>
ST_46 : Operation 4023 [4/4] (5.70ns)   --->   "%tmp_49 = fmul float %dual_coef_buf_load, %tmp_4_i" [combined_hls/top.cpp:140]   --->   Operation 4023 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 26> <Delay = 5.70>
ST_47 : Operation 4024 [3/4] (5.70ns)   --->   "%tmp_49 = fmul float %dual_coef_buf_load, %tmp_4_i" [combined_hls/top.cpp:140]   --->   Operation 4024 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 27> <Delay = 5.70>
ST_48 : Operation 4025 [2/4] (5.70ns)   --->   "%tmp_49 = fmul float %dual_coef_buf_load, %tmp_4_i" [combined_hls/top.cpp:140]   --->   Operation 4025 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4026 [2/2] (3.25ns)   --->   "%result_buf_load_2 = load float* %result_buf_addr_4, align 4" [combined_hls/top.cpp:140]   --->   Operation 4026 'load' 'result_buf_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 49 <SV = 28> <Delay = 5.70>
ST_49 : Operation 4027 [1/4] (5.70ns)   --->   "%tmp_49 = fmul float %dual_coef_buf_load, %tmp_4_i" [combined_hls/top.cpp:140]   --->   Operation 4027 'fmul' 'tmp_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4028 [1/2] (3.25ns)   --->   "%result_buf_load_2 = load float* %result_buf_addr_4, align 4" [combined_hls/top.cpp:140]   --->   Operation 4028 'load' 'result_buf_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 50 <SV = 29> <Delay = 7.25>
ST_50 : Operation 4029 [5/5] (7.25ns)   --->   "%tmp_50 = fadd float %result_buf_load_2, %tmp_49" [combined_hls/top.cpp:140]   --->   Operation 4029 'fadd' 'tmp_50' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 7.25>
ST_51 : Operation 4030 [4/5] (7.25ns)   --->   "%tmp_50 = fadd float %result_buf_load_2, %tmp_49" [combined_hls/top.cpp:140]   --->   Operation 4030 'fadd' 'tmp_50' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 7.25>
ST_52 : Operation 4031 [3/5] (7.25ns)   --->   "%tmp_50 = fadd float %result_buf_load_2, %tmp_49" [combined_hls/top.cpp:140]   --->   Operation 4031 'fadd' 'tmp_50' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 7.25>
ST_53 : Operation 4032 [2/5] (7.25ns)   --->   "%tmp_50 = fadd float %result_buf_load_2, %tmp_49" [combined_hls/top.cpp:140]   --->   Operation 4032 'fadd' 'tmp_50' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 7.25>
ST_54 : Operation 4033 [1/5] (7.25ns)   --->   "%tmp_50 = fadd float %result_buf_load_2, %tmp_49" [combined_hls/top.cpp:140]   --->   Operation 4033 'fadd' 'tmp_50' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 3.25>
ST_55 : Operation 4034 [1/1] (3.25ns)   --->   "store float %tmp_50, float* %result_buf_addr_4, align 4" [combined_hls/top.cpp:140]   --->   Operation 4034 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_55 : Operation 4035 [1/1] (0.00ns)   --->   "br label %316" [combined_hls/top.cpp:132]   --->   Operation 4035 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 7> <Delay = 0.00>
ST_56 : Operation 4036 [1/1] (0.00ns)   --->   "%tile_count_load_2 = phi i32 [ %tile_count_load_s, %316 ], [ %k9, %317 ]" [combined_hls/top.cpp:51]   --->   Operation 4036 'phi' 'tile_count_load_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4037 [1/1] (0.00ns)   --->   "%empty_617 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str16, i32 %tmp_36)" [combined_hls/top.cpp:143]   --->   Operation 4037 'specregionend' 'empty_617' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4038 [1/1] (0.00ns)   --->   "br label %314" [combined_hls/top.cpp:129]   --->   Operation 4038 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 4> <Delay = 3.35>
ST_57 : Operation 4039 [1/1] (0.00ns)   --->   "%os_idx5 = phi i7 [ %os_idx_1, %321 ], [ 0, %.preheader.preheader ]"   --->   Operation 4039 'phi' 'os_idx5' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_57 : Operation 4040 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %os_idx5, -28" [combined_hls/top.cpp:148]   --->   Operation 4040 'icmp' 'exitcond' <Predicate = (!tmp & tmp_s)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4041 [1/1] (0.00ns)   --->   "%empty_619 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 4041 'speclooptripcount' 'empty_619' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_57 : Operation 4042 [1/1] (1.87ns)   --->   "%os_idx_1 = add i7 %os_idx5, 1" [combined_hls/top.cpp:151]   --->   Operation 4042 'add' 'os_idx_1' <Predicate = (!tmp & tmp_s)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4043 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit17.loopexit, label %321" [combined_hls/top.cpp:148]   --->   Operation 4043 'br' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_57 : Operation 4044 [1/1] (0.00ns)   --->   "%tmp_22 = zext i7 %os_idx5 to i64" [combined_hls/top.cpp:150]   --->   Operation 4044 'zext' 'tmp_22' <Predicate = (!tmp & tmp_s & !exitcond)> <Delay = 0.00>
ST_57 : Operation 4045 [1/1] (0.00ns)   --->   "%result_buf_addr_2 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_22" [combined_hls/top.cpp:150]   --->   Operation 4045 'getelementptr' 'result_buf_addr_2' <Predicate = (!tmp & tmp_s & !exitcond)> <Delay = 0.00>
ST_57 : Operation 4046 [2/2] (3.25ns)   --->   "%result_buf_load_1 = load float* %result_buf_addr_2, align 4" [combined_hls/top.cpp:150]   --->   Operation 4046 'load' 'result_buf_load_1' <Predicate = (!tmp & tmp_s & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_57 : Operation 4047 [1/1] (1.48ns)   --->   "%last_assign_1 = icmp eq i7 %os_idx_1, -28" [combined_hls/top.cpp:151]   --->   Operation 4047 'icmp' 'last_assign_1' <Predicate = (!tmp & tmp_s & !exitcond)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4048 [1/1] (0.00ns)   --->   "br label %.loopexit17"   --->   Operation 4048 'br' <Predicate = (!tmp & tmp_s & exitcond)> <Delay = 0.00>
ST_57 : Operation 4049 [1/1] (0.00ns)   --->   "br label %.loopexit22"   --->   Operation 4049 'br' <Predicate = (!tmp & !tmp_s) | (!tmp & exitcond)> <Delay = 0.00>
ST_57 : Operation 4050 [1/1] (0.00ns)   --->   "ret void" [combined_hls/top.cpp:154]   --->   Operation 4050 'ret' <Predicate = (tmp) | (!tmp_s) | (exitcond)> <Delay = 0.00>

State 58 <SV = 5> <Delay = 3.25>
ST_58 : Operation 4051 [1/2] (3.25ns)   --->   "%result_buf_load_1 = load float* %result_buf_addr_2, align 4" [combined_hls/top.cpp:150]   --->   Operation 4051 'load' 'result_buf_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_58 : Operation 4052 [1/1] (0.00ns)   --->   "%tmp_23 = bitcast float %result_buf_load_1 to i32" [combined_hls/top.cpp:150]   --->   Operation 4052 'bitcast' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4053 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %tmp_23, i4 -1, i4 -1, i4 0, i1 %last_assign_1, i5 0, i5 0)" [combined_hls/top.cpp:150]   --->   Operation 4053 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 59 <SV = 6> <Delay = 0.00>
ST_59 : Operation 4054 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str18) nounwind" [combined_hls/top.cpp:149]   --->   Operation 4054 'specloopname' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4055 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %tmp_23, i4 -1, i4 -1, i4 0, i1 %last_assign_1, i5 0, i5 0)" [combined_hls/top.cpp:150]   --->   Operation 4055 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_59 : Operation 4056 [1/1] (0.00ns)   --->   "br label %.preheader" [combined_hls/top.cpp:148]   --->   Operation 4056 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 1> <Delay = 3.36>
ST_60 : Operation 4057 [1/1] (0.00ns)   --->   "%j = phi i10 [ %is_idx1_2, %1 ], [ 0, %.preheader25.preheader ]"   --->   Operation 4057 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4058 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %j, -240" [combined_hls/top.cpp:45]   --->   Operation 4058 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4059 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4059 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4060 [1/1] (1.73ns)   --->   "%is_idx1_2 = add i10 %j, 1" [combined_hls/top.cpp:45]   --->   Operation 4060 'add' 'is_idx1_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4061 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader24.preheader, label %1" [combined_hls/top.cpp:45]   --->   Operation 4061 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4062 [2/2] (0.00ns)   --->   "%empty_5 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V)"   --->   Operation 4062 'read' 'empty_5' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_60 : Operation 4063 [1/1] (0.00ns)   --->   "%l_idx = alloca i32"   --->   Operation 4063 'alloca' 'l_idx' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4064 [1/1] (2.55ns)   --->   "%tmp_2 = add i32 %tile_count_read, 1" [combined_hls/top.cpp:51]   --->   Operation 4064 'add' 'tmp_2' <Predicate = (exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4065 [1/1] (2.47ns)   --->   "%tmp_10 = icmp eq i32 %remainder_read, 0" [combined_hls/top.cpp:54]   --->   Operation 4065 'icmp' 'tmp_10' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4066 [1/1] (0.00ns)   --->   "%tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %remainder_read, i32 1, i32 31)" [combined_hls/top.cpp:54]   --->   Operation 4066 'partselect' 'tmp_14' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4067 [1/1] (2.47ns)   --->   "%icmp = icmp ne i31 %tmp_14, 0" [combined_hls/top.cpp:54]   --->   Operation 4067 'icmp' 'icmp' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4068 [1/1] (2.47ns)   --->   "%tmp_16_2 = icmp ugt i32 %remainder_read, 2" [combined_hls/top.cpp:54]   --->   Operation 4068 'icmp' 'tmp_16_2' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4069 [1/1] (0.00ns)   --->   "%tmp_28 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %remainder_read, i32 2, i32 31)" [combined_hls/top.cpp:54]   --->   Operation 4069 'partselect' 'tmp_28' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4070 [1/1] (2.46ns)   --->   "%icmp1 = icmp ne i30 %tmp_28, 0" [combined_hls/top.cpp:54]   --->   Operation 4070 'icmp' 'icmp1' <Predicate = (exitcond1)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4071 [1/1] (2.47ns)   --->   "%tmp_16_4 = icmp ugt i32 %remainder_read, 4" [combined_hls/top.cpp:54]   --->   Operation 4071 'icmp' 'tmp_16_4' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4072 [1/1] (2.47ns)   --->   "%tmp_16_5 = icmp ugt i32 %remainder_read, 5" [combined_hls/top.cpp:54]   --->   Operation 4072 'icmp' 'tmp_16_5' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4073 [1/1] (2.47ns)   --->   "%tmp_16_6 = icmp ugt i32 %remainder_read, 6" [combined_hls/top.cpp:54]   --->   Operation 4073 'icmp' 'tmp_16_6' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4074 [1/1] (0.00ns)   --->   "%tmp_40 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %remainder_read, i32 3, i32 31)" [combined_hls/top.cpp:54]   --->   Operation 4074 'partselect' 'tmp_40' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4075 [1/1] (2.46ns)   --->   "%icmp2 = icmp ne i29 %tmp_40, 0" [combined_hls/top.cpp:54]   --->   Operation 4075 'icmp' 'icmp2' <Predicate = (exitcond1)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4076 [1/1] (2.47ns)   --->   "%tmp_16_8 = icmp ugt i32 %remainder_read, 8" [combined_hls/top.cpp:54]   --->   Operation 4076 'icmp' 'tmp_16_8' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4077 [1/1] (2.47ns)   --->   "%tmp_16_9 = icmp ugt i32 %remainder_read, 9" [combined_hls/top.cpp:54]   --->   Operation 4077 'icmp' 'tmp_16_9' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4078 [1/1] (2.47ns)   --->   "%tmp_16_s = icmp ugt i32 %remainder_read, 10" [combined_hls/top.cpp:54]   --->   Operation 4078 'icmp' 'tmp_16_s' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4079 [1/1] (2.47ns)   --->   "%tmp_16_1 = icmp ugt i32 %remainder_read, 11" [combined_hls/top.cpp:54]   --->   Operation 4079 'icmp' 'tmp_16_1' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4080 [1/1] (2.47ns)   --->   "%tmp_16_3 = icmp ugt i32 %remainder_read, 12" [combined_hls/top.cpp:54]   --->   Operation 4080 'icmp' 'tmp_16_3' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4081 [1/1] (2.47ns)   --->   "%tmp_16_7 = icmp ugt i32 %remainder_read, 13" [combined_hls/top.cpp:54]   --->   Operation 4081 'icmp' 'tmp_16_7' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4082 [1/1] (2.47ns)   --->   "%tmp_16_10 = icmp ugt i32 %remainder_read, 14" [combined_hls/top.cpp:54]   --->   Operation 4082 'icmp' 'tmp_16_10' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4083 [1/1] (0.00ns)   --->   "%tmp_47 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %remainder_read, i32 4, i32 31)" [combined_hls/top.cpp:54]   --->   Operation 4083 'partselect' 'tmp_47' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4084 [1/1] (2.46ns)   --->   "%icmp3 = icmp ne i28 %tmp_47, 0" [combined_hls/top.cpp:54]   --->   Operation 4084 'icmp' 'icmp3' <Predicate = (exitcond1)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4085 [1/1] (2.47ns)   --->   "%tmp_16_11 = icmp ugt i32 %remainder_read, 16" [combined_hls/top.cpp:54]   --->   Operation 4085 'icmp' 'tmp_16_11' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4086 [1/1] (2.47ns)   --->   "%tmp_16_12 = icmp ugt i32 %remainder_read, 17" [combined_hls/top.cpp:54]   --->   Operation 4086 'icmp' 'tmp_16_12' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4087 [1/1] (2.47ns)   --->   "%tmp_16_13 = icmp ugt i32 %remainder_read, 18" [combined_hls/top.cpp:54]   --->   Operation 4087 'icmp' 'tmp_16_13' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4088 [1/1] (2.47ns)   --->   "%tmp_16_14 = icmp ugt i32 %remainder_read, 19" [combined_hls/top.cpp:54]   --->   Operation 4088 'icmp' 'tmp_16_14' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4089 [1/1] (2.47ns)   --->   "%tmp_16_15 = icmp ugt i32 %remainder_read, 20" [combined_hls/top.cpp:54]   --->   Operation 4089 'icmp' 'tmp_16_15' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4090 [1/1] (2.47ns)   --->   "%tmp_16_16 = icmp ugt i32 %remainder_read, 21" [combined_hls/top.cpp:54]   --->   Operation 4090 'icmp' 'tmp_16_16' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4091 [1/1] (2.47ns)   --->   "%tmp_16_17 = icmp ugt i32 %remainder_read, 22" [combined_hls/top.cpp:54]   --->   Operation 4091 'icmp' 'tmp_16_17' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4092 [1/1] (2.47ns)   --->   "%tmp_16_18 = icmp ugt i32 %remainder_read, 23" [combined_hls/top.cpp:54]   --->   Operation 4092 'icmp' 'tmp_16_18' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4093 [1/1] (2.47ns)   --->   "%tmp_16_19 = icmp ugt i32 %remainder_read, 24" [combined_hls/top.cpp:54]   --->   Operation 4093 'icmp' 'tmp_16_19' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4094 [1/1] (2.47ns)   --->   "%tmp_16_20 = icmp ugt i32 %remainder_read, 25" [combined_hls/top.cpp:54]   --->   Operation 4094 'icmp' 'tmp_16_20' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4095 [1/1] (2.47ns)   --->   "%tmp_16_21 = icmp ugt i32 %remainder_read, 26" [combined_hls/top.cpp:54]   --->   Operation 4095 'icmp' 'tmp_16_21' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4096 [1/1] (2.47ns)   --->   "%tmp_16_22 = icmp ugt i32 %remainder_read, 27" [combined_hls/top.cpp:54]   --->   Operation 4096 'icmp' 'tmp_16_22' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4097 [1/1] (2.47ns)   --->   "%tmp_16_23 = icmp ugt i32 %remainder_read, 28" [combined_hls/top.cpp:54]   --->   Operation 4097 'icmp' 'tmp_16_23' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4098 [1/1] (2.47ns)   --->   "%tmp_16_24 = icmp ugt i32 %remainder_read, 29" [combined_hls/top.cpp:54]   --->   Operation 4098 'icmp' 'tmp_16_24' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4099 [1/1] (2.47ns)   --->   "%tmp_16_25 = icmp ugt i32 %remainder_read, 30" [combined_hls/top.cpp:54]   --->   Operation 4099 'icmp' 'tmp_16_25' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4100 [1/1] (0.00ns)   --->   "%tmp_344 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %remainder_read, i32 5, i32 31)" [combined_hls/top.cpp:54]   --->   Operation 4100 'partselect' 'tmp_344' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4101 [1/1] (2.45ns)   --->   "%icmp4 = icmp ne i27 %tmp_344, 0" [combined_hls/top.cpp:54]   --->   Operation 4101 'icmp' 'icmp4' <Predicate = (exitcond1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4102 [1/1] (2.47ns)   --->   "%tmp_16_26 = icmp ugt i32 %remainder_read, 32" [combined_hls/top.cpp:54]   --->   Operation 4102 'icmp' 'tmp_16_26' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4103 [1/1] (2.47ns)   --->   "%tmp_16_27 = icmp ugt i32 %remainder_read, 33" [combined_hls/top.cpp:54]   --->   Operation 4103 'icmp' 'tmp_16_27' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4104 [1/1] (2.47ns)   --->   "%tmp_16_28 = icmp ugt i32 %remainder_read, 34" [combined_hls/top.cpp:54]   --->   Operation 4104 'icmp' 'tmp_16_28' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4105 [1/1] (2.47ns)   --->   "%tmp_16_29 = icmp ugt i32 %remainder_read, 35" [combined_hls/top.cpp:54]   --->   Operation 4105 'icmp' 'tmp_16_29' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4106 [1/1] (2.47ns)   --->   "%tmp_16_30 = icmp ugt i32 %remainder_read, 36" [combined_hls/top.cpp:54]   --->   Operation 4106 'icmp' 'tmp_16_30' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4107 [1/1] (2.47ns)   --->   "%tmp_16_31 = icmp ugt i32 %remainder_read, 37" [combined_hls/top.cpp:54]   --->   Operation 4107 'icmp' 'tmp_16_31' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4108 [1/1] (2.47ns)   --->   "%tmp_16_32 = icmp ugt i32 %remainder_read, 38" [combined_hls/top.cpp:54]   --->   Operation 4108 'icmp' 'tmp_16_32' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4109 [1/1] (2.47ns)   --->   "%tmp_16_33 = icmp ugt i32 %remainder_read, 39" [combined_hls/top.cpp:54]   --->   Operation 4109 'icmp' 'tmp_16_33' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4110 [1/1] (2.47ns)   --->   "%tmp_16_34 = icmp ugt i32 %remainder_read, 40" [combined_hls/top.cpp:54]   --->   Operation 4110 'icmp' 'tmp_16_34' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4111 [1/1] (2.47ns)   --->   "%tmp_16_35 = icmp ugt i32 %remainder_read, 41" [combined_hls/top.cpp:54]   --->   Operation 4111 'icmp' 'tmp_16_35' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4112 [1/1] (2.47ns)   --->   "%tmp_16_36 = icmp ugt i32 %remainder_read, 42" [combined_hls/top.cpp:54]   --->   Operation 4112 'icmp' 'tmp_16_36' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4113 [1/1] (2.47ns)   --->   "%tmp_16_37 = icmp ugt i32 %remainder_read, 43" [combined_hls/top.cpp:54]   --->   Operation 4113 'icmp' 'tmp_16_37' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4114 [1/1] (2.47ns)   --->   "%tmp_16_38 = icmp ugt i32 %remainder_read, 44" [combined_hls/top.cpp:54]   --->   Operation 4114 'icmp' 'tmp_16_38' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4115 [1/1] (2.47ns)   --->   "%tmp_16_39 = icmp ugt i32 %remainder_read, 45" [combined_hls/top.cpp:54]   --->   Operation 4115 'icmp' 'tmp_16_39' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4116 [1/1] (2.47ns)   --->   "%tmp_16_40 = icmp ugt i32 %remainder_read, 46" [combined_hls/top.cpp:54]   --->   Operation 4116 'icmp' 'tmp_16_40' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4117 [1/1] (2.47ns)   --->   "%tmp_16_41 = icmp ugt i32 %remainder_read, 47" [combined_hls/top.cpp:54]   --->   Operation 4117 'icmp' 'tmp_16_41' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4118 [1/1] (2.47ns)   --->   "%tmp_16_42 = icmp ugt i32 %remainder_read, 48" [combined_hls/top.cpp:54]   --->   Operation 4118 'icmp' 'tmp_16_42' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4119 [1/1] (2.47ns)   --->   "%tmp_16_43 = icmp ugt i32 %remainder_read, 49" [combined_hls/top.cpp:54]   --->   Operation 4119 'icmp' 'tmp_16_43' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4120 [1/1] (2.47ns)   --->   "%tmp_16_44 = icmp ugt i32 %remainder_read, 50" [combined_hls/top.cpp:54]   --->   Operation 4120 'icmp' 'tmp_16_44' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4121 [1/1] (2.47ns)   --->   "%tmp_16_45 = icmp ugt i32 %remainder_read, 51" [combined_hls/top.cpp:54]   --->   Operation 4121 'icmp' 'tmp_16_45' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4122 [1/1] (2.47ns)   --->   "%tmp_16_46 = icmp ugt i32 %remainder_read, 52" [combined_hls/top.cpp:54]   --->   Operation 4122 'icmp' 'tmp_16_46' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4123 [1/1] (2.47ns)   --->   "%tmp_16_47 = icmp ugt i32 %remainder_read, 53" [combined_hls/top.cpp:54]   --->   Operation 4123 'icmp' 'tmp_16_47' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4124 [1/1] (2.47ns)   --->   "%tmp_16_48 = icmp ugt i32 %remainder_read, 54" [combined_hls/top.cpp:54]   --->   Operation 4124 'icmp' 'tmp_16_48' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4125 [1/1] (2.47ns)   --->   "%tmp_16_49 = icmp ugt i32 %remainder_read, 55" [combined_hls/top.cpp:54]   --->   Operation 4125 'icmp' 'tmp_16_49' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4126 [1/1] (2.47ns)   --->   "%tmp_16_50 = icmp ugt i32 %remainder_read, 56" [combined_hls/top.cpp:54]   --->   Operation 4126 'icmp' 'tmp_16_50' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4127 [1/1] (2.47ns)   --->   "%tmp_16_51 = icmp ugt i32 %remainder_read, 57" [combined_hls/top.cpp:54]   --->   Operation 4127 'icmp' 'tmp_16_51' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4128 [1/1] (2.47ns)   --->   "%tmp_16_52 = icmp ugt i32 %remainder_read, 58" [combined_hls/top.cpp:54]   --->   Operation 4128 'icmp' 'tmp_16_52' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4129 [1/1] (2.47ns)   --->   "%tmp_16_53 = icmp ugt i32 %remainder_read, 59" [combined_hls/top.cpp:54]   --->   Operation 4129 'icmp' 'tmp_16_53' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4130 [1/1] (2.47ns)   --->   "%tmp_16_54 = icmp ugt i32 %remainder_read, 60" [combined_hls/top.cpp:54]   --->   Operation 4130 'icmp' 'tmp_16_54' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4131 [1/1] (2.47ns)   --->   "%tmp_16_55 = icmp ugt i32 %remainder_read, 61" [combined_hls/top.cpp:54]   --->   Operation 4131 'icmp' 'tmp_16_55' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4132 [1/1] (2.47ns)   --->   "%tmp_16_56 = icmp ugt i32 %remainder_read, 62" [combined_hls/top.cpp:54]   --->   Operation 4132 'icmp' 'tmp_16_56' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4133 [1/1] (0.00ns)   --->   "%tmp_346 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %remainder_read, i32 6, i32 31)" [combined_hls/top.cpp:54]   --->   Operation 4133 'partselect' 'tmp_346' <Predicate = (exitcond1)> <Delay = 0.00>
ST_60 : Operation 4134 [1/1] (2.45ns)   --->   "%icmp5 = icmp ne i26 %tmp_346, 0" [combined_hls/top.cpp:54]   --->   Operation 4134 'icmp' 'icmp5' <Predicate = (exitcond1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4135 [1/1] (2.47ns)   --->   "%tmp_16_57 = icmp ugt i32 %remainder_read, 64" [combined_hls/top.cpp:54]   --->   Operation 4135 'icmp' 'tmp_16_57' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4136 [1/1] (2.47ns)   --->   "%tmp_16_58 = icmp ugt i32 %remainder_read, 65" [combined_hls/top.cpp:54]   --->   Operation 4136 'icmp' 'tmp_16_58' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4137 [1/1] (2.47ns)   --->   "%tmp_16_59 = icmp ugt i32 %remainder_read, 66" [combined_hls/top.cpp:54]   --->   Operation 4137 'icmp' 'tmp_16_59' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4138 [1/1] (2.47ns)   --->   "%tmp_16_60 = icmp ugt i32 %remainder_read, 67" [combined_hls/top.cpp:54]   --->   Operation 4138 'icmp' 'tmp_16_60' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4139 [1/1] (2.47ns)   --->   "%tmp_16_61 = icmp ugt i32 %remainder_read, 68" [combined_hls/top.cpp:54]   --->   Operation 4139 'icmp' 'tmp_16_61' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4140 [1/1] (2.47ns)   --->   "%tmp_16_62 = icmp ugt i32 %remainder_read, 69" [combined_hls/top.cpp:54]   --->   Operation 4140 'icmp' 'tmp_16_62' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4141 [1/1] (2.47ns)   --->   "%tmp_16_63 = icmp ugt i32 %remainder_read, 70" [combined_hls/top.cpp:54]   --->   Operation 4141 'icmp' 'tmp_16_63' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4142 [1/1] (2.47ns)   --->   "%tmp_16_64 = icmp ugt i32 %remainder_read, 71" [combined_hls/top.cpp:54]   --->   Operation 4142 'icmp' 'tmp_16_64' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4143 [1/1] (2.47ns)   --->   "%tmp_16_65 = icmp ugt i32 %remainder_read, 72" [combined_hls/top.cpp:54]   --->   Operation 4143 'icmp' 'tmp_16_65' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4144 [1/1] (2.47ns)   --->   "%tmp_16_66 = icmp ugt i32 %remainder_read, 73" [combined_hls/top.cpp:54]   --->   Operation 4144 'icmp' 'tmp_16_66' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4145 [1/1] (2.47ns)   --->   "%tmp_16_67 = icmp ugt i32 %remainder_read, 74" [combined_hls/top.cpp:54]   --->   Operation 4145 'icmp' 'tmp_16_67' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4146 [1/1] (2.47ns)   --->   "%tmp_16_68 = icmp ugt i32 %remainder_read, 75" [combined_hls/top.cpp:54]   --->   Operation 4146 'icmp' 'tmp_16_68' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4147 [1/1] (2.47ns)   --->   "%tmp_16_69 = icmp ugt i32 %remainder_read, 76" [combined_hls/top.cpp:54]   --->   Operation 4147 'icmp' 'tmp_16_69' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4148 [1/1] (2.47ns)   --->   "%tmp_16_70 = icmp ugt i32 %remainder_read, 77" [combined_hls/top.cpp:54]   --->   Operation 4148 'icmp' 'tmp_16_70' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4149 [1/1] (2.47ns)   --->   "%tmp_16_71 = icmp ugt i32 %remainder_read, 78" [combined_hls/top.cpp:54]   --->   Operation 4149 'icmp' 'tmp_16_71' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4150 [1/1] (2.47ns)   --->   "%tmp_16_72 = icmp ugt i32 %remainder_read, 79" [combined_hls/top.cpp:54]   --->   Operation 4150 'icmp' 'tmp_16_72' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4151 [1/1] (2.47ns)   --->   "%tmp_16_73 = icmp ugt i32 %remainder_read, 80" [combined_hls/top.cpp:54]   --->   Operation 4151 'icmp' 'tmp_16_73' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4152 [1/1] (2.47ns)   --->   "%tmp_16_74 = icmp ugt i32 %remainder_read, 81" [combined_hls/top.cpp:54]   --->   Operation 4152 'icmp' 'tmp_16_74' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4153 [1/1] (2.47ns)   --->   "%tmp_16_75 = icmp ugt i32 %remainder_read, 82" [combined_hls/top.cpp:54]   --->   Operation 4153 'icmp' 'tmp_16_75' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4154 [1/1] (2.47ns)   --->   "%tmp_16_76 = icmp ugt i32 %remainder_read, 83" [combined_hls/top.cpp:54]   --->   Operation 4154 'icmp' 'tmp_16_76' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4155 [1/1] (2.47ns)   --->   "%tmp_16_77 = icmp ugt i32 %remainder_read, 84" [combined_hls/top.cpp:54]   --->   Operation 4155 'icmp' 'tmp_16_77' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4156 [1/1] (2.47ns)   --->   "%tmp_16_78 = icmp ugt i32 %remainder_read, 85" [combined_hls/top.cpp:54]   --->   Operation 4156 'icmp' 'tmp_16_78' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4157 [1/1] (2.47ns)   --->   "%tmp_16_79 = icmp ugt i32 %remainder_read, 86" [combined_hls/top.cpp:54]   --->   Operation 4157 'icmp' 'tmp_16_79' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4158 [1/1] (2.47ns)   --->   "%tmp_16_80 = icmp ugt i32 %remainder_read, 87" [combined_hls/top.cpp:54]   --->   Operation 4158 'icmp' 'tmp_16_80' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4159 [1/1] (2.47ns)   --->   "%tmp_16_81 = icmp ugt i32 %remainder_read, 88" [combined_hls/top.cpp:54]   --->   Operation 4159 'icmp' 'tmp_16_81' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4160 [1/1] (2.47ns)   --->   "%tmp_16_82 = icmp ugt i32 %remainder_read, 89" [combined_hls/top.cpp:54]   --->   Operation 4160 'icmp' 'tmp_16_82' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4161 [1/1] (2.47ns)   --->   "%tmp_16_83 = icmp ugt i32 %remainder_read, 90" [combined_hls/top.cpp:54]   --->   Operation 4161 'icmp' 'tmp_16_83' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4162 [1/1] (2.47ns)   --->   "%tmp_16_84 = icmp ugt i32 %remainder_read, 91" [combined_hls/top.cpp:54]   --->   Operation 4162 'icmp' 'tmp_16_84' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4163 [1/1] (2.47ns)   --->   "%tmp_16_85 = icmp ugt i32 %remainder_read, 92" [combined_hls/top.cpp:54]   --->   Operation 4163 'icmp' 'tmp_16_85' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4164 [1/1] (2.47ns)   --->   "%tmp_16_86 = icmp ugt i32 %remainder_read, 93" [combined_hls/top.cpp:54]   --->   Operation 4164 'icmp' 'tmp_16_86' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4165 [1/1] (2.47ns)   --->   "%tmp_16_87 = icmp ugt i32 %remainder_read, 94" [combined_hls/top.cpp:54]   --->   Operation 4165 'icmp' 'tmp_16_87' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4166 [1/1] (2.47ns)   --->   "%tmp_16_88 = icmp ugt i32 %remainder_read, 95" [combined_hls/top.cpp:54]   --->   Operation 4166 'icmp' 'tmp_16_88' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4167 [1/1] (2.47ns)   --->   "%tmp_16_89 = icmp ugt i32 %remainder_read, 96" [combined_hls/top.cpp:54]   --->   Operation 4167 'icmp' 'tmp_16_89' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4168 [1/1] (2.47ns)   --->   "%tmp_16_90 = icmp ugt i32 %remainder_read, 97" [combined_hls/top.cpp:54]   --->   Operation 4168 'icmp' 'tmp_16_90' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4169 [1/1] (2.47ns)   --->   "%tmp_16_91 = icmp ugt i32 %remainder_read, 98" [combined_hls/top.cpp:54]   --->   Operation 4169 'icmp' 'tmp_16_91' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4170 [1/1] (2.47ns)   --->   "%tmp_16_92 = icmp ugt i32 %remainder_read, 99" [combined_hls/top.cpp:54]   --->   Operation 4170 'icmp' 'tmp_16_92' <Predicate = (exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4171 [1/1] (3.36ns)   --->   "store i32 0, i32* %l_idx"   --->   Operation 4171 'store' <Predicate = (exitcond1)> <Delay = 3.36>
ST_60 : Operation 4172 [1/1] (1.76ns)   --->   "br label %.preheader24" [combined_hls/top.cpp:51]   --->   Operation 4172 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 61 <SV = 2> <Delay = 3.25>
ST_61 : Operation 4173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind" [combined_hls/top.cpp:45]   --->   Operation 4173 'specloopname' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %j to i64" [combined_hls/top.cpp:46]   --->   Operation 4174 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4175 [1/2] (0.00ns)   --->   "%empty_5 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V)"   --->   Operation 4175 'read' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 4176 [1/1] (0.00ns)   --->   "%kernel_index_stream_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_5, 0"   --->   Operation 4176 'extractvalue' 'kernel_index_stream_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4177 [1/1] (0.00ns)   --->   "%bitcast1 = bitcast i32 %kernel_index_stream_s to float"   --->   Operation 4177 'bitcast' 'bitcast1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4178 [1/1] (0.00ns)   --->   "%index_buf_addr = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_1" [combined_hls/top.cpp:47]   --->   Operation 4178 'getelementptr' 'index_buf_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4179 [1/1] (3.25ns)   --->   "store float %bitcast1, float* %index_buf_addr, align 4" [combined_hls/top.cpp:47]   --->   Operation 4179 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_61 : Operation 4180 [1/1] (0.00ns)   --->   "br label %.preheader25" [combined_hls/top.cpp:45]   --->   Operation 4180 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 2> <Delay = 5.40>
ST_62 : Operation 4181 [1/1] (0.00ns)   --->   "%k = phi i32 [ 0, %.preheader24.preheader ], [ %k_1, %.preheader24.backedge ]"   --->   Operation 4181 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4182 [1/1] (2.47ns)   --->   "%exitcond7 = icmp eq i32 %k, %tmp_2" [combined_hls/top.cpp:51]   --->   Operation 4182 'icmp' 'exitcond7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4183 [1/1] (2.55ns)   --->   "%k_1 = add nsw i32 %k, 1" [combined_hls/top.cpp:51]   --->   Operation 4183 'add' 'k_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4184 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader21.preheader, label %2" [combined_hls/top.cpp:51]   --->   Operation 4184 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [combined_hls/top.cpp:51]   --->   Operation 4185 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_62 : Operation 4186 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4186 'specregionbegin' 'tmp_6' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_62 : Operation 4187 [1/1] (2.47ns)   --->   "%tmp_13 = icmp eq i32 %k, %tile_count_read" [combined_hls/top.cpp:54]   --->   Operation 4187 'icmp' 'tmp_13' <Predicate = (!exitcond7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4188 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_13, %tmp_10" [combined_hls/top.cpp:54]   --->   Operation 4188 'and' 'or_cond' <Predicate = (!exitcond7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4189 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader24.backedge, label %._crit_edge.0.preheader" [combined_hls/top.cpp:54]   --->   Operation 4189 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_62 : Operation 4190 [1/1] (1.76ns)   --->   "br label %._crit_edge.0" [combined_hls/top.cpp:57]   --->   Operation 4190 'br' <Predicate = (!exitcond7 & !or_cond)> <Delay = 1.76>
ST_62 : Operation 4191 [1/1] (1.76ns)   --->   "br label %.preheader21" [combined_hls/top.cpp:76]   --->   Operation 4191 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 63 <SV = 3> <Delay = 2.74>
ST_63 : Operation 4192 [1/1] (0.00ns)   --->   "%j1 = phi i10 [ %j_4, %5 ], [ 0, %._crit_edge.0.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4192 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4193 [1/1] (1.77ns)   --->   "%exitcond5 = icmp eq i10 %j1, -240" [combined_hls/top.cpp:57]   --->   Operation 4193 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4194 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4194 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4195 [1/1] (1.73ns)   --->   "%j_4 = add i10 %j1, 1" [combined_hls/top.cpp:57]   --->   Operation 4195 'add' 'j_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4196 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader23.0.preheader, label %5" [combined_hls/top.cpp:57]   --->   Operation 4196 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4197 [2/2] (0.00ns)   --->   "%empty_10 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4197 'read' 'empty_10' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 64 <SV = 4> <Delay = 3.25>
ST_64 : Operation 4198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4198 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4199 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4199 'specregionbegin' 'tmp_16' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4200 'specpipeline' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4201 [1/2] (0.00ns)   --->   "%empty_10 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4201 'read' 'empty_10' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_64 : Operation 4202 [1/1] (0.00ns)   --->   "%in_stream_data_V_val = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_10, 0"   --->   Operation 4202 'extractvalue' 'in_stream_data_V_val' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4203 [1/1] (0.00ns)   --->   "%bitcast = bitcast i32 %in_stream_data_V_val to float"   --->   Operation 4203 'bitcast' 'bitcast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4204 [1/1] (0.00ns)   --->   "%tmp_19 = zext i10 %j1 to i64" [combined_hls/top.cpp:60]   --->   Operation 4204 'zext' 'tmp_19' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4205 [1/1] (0.00ns)   --->   "%input_buf_addr_1 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_19" [combined_hls/top.cpp:60]   --->   Operation 4205 'getelementptr' 'input_buf_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4206 [1/1] (3.25ns)   --->   "store float %bitcast, float* %input_buf_addr_1, align 4" [combined_hls/top.cpp:60]   --->   Operation 4206 'store' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_64 : Operation 4207 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_16)" [combined_hls/top.cpp:61]   --->   Operation 4207 'specregionend' 'empty_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_64 : Operation 4208 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [combined_hls/top.cpp:57]   --->   Operation 4208 'br' <Predicate = (!exitcond5)> <Delay = 0.00>

State 65 <SV = 4> <Delay = 1.76>
ST_65 : Operation 4209 [1/1] (1.76ns)   --->   "br label %.preheader23.0" [combined_hls/top.cpp:64]   --->   Operation 4209 'br' <Predicate = true> <Delay = 1.76>

State 66 <SV = 5> <Delay = 3.25>
ST_66 : Operation 4210 [1/1] (0.00ns)   --->   "%q = phi i10 [ %q_1, %4 ], [ 0, %.preheader23.0.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4210 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4211 [1/1] (0.00ns)   --->   "%sum = phi float [ %sum_2, %4 ], [ 0.000000e+00, %.preheader23.0.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4211 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4212 [1/1] (1.77ns)   --->   "%tmp_21 = icmp eq i10 %q, -240" [combined_hls/top.cpp:64]   --->   Operation 4212 'icmp' 'tmp_21' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4213 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4213 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4214 [1/1] (1.73ns)   --->   "%q_1 = add i10 %q, 1" [combined_hls/top.cpp:64]   --->   Operation 4214 'add' 'q_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4215 [1/1] (0.00ns)   --->   "br i1 %tmp_21, label %3, label %4" [combined_hls/top.cpp:64]   --->   Operation 4215 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4216 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %q to i64" [combined_hls/top.cpp:66]   --->   Operation 4216 'zext' 'tmp_33' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_66 : Operation 4217 [1/1] (0.00ns)   --->   "%input_buf_addr_2 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_33" [combined_hls/top.cpp:66]   --->   Operation 4217 'getelementptr' 'input_buf_addr_2' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_66 : Operation 4218 [1/1] (0.00ns)   --->   "%index_buf_addr_1 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_33" [combined_hls/top.cpp:66]   --->   Operation 4218 'getelementptr' 'index_buf_addr_1' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_66 : Operation 4219 [2/2] (3.25ns)   --->   "%index_buf_load = load float* %index_buf_addr_1, align 4" [combined_hls/top.cpp:66]   --->   Operation 4219 'load' 'index_buf_load' <Predicate = (!tmp_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_66 : Operation 4220 [2/2] (3.25ns)   --->   "%input_buf_load = load float* %input_buf_addr_2, align 4" [combined_hls/top.cpp:66]   --->   Operation 4220 'load' 'input_buf_load' <Predicate = (!tmp_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 67 <SV = 6> <Delay = 3.25>
ST_67 : Operation 4221 [1/2] (3.25ns)   --->   "%index_buf_load = load float* %index_buf_addr_1, align 4" [combined_hls/top.cpp:66]   --->   Operation 4221 'load' 'index_buf_load' <Predicate = (!tmp_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_67 : Operation 4222 [1/2] (3.25ns)   --->   "%input_buf_load = load float* %input_buf_addr_2, align 4" [combined_hls/top.cpp:66]   --->   Operation 4222 'load' 'input_buf_load' <Predicate = (!tmp_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 68 <SV = 7> <Delay = 7.25>
ST_68 : Operation 4223 [5/5] (7.25ns)   --->   "%tmp_34 = fsub float %index_buf_load, %input_buf_load" [combined_hls/top.cpp:66]   --->   Operation 4223 'fsub' 'tmp_34' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 8> <Delay = 7.25>
ST_69 : Operation 4224 [4/5] (7.25ns)   --->   "%tmp_34 = fsub float %index_buf_load, %input_buf_load" [combined_hls/top.cpp:66]   --->   Operation 4224 'fsub' 'tmp_34' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 9> <Delay = 7.25>
ST_70 : Operation 4225 [3/5] (7.25ns)   --->   "%tmp_34 = fsub float %index_buf_load, %input_buf_load" [combined_hls/top.cpp:66]   --->   Operation 4225 'fsub' 'tmp_34' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 10> <Delay = 7.25>
ST_71 : Operation 4226 [2/5] (7.25ns)   --->   "%tmp_34 = fsub float %index_buf_load, %input_buf_load" [combined_hls/top.cpp:66]   --->   Operation 4226 'fsub' 'tmp_34' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 11> <Delay = 7.25>
ST_72 : Operation 4227 [1/5] (7.25ns)   --->   "%tmp_34 = fsub float %index_buf_load, %input_buf_load" [combined_hls/top.cpp:66]   --->   Operation 4227 'fsub' 'tmp_34' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 12> <Delay = 5.70>
ST_73 : Operation 4228 [4/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %tmp_34" [combined_hls/top.cpp:67]   --->   Operation 4228 'fmul' 'tmp_35' <Predicate = (!tmp_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 13> <Delay = 5.70>
ST_74 : Operation 4229 [3/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %tmp_34" [combined_hls/top.cpp:67]   --->   Operation 4229 'fmul' 'tmp_35' <Predicate = (!tmp_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 14> <Delay = 5.70>
ST_75 : Operation 4230 [2/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %tmp_34" [combined_hls/top.cpp:67]   --->   Operation 4230 'fmul' 'tmp_35' <Predicate = (!tmp_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 15> <Delay = 5.70>
ST_76 : Operation 4231 [1/4] (5.70ns)   --->   "%tmp_35 = fmul float %tmp_34, %tmp_34" [combined_hls/top.cpp:67]   --->   Operation 4231 'fmul' 'tmp_35' <Predicate = (!tmp_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 16> <Delay = 7.25>
ST_77 : Operation 4232 [5/5] (7.25ns)   --->   "%sum_2 = fadd float %sum, %tmp_35" [combined_hls/top.cpp:67]   --->   Operation 4232 'fadd' 'sum_2' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 17> <Delay = 7.25>
ST_78 : Operation 4233 [4/5] (7.25ns)   --->   "%sum_2 = fadd float %sum, %tmp_35" [combined_hls/top.cpp:67]   --->   Operation 4233 'fadd' 'sum_2' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 18> <Delay = 7.25>
ST_79 : Operation 4234 [3/5] (7.25ns)   --->   "%sum_2 = fadd float %sum, %tmp_35" [combined_hls/top.cpp:67]   --->   Operation 4234 'fadd' 'sum_2' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 19> <Delay = 7.25>
ST_80 : Operation 4235 [2/5] (7.25ns)   --->   "%sum_2 = fadd float %sum, %tmp_35" [combined_hls/top.cpp:67]   --->   Operation 4235 'fadd' 'sum_2' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 20> <Delay = 7.25>
ST_81 : Operation 4236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4236 'specloopname' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_81 : Operation 4237 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4237 'specregionbegin' 'tmp_32' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_81 : Operation 4238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4238 'specpipeline' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_81 : Operation 4239 [1/5] (7.25ns)   --->   "%sum_2 = fadd float %sum, %tmp_35" [combined_hls/top.cpp:67]   --->   Operation 4239 'fadd' 'sum_2' <Predicate = (!tmp_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4240 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_32)" [combined_hls/top.cpp:68]   --->   Operation 4240 'specregionend' 'empty_8' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_81 : Operation 4241 [1/1] (0.00ns)   --->   "br label %.preheader23.0" [combined_hls/top.cpp:64]   --->   Operation 4241 'br' <Predicate = (!tmp_21)> <Delay = 0.00>

State 82 <SV = 6> <Delay = 5.54>
ST_82 : Operation 4242 [1/1] (5.54ns)   --->   "%tmp_25 = fpext float %sum to double" [combined_hls/top.cpp:69]   --->   Operation 4242 'fpext' 'tmp_25' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 4243 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4243 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 83 <SV = 7> <Delay = 7.78>
ST_83 : Operation 4244 [6/6] (7.78ns)   --->   "%tmp_26 = fmul double %tmp_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4244 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 8> <Delay = 7.78>
ST_84 : Operation 4245 [5/6] (7.78ns)   --->   "%tmp_26 = fmul double %tmp_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4245 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 9> <Delay = 7.78>
ST_85 : Operation 4246 [4/6] (7.78ns)   --->   "%tmp_26 = fmul double %tmp_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4246 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 10> <Delay = 7.78>
ST_86 : Operation 4247 [3/6] (7.78ns)   --->   "%tmp_26 = fmul double %tmp_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4247 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 11> <Delay = 7.78>
ST_87 : Operation 4248 [2/6] (7.78ns)   --->   "%tmp_26 = fmul double %tmp_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4248 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 12> <Delay = 7.78>
ST_88 : Operation 4249 [1/6] (7.78ns)   --->   "%tmp_26 = fmul double %tmp_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4249 'dmul' 'tmp_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 13> <Delay = 6.50>
ST_89 : Operation 4250 [1/1] (6.50ns)   --->   "%tmp_29 = fptrunc double %tmp_26 to float" [combined_hls/top.cpp:69]   --->   Operation 4250 'fptrunc' 'tmp_29' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 14> <Delay = 7.68>
ST_90 : Operation 4251 [9/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4251 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 15> <Delay = 7.68>
ST_91 : Operation 4252 [8/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4252 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 16> <Delay = 7.68>
ST_92 : Operation 4253 [7/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4253 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 17> <Delay = 7.68>
ST_93 : Operation 4254 [6/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4254 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 18> <Delay = 7.68>
ST_94 : Operation 4255 [5/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4255 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 19> <Delay = 7.68>
ST_95 : Operation 4256 [4/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4256 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 20> <Delay = 7.68>
ST_96 : Operation 4257 [3/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4257 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 21> <Delay = 7.68>
ST_97 : Operation 4258 [2/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4258 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 22> <Delay = 7.68>
ST_98 : Operation 4259 [1/9] (7.68ns)   --->   "%tmp_30 = call float @llvm.exp.f32(float %tmp_29)" [combined_hls/top.cpp:69]   --->   Operation 4259 'fexp' 'tmp_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 23> <Delay = 5.91>
ST_99 : Operation 4260 [1/1] (0.00ns)   --->   "%l_idx_load_1 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4260 'load' 'l_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4261 [1/1] (0.00ns)   --->   "%tmp_31 = sext i32 %l_idx_load_1 to i64" [combined_hls/top.cpp:69]   --->   Operation 4261 'sext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4262 [1/1] (0.00ns)   --->   "%result_buf_addr_3 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_31" [combined_hls/top.cpp:69]   --->   Operation 4262 'getelementptr' 'result_buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4263 [1/1] (3.25ns)   --->   "store float %tmp_30, float* %result_buf_addr_3, align 4" [combined_hls/top.cpp:69]   --->   Operation 4263 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_99 : Operation 4264 [1/1] (2.55ns)   --->   "%l_idx_2 = add nsw i32 %l_idx_load_1, 1" [combined_hls/top.cpp:70]   --->   Operation 4264 'add' 'l_idx_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4265 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_6)" [combined_hls/top.cpp:72]   --->   Operation 4265 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4266 [1/1] (0.97ns)   --->   "%tmp_13_not = xor i1 %tmp_13, true" [combined_hls/top.cpp:54]   --->   Operation 4266 'xor' 'tmp_13_not' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4267 [1/1] (0.97ns)   --->   "%or_cond8 = or i1 %icmp, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4267 'or' 'or_cond8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4268 [1/1] (0.00ns)   --->   "br i1 %or_cond8, label %._crit_edge.1.preheader, label %..preheader24.backedge_crit_edge" [combined_hls/top.cpp:54]   --->   Operation 4268 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4269 [1/1] (3.36ns)   --->   "store i32 %l_idx_2, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4269 'store' <Predicate = (!or_cond8)> <Delay = 3.36>
ST_99 : Operation 4270 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4270 'br' <Predicate = (!or_cond8)> <Delay = 0.00>
ST_99 : Operation 4271 [1/1] (1.76ns)   --->   "br label %._crit_edge.1" [combined_hls/top.cpp:57]   --->   Operation 4271 'br' <Predicate = (or_cond8)> <Delay = 1.76>

State 100 <SV = 24> <Delay = 2.74>
ST_100 : Operation 4272 [1/1] (0.00ns)   --->   "%j1_1 = phi i10 [ %j_4_1, %8 ], [ 0, %._crit_edge.1.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4272 'phi' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4273 [1/1] (1.77ns)   --->   "%exitcond5_1 = icmp eq i10 %j1_1, -240" [combined_hls/top.cpp:57]   --->   Operation 4273 'icmp' 'exitcond5_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4274 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4274 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4275 [1/1] (1.73ns)   --->   "%j_4_1 = add i10 %j1_1, 1" [combined_hls/top.cpp:57]   --->   Operation 4275 'add' 'j_4_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4276 [1/1] (0.00ns)   --->   "br i1 %exitcond5_1, label %.preheader23.1.preheader, label %8" [combined_hls/top.cpp:57]   --->   Operation 4276 'br' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4277 [2/2] (0.00ns)   --->   "%empty_16 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4277 'read' 'empty_16' <Predicate = (!exitcond5_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_100 : Operation 4278 [1/1] (0.00ns)   --->   "%tmp_21_1_cast = zext i10 %j1_1 to i11" [combined_hls/top.cpp:60]   --->   Operation 4278 'zext' 'tmp_21_1_cast' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_100 : Operation 4279 [1/1] (1.63ns)   --->   "%tmp_349 = add i11 %tmp_21_1_cast, 784" [combined_hls/top.cpp:60]   --->   Operation 4279 'add' 'tmp_349' <Predicate = (!exitcond5_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 25> <Delay = 3.25>
ST_101 : Operation 4280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4280 'specloopname' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4281 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4281 'specregionbegin' 'tmp_39' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4282 'specpipeline' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4283 [1/2] (0.00ns)   --->   "%empty_16 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4283 'read' 'empty_16' <Predicate = (!exitcond5_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_101 : Operation 4284 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_101 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_16, 0"   --->   Operation 4284 'extractvalue' 'in_stream_data_V_val_101' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4285 [1/1] (0.00ns)   --->   "%bitcast_1 = bitcast i32 %in_stream_data_V_val_101 to float"   --->   Operation 4285 'bitcast' 'bitcast_1' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4286 [1/1] (0.00ns)   --->   "%tmp_350_cast = zext i11 %tmp_349 to i64" [combined_hls/top.cpp:60]   --->   Operation 4286 'zext' 'tmp_350_cast' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4287 [1/1] (0.00ns)   --->   "%input_buf_addr_3 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_350_cast" [combined_hls/top.cpp:60]   --->   Operation 4287 'getelementptr' 'input_buf_addr_3' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4288 [1/1] (3.25ns)   --->   "store float %bitcast_1, float* %input_buf_addr_3, align 4" [combined_hls/top.cpp:60]   --->   Operation 4288 'store' <Predicate = (!exitcond5_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_101 : Operation 4289 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_39)" [combined_hls/top.cpp:61]   --->   Operation 4289 'specregionend' 'empty_17' <Predicate = (!exitcond5_1)> <Delay = 0.00>
ST_101 : Operation 4290 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [combined_hls/top.cpp:57]   --->   Operation 4290 'br' <Predicate = (!exitcond5_1)> <Delay = 0.00>

State 102 <SV = 25> <Delay = 1.76>
ST_102 : Operation 4291 [1/1] (1.76ns)   --->   "br label %.preheader23.1" [combined_hls/top.cpp:64]   --->   Operation 4291 'br' <Predicate = true> <Delay = 1.76>

State 103 <SV = 26> <Delay = 4.89>
ST_103 : Operation 4292 [1/1] (0.00ns)   --->   "%q_s = phi i10 [ %q_1_1, %7 ], [ 0, %.preheader23.1.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4292 'phi' 'q_s' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4293 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_2_1, %7 ], [ 0.000000e+00, %.preheader23.1.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4293 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4294 [1/1] (1.77ns)   --->   "%tmp_26_1 = icmp eq i10 %q_s, -240" [combined_hls/top.cpp:64]   --->   Operation 4294 'icmp' 'tmp_26_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4295 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4295 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4296 [1/1] (1.73ns)   --->   "%q_1_1 = add i10 %q_s, 1" [combined_hls/top.cpp:64]   --->   Operation 4296 'add' 'q_1_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4297 [1/1] (0.00ns)   --->   "br i1 %tmp_26_1, label %6, label %7" [combined_hls/top.cpp:64]   --->   Operation 4297 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4298 [1/1] (0.00ns)   --->   "%tmp_34_1 = zext i10 %q_s to i64" [combined_hls/top.cpp:66]   --->   Operation 4298 'zext' 'tmp_34_1' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_103 : Operation 4299 [1/1] (0.00ns)   --->   "%tmp_34_1_cast = zext i10 %q_s to i11" [combined_hls/top.cpp:66]   --->   Operation 4299 'zext' 'tmp_34_1_cast' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_103 : Operation 4300 [1/1] (1.63ns)   --->   "%tmp_351 = add i11 %tmp_34_1_cast, 784" [combined_hls/top.cpp:66]   --->   Operation 4300 'add' 'tmp_351' <Predicate = (!tmp_26_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4301 [1/1] (0.00ns)   --->   "%tmp_352_cast = zext i11 %tmp_351 to i64" [combined_hls/top.cpp:66]   --->   Operation 4301 'zext' 'tmp_352_cast' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_103 : Operation 4302 [1/1] (0.00ns)   --->   "%input_buf_addr_4 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_352_cast" [combined_hls/top.cpp:66]   --->   Operation 4302 'getelementptr' 'input_buf_addr_4' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_103 : Operation 4303 [1/1] (0.00ns)   --->   "%index_buf_addr_2 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_1" [combined_hls/top.cpp:66]   --->   Operation 4303 'getelementptr' 'index_buf_addr_2' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_103 : Operation 4304 [2/2] (3.25ns)   --->   "%index_buf_load_1 = load float* %index_buf_addr_2, align 4" [combined_hls/top.cpp:66]   --->   Operation 4304 'load' 'index_buf_load_1' <Predicate = (!tmp_26_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_103 : Operation 4305 [2/2] (3.25ns)   --->   "%input_buf_load_1 = load float* %input_buf_addr_4, align 4" [combined_hls/top.cpp:66]   --->   Operation 4305 'load' 'input_buf_load_1' <Predicate = (!tmp_26_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 104 <SV = 27> <Delay = 3.25>
ST_104 : Operation 4306 [1/2] (3.25ns)   --->   "%index_buf_load_1 = load float* %index_buf_addr_2, align 4" [combined_hls/top.cpp:66]   --->   Operation 4306 'load' 'index_buf_load_1' <Predicate = (!tmp_26_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_104 : Operation 4307 [1/2] (3.25ns)   --->   "%input_buf_load_1 = load float* %input_buf_addr_4, align 4" [combined_hls/top.cpp:66]   --->   Operation 4307 'load' 'input_buf_load_1' <Predicate = (!tmp_26_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 105 <SV = 28> <Delay = 7.25>
ST_105 : Operation 4308 [5/5] (7.25ns)   --->   "%tmp_35_1 = fsub float %index_buf_load_1, %input_buf_load_1" [combined_hls/top.cpp:66]   --->   Operation 4308 'fsub' 'tmp_35_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 29> <Delay = 7.25>
ST_106 : Operation 4309 [4/5] (7.25ns)   --->   "%tmp_35_1 = fsub float %index_buf_load_1, %input_buf_load_1" [combined_hls/top.cpp:66]   --->   Operation 4309 'fsub' 'tmp_35_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 30> <Delay = 7.25>
ST_107 : Operation 4310 [3/5] (7.25ns)   --->   "%tmp_35_1 = fsub float %index_buf_load_1, %input_buf_load_1" [combined_hls/top.cpp:66]   --->   Operation 4310 'fsub' 'tmp_35_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 31> <Delay = 7.25>
ST_108 : Operation 4311 [2/5] (7.25ns)   --->   "%tmp_35_1 = fsub float %index_buf_load_1, %input_buf_load_1" [combined_hls/top.cpp:66]   --->   Operation 4311 'fsub' 'tmp_35_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 32> <Delay = 7.25>
ST_109 : Operation 4312 [1/5] (7.25ns)   --->   "%tmp_35_1 = fsub float %index_buf_load_1, %input_buf_load_1" [combined_hls/top.cpp:66]   --->   Operation 4312 'fsub' 'tmp_35_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 33> <Delay = 5.70>
ST_110 : Operation 4313 [4/4] (5.70ns)   --->   "%tmp_36_1 = fmul float %tmp_35_1, %tmp_35_1" [combined_hls/top.cpp:67]   --->   Operation 4313 'fmul' 'tmp_36_1' <Predicate = (!tmp_26_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 34> <Delay = 5.70>
ST_111 : Operation 4314 [3/4] (5.70ns)   --->   "%tmp_36_1 = fmul float %tmp_35_1, %tmp_35_1" [combined_hls/top.cpp:67]   --->   Operation 4314 'fmul' 'tmp_36_1' <Predicate = (!tmp_26_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 35> <Delay = 5.70>
ST_112 : Operation 4315 [2/4] (5.70ns)   --->   "%tmp_36_1 = fmul float %tmp_35_1, %tmp_35_1" [combined_hls/top.cpp:67]   --->   Operation 4315 'fmul' 'tmp_36_1' <Predicate = (!tmp_26_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 36> <Delay = 5.70>
ST_113 : Operation 4316 [1/4] (5.70ns)   --->   "%tmp_36_1 = fmul float %tmp_35_1, %tmp_35_1" [combined_hls/top.cpp:67]   --->   Operation 4316 'fmul' 'tmp_36_1' <Predicate = (!tmp_26_1)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 37> <Delay = 7.25>
ST_114 : Operation 4317 [5/5] (7.25ns)   --->   "%sum_2_1 = fadd float %sum_1, %tmp_36_1" [combined_hls/top.cpp:67]   --->   Operation 4317 'fadd' 'sum_2_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 38> <Delay = 7.25>
ST_115 : Operation 4318 [4/5] (7.25ns)   --->   "%sum_2_1 = fadd float %sum_1, %tmp_36_1" [combined_hls/top.cpp:67]   --->   Operation 4318 'fadd' 'sum_2_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 39> <Delay = 7.25>
ST_116 : Operation 4319 [3/5] (7.25ns)   --->   "%sum_2_1 = fadd float %sum_1, %tmp_36_1" [combined_hls/top.cpp:67]   --->   Operation 4319 'fadd' 'sum_2_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 40> <Delay = 7.25>
ST_117 : Operation 4320 [2/5] (7.25ns)   --->   "%sum_2_1 = fadd float %sum_1, %tmp_36_1" [combined_hls/top.cpp:67]   --->   Operation 4320 'fadd' 'sum_2_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 41> <Delay = 7.25>
ST_118 : Operation 4321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4321 'specloopname' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_118 : Operation 4322 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4322 'specregionbegin' 'tmp_48' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_118 : Operation 4323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4323 'specpipeline' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_118 : Operation 4324 [1/5] (7.25ns)   --->   "%sum_2_1 = fadd float %sum_1, %tmp_36_1" [combined_hls/top.cpp:67]   --->   Operation 4324 'fadd' 'sum_2_1' <Predicate = (!tmp_26_1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 4325 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_48)" [combined_hls/top.cpp:68]   --->   Operation 4325 'specregionend' 'empty_14' <Predicate = (!tmp_26_1)> <Delay = 0.00>
ST_118 : Operation 4326 [1/1] (0.00ns)   --->   "br label %.preheader23.1" [combined_hls/top.cpp:64]   --->   Operation 4326 'br' <Predicate = (!tmp_26_1)> <Delay = 0.00>

State 119 <SV = 27> <Delay = 5.54>
ST_119 : Operation 4327 [1/1] (5.54ns)   --->   "%tmp_29_1 = fpext float %sum_1 to double" [combined_hls/top.cpp:69]   --->   Operation 4327 'fpext' 'tmp_29_1' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 4328 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4328 'specregionbegin' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 120 <SV = 28> <Delay = 7.78>
ST_120 : Operation 4329 [6/6] (7.78ns)   --->   "%tmp_30_1 = fmul double %tmp_29_1, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4329 'dmul' 'tmp_30_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 29> <Delay = 7.78>
ST_121 : Operation 4330 [5/6] (7.78ns)   --->   "%tmp_30_1 = fmul double %tmp_29_1, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4330 'dmul' 'tmp_30_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 30> <Delay = 7.78>
ST_122 : Operation 4331 [4/6] (7.78ns)   --->   "%tmp_30_1 = fmul double %tmp_29_1, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4331 'dmul' 'tmp_30_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 31> <Delay = 7.78>
ST_123 : Operation 4332 [3/6] (7.78ns)   --->   "%tmp_30_1 = fmul double %tmp_29_1, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4332 'dmul' 'tmp_30_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 32> <Delay = 7.78>
ST_124 : Operation 4333 [2/6] (7.78ns)   --->   "%tmp_30_1 = fmul double %tmp_29_1, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4333 'dmul' 'tmp_30_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 33> <Delay = 7.78>
ST_125 : Operation 4334 [1/6] (7.78ns)   --->   "%tmp_30_1 = fmul double %tmp_29_1, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4334 'dmul' 'tmp_30_1' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 34> <Delay = 6.50>
ST_126 : Operation 4335 [1/1] (6.50ns)   --->   "%tmp_31_1 = fptrunc double %tmp_30_1 to float" [combined_hls/top.cpp:69]   --->   Operation 4335 'fptrunc' 'tmp_31_1' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 127 <SV = 35> <Delay = 7.68>
ST_127 : Operation 4336 [9/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4336 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 128 <SV = 36> <Delay = 7.68>
ST_128 : Operation 4337 [8/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4337 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 129 <SV = 37> <Delay = 7.68>
ST_129 : Operation 4338 [7/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4338 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 130 <SV = 38> <Delay = 7.68>
ST_130 : Operation 4339 [6/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4339 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 131 <SV = 39> <Delay = 7.68>
ST_131 : Operation 4340 [5/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4340 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 132 <SV = 40> <Delay = 7.68>
ST_132 : Operation 4341 [4/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4341 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 133 <SV = 41> <Delay = 7.68>
ST_133 : Operation 4342 [3/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4342 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 134 <SV = 42> <Delay = 7.68>
ST_134 : Operation 4343 [2/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4343 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 135 <SV = 43> <Delay = 7.68>
ST_135 : Operation 4344 [1/9] (7.68ns)   --->   "%tmp_32_1 = call float @llvm.exp.f32(float %tmp_31_1)" [combined_hls/top.cpp:69]   --->   Operation 4344 'fexp' 'tmp_32_1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 136 <SV = 44> <Delay = 5.91>
ST_136 : Operation 4345 [1/1] (0.00ns)   --->   "%l_idx_load_2 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4345 'load' 'l_idx_load_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 4346 [1/1] (0.00ns)   --->   "%tmp_33_1 = sext i32 %l_idx_2 to i64" [combined_hls/top.cpp:69]   --->   Operation 4346 'sext' 'tmp_33_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 4347 [1/1] (0.00ns)   --->   "%result_buf_addr_5 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_1" [combined_hls/top.cpp:69]   --->   Operation 4347 'getelementptr' 'result_buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 4348 [1/1] (3.25ns)   --->   "store float %tmp_32_1, float* %result_buf_addr_5, align 4" [combined_hls/top.cpp:69]   --->   Operation 4348 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_136 : Operation 4349 [1/1] (2.55ns)   --->   "%l_idx_2_1 = add nsw i32 %l_idx_load_2, 2" [combined_hls/top.cpp:70]   --->   Operation 4349 'add' 'l_idx_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4350 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_24)" [combined_hls/top.cpp:72]   --->   Operation 4350 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 4351 [1/1] (0.97ns)   --->   "%or_cond3 = or i1 %tmp_16_2, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4351 'or' 'or_cond3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 4352 [1/1] (0.00ns)   --->   "br i1 %or_cond3, label %._crit_edge.2.preheader, label %..preheader24.backedge_crit_edge801" [combined_hls/top.cpp:54]   --->   Operation 4352 'br' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 4353 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_1, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4353 'store' <Predicate = (!or_cond3)> <Delay = 3.36>
ST_136 : Operation 4354 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4354 'br' <Predicate = (!or_cond3)> <Delay = 0.00>
ST_136 : Operation 4355 [1/1] (1.76ns)   --->   "br label %._crit_edge.2" [combined_hls/top.cpp:57]   --->   Operation 4355 'br' <Predicate = (or_cond3)> <Delay = 1.76>

State 137 <SV = 45> <Delay = 2.74>
ST_137 : Operation 4356 [1/1] (0.00ns)   --->   "%j1_2 = phi i10 [ %j_4_2, %11 ], [ 0, %._crit_edge.2.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4356 'phi' 'j1_2' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 4357 [1/1] (1.77ns)   --->   "%exitcond5_2 = icmp eq i10 %j1_2, -240" [combined_hls/top.cpp:57]   --->   Operation 4357 'icmp' 'exitcond5_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4358 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4358 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 4359 [1/1] (1.73ns)   --->   "%j_4_2 = add i10 %j1_2, 1" [combined_hls/top.cpp:57]   --->   Operation 4359 'add' 'j_4_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 4360 [1/1] (0.00ns)   --->   "br i1 %exitcond5_2, label %.preheader23.2.preheader, label %11" [combined_hls/top.cpp:57]   --->   Operation 4360 'br' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 4361 [2/2] (0.00ns)   --->   "%empty_22 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4361 'read' 'empty_22' <Predicate = (!exitcond5_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_137 : Operation 4362 [1/1] (0.00ns)   --->   "%tmp_21_2_cast = zext i10 %j1_2 to i12" [combined_hls/top.cpp:60]   --->   Operation 4362 'zext' 'tmp_21_2_cast' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_137 : Operation 4363 [1/1] (1.54ns)   --->   "%tmp_354 = add i12 %tmp_21_2_cast, 1568" [combined_hls/top.cpp:60]   --->   Operation 4363 'add' 'tmp_354' <Predicate = (!exitcond5_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 46> <Delay = 3.25>
ST_138 : Operation 4364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4364 'specloopname' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4365 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4365 'specregionbegin' 'tmp_51' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4366 'specpipeline' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4367 [1/2] (0.00ns)   --->   "%empty_22 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4367 'read' 'empty_22' <Predicate = (!exitcond5_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_138 : Operation 4368 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_102 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_22, 0"   --->   Operation 4368 'extractvalue' 'in_stream_data_V_val_102' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4369 [1/1] (0.00ns)   --->   "%bitcast_2 = bitcast i32 %in_stream_data_V_val_102 to float"   --->   Operation 4369 'bitcast' 'bitcast_2' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4370 [1/1] (0.00ns)   --->   "%tmp_356_cast = zext i12 %tmp_354 to i64" [combined_hls/top.cpp:60]   --->   Operation 4370 'zext' 'tmp_356_cast' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4371 [1/1] (0.00ns)   --->   "%input_buf_addr_6 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_356_cast" [combined_hls/top.cpp:60]   --->   Operation 4371 'getelementptr' 'input_buf_addr_6' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4372 [1/1] (3.25ns)   --->   "store float %bitcast_2, float* %input_buf_addr_6, align 4" [combined_hls/top.cpp:60]   --->   Operation 4372 'store' <Predicate = (!exitcond5_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_138 : Operation 4373 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_51)" [combined_hls/top.cpp:61]   --->   Operation 4373 'specregionend' 'empty_23' <Predicate = (!exitcond5_2)> <Delay = 0.00>
ST_138 : Operation 4374 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [combined_hls/top.cpp:57]   --->   Operation 4374 'br' <Predicate = (!exitcond5_2)> <Delay = 0.00>

State 139 <SV = 46> <Delay = 1.76>
ST_139 : Operation 4375 [1/1] (1.76ns)   --->   "br label %.preheader23.2" [combined_hls/top.cpp:64]   --->   Operation 4375 'br' <Predicate = true> <Delay = 1.76>

State 140 <SV = 47> <Delay = 4.80>
ST_140 : Operation 4376 [1/1] (0.00ns)   --->   "%q_2 = phi i10 [ %q_1_2, %10 ], [ 0, %.preheader23.2.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4376 'phi' 'q_2' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 4377 [1/1] (0.00ns)   --->   "%sum_s = phi float [ %sum_2_2, %10 ], [ 0.000000e+00, %.preheader23.2.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4377 'phi' 'sum_s' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 4378 [1/1] (1.77ns)   --->   "%tmp_26_2 = icmp eq i10 %q_2, -240" [combined_hls/top.cpp:64]   --->   Operation 4378 'icmp' 'tmp_26_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4379 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4379 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 4380 [1/1] (1.73ns)   --->   "%q_1_2 = add i10 %q_2, 1" [combined_hls/top.cpp:64]   --->   Operation 4380 'add' 'q_1_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4381 [1/1] (0.00ns)   --->   "br i1 %tmp_26_2, label %9, label %10" [combined_hls/top.cpp:64]   --->   Operation 4381 'br' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 4382 [1/1] (0.00ns)   --->   "%tmp_34_2 = zext i10 %q_2 to i64" [combined_hls/top.cpp:66]   --->   Operation 4382 'zext' 'tmp_34_2' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_140 : Operation 4383 [1/1] (0.00ns)   --->   "%tmp_34_2_cast = zext i10 %q_2 to i12" [combined_hls/top.cpp:66]   --->   Operation 4383 'zext' 'tmp_34_2_cast' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_140 : Operation 4384 [1/1] (1.54ns)   --->   "%tmp_355 = add i12 %tmp_34_2_cast, 1568" [combined_hls/top.cpp:66]   --->   Operation 4384 'add' 'tmp_355' <Predicate = (!tmp_26_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 4385 [1/1] (0.00ns)   --->   "%tmp_357_cast = zext i12 %tmp_355 to i64" [combined_hls/top.cpp:66]   --->   Operation 4385 'zext' 'tmp_357_cast' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_140 : Operation 4386 [1/1] (0.00ns)   --->   "%input_buf_addr_7 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_357_cast" [combined_hls/top.cpp:66]   --->   Operation 4386 'getelementptr' 'input_buf_addr_7' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_140 : Operation 4387 [1/1] (0.00ns)   --->   "%index_buf_addr_3 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_2" [combined_hls/top.cpp:66]   --->   Operation 4387 'getelementptr' 'index_buf_addr_3' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_140 : Operation 4388 [2/2] (3.25ns)   --->   "%index_buf_load_2 = load float* %index_buf_addr_3, align 4" [combined_hls/top.cpp:66]   --->   Operation 4388 'load' 'index_buf_load_2' <Predicate = (!tmp_26_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_140 : Operation 4389 [2/2] (3.25ns)   --->   "%input_buf_load_3 = load float* %input_buf_addr_7, align 4" [combined_hls/top.cpp:66]   --->   Operation 4389 'load' 'input_buf_load_3' <Predicate = (!tmp_26_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 141 <SV = 48> <Delay = 3.25>
ST_141 : Operation 4390 [1/2] (3.25ns)   --->   "%index_buf_load_2 = load float* %index_buf_addr_3, align 4" [combined_hls/top.cpp:66]   --->   Operation 4390 'load' 'index_buf_load_2' <Predicate = (!tmp_26_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_141 : Operation 4391 [1/2] (3.25ns)   --->   "%input_buf_load_3 = load float* %input_buf_addr_7, align 4" [combined_hls/top.cpp:66]   --->   Operation 4391 'load' 'input_buf_load_3' <Predicate = (!tmp_26_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 142 <SV = 49> <Delay = 7.25>
ST_142 : Operation 4392 [5/5] (7.25ns)   --->   "%tmp_35_2 = fsub float %index_buf_load_2, %input_buf_load_3" [combined_hls/top.cpp:66]   --->   Operation 4392 'fsub' 'tmp_35_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 50> <Delay = 7.25>
ST_143 : Operation 4393 [4/5] (7.25ns)   --->   "%tmp_35_2 = fsub float %index_buf_load_2, %input_buf_load_3" [combined_hls/top.cpp:66]   --->   Operation 4393 'fsub' 'tmp_35_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 51> <Delay = 7.25>
ST_144 : Operation 4394 [3/5] (7.25ns)   --->   "%tmp_35_2 = fsub float %index_buf_load_2, %input_buf_load_3" [combined_hls/top.cpp:66]   --->   Operation 4394 'fsub' 'tmp_35_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 52> <Delay = 7.25>
ST_145 : Operation 4395 [2/5] (7.25ns)   --->   "%tmp_35_2 = fsub float %index_buf_load_2, %input_buf_load_3" [combined_hls/top.cpp:66]   --->   Operation 4395 'fsub' 'tmp_35_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 53> <Delay = 7.25>
ST_146 : Operation 4396 [1/5] (7.25ns)   --->   "%tmp_35_2 = fsub float %index_buf_load_2, %input_buf_load_3" [combined_hls/top.cpp:66]   --->   Operation 4396 'fsub' 'tmp_35_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 54> <Delay = 5.70>
ST_147 : Operation 4397 [4/4] (5.70ns)   --->   "%tmp_36_2 = fmul float %tmp_35_2, %tmp_35_2" [combined_hls/top.cpp:67]   --->   Operation 4397 'fmul' 'tmp_36_2' <Predicate = (!tmp_26_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 55> <Delay = 5.70>
ST_148 : Operation 4398 [3/4] (5.70ns)   --->   "%tmp_36_2 = fmul float %tmp_35_2, %tmp_35_2" [combined_hls/top.cpp:67]   --->   Operation 4398 'fmul' 'tmp_36_2' <Predicate = (!tmp_26_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 56> <Delay = 5.70>
ST_149 : Operation 4399 [2/4] (5.70ns)   --->   "%tmp_36_2 = fmul float %tmp_35_2, %tmp_35_2" [combined_hls/top.cpp:67]   --->   Operation 4399 'fmul' 'tmp_36_2' <Predicate = (!tmp_26_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 57> <Delay = 5.70>
ST_150 : Operation 4400 [1/4] (5.70ns)   --->   "%tmp_36_2 = fmul float %tmp_35_2, %tmp_35_2" [combined_hls/top.cpp:67]   --->   Operation 4400 'fmul' 'tmp_36_2' <Predicate = (!tmp_26_2)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 58> <Delay = 7.25>
ST_151 : Operation 4401 [5/5] (7.25ns)   --->   "%sum_2_2 = fadd float %sum_s, %tmp_36_2" [combined_hls/top.cpp:67]   --->   Operation 4401 'fadd' 'sum_2_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 59> <Delay = 7.25>
ST_152 : Operation 4402 [4/5] (7.25ns)   --->   "%sum_2_2 = fadd float %sum_s, %tmp_36_2" [combined_hls/top.cpp:67]   --->   Operation 4402 'fadd' 'sum_2_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 60> <Delay = 7.25>
ST_153 : Operation 4403 [3/5] (7.25ns)   --->   "%sum_2_2 = fadd float %sum_s, %tmp_36_2" [combined_hls/top.cpp:67]   --->   Operation 4403 'fadd' 'sum_2_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 61> <Delay = 7.25>
ST_154 : Operation 4404 [2/5] (7.25ns)   --->   "%sum_2_2 = fadd float %sum_s, %tmp_36_2" [combined_hls/top.cpp:67]   --->   Operation 4404 'fadd' 'sum_2_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 62> <Delay = 7.25>
ST_155 : Operation 4405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4405 'specloopname' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_155 : Operation 4406 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4406 'specregionbegin' 'tmp_53' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_155 : Operation 4407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4407 'specpipeline' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_155 : Operation 4408 [1/5] (7.25ns)   --->   "%sum_2_2 = fadd float %sum_s, %tmp_36_2" [combined_hls/top.cpp:67]   --->   Operation 4408 'fadd' 'sum_2_2' <Predicate = (!tmp_26_2)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 4409 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_53)" [combined_hls/top.cpp:68]   --->   Operation 4409 'specregionend' 'empty_20' <Predicate = (!tmp_26_2)> <Delay = 0.00>
ST_155 : Operation 4410 [1/1] (0.00ns)   --->   "br label %.preheader23.2" [combined_hls/top.cpp:64]   --->   Operation 4410 'br' <Predicate = (!tmp_26_2)> <Delay = 0.00>

State 156 <SV = 48> <Delay = 5.54>
ST_156 : Operation 4411 [1/1] (5.54ns)   --->   "%tmp_29_2 = fpext float %sum_s to double" [combined_hls/top.cpp:69]   --->   Operation 4411 'fpext' 'tmp_29_2' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 4412 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4412 'specregionbegin' 'tmp_52' <Predicate = true> <Delay = 0.00>

State 157 <SV = 49> <Delay = 7.78>
ST_157 : Operation 4413 [6/6] (7.78ns)   --->   "%tmp_30_2 = fmul double %tmp_29_2, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4413 'dmul' 'tmp_30_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 50> <Delay = 7.78>
ST_158 : Operation 4414 [5/6] (7.78ns)   --->   "%tmp_30_2 = fmul double %tmp_29_2, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4414 'dmul' 'tmp_30_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 51> <Delay = 7.78>
ST_159 : Operation 4415 [4/6] (7.78ns)   --->   "%tmp_30_2 = fmul double %tmp_29_2, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4415 'dmul' 'tmp_30_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 52> <Delay = 7.78>
ST_160 : Operation 4416 [3/6] (7.78ns)   --->   "%tmp_30_2 = fmul double %tmp_29_2, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4416 'dmul' 'tmp_30_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 53> <Delay = 7.78>
ST_161 : Operation 4417 [2/6] (7.78ns)   --->   "%tmp_30_2 = fmul double %tmp_29_2, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4417 'dmul' 'tmp_30_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 54> <Delay = 7.78>
ST_162 : Operation 4418 [1/6] (7.78ns)   --->   "%tmp_30_2 = fmul double %tmp_29_2, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4418 'dmul' 'tmp_30_2' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 55> <Delay = 6.50>
ST_163 : Operation 4419 [1/1] (6.50ns)   --->   "%tmp_31_2 = fptrunc double %tmp_30_2 to float" [combined_hls/top.cpp:69]   --->   Operation 4419 'fptrunc' 'tmp_31_2' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 56> <Delay = 7.68>
ST_164 : Operation 4420 [9/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4420 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 57> <Delay = 7.68>
ST_165 : Operation 4421 [8/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4421 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 58> <Delay = 7.68>
ST_166 : Operation 4422 [7/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4422 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 59> <Delay = 7.68>
ST_167 : Operation 4423 [6/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4423 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 60> <Delay = 7.68>
ST_168 : Operation 4424 [5/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4424 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 61> <Delay = 7.68>
ST_169 : Operation 4425 [4/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4425 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 62> <Delay = 7.68>
ST_170 : Operation 4426 [3/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4426 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 171 <SV = 63> <Delay = 7.68>
ST_171 : Operation 4427 [2/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4427 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 172 <SV = 64> <Delay = 7.68>
ST_172 : Operation 4428 [1/9] (7.68ns)   --->   "%tmp_32_2 = call float @llvm.exp.f32(float %tmp_31_2)" [combined_hls/top.cpp:69]   --->   Operation 4428 'fexp' 'tmp_32_2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 173 <SV = 65> <Delay = 5.91>
ST_173 : Operation 4429 [1/1] (0.00ns)   --->   "%l_idx_load_3 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4429 'load' 'l_idx_load_3' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4430 [1/1] (0.00ns)   --->   "%tmp_33_2 = sext i32 %l_idx_2_1 to i64" [combined_hls/top.cpp:69]   --->   Operation 4430 'sext' 'tmp_33_2' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4431 [1/1] (0.00ns)   --->   "%result_buf_addr_6 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_2" [combined_hls/top.cpp:69]   --->   Operation 4431 'getelementptr' 'result_buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4432 [1/1] (3.25ns)   --->   "store float %tmp_32_2, float* %result_buf_addr_6, align 4" [combined_hls/top.cpp:69]   --->   Operation 4432 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_173 : Operation 4433 [1/1] (2.55ns)   --->   "%l_idx_2_2 = add nsw i32 %l_idx_load_3, 3" [combined_hls/top.cpp:70]   --->   Operation 4433 'add' 'l_idx_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4434 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_44)" [combined_hls/top.cpp:72]   --->   Operation 4434 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4435 [1/1] (0.97ns)   --->   "%or_cond4 = or i1 %icmp1, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4435 'or' 'or_cond4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 4436 [1/1] (0.00ns)   --->   "br i1 %or_cond4, label %._crit_edge.3.preheader, label %..preheader24.backedge_crit_edge802" [combined_hls/top.cpp:54]   --->   Operation 4436 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 4437 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_2, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4437 'store' <Predicate = (!or_cond4)> <Delay = 3.36>
ST_173 : Operation 4438 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4438 'br' <Predicate = (!or_cond4)> <Delay = 0.00>
ST_173 : Operation 4439 [1/1] (1.76ns)   --->   "br label %._crit_edge.3" [combined_hls/top.cpp:57]   --->   Operation 4439 'br' <Predicate = (or_cond4)> <Delay = 1.76>

State 174 <SV = 66> <Delay = 2.74>
ST_174 : Operation 4440 [1/1] (0.00ns)   --->   "%j1_3 = phi i10 [ %j_4_3, %14 ], [ 0, %._crit_edge.3.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4440 'phi' 'j1_3' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4441 [1/1] (1.77ns)   --->   "%exitcond5_3 = icmp eq i10 %j1_3, -240" [combined_hls/top.cpp:57]   --->   Operation 4441 'icmp' 'exitcond5_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4442 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4442 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4443 [1/1] (1.73ns)   --->   "%j_4_3 = add i10 %j1_3, 1" [combined_hls/top.cpp:57]   --->   Operation 4443 'add' 'j_4_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 4444 [1/1] (0.00ns)   --->   "br i1 %exitcond5_3, label %.preheader23.3.preheader, label %14" [combined_hls/top.cpp:57]   --->   Operation 4444 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 4445 [2/2] (0.00ns)   --->   "%empty_28 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4445 'read' 'empty_28' <Predicate = (!exitcond5_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_174 : Operation 4446 [1/1] (0.00ns)   --->   "%tmp_21_3_cast = zext i10 %j1_3 to i12" [combined_hls/top.cpp:60]   --->   Operation 4446 'zext' 'tmp_21_3_cast' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_174 : Operation 4447 [1/1] (1.54ns)   --->   "%tmp_356 = add i12 %tmp_21_3_cast, -1744" [combined_hls/top.cpp:60]   --->   Operation 4447 'add' 'tmp_356' <Predicate = (!exitcond5_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 67> <Delay = 3.25>
ST_175 : Operation 4448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4448 'specloopname' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4449 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4449 'specregionbegin' 'tmp_54' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4450 'specpipeline' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4451 [1/2] (0.00ns)   --->   "%empty_28 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4451 'read' 'empty_28' <Predicate = (!exitcond5_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_175 : Operation 4452 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_103 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_28, 0"   --->   Operation 4452 'extractvalue' 'in_stream_data_V_val_103' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4453 [1/1] (0.00ns)   --->   "%bitcast_3 = bitcast i32 %in_stream_data_V_val_103 to float"   --->   Operation 4453 'bitcast' 'bitcast_3' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4454 [1/1] (0.00ns)   --->   "%tmp_358_cast = zext i12 %tmp_356 to i64" [combined_hls/top.cpp:60]   --->   Operation 4454 'zext' 'tmp_358_cast' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4455 [1/1] (0.00ns)   --->   "%input_buf_addr_8 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_358_cast" [combined_hls/top.cpp:60]   --->   Operation 4455 'getelementptr' 'input_buf_addr_8' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4456 [1/1] (3.25ns)   --->   "store float %bitcast_3, float* %input_buf_addr_8, align 4" [combined_hls/top.cpp:60]   --->   Operation 4456 'store' <Predicate = (!exitcond5_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_175 : Operation 4457 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_54)" [combined_hls/top.cpp:61]   --->   Operation 4457 'specregionend' 'empty_29' <Predicate = (!exitcond5_3)> <Delay = 0.00>
ST_175 : Operation 4458 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [combined_hls/top.cpp:57]   --->   Operation 4458 'br' <Predicate = (!exitcond5_3)> <Delay = 0.00>

State 176 <SV = 67> <Delay = 1.76>
ST_176 : Operation 4459 [1/1] (1.76ns)   --->   "br label %.preheader23.3" [combined_hls/top.cpp:64]   --->   Operation 4459 'br' <Predicate = true> <Delay = 1.76>

State 177 <SV = 68> <Delay = 4.80>
ST_177 : Operation 4460 [1/1] (0.00ns)   --->   "%q_3 = phi i10 [ %q_1_3, %13 ], [ 0, %.preheader23.3.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4460 'phi' 'q_3' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4461 [1/1] (0.00ns)   --->   "%sum_3 = phi float [ %sum_2_3, %13 ], [ 0.000000e+00, %.preheader23.3.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4461 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4462 [1/1] (1.77ns)   --->   "%tmp_26_3 = icmp eq i10 %q_3, -240" [combined_hls/top.cpp:64]   --->   Operation 4462 'icmp' 'tmp_26_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4463 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4463 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4464 [1/1] (1.73ns)   --->   "%q_1_3 = add i10 %q_3, 1" [combined_hls/top.cpp:64]   --->   Operation 4464 'add' 'q_1_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4465 [1/1] (0.00ns)   --->   "br i1 %tmp_26_3, label %12, label %13" [combined_hls/top.cpp:64]   --->   Operation 4465 'br' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 4466 [1/1] (0.00ns)   --->   "%tmp_34_3 = zext i10 %q_3 to i64" [combined_hls/top.cpp:66]   --->   Operation 4466 'zext' 'tmp_34_3' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_177 : Operation 4467 [1/1] (0.00ns)   --->   "%tmp_34_3_cast = zext i10 %q_3 to i12" [combined_hls/top.cpp:66]   --->   Operation 4467 'zext' 'tmp_34_3_cast' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_177 : Operation 4468 [1/1] (1.54ns)   --->   "%tmp_357 = add i12 %tmp_34_3_cast, -1744" [combined_hls/top.cpp:66]   --->   Operation 4468 'add' 'tmp_357' <Predicate = (!tmp_26_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 4469 [1/1] (0.00ns)   --->   "%tmp_359_cast = zext i12 %tmp_357 to i64" [combined_hls/top.cpp:66]   --->   Operation 4469 'zext' 'tmp_359_cast' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_177 : Operation 4470 [1/1] (0.00ns)   --->   "%input_buf_addr_9 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_359_cast" [combined_hls/top.cpp:66]   --->   Operation 4470 'getelementptr' 'input_buf_addr_9' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_177 : Operation 4471 [1/1] (0.00ns)   --->   "%index_buf_addr_4 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_3" [combined_hls/top.cpp:66]   --->   Operation 4471 'getelementptr' 'index_buf_addr_4' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_177 : Operation 4472 [2/2] (3.25ns)   --->   "%index_buf_load_3 = load float* %index_buf_addr_4, align 4" [combined_hls/top.cpp:66]   --->   Operation 4472 'load' 'index_buf_load_3' <Predicate = (!tmp_26_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_177 : Operation 4473 [2/2] (3.25ns)   --->   "%input_buf_load_4 = load float* %input_buf_addr_9, align 4" [combined_hls/top.cpp:66]   --->   Operation 4473 'load' 'input_buf_load_4' <Predicate = (!tmp_26_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 178 <SV = 69> <Delay = 3.25>
ST_178 : Operation 4474 [1/2] (3.25ns)   --->   "%index_buf_load_3 = load float* %index_buf_addr_4, align 4" [combined_hls/top.cpp:66]   --->   Operation 4474 'load' 'index_buf_load_3' <Predicate = (!tmp_26_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_178 : Operation 4475 [1/2] (3.25ns)   --->   "%input_buf_load_4 = load float* %input_buf_addr_9, align 4" [combined_hls/top.cpp:66]   --->   Operation 4475 'load' 'input_buf_load_4' <Predicate = (!tmp_26_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 179 <SV = 70> <Delay = 7.25>
ST_179 : Operation 4476 [5/5] (7.25ns)   --->   "%tmp_35_3 = fsub float %index_buf_load_3, %input_buf_load_4" [combined_hls/top.cpp:66]   --->   Operation 4476 'fsub' 'tmp_35_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 71> <Delay = 7.25>
ST_180 : Operation 4477 [4/5] (7.25ns)   --->   "%tmp_35_3 = fsub float %index_buf_load_3, %input_buf_load_4" [combined_hls/top.cpp:66]   --->   Operation 4477 'fsub' 'tmp_35_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 72> <Delay = 7.25>
ST_181 : Operation 4478 [3/5] (7.25ns)   --->   "%tmp_35_3 = fsub float %index_buf_load_3, %input_buf_load_4" [combined_hls/top.cpp:66]   --->   Operation 4478 'fsub' 'tmp_35_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 73> <Delay = 7.25>
ST_182 : Operation 4479 [2/5] (7.25ns)   --->   "%tmp_35_3 = fsub float %index_buf_load_3, %input_buf_load_4" [combined_hls/top.cpp:66]   --->   Operation 4479 'fsub' 'tmp_35_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 74> <Delay = 7.25>
ST_183 : Operation 4480 [1/5] (7.25ns)   --->   "%tmp_35_3 = fsub float %index_buf_load_3, %input_buf_load_4" [combined_hls/top.cpp:66]   --->   Operation 4480 'fsub' 'tmp_35_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 75> <Delay = 5.70>
ST_184 : Operation 4481 [4/4] (5.70ns)   --->   "%tmp_36_3 = fmul float %tmp_35_3, %tmp_35_3" [combined_hls/top.cpp:67]   --->   Operation 4481 'fmul' 'tmp_36_3' <Predicate = (!tmp_26_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 76> <Delay = 5.70>
ST_185 : Operation 4482 [3/4] (5.70ns)   --->   "%tmp_36_3 = fmul float %tmp_35_3, %tmp_35_3" [combined_hls/top.cpp:67]   --->   Operation 4482 'fmul' 'tmp_36_3' <Predicate = (!tmp_26_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 77> <Delay = 5.70>
ST_186 : Operation 4483 [2/4] (5.70ns)   --->   "%tmp_36_3 = fmul float %tmp_35_3, %tmp_35_3" [combined_hls/top.cpp:67]   --->   Operation 4483 'fmul' 'tmp_36_3' <Predicate = (!tmp_26_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 78> <Delay = 5.70>
ST_187 : Operation 4484 [1/4] (5.70ns)   --->   "%tmp_36_3 = fmul float %tmp_35_3, %tmp_35_3" [combined_hls/top.cpp:67]   --->   Operation 4484 'fmul' 'tmp_36_3' <Predicate = (!tmp_26_3)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 79> <Delay = 7.25>
ST_188 : Operation 4485 [5/5] (7.25ns)   --->   "%sum_2_3 = fadd float %sum_3, %tmp_36_3" [combined_hls/top.cpp:67]   --->   Operation 4485 'fadd' 'sum_2_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 80> <Delay = 7.25>
ST_189 : Operation 4486 [4/5] (7.25ns)   --->   "%sum_2_3 = fadd float %sum_3, %tmp_36_3" [combined_hls/top.cpp:67]   --->   Operation 4486 'fadd' 'sum_2_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 81> <Delay = 7.25>
ST_190 : Operation 4487 [3/5] (7.25ns)   --->   "%sum_2_3 = fadd float %sum_3, %tmp_36_3" [combined_hls/top.cpp:67]   --->   Operation 4487 'fadd' 'sum_2_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 82> <Delay = 7.25>
ST_191 : Operation 4488 [2/5] (7.25ns)   --->   "%sum_2_3 = fadd float %sum_3, %tmp_36_3" [combined_hls/top.cpp:67]   --->   Operation 4488 'fadd' 'sum_2_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 83> <Delay = 7.25>
ST_192 : Operation 4489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4489 'specloopname' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_192 : Operation 4490 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4490 'specregionbegin' 'tmp_56' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_192 : Operation 4491 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4491 'specpipeline' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_192 : Operation 4492 [1/5] (7.25ns)   --->   "%sum_2_3 = fadd float %sum_3, %tmp_36_3" [combined_hls/top.cpp:67]   --->   Operation 4492 'fadd' 'sum_2_3' <Predicate = (!tmp_26_3)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 4493 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_56)" [combined_hls/top.cpp:68]   --->   Operation 4493 'specregionend' 'empty_26' <Predicate = (!tmp_26_3)> <Delay = 0.00>
ST_192 : Operation 4494 [1/1] (0.00ns)   --->   "br label %.preheader23.3" [combined_hls/top.cpp:64]   --->   Operation 4494 'br' <Predicate = (!tmp_26_3)> <Delay = 0.00>

State 193 <SV = 69> <Delay = 5.54>
ST_193 : Operation 4495 [1/1] (5.54ns)   --->   "%tmp_29_3 = fpext float %sum_3 to double" [combined_hls/top.cpp:69]   --->   Operation 4495 'fpext' 'tmp_29_3' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_193 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4496 'specregionbegin' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 194 <SV = 70> <Delay = 7.78>
ST_194 : Operation 4497 [6/6] (7.78ns)   --->   "%tmp_30_3 = fmul double %tmp_29_3, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4497 'dmul' 'tmp_30_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 71> <Delay = 7.78>
ST_195 : Operation 4498 [5/6] (7.78ns)   --->   "%tmp_30_3 = fmul double %tmp_29_3, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4498 'dmul' 'tmp_30_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 72> <Delay = 7.78>
ST_196 : Operation 4499 [4/6] (7.78ns)   --->   "%tmp_30_3 = fmul double %tmp_29_3, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4499 'dmul' 'tmp_30_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 73> <Delay = 7.78>
ST_197 : Operation 4500 [3/6] (7.78ns)   --->   "%tmp_30_3 = fmul double %tmp_29_3, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4500 'dmul' 'tmp_30_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 74> <Delay = 7.78>
ST_198 : Operation 4501 [2/6] (7.78ns)   --->   "%tmp_30_3 = fmul double %tmp_29_3, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4501 'dmul' 'tmp_30_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 75> <Delay = 7.78>
ST_199 : Operation 4502 [1/6] (7.78ns)   --->   "%tmp_30_3 = fmul double %tmp_29_3, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4502 'dmul' 'tmp_30_3' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 76> <Delay = 6.50>
ST_200 : Operation 4503 [1/1] (6.50ns)   --->   "%tmp_31_3 = fptrunc double %tmp_30_3 to float" [combined_hls/top.cpp:69]   --->   Operation 4503 'fptrunc' 'tmp_31_3' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 201 <SV = 77> <Delay = 7.68>
ST_201 : Operation 4504 [9/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4504 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 202 <SV = 78> <Delay = 7.68>
ST_202 : Operation 4505 [8/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4505 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 203 <SV = 79> <Delay = 7.68>
ST_203 : Operation 4506 [7/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4506 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 204 <SV = 80> <Delay = 7.68>
ST_204 : Operation 4507 [6/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4507 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 205 <SV = 81> <Delay = 7.68>
ST_205 : Operation 4508 [5/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4508 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 206 <SV = 82> <Delay = 7.68>
ST_206 : Operation 4509 [4/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4509 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 207 <SV = 83> <Delay = 7.68>
ST_207 : Operation 4510 [3/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4510 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 208 <SV = 84> <Delay = 7.68>
ST_208 : Operation 4511 [2/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4511 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 209 <SV = 85> <Delay = 7.68>
ST_209 : Operation 4512 [1/9] (7.68ns)   --->   "%tmp_32_3 = call float @llvm.exp.f32(float %tmp_31_3)" [combined_hls/top.cpp:69]   --->   Operation 4512 'fexp' 'tmp_32_3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 210 <SV = 86> <Delay = 5.91>
ST_210 : Operation 4513 [1/1] (0.00ns)   --->   "%l_idx_load_4 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4513 'load' 'l_idx_load_4' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4514 [1/1] (0.00ns)   --->   "%tmp_33_3 = sext i32 %l_idx_2_2 to i64" [combined_hls/top.cpp:69]   --->   Operation 4514 'sext' 'tmp_33_3' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4515 [1/1] (0.00ns)   --->   "%result_buf_addr_7 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_3" [combined_hls/top.cpp:69]   --->   Operation 4515 'getelementptr' 'result_buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4516 [1/1] (3.25ns)   --->   "store float %tmp_32_3, float* %result_buf_addr_7, align 4" [combined_hls/top.cpp:69]   --->   Operation 4516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_210 : Operation 4517 [1/1] (2.55ns)   --->   "%l_idx_2_3 = add nsw i32 %l_idx_load_4, 4" [combined_hls/top.cpp:70]   --->   Operation 4517 'add' 'l_idx_2_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 4518 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_52)" [combined_hls/top.cpp:72]   --->   Operation 4518 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4519 [1/1] (0.97ns)   --->   "%or_cond5 = or i1 %tmp_16_4, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4519 'or' 'or_cond5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 4520 [1/1] (0.00ns)   --->   "br i1 %or_cond5, label %._crit_edge.4.preheader, label %..preheader24.backedge_crit_edge803" [combined_hls/top.cpp:54]   --->   Operation 4520 'br' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 4521 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_3, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4521 'store' <Predicate = (!or_cond5)> <Delay = 3.36>
ST_210 : Operation 4522 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4522 'br' <Predicate = (!or_cond5)> <Delay = 0.00>
ST_210 : Operation 4523 [1/1] (1.76ns)   --->   "br label %._crit_edge.4" [combined_hls/top.cpp:57]   --->   Operation 4523 'br' <Predicate = (or_cond5)> <Delay = 1.76>

State 211 <SV = 87> <Delay = 2.74>
ST_211 : Operation 4524 [1/1] (0.00ns)   --->   "%j1_4 = phi i10 [ %j_4_4, %17 ], [ 0, %._crit_edge.4.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4524 'phi' 'j1_4' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4525 [1/1] (1.77ns)   --->   "%exitcond5_4 = icmp eq i10 %j1_4, -240" [combined_hls/top.cpp:57]   --->   Operation 4525 'icmp' 'exitcond5_4' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 4526 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4526 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4527 [1/1] (1.73ns)   --->   "%j_4_4 = add i10 %j1_4, 1" [combined_hls/top.cpp:57]   --->   Operation 4527 'add' 'j_4_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 4528 [1/1] (0.00ns)   --->   "br i1 %exitcond5_4, label %.preheader23.4.preheader, label %17" [combined_hls/top.cpp:57]   --->   Operation 4528 'br' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 4529 [2/2] (0.00ns)   --->   "%empty_34 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4529 'read' 'empty_34' <Predicate = (!exitcond5_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_211 : Operation 4530 [1/1] (0.00ns)   --->   "%tmp_21_4_cast_cast = zext i10 %j1_4 to i11" [combined_hls/top.cpp:60]   --->   Operation 4530 'zext' 'tmp_21_4_cast_cast' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_211 : Operation 4531 [1/1] (1.63ns)   --->   "%tmp_358 = add i11 %tmp_21_4_cast_cast, -960" [combined_hls/top.cpp:60]   --->   Operation 4531 'add' 'tmp_358' <Predicate = (!exitcond5_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 88> <Delay = 3.25>
ST_212 : Operation 4532 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4532 'specloopname' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4533 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4533 'specregionbegin' 'tmp_57' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4534 'specpipeline' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4535 [1/2] (0.00ns)   --->   "%empty_34 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4535 'read' 'empty_34' <Predicate = (!exitcond5_4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_212 : Operation 4536 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_104 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_34, 0"   --->   Operation 4536 'extractvalue' 'in_stream_data_V_val_104' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4537 [1/1] (0.00ns)   --->   "%bitcast_4 = bitcast i32 %in_stream_data_V_val_104 to float"   --->   Operation 4537 'bitcast' 'bitcast_4' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4538 [1/1] (0.00ns)   --->   "%tmp_360_cast1 = sext i11 %tmp_358 to i12" [combined_hls/top.cpp:60]   --->   Operation 4538 'sext' 'tmp_360_cast1' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4539 [1/1] (0.00ns)   --->   "%tmp_360_cast = zext i12 %tmp_360_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 4539 'zext' 'tmp_360_cast' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4540 [1/1] (0.00ns)   --->   "%input_buf_addr_10 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_360_cast" [combined_hls/top.cpp:60]   --->   Operation 4540 'getelementptr' 'input_buf_addr_10' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4541 [1/1] (3.25ns)   --->   "store float %bitcast_4, float* %input_buf_addr_10, align 4" [combined_hls/top.cpp:60]   --->   Operation 4541 'store' <Predicate = (!exitcond5_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_212 : Operation 4542 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_57)" [combined_hls/top.cpp:61]   --->   Operation 4542 'specregionend' 'empty_35' <Predicate = (!exitcond5_4)> <Delay = 0.00>
ST_212 : Operation 4543 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [combined_hls/top.cpp:57]   --->   Operation 4543 'br' <Predicate = (!exitcond5_4)> <Delay = 0.00>

State 213 <SV = 88> <Delay = 1.76>
ST_213 : Operation 4544 [1/1] (1.76ns)   --->   "br label %.preheader23.4" [combined_hls/top.cpp:64]   --->   Operation 4544 'br' <Predicate = true> <Delay = 1.76>

State 214 <SV = 89> <Delay = 4.89>
ST_214 : Operation 4545 [1/1] (0.00ns)   --->   "%q_4 = phi i10 [ %q_1_4, %16 ], [ 0, %.preheader23.4.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4545 'phi' 'q_4' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4546 [1/1] (0.00ns)   --->   "%sum_4 = phi float [ %sum_2_4, %16 ], [ 0.000000e+00, %.preheader23.4.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4546 'phi' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4547 [1/1] (1.77ns)   --->   "%tmp_26_4 = icmp eq i10 %q_4, -240" [combined_hls/top.cpp:64]   --->   Operation 4547 'icmp' 'tmp_26_4' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 4548 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4548 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4549 [1/1] (1.73ns)   --->   "%q_1_4 = add i10 %q_4, 1" [combined_hls/top.cpp:64]   --->   Operation 4549 'add' 'q_1_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 4550 [1/1] (0.00ns)   --->   "br i1 %tmp_26_4, label %15, label %16" [combined_hls/top.cpp:64]   --->   Operation 4550 'br' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 4551 [1/1] (0.00ns)   --->   "%tmp_34_4 = zext i10 %q_4 to i64" [combined_hls/top.cpp:66]   --->   Operation 4551 'zext' 'tmp_34_4' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_214 : Operation 4552 [1/1] (0.00ns)   --->   "%tmp_34_4_cast_cast = zext i10 %q_4 to i11" [combined_hls/top.cpp:66]   --->   Operation 4552 'zext' 'tmp_34_4_cast_cast' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_214 : Operation 4553 [1/1] (1.63ns)   --->   "%tmp_359 = add i11 %tmp_34_4_cast_cast, -960" [combined_hls/top.cpp:66]   --->   Operation 4553 'add' 'tmp_359' <Predicate = (!tmp_26_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_361_cast1 = sext i11 %tmp_359 to i12" [combined_hls/top.cpp:66]   --->   Operation 4554 'sext' 'tmp_361_cast1' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_214 : Operation 4555 [1/1] (0.00ns)   --->   "%tmp_361_cast = zext i12 %tmp_361_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 4555 'zext' 'tmp_361_cast' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_214 : Operation 4556 [1/1] (0.00ns)   --->   "%input_buf_addr_11 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_361_cast" [combined_hls/top.cpp:66]   --->   Operation 4556 'getelementptr' 'input_buf_addr_11' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_214 : Operation 4557 [1/1] (0.00ns)   --->   "%index_buf_addr_5 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_4" [combined_hls/top.cpp:66]   --->   Operation 4557 'getelementptr' 'index_buf_addr_5' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_214 : Operation 4558 [2/2] (3.25ns)   --->   "%index_buf_load_4 = load float* %index_buf_addr_5, align 4" [combined_hls/top.cpp:66]   --->   Operation 4558 'load' 'index_buf_load_4' <Predicate = (!tmp_26_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_214 : Operation 4559 [2/2] (3.25ns)   --->   "%input_buf_load_5 = load float* %input_buf_addr_11, align 4" [combined_hls/top.cpp:66]   --->   Operation 4559 'load' 'input_buf_load_5' <Predicate = (!tmp_26_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 215 <SV = 90> <Delay = 3.25>
ST_215 : Operation 4560 [1/2] (3.25ns)   --->   "%index_buf_load_4 = load float* %index_buf_addr_5, align 4" [combined_hls/top.cpp:66]   --->   Operation 4560 'load' 'index_buf_load_4' <Predicate = (!tmp_26_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_215 : Operation 4561 [1/2] (3.25ns)   --->   "%input_buf_load_5 = load float* %input_buf_addr_11, align 4" [combined_hls/top.cpp:66]   --->   Operation 4561 'load' 'input_buf_load_5' <Predicate = (!tmp_26_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 216 <SV = 91> <Delay = 7.25>
ST_216 : Operation 4562 [5/5] (7.25ns)   --->   "%tmp_35_4 = fsub float %index_buf_load_4, %input_buf_load_5" [combined_hls/top.cpp:66]   --->   Operation 4562 'fsub' 'tmp_35_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 92> <Delay = 7.25>
ST_217 : Operation 4563 [4/5] (7.25ns)   --->   "%tmp_35_4 = fsub float %index_buf_load_4, %input_buf_load_5" [combined_hls/top.cpp:66]   --->   Operation 4563 'fsub' 'tmp_35_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 93> <Delay = 7.25>
ST_218 : Operation 4564 [3/5] (7.25ns)   --->   "%tmp_35_4 = fsub float %index_buf_load_4, %input_buf_load_5" [combined_hls/top.cpp:66]   --->   Operation 4564 'fsub' 'tmp_35_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 94> <Delay = 7.25>
ST_219 : Operation 4565 [2/5] (7.25ns)   --->   "%tmp_35_4 = fsub float %index_buf_load_4, %input_buf_load_5" [combined_hls/top.cpp:66]   --->   Operation 4565 'fsub' 'tmp_35_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 95> <Delay = 7.25>
ST_220 : Operation 4566 [1/5] (7.25ns)   --->   "%tmp_35_4 = fsub float %index_buf_load_4, %input_buf_load_5" [combined_hls/top.cpp:66]   --->   Operation 4566 'fsub' 'tmp_35_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 96> <Delay = 5.70>
ST_221 : Operation 4567 [4/4] (5.70ns)   --->   "%tmp_36_4 = fmul float %tmp_35_4, %tmp_35_4" [combined_hls/top.cpp:67]   --->   Operation 4567 'fmul' 'tmp_36_4' <Predicate = (!tmp_26_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 97> <Delay = 5.70>
ST_222 : Operation 4568 [3/4] (5.70ns)   --->   "%tmp_36_4 = fmul float %tmp_35_4, %tmp_35_4" [combined_hls/top.cpp:67]   --->   Operation 4568 'fmul' 'tmp_36_4' <Predicate = (!tmp_26_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 98> <Delay = 5.70>
ST_223 : Operation 4569 [2/4] (5.70ns)   --->   "%tmp_36_4 = fmul float %tmp_35_4, %tmp_35_4" [combined_hls/top.cpp:67]   --->   Operation 4569 'fmul' 'tmp_36_4' <Predicate = (!tmp_26_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 99> <Delay = 5.70>
ST_224 : Operation 4570 [1/4] (5.70ns)   --->   "%tmp_36_4 = fmul float %tmp_35_4, %tmp_35_4" [combined_hls/top.cpp:67]   --->   Operation 4570 'fmul' 'tmp_36_4' <Predicate = (!tmp_26_4)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 100> <Delay = 7.25>
ST_225 : Operation 4571 [5/5] (7.25ns)   --->   "%sum_2_4 = fadd float %sum_4, %tmp_36_4" [combined_hls/top.cpp:67]   --->   Operation 4571 'fadd' 'sum_2_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 101> <Delay = 7.25>
ST_226 : Operation 4572 [4/5] (7.25ns)   --->   "%sum_2_4 = fadd float %sum_4, %tmp_36_4" [combined_hls/top.cpp:67]   --->   Operation 4572 'fadd' 'sum_2_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 102> <Delay = 7.25>
ST_227 : Operation 4573 [3/5] (7.25ns)   --->   "%sum_2_4 = fadd float %sum_4, %tmp_36_4" [combined_hls/top.cpp:67]   --->   Operation 4573 'fadd' 'sum_2_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 103> <Delay = 7.25>
ST_228 : Operation 4574 [2/5] (7.25ns)   --->   "%sum_2_4 = fadd float %sum_4, %tmp_36_4" [combined_hls/top.cpp:67]   --->   Operation 4574 'fadd' 'sum_2_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 104> <Delay = 7.25>
ST_229 : Operation 4575 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4575 'specloopname' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_229 : Operation 4576 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4576 'specregionbegin' 'tmp_59' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_229 : Operation 4577 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4577 'specpipeline' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_229 : Operation 4578 [1/5] (7.25ns)   --->   "%sum_2_4 = fadd float %sum_4, %tmp_36_4" [combined_hls/top.cpp:67]   --->   Operation 4578 'fadd' 'sum_2_4' <Predicate = (!tmp_26_4)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 4579 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_59)" [combined_hls/top.cpp:68]   --->   Operation 4579 'specregionend' 'empty_32' <Predicate = (!tmp_26_4)> <Delay = 0.00>
ST_229 : Operation 4580 [1/1] (0.00ns)   --->   "br label %.preheader23.4" [combined_hls/top.cpp:64]   --->   Operation 4580 'br' <Predicate = (!tmp_26_4)> <Delay = 0.00>

State 230 <SV = 90> <Delay = 5.54>
ST_230 : Operation 4581 [1/1] (5.54ns)   --->   "%tmp_29_4 = fpext float %sum_4 to double" [combined_hls/top.cpp:69]   --->   Operation 4581 'fpext' 'tmp_29_4' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_230 : Operation 4582 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4582 'specregionbegin' 'tmp_58' <Predicate = true> <Delay = 0.00>

State 231 <SV = 91> <Delay = 7.78>
ST_231 : Operation 4583 [6/6] (7.78ns)   --->   "%tmp_30_4 = fmul double %tmp_29_4, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4583 'dmul' 'tmp_30_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 92> <Delay = 7.78>
ST_232 : Operation 4584 [5/6] (7.78ns)   --->   "%tmp_30_4 = fmul double %tmp_29_4, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4584 'dmul' 'tmp_30_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 93> <Delay = 7.78>
ST_233 : Operation 4585 [4/6] (7.78ns)   --->   "%tmp_30_4 = fmul double %tmp_29_4, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4585 'dmul' 'tmp_30_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 94> <Delay = 7.78>
ST_234 : Operation 4586 [3/6] (7.78ns)   --->   "%tmp_30_4 = fmul double %tmp_29_4, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4586 'dmul' 'tmp_30_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 95> <Delay = 7.78>
ST_235 : Operation 4587 [2/6] (7.78ns)   --->   "%tmp_30_4 = fmul double %tmp_29_4, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4587 'dmul' 'tmp_30_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 96> <Delay = 7.78>
ST_236 : Operation 4588 [1/6] (7.78ns)   --->   "%tmp_30_4 = fmul double %tmp_29_4, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4588 'dmul' 'tmp_30_4' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 97> <Delay = 6.50>
ST_237 : Operation 4589 [1/1] (6.50ns)   --->   "%tmp_31_4 = fptrunc double %tmp_30_4 to float" [combined_hls/top.cpp:69]   --->   Operation 4589 'fptrunc' 'tmp_31_4' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 238 <SV = 98> <Delay = 7.68>
ST_238 : Operation 4590 [9/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4590 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 239 <SV = 99> <Delay = 7.68>
ST_239 : Operation 4591 [8/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4591 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 240 <SV = 100> <Delay = 7.68>
ST_240 : Operation 4592 [7/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4592 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 241 <SV = 101> <Delay = 7.68>
ST_241 : Operation 4593 [6/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4593 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 242 <SV = 102> <Delay = 7.68>
ST_242 : Operation 4594 [5/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4594 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 243 <SV = 103> <Delay = 7.68>
ST_243 : Operation 4595 [4/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4595 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 244 <SV = 104> <Delay = 7.68>
ST_244 : Operation 4596 [3/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4596 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 245 <SV = 105> <Delay = 7.68>
ST_245 : Operation 4597 [2/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4597 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 246 <SV = 106> <Delay = 7.68>
ST_246 : Operation 4598 [1/9] (7.68ns)   --->   "%tmp_32_4 = call float @llvm.exp.f32(float %tmp_31_4)" [combined_hls/top.cpp:69]   --->   Operation 4598 'fexp' 'tmp_32_4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 247 <SV = 107> <Delay = 5.91>
ST_247 : Operation 4599 [1/1] (0.00ns)   --->   "%l_idx_load_5 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4599 'load' 'l_idx_load_5' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4600 [1/1] (0.00ns)   --->   "%tmp_33_4 = sext i32 %l_idx_2_3 to i64" [combined_hls/top.cpp:69]   --->   Operation 4600 'sext' 'tmp_33_4' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4601 [1/1] (0.00ns)   --->   "%result_buf_addr_8 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_4" [combined_hls/top.cpp:69]   --->   Operation 4601 'getelementptr' 'result_buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4602 [1/1] (3.25ns)   --->   "store float %tmp_32_4, float* %result_buf_addr_8, align 4" [combined_hls/top.cpp:69]   --->   Operation 4602 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_247 : Operation 4603 [1/1] (2.55ns)   --->   "%l_idx_2_4 = add nsw i32 %l_idx_load_5, 5" [combined_hls/top.cpp:70]   --->   Operation 4603 'add' 'l_idx_2_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4604 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_55)" [combined_hls/top.cpp:72]   --->   Operation 4604 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4605 [1/1] (0.97ns)   --->   "%or_cond6 = or i1 %tmp_16_5, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4605 'or' 'or_cond6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 4606 [1/1] (0.00ns)   --->   "br i1 %or_cond6, label %._crit_edge.5.preheader, label %..preheader24.backedge_crit_edge804" [combined_hls/top.cpp:54]   --->   Operation 4606 'br' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 4607 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_4, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4607 'store' <Predicate = (!or_cond6)> <Delay = 3.36>
ST_247 : Operation 4608 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4608 'br' <Predicate = (!or_cond6)> <Delay = 0.00>
ST_247 : Operation 4609 [1/1] (1.76ns)   --->   "br label %._crit_edge.5" [combined_hls/top.cpp:57]   --->   Operation 4609 'br' <Predicate = (or_cond6)> <Delay = 1.76>

State 248 <SV = 108> <Delay = 2.74>
ST_248 : Operation 4610 [1/1] (0.00ns)   --->   "%j1_5 = phi i10 [ %j_4_5, %20 ], [ 0, %._crit_edge.5.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4610 'phi' 'j1_5' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4611 [1/1] (1.77ns)   --->   "%exitcond5_5 = icmp eq i10 %j1_5, -240" [combined_hls/top.cpp:57]   --->   Operation 4611 'icmp' 'exitcond5_5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4612 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4612 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4613 [1/1] (1.73ns)   --->   "%j_4_5 = add i10 %j1_5, 1" [combined_hls/top.cpp:57]   --->   Operation 4613 'add' 'j_4_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 4614 [1/1] (0.00ns)   --->   "br i1 %exitcond5_5, label %.preheader23.5.preheader, label %20" [combined_hls/top.cpp:57]   --->   Operation 4614 'br' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 4615 [2/2] (0.00ns)   --->   "%empty_40 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4615 'read' 'empty_40' <Predicate = (!exitcond5_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_248 : Operation 4616 [1/1] (0.00ns)   --->   "%tmp_21_5_cast = zext i10 %j1_5 to i13" [combined_hls/top.cpp:60]   --->   Operation 4616 'zext' 'tmp_21_5_cast' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_248 : Operation 4617 [1/1] (1.67ns)   --->   "%tmp_360 = add i13 %tmp_21_5_cast, 3920" [combined_hls/top.cpp:60]   --->   Operation 4617 'add' 'tmp_360' <Predicate = (!exitcond5_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 109> <Delay = 3.25>
ST_249 : Operation 4618 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4618 'specloopname' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4619 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4619 'specregionbegin' 'tmp_60' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4620 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4620 'specpipeline' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4621 [1/2] (0.00ns)   --->   "%empty_40 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4621 'read' 'empty_40' <Predicate = (!exitcond5_5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_249 : Operation 4622 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_105 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_40, 0"   --->   Operation 4622 'extractvalue' 'in_stream_data_V_val_105' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4623 [1/1] (0.00ns)   --->   "%bitcast_5 = bitcast i32 %in_stream_data_V_val_105 to float"   --->   Operation 4623 'bitcast' 'bitcast_5' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4624 [1/1] (0.00ns)   --->   "%tmp_362_cast = zext i13 %tmp_360 to i64" [combined_hls/top.cpp:60]   --->   Operation 4624 'zext' 'tmp_362_cast' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4625 [1/1] (0.00ns)   --->   "%input_buf_addr_12 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_362_cast" [combined_hls/top.cpp:60]   --->   Operation 4625 'getelementptr' 'input_buf_addr_12' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4626 [1/1] (3.25ns)   --->   "store float %bitcast_5, float* %input_buf_addr_12, align 4" [combined_hls/top.cpp:60]   --->   Operation 4626 'store' <Predicate = (!exitcond5_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_249 : Operation 4627 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_60)" [combined_hls/top.cpp:61]   --->   Operation 4627 'specregionend' 'empty_41' <Predicate = (!exitcond5_5)> <Delay = 0.00>
ST_249 : Operation 4628 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [combined_hls/top.cpp:57]   --->   Operation 4628 'br' <Predicate = (!exitcond5_5)> <Delay = 0.00>

State 250 <SV = 109> <Delay = 1.76>
ST_250 : Operation 4629 [1/1] (1.76ns)   --->   "br label %.preheader23.5" [combined_hls/top.cpp:64]   --->   Operation 4629 'br' <Predicate = true> <Delay = 1.76>

State 251 <SV = 110> <Delay = 4.93>
ST_251 : Operation 4630 [1/1] (0.00ns)   --->   "%q_5 = phi i10 [ %q_1_5, %19 ], [ 0, %.preheader23.5.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4630 'phi' 'q_5' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 4631 [1/1] (0.00ns)   --->   "%sum_5 = phi float [ %sum_2_5, %19 ], [ 0.000000e+00, %.preheader23.5.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4631 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 4632 [1/1] (1.77ns)   --->   "%tmp_26_5 = icmp eq i10 %q_5, -240" [combined_hls/top.cpp:64]   --->   Operation 4632 'icmp' 'tmp_26_5' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4633 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4633 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 4634 [1/1] (1.73ns)   --->   "%q_1_5 = add i10 %q_5, 1" [combined_hls/top.cpp:64]   --->   Operation 4634 'add' 'q_1_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4635 [1/1] (0.00ns)   --->   "br i1 %tmp_26_5, label %18, label %19" [combined_hls/top.cpp:64]   --->   Operation 4635 'br' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 4636 [1/1] (0.00ns)   --->   "%tmp_34_5 = zext i10 %q_5 to i64" [combined_hls/top.cpp:66]   --->   Operation 4636 'zext' 'tmp_34_5' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_251 : Operation 4637 [1/1] (0.00ns)   --->   "%tmp_34_5_cast = zext i10 %q_5 to i13" [combined_hls/top.cpp:66]   --->   Operation 4637 'zext' 'tmp_34_5_cast' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_251 : Operation 4638 [1/1] (1.67ns)   --->   "%tmp_361 = add i13 %tmp_34_5_cast, 3920" [combined_hls/top.cpp:66]   --->   Operation 4638 'add' 'tmp_361' <Predicate = (!tmp_26_5)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 4639 [1/1] (0.00ns)   --->   "%tmp_363_cast = zext i13 %tmp_361 to i64" [combined_hls/top.cpp:66]   --->   Operation 4639 'zext' 'tmp_363_cast' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_251 : Operation 4640 [1/1] (0.00ns)   --->   "%input_buf_addr_13 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_363_cast" [combined_hls/top.cpp:66]   --->   Operation 4640 'getelementptr' 'input_buf_addr_13' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_251 : Operation 4641 [1/1] (0.00ns)   --->   "%index_buf_addr_6 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_5" [combined_hls/top.cpp:66]   --->   Operation 4641 'getelementptr' 'index_buf_addr_6' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_251 : Operation 4642 [2/2] (3.25ns)   --->   "%index_buf_load_5 = load float* %index_buf_addr_6, align 4" [combined_hls/top.cpp:66]   --->   Operation 4642 'load' 'index_buf_load_5' <Predicate = (!tmp_26_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_251 : Operation 4643 [2/2] (3.25ns)   --->   "%input_buf_load_6 = load float* %input_buf_addr_13, align 4" [combined_hls/top.cpp:66]   --->   Operation 4643 'load' 'input_buf_load_6' <Predicate = (!tmp_26_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 252 <SV = 111> <Delay = 3.25>
ST_252 : Operation 4644 [1/2] (3.25ns)   --->   "%index_buf_load_5 = load float* %index_buf_addr_6, align 4" [combined_hls/top.cpp:66]   --->   Operation 4644 'load' 'index_buf_load_5' <Predicate = (!tmp_26_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_252 : Operation 4645 [1/2] (3.25ns)   --->   "%input_buf_load_6 = load float* %input_buf_addr_13, align 4" [combined_hls/top.cpp:66]   --->   Operation 4645 'load' 'input_buf_load_6' <Predicate = (!tmp_26_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 253 <SV = 112> <Delay = 7.25>
ST_253 : Operation 4646 [5/5] (7.25ns)   --->   "%tmp_35_5 = fsub float %index_buf_load_5, %input_buf_load_6" [combined_hls/top.cpp:66]   --->   Operation 4646 'fsub' 'tmp_35_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 113> <Delay = 7.25>
ST_254 : Operation 4647 [4/5] (7.25ns)   --->   "%tmp_35_5 = fsub float %index_buf_load_5, %input_buf_load_6" [combined_hls/top.cpp:66]   --->   Operation 4647 'fsub' 'tmp_35_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 114> <Delay = 7.25>
ST_255 : Operation 4648 [3/5] (7.25ns)   --->   "%tmp_35_5 = fsub float %index_buf_load_5, %input_buf_load_6" [combined_hls/top.cpp:66]   --->   Operation 4648 'fsub' 'tmp_35_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 115> <Delay = 7.25>
ST_256 : Operation 4649 [2/5] (7.25ns)   --->   "%tmp_35_5 = fsub float %index_buf_load_5, %input_buf_load_6" [combined_hls/top.cpp:66]   --->   Operation 4649 'fsub' 'tmp_35_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 116> <Delay = 7.25>
ST_257 : Operation 4650 [1/5] (7.25ns)   --->   "%tmp_35_5 = fsub float %index_buf_load_5, %input_buf_load_6" [combined_hls/top.cpp:66]   --->   Operation 4650 'fsub' 'tmp_35_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 117> <Delay = 5.70>
ST_258 : Operation 4651 [4/4] (5.70ns)   --->   "%tmp_36_5 = fmul float %tmp_35_5, %tmp_35_5" [combined_hls/top.cpp:67]   --->   Operation 4651 'fmul' 'tmp_36_5' <Predicate = (!tmp_26_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 118> <Delay = 5.70>
ST_259 : Operation 4652 [3/4] (5.70ns)   --->   "%tmp_36_5 = fmul float %tmp_35_5, %tmp_35_5" [combined_hls/top.cpp:67]   --->   Operation 4652 'fmul' 'tmp_36_5' <Predicate = (!tmp_26_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 119> <Delay = 5.70>
ST_260 : Operation 4653 [2/4] (5.70ns)   --->   "%tmp_36_5 = fmul float %tmp_35_5, %tmp_35_5" [combined_hls/top.cpp:67]   --->   Operation 4653 'fmul' 'tmp_36_5' <Predicate = (!tmp_26_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 120> <Delay = 5.70>
ST_261 : Operation 4654 [1/4] (5.70ns)   --->   "%tmp_36_5 = fmul float %tmp_35_5, %tmp_35_5" [combined_hls/top.cpp:67]   --->   Operation 4654 'fmul' 'tmp_36_5' <Predicate = (!tmp_26_5)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 121> <Delay = 7.25>
ST_262 : Operation 4655 [5/5] (7.25ns)   --->   "%sum_2_5 = fadd float %sum_5, %tmp_36_5" [combined_hls/top.cpp:67]   --->   Operation 4655 'fadd' 'sum_2_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 122> <Delay = 7.25>
ST_263 : Operation 4656 [4/5] (7.25ns)   --->   "%sum_2_5 = fadd float %sum_5, %tmp_36_5" [combined_hls/top.cpp:67]   --->   Operation 4656 'fadd' 'sum_2_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 123> <Delay = 7.25>
ST_264 : Operation 4657 [3/5] (7.25ns)   --->   "%sum_2_5 = fadd float %sum_5, %tmp_36_5" [combined_hls/top.cpp:67]   --->   Operation 4657 'fadd' 'sum_2_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 124> <Delay = 7.25>
ST_265 : Operation 4658 [2/5] (7.25ns)   --->   "%sum_2_5 = fadd float %sum_5, %tmp_36_5" [combined_hls/top.cpp:67]   --->   Operation 4658 'fadd' 'sum_2_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 125> <Delay = 7.25>
ST_266 : Operation 4659 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4659 'specloopname' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_266 : Operation 4660 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4660 'specregionbegin' 'tmp_62' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_266 : Operation 4661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4661 'specpipeline' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_266 : Operation 4662 [1/5] (7.25ns)   --->   "%sum_2_5 = fadd float %sum_5, %tmp_36_5" [combined_hls/top.cpp:67]   --->   Operation 4662 'fadd' 'sum_2_5' <Predicate = (!tmp_26_5)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 4663 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_62)" [combined_hls/top.cpp:68]   --->   Operation 4663 'specregionend' 'empty_38' <Predicate = (!tmp_26_5)> <Delay = 0.00>
ST_266 : Operation 4664 [1/1] (0.00ns)   --->   "br label %.preheader23.5" [combined_hls/top.cpp:64]   --->   Operation 4664 'br' <Predicate = (!tmp_26_5)> <Delay = 0.00>

State 267 <SV = 111> <Delay = 5.54>
ST_267 : Operation 4665 [1/1] (5.54ns)   --->   "%tmp_29_5 = fpext float %sum_5 to double" [combined_hls/top.cpp:69]   --->   Operation 4665 'fpext' 'tmp_29_5' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_267 : Operation 4666 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4666 'specregionbegin' 'tmp_61' <Predicate = true> <Delay = 0.00>

State 268 <SV = 112> <Delay = 7.78>
ST_268 : Operation 4667 [6/6] (7.78ns)   --->   "%tmp_30_5 = fmul double %tmp_29_5, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4667 'dmul' 'tmp_30_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 113> <Delay = 7.78>
ST_269 : Operation 4668 [5/6] (7.78ns)   --->   "%tmp_30_5 = fmul double %tmp_29_5, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4668 'dmul' 'tmp_30_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 114> <Delay = 7.78>
ST_270 : Operation 4669 [4/6] (7.78ns)   --->   "%tmp_30_5 = fmul double %tmp_29_5, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4669 'dmul' 'tmp_30_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 115> <Delay = 7.78>
ST_271 : Operation 4670 [3/6] (7.78ns)   --->   "%tmp_30_5 = fmul double %tmp_29_5, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4670 'dmul' 'tmp_30_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 116> <Delay = 7.78>
ST_272 : Operation 4671 [2/6] (7.78ns)   --->   "%tmp_30_5 = fmul double %tmp_29_5, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4671 'dmul' 'tmp_30_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 117> <Delay = 7.78>
ST_273 : Operation 4672 [1/6] (7.78ns)   --->   "%tmp_30_5 = fmul double %tmp_29_5, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4672 'dmul' 'tmp_30_5' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 118> <Delay = 6.50>
ST_274 : Operation 4673 [1/1] (6.50ns)   --->   "%tmp_31_5 = fptrunc double %tmp_30_5 to float" [combined_hls/top.cpp:69]   --->   Operation 4673 'fptrunc' 'tmp_31_5' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 275 <SV = 119> <Delay = 7.68>
ST_275 : Operation 4674 [9/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4674 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 276 <SV = 120> <Delay = 7.68>
ST_276 : Operation 4675 [8/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4675 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 277 <SV = 121> <Delay = 7.68>
ST_277 : Operation 4676 [7/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4676 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 278 <SV = 122> <Delay = 7.68>
ST_278 : Operation 4677 [6/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4677 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 279 <SV = 123> <Delay = 7.68>
ST_279 : Operation 4678 [5/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4678 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 280 <SV = 124> <Delay = 7.68>
ST_280 : Operation 4679 [4/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4679 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 281 <SV = 125> <Delay = 7.68>
ST_281 : Operation 4680 [3/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4680 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 282 <SV = 126> <Delay = 7.68>
ST_282 : Operation 4681 [2/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4681 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 283 <SV = 127> <Delay = 7.68>
ST_283 : Operation 4682 [1/9] (7.68ns)   --->   "%tmp_32_5 = call float @llvm.exp.f32(float %tmp_31_5)" [combined_hls/top.cpp:69]   --->   Operation 4682 'fexp' 'tmp_32_5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 284 <SV = 128> <Delay = 5.91>
ST_284 : Operation 4683 [1/1] (0.00ns)   --->   "%l_idx_load_6 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4683 'load' 'l_idx_load_6' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 4684 [1/1] (0.00ns)   --->   "%tmp_33_5 = sext i32 %l_idx_2_4 to i64" [combined_hls/top.cpp:69]   --->   Operation 4684 'sext' 'tmp_33_5' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 4685 [1/1] (0.00ns)   --->   "%result_buf_addr_9 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_5" [combined_hls/top.cpp:69]   --->   Operation 4685 'getelementptr' 'result_buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 4686 [1/1] (3.25ns)   --->   "store float %tmp_32_5, float* %result_buf_addr_9, align 4" [combined_hls/top.cpp:69]   --->   Operation 4686 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_284 : Operation 4687 [1/1] (2.55ns)   --->   "%l_idx_2_5 = add nsw i32 %l_idx_load_6, 6" [combined_hls/top.cpp:70]   --->   Operation 4687 'add' 'l_idx_2_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 4688 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_58)" [combined_hls/top.cpp:72]   --->   Operation 4688 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 4689 [1/1] (0.97ns)   --->   "%or_cond7 = or i1 %tmp_16_6, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4689 'or' 'or_cond7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 4690 [1/1] (0.00ns)   --->   "br i1 %or_cond7, label %._crit_edge.6.preheader, label %..preheader24.backedge_crit_edge805" [combined_hls/top.cpp:54]   --->   Operation 4690 'br' <Predicate = true> <Delay = 0.00>
ST_284 : Operation 4691 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_5, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4691 'store' <Predicate = (!or_cond7)> <Delay = 3.36>
ST_284 : Operation 4692 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4692 'br' <Predicate = (!or_cond7)> <Delay = 0.00>
ST_284 : Operation 4693 [1/1] (1.76ns)   --->   "br label %._crit_edge.6" [combined_hls/top.cpp:57]   --->   Operation 4693 'br' <Predicate = (or_cond7)> <Delay = 1.76>

State 285 <SV = 129> <Delay = 2.74>
ST_285 : Operation 4694 [1/1] (0.00ns)   --->   "%j1_6 = phi i10 [ %j_4_6, %23 ], [ 0, %._crit_edge.6.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4694 'phi' 'j1_6' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 4695 [1/1] (1.77ns)   --->   "%exitcond5_6 = icmp eq i10 %j1_6, -240" [combined_hls/top.cpp:57]   --->   Operation 4695 'icmp' 'exitcond5_6' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4696 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4696 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 4697 [1/1] (1.73ns)   --->   "%j_4_6 = add i10 %j1_6, 1" [combined_hls/top.cpp:57]   --->   Operation 4697 'add' 'j_4_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 4698 [1/1] (0.00ns)   --->   "br i1 %exitcond5_6, label %.preheader23.6.preheader, label %23" [combined_hls/top.cpp:57]   --->   Operation 4698 'br' <Predicate = true> <Delay = 0.00>
ST_285 : Operation 4699 [2/2] (0.00ns)   --->   "%empty_46 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4699 'read' 'empty_46' <Predicate = (!exitcond5_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_285 : Operation 4700 [1/1] (0.00ns)   --->   "%tmp_21_6_cast = zext i10 %j1_6 to i13" [combined_hls/top.cpp:60]   --->   Operation 4700 'zext' 'tmp_21_6_cast' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_285 : Operation 4701 [1/1] (1.67ns)   --->   "%tmp_362 = add i13 %tmp_21_6_cast, -3488" [combined_hls/top.cpp:60]   --->   Operation 4701 'add' 'tmp_362' <Predicate = (!exitcond5_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 130> <Delay = 3.25>
ST_286 : Operation 4702 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4702 'specloopname' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4703 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4703 'specregionbegin' 'tmp_63' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4704 'specpipeline' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4705 [1/2] (0.00ns)   --->   "%empty_46 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4705 'read' 'empty_46' <Predicate = (!exitcond5_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_286 : Operation 4706 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_106 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_46, 0"   --->   Operation 4706 'extractvalue' 'in_stream_data_V_val_106' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4707 [1/1] (0.00ns)   --->   "%bitcast_6 = bitcast i32 %in_stream_data_V_val_106 to float"   --->   Operation 4707 'bitcast' 'bitcast_6' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4708 [1/1] (0.00ns)   --->   "%tmp_364_cast = zext i13 %tmp_362 to i64" [combined_hls/top.cpp:60]   --->   Operation 4708 'zext' 'tmp_364_cast' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4709 [1/1] (0.00ns)   --->   "%input_buf_addr_14 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_364_cast" [combined_hls/top.cpp:60]   --->   Operation 4709 'getelementptr' 'input_buf_addr_14' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4710 [1/1] (3.25ns)   --->   "store float %bitcast_6, float* %input_buf_addr_14, align 4" [combined_hls/top.cpp:60]   --->   Operation 4710 'store' <Predicate = (!exitcond5_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_286 : Operation 4711 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_63)" [combined_hls/top.cpp:61]   --->   Operation 4711 'specregionend' 'empty_47' <Predicate = (!exitcond5_6)> <Delay = 0.00>
ST_286 : Operation 4712 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [combined_hls/top.cpp:57]   --->   Operation 4712 'br' <Predicate = (!exitcond5_6)> <Delay = 0.00>

State 287 <SV = 130> <Delay = 1.76>
ST_287 : Operation 4713 [1/1] (1.76ns)   --->   "br label %.preheader23.6" [combined_hls/top.cpp:64]   --->   Operation 4713 'br' <Predicate = true> <Delay = 1.76>

State 288 <SV = 131> <Delay = 4.93>
ST_288 : Operation 4714 [1/1] (0.00ns)   --->   "%q_6 = phi i10 [ %q_1_6, %22 ], [ 0, %.preheader23.6.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4714 'phi' 'q_6' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 4715 [1/1] (0.00ns)   --->   "%sum_6 = phi float [ %sum_2_6, %22 ], [ 0.000000e+00, %.preheader23.6.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4715 'phi' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 4716 [1/1] (1.77ns)   --->   "%tmp_26_6 = icmp eq i10 %q_6, -240" [combined_hls/top.cpp:64]   --->   Operation 4716 'icmp' 'tmp_26_6' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 4717 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4717 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 4718 [1/1] (1.73ns)   --->   "%q_1_6 = add i10 %q_6, 1" [combined_hls/top.cpp:64]   --->   Operation 4718 'add' 'q_1_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 4719 [1/1] (0.00ns)   --->   "br i1 %tmp_26_6, label %21, label %22" [combined_hls/top.cpp:64]   --->   Operation 4719 'br' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 4720 [1/1] (0.00ns)   --->   "%tmp_34_6 = zext i10 %q_6 to i64" [combined_hls/top.cpp:66]   --->   Operation 4720 'zext' 'tmp_34_6' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_288 : Operation 4721 [1/1] (0.00ns)   --->   "%tmp_34_6_cast = zext i10 %q_6 to i13" [combined_hls/top.cpp:66]   --->   Operation 4721 'zext' 'tmp_34_6_cast' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_288 : Operation 4722 [1/1] (1.67ns)   --->   "%tmp_363 = add i13 %tmp_34_6_cast, -3488" [combined_hls/top.cpp:66]   --->   Operation 4722 'add' 'tmp_363' <Predicate = (!tmp_26_6)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 4723 [1/1] (0.00ns)   --->   "%tmp_365_cast = zext i13 %tmp_363 to i64" [combined_hls/top.cpp:66]   --->   Operation 4723 'zext' 'tmp_365_cast' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_288 : Operation 4724 [1/1] (0.00ns)   --->   "%input_buf_addr_15 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_365_cast" [combined_hls/top.cpp:66]   --->   Operation 4724 'getelementptr' 'input_buf_addr_15' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_288 : Operation 4725 [1/1] (0.00ns)   --->   "%index_buf_addr_7 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_6" [combined_hls/top.cpp:66]   --->   Operation 4725 'getelementptr' 'index_buf_addr_7' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_288 : Operation 4726 [2/2] (3.25ns)   --->   "%index_buf_load_6 = load float* %index_buf_addr_7, align 4" [combined_hls/top.cpp:66]   --->   Operation 4726 'load' 'index_buf_load_6' <Predicate = (!tmp_26_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_288 : Operation 4727 [2/2] (3.25ns)   --->   "%input_buf_load_7 = load float* %input_buf_addr_15, align 4" [combined_hls/top.cpp:66]   --->   Operation 4727 'load' 'input_buf_load_7' <Predicate = (!tmp_26_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 289 <SV = 132> <Delay = 3.25>
ST_289 : Operation 4728 [1/2] (3.25ns)   --->   "%index_buf_load_6 = load float* %index_buf_addr_7, align 4" [combined_hls/top.cpp:66]   --->   Operation 4728 'load' 'index_buf_load_6' <Predicate = (!tmp_26_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_289 : Operation 4729 [1/2] (3.25ns)   --->   "%input_buf_load_7 = load float* %input_buf_addr_15, align 4" [combined_hls/top.cpp:66]   --->   Operation 4729 'load' 'input_buf_load_7' <Predicate = (!tmp_26_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 290 <SV = 133> <Delay = 7.25>
ST_290 : Operation 4730 [5/5] (7.25ns)   --->   "%tmp_35_6 = fsub float %index_buf_load_6, %input_buf_load_7" [combined_hls/top.cpp:66]   --->   Operation 4730 'fsub' 'tmp_35_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 134> <Delay = 7.25>
ST_291 : Operation 4731 [4/5] (7.25ns)   --->   "%tmp_35_6 = fsub float %index_buf_load_6, %input_buf_load_7" [combined_hls/top.cpp:66]   --->   Operation 4731 'fsub' 'tmp_35_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 135> <Delay = 7.25>
ST_292 : Operation 4732 [3/5] (7.25ns)   --->   "%tmp_35_6 = fsub float %index_buf_load_6, %input_buf_load_7" [combined_hls/top.cpp:66]   --->   Operation 4732 'fsub' 'tmp_35_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 136> <Delay = 7.25>
ST_293 : Operation 4733 [2/5] (7.25ns)   --->   "%tmp_35_6 = fsub float %index_buf_load_6, %input_buf_load_7" [combined_hls/top.cpp:66]   --->   Operation 4733 'fsub' 'tmp_35_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 137> <Delay = 7.25>
ST_294 : Operation 4734 [1/5] (7.25ns)   --->   "%tmp_35_6 = fsub float %index_buf_load_6, %input_buf_load_7" [combined_hls/top.cpp:66]   --->   Operation 4734 'fsub' 'tmp_35_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 138> <Delay = 5.70>
ST_295 : Operation 4735 [4/4] (5.70ns)   --->   "%tmp_36_6 = fmul float %tmp_35_6, %tmp_35_6" [combined_hls/top.cpp:67]   --->   Operation 4735 'fmul' 'tmp_36_6' <Predicate = (!tmp_26_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 139> <Delay = 5.70>
ST_296 : Operation 4736 [3/4] (5.70ns)   --->   "%tmp_36_6 = fmul float %tmp_35_6, %tmp_35_6" [combined_hls/top.cpp:67]   --->   Operation 4736 'fmul' 'tmp_36_6' <Predicate = (!tmp_26_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 140> <Delay = 5.70>
ST_297 : Operation 4737 [2/4] (5.70ns)   --->   "%tmp_36_6 = fmul float %tmp_35_6, %tmp_35_6" [combined_hls/top.cpp:67]   --->   Operation 4737 'fmul' 'tmp_36_6' <Predicate = (!tmp_26_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 141> <Delay = 5.70>
ST_298 : Operation 4738 [1/4] (5.70ns)   --->   "%tmp_36_6 = fmul float %tmp_35_6, %tmp_35_6" [combined_hls/top.cpp:67]   --->   Operation 4738 'fmul' 'tmp_36_6' <Predicate = (!tmp_26_6)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 142> <Delay = 7.25>
ST_299 : Operation 4739 [5/5] (7.25ns)   --->   "%sum_2_6 = fadd float %sum_6, %tmp_36_6" [combined_hls/top.cpp:67]   --->   Operation 4739 'fadd' 'sum_2_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 143> <Delay = 7.25>
ST_300 : Operation 4740 [4/5] (7.25ns)   --->   "%sum_2_6 = fadd float %sum_6, %tmp_36_6" [combined_hls/top.cpp:67]   --->   Operation 4740 'fadd' 'sum_2_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 144> <Delay = 7.25>
ST_301 : Operation 4741 [3/5] (7.25ns)   --->   "%sum_2_6 = fadd float %sum_6, %tmp_36_6" [combined_hls/top.cpp:67]   --->   Operation 4741 'fadd' 'sum_2_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 145> <Delay = 7.25>
ST_302 : Operation 4742 [2/5] (7.25ns)   --->   "%sum_2_6 = fadd float %sum_6, %tmp_36_6" [combined_hls/top.cpp:67]   --->   Operation 4742 'fadd' 'sum_2_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 146> <Delay = 7.25>
ST_303 : Operation 4743 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4743 'specloopname' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_303 : Operation 4744 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4744 'specregionbegin' 'tmp_65' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_303 : Operation 4745 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4745 'specpipeline' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_303 : Operation 4746 [1/5] (7.25ns)   --->   "%sum_2_6 = fadd float %sum_6, %tmp_36_6" [combined_hls/top.cpp:67]   --->   Operation 4746 'fadd' 'sum_2_6' <Predicate = (!tmp_26_6)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 4747 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_65)" [combined_hls/top.cpp:68]   --->   Operation 4747 'specregionend' 'empty_44' <Predicate = (!tmp_26_6)> <Delay = 0.00>
ST_303 : Operation 4748 [1/1] (0.00ns)   --->   "br label %.preheader23.6" [combined_hls/top.cpp:64]   --->   Operation 4748 'br' <Predicate = (!tmp_26_6)> <Delay = 0.00>

State 304 <SV = 132> <Delay = 5.54>
ST_304 : Operation 4749 [1/1] (5.54ns)   --->   "%tmp_29_6 = fpext float %sum_6 to double" [combined_hls/top.cpp:69]   --->   Operation 4749 'fpext' 'tmp_29_6' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_304 : Operation 4750 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4750 'specregionbegin' 'tmp_64' <Predicate = true> <Delay = 0.00>

State 305 <SV = 133> <Delay = 7.78>
ST_305 : Operation 4751 [6/6] (7.78ns)   --->   "%tmp_30_6 = fmul double %tmp_29_6, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4751 'dmul' 'tmp_30_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 134> <Delay = 7.78>
ST_306 : Operation 4752 [5/6] (7.78ns)   --->   "%tmp_30_6 = fmul double %tmp_29_6, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4752 'dmul' 'tmp_30_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 135> <Delay = 7.78>
ST_307 : Operation 4753 [4/6] (7.78ns)   --->   "%tmp_30_6 = fmul double %tmp_29_6, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4753 'dmul' 'tmp_30_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 136> <Delay = 7.78>
ST_308 : Operation 4754 [3/6] (7.78ns)   --->   "%tmp_30_6 = fmul double %tmp_29_6, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4754 'dmul' 'tmp_30_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 137> <Delay = 7.78>
ST_309 : Operation 4755 [2/6] (7.78ns)   --->   "%tmp_30_6 = fmul double %tmp_29_6, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4755 'dmul' 'tmp_30_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 138> <Delay = 7.78>
ST_310 : Operation 4756 [1/6] (7.78ns)   --->   "%tmp_30_6 = fmul double %tmp_29_6, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4756 'dmul' 'tmp_30_6' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 139> <Delay = 6.50>
ST_311 : Operation 4757 [1/1] (6.50ns)   --->   "%tmp_31_6 = fptrunc double %tmp_30_6 to float" [combined_hls/top.cpp:69]   --->   Operation 4757 'fptrunc' 'tmp_31_6' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 312 <SV = 140> <Delay = 7.68>
ST_312 : Operation 4758 [9/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4758 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 313 <SV = 141> <Delay = 7.68>
ST_313 : Operation 4759 [8/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4759 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 314 <SV = 142> <Delay = 7.68>
ST_314 : Operation 4760 [7/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4760 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 315 <SV = 143> <Delay = 7.68>
ST_315 : Operation 4761 [6/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4761 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 316 <SV = 144> <Delay = 7.68>
ST_316 : Operation 4762 [5/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4762 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 317 <SV = 145> <Delay = 7.68>
ST_317 : Operation 4763 [4/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4763 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 318 <SV = 146> <Delay = 7.68>
ST_318 : Operation 4764 [3/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4764 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 319 <SV = 147> <Delay = 7.68>
ST_319 : Operation 4765 [2/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4765 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 320 <SV = 148> <Delay = 7.68>
ST_320 : Operation 4766 [1/9] (7.68ns)   --->   "%tmp_32_6 = call float @llvm.exp.f32(float %tmp_31_6)" [combined_hls/top.cpp:69]   --->   Operation 4766 'fexp' 'tmp_32_6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 321 <SV = 149> <Delay = 5.91>
ST_321 : Operation 4767 [1/1] (0.00ns)   --->   "%l_idx_load_7 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4767 'load' 'l_idx_load_7' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 4768 [1/1] (0.00ns)   --->   "%tmp_33_6 = sext i32 %l_idx_2_5 to i64" [combined_hls/top.cpp:69]   --->   Operation 4768 'sext' 'tmp_33_6' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 4769 [1/1] (0.00ns)   --->   "%result_buf_addr_10 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_6" [combined_hls/top.cpp:69]   --->   Operation 4769 'getelementptr' 'result_buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 4770 [1/1] (3.25ns)   --->   "store float %tmp_32_6, float* %result_buf_addr_10, align 4" [combined_hls/top.cpp:69]   --->   Operation 4770 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_321 : Operation 4771 [1/1] (2.55ns)   --->   "%l_idx_2_6 = add nsw i32 %l_idx_load_7, 7" [combined_hls/top.cpp:70]   --->   Operation 4771 'add' 'l_idx_2_6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4772 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_61)" [combined_hls/top.cpp:72]   --->   Operation 4772 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 4773 [1/1] (0.97ns)   --->   "%or_cond9 = or i1 %icmp2, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4773 'or' 'or_cond9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 4774 [1/1] (0.00ns)   --->   "br i1 %or_cond9, label %._crit_edge.7.preheader, label %..preheader24.backedge_crit_edge806" [combined_hls/top.cpp:54]   --->   Operation 4774 'br' <Predicate = true> <Delay = 0.00>
ST_321 : Operation 4775 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_6, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4775 'store' <Predicate = (!or_cond9)> <Delay = 3.36>
ST_321 : Operation 4776 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4776 'br' <Predicate = (!or_cond9)> <Delay = 0.00>
ST_321 : Operation 4777 [1/1] (1.76ns)   --->   "br label %._crit_edge.7" [combined_hls/top.cpp:57]   --->   Operation 4777 'br' <Predicate = (or_cond9)> <Delay = 1.76>

State 322 <SV = 150> <Delay = 2.74>
ST_322 : Operation 4778 [1/1] (0.00ns)   --->   "%j1_7 = phi i10 [ %j_4_7, %26 ], [ 0, %._crit_edge.7.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4778 'phi' 'j1_7' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 4779 [1/1] (1.77ns)   --->   "%exitcond5_7 = icmp eq i10 %j1_7, -240" [combined_hls/top.cpp:57]   --->   Operation 4779 'icmp' 'exitcond5_7' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 4780 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4780 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 4781 [1/1] (1.73ns)   --->   "%j_4_7 = add i10 %j1_7, 1" [combined_hls/top.cpp:57]   --->   Operation 4781 'add' 'j_4_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 4782 [1/1] (0.00ns)   --->   "br i1 %exitcond5_7, label %.preheader23.7.preheader, label %26" [combined_hls/top.cpp:57]   --->   Operation 4782 'br' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 4783 [2/2] (0.00ns)   --->   "%empty_52 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4783 'read' 'empty_52' <Predicate = (!exitcond5_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_322 : Operation 4784 [1/1] (0.00ns)   --->   "%tmp_21_7_cast = zext i10 %j1_7 to i13" [combined_hls/top.cpp:60]   --->   Operation 4784 'zext' 'tmp_21_7_cast' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_322 : Operation 4785 [1/1] (1.67ns)   --->   "%tmp_364 = add i13 %tmp_21_7_cast, -2704" [combined_hls/top.cpp:60]   --->   Operation 4785 'add' 'tmp_364' <Predicate = (!exitcond5_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 151> <Delay = 3.25>
ST_323 : Operation 4786 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4786 'specloopname' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4787 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4787 'specregionbegin' 'tmp_66' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4788 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4788 'specpipeline' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4789 [1/2] (0.00ns)   --->   "%empty_52 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4789 'read' 'empty_52' <Predicate = (!exitcond5_7)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_323 : Operation 4790 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_107 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_52, 0"   --->   Operation 4790 'extractvalue' 'in_stream_data_V_val_107' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4791 [1/1] (0.00ns)   --->   "%bitcast_7 = bitcast i32 %in_stream_data_V_val_107 to float"   --->   Operation 4791 'bitcast' 'bitcast_7' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4792 [1/1] (0.00ns)   --->   "%tmp_366_cast = zext i13 %tmp_364 to i64" [combined_hls/top.cpp:60]   --->   Operation 4792 'zext' 'tmp_366_cast' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4793 [1/1] (0.00ns)   --->   "%input_buf_addr_16 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_366_cast" [combined_hls/top.cpp:60]   --->   Operation 4793 'getelementptr' 'input_buf_addr_16' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4794 [1/1] (3.25ns)   --->   "store float %bitcast_7, float* %input_buf_addr_16, align 4" [combined_hls/top.cpp:60]   --->   Operation 4794 'store' <Predicate = (!exitcond5_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_323 : Operation 4795 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_66)" [combined_hls/top.cpp:61]   --->   Operation 4795 'specregionend' 'empty_53' <Predicate = (!exitcond5_7)> <Delay = 0.00>
ST_323 : Operation 4796 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [combined_hls/top.cpp:57]   --->   Operation 4796 'br' <Predicate = (!exitcond5_7)> <Delay = 0.00>

State 324 <SV = 151> <Delay = 1.76>
ST_324 : Operation 4797 [1/1] (1.76ns)   --->   "br label %.preheader23.7" [combined_hls/top.cpp:64]   --->   Operation 4797 'br' <Predicate = true> <Delay = 1.76>

State 325 <SV = 152> <Delay = 4.93>
ST_325 : Operation 4798 [1/1] (0.00ns)   --->   "%q_7 = phi i10 [ %q_1_7, %25 ], [ 0, %.preheader23.7.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4798 'phi' 'q_7' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 4799 [1/1] (0.00ns)   --->   "%sum_7 = phi float [ %sum_2_7, %25 ], [ 0.000000e+00, %.preheader23.7.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4799 'phi' 'sum_7' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 4800 [1/1] (1.77ns)   --->   "%tmp_26_7 = icmp eq i10 %q_7, -240" [combined_hls/top.cpp:64]   --->   Operation 4800 'icmp' 'tmp_26_7' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4801 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4801 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 4802 [1/1] (1.73ns)   --->   "%q_1_7 = add i10 %q_7, 1" [combined_hls/top.cpp:64]   --->   Operation 4802 'add' 'q_1_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4803 [1/1] (0.00ns)   --->   "br i1 %tmp_26_7, label %24, label %25" [combined_hls/top.cpp:64]   --->   Operation 4803 'br' <Predicate = true> <Delay = 0.00>
ST_325 : Operation 4804 [1/1] (0.00ns)   --->   "%tmp_34_7 = zext i10 %q_7 to i64" [combined_hls/top.cpp:66]   --->   Operation 4804 'zext' 'tmp_34_7' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_325 : Operation 4805 [1/1] (0.00ns)   --->   "%tmp_34_7_cast = zext i10 %q_7 to i13" [combined_hls/top.cpp:66]   --->   Operation 4805 'zext' 'tmp_34_7_cast' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_325 : Operation 4806 [1/1] (1.67ns)   --->   "%tmp_365 = add i13 %tmp_34_7_cast, -2704" [combined_hls/top.cpp:66]   --->   Operation 4806 'add' 'tmp_365' <Predicate = (!tmp_26_7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 4807 [1/1] (0.00ns)   --->   "%tmp_367_cast = zext i13 %tmp_365 to i64" [combined_hls/top.cpp:66]   --->   Operation 4807 'zext' 'tmp_367_cast' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_325 : Operation 4808 [1/1] (0.00ns)   --->   "%input_buf_addr_17 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_367_cast" [combined_hls/top.cpp:66]   --->   Operation 4808 'getelementptr' 'input_buf_addr_17' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_325 : Operation 4809 [1/1] (0.00ns)   --->   "%index_buf_addr_8 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_7" [combined_hls/top.cpp:66]   --->   Operation 4809 'getelementptr' 'index_buf_addr_8' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_325 : Operation 4810 [2/2] (3.25ns)   --->   "%index_buf_load_7 = load float* %index_buf_addr_8, align 4" [combined_hls/top.cpp:66]   --->   Operation 4810 'load' 'index_buf_load_7' <Predicate = (!tmp_26_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_325 : Operation 4811 [2/2] (3.25ns)   --->   "%input_buf_load_8 = load float* %input_buf_addr_17, align 4" [combined_hls/top.cpp:66]   --->   Operation 4811 'load' 'input_buf_load_8' <Predicate = (!tmp_26_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 326 <SV = 153> <Delay = 3.25>
ST_326 : Operation 4812 [1/2] (3.25ns)   --->   "%index_buf_load_7 = load float* %index_buf_addr_8, align 4" [combined_hls/top.cpp:66]   --->   Operation 4812 'load' 'index_buf_load_7' <Predicate = (!tmp_26_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_326 : Operation 4813 [1/2] (3.25ns)   --->   "%input_buf_load_8 = load float* %input_buf_addr_17, align 4" [combined_hls/top.cpp:66]   --->   Operation 4813 'load' 'input_buf_load_8' <Predicate = (!tmp_26_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 327 <SV = 154> <Delay = 7.25>
ST_327 : Operation 4814 [5/5] (7.25ns)   --->   "%tmp_35_7 = fsub float %index_buf_load_7, %input_buf_load_8" [combined_hls/top.cpp:66]   --->   Operation 4814 'fsub' 'tmp_35_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 155> <Delay = 7.25>
ST_328 : Operation 4815 [4/5] (7.25ns)   --->   "%tmp_35_7 = fsub float %index_buf_load_7, %input_buf_load_8" [combined_hls/top.cpp:66]   --->   Operation 4815 'fsub' 'tmp_35_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 156> <Delay = 7.25>
ST_329 : Operation 4816 [3/5] (7.25ns)   --->   "%tmp_35_7 = fsub float %index_buf_load_7, %input_buf_load_8" [combined_hls/top.cpp:66]   --->   Operation 4816 'fsub' 'tmp_35_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 157> <Delay = 7.25>
ST_330 : Operation 4817 [2/5] (7.25ns)   --->   "%tmp_35_7 = fsub float %index_buf_load_7, %input_buf_load_8" [combined_hls/top.cpp:66]   --->   Operation 4817 'fsub' 'tmp_35_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 158> <Delay = 7.25>
ST_331 : Operation 4818 [1/5] (7.25ns)   --->   "%tmp_35_7 = fsub float %index_buf_load_7, %input_buf_load_8" [combined_hls/top.cpp:66]   --->   Operation 4818 'fsub' 'tmp_35_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 159> <Delay = 5.70>
ST_332 : Operation 4819 [4/4] (5.70ns)   --->   "%tmp_36_7 = fmul float %tmp_35_7, %tmp_35_7" [combined_hls/top.cpp:67]   --->   Operation 4819 'fmul' 'tmp_36_7' <Predicate = (!tmp_26_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 160> <Delay = 5.70>
ST_333 : Operation 4820 [3/4] (5.70ns)   --->   "%tmp_36_7 = fmul float %tmp_35_7, %tmp_35_7" [combined_hls/top.cpp:67]   --->   Operation 4820 'fmul' 'tmp_36_7' <Predicate = (!tmp_26_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 161> <Delay = 5.70>
ST_334 : Operation 4821 [2/4] (5.70ns)   --->   "%tmp_36_7 = fmul float %tmp_35_7, %tmp_35_7" [combined_hls/top.cpp:67]   --->   Operation 4821 'fmul' 'tmp_36_7' <Predicate = (!tmp_26_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 162> <Delay = 5.70>
ST_335 : Operation 4822 [1/4] (5.70ns)   --->   "%tmp_36_7 = fmul float %tmp_35_7, %tmp_35_7" [combined_hls/top.cpp:67]   --->   Operation 4822 'fmul' 'tmp_36_7' <Predicate = (!tmp_26_7)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 163> <Delay = 7.25>
ST_336 : Operation 4823 [5/5] (7.25ns)   --->   "%sum_2_7 = fadd float %sum_7, %tmp_36_7" [combined_hls/top.cpp:67]   --->   Operation 4823 'fadd' 'sum_2_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 164> <Delay = 7.25>
ST_337 : Operation 4824 [4/5] (7.25ns)   --->   "%sum_2_7 = fadd float %sum_7, %tmp_36_7" [combined_hls/top.cpp:67]   --->   Operation 4824 'fadd' 'sum_2_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 165> <Delay = 7.25>
ST_338 : Operation 4825 [3/5] (7.25ns)   --->   "%sum_2_7 = fadd float %sum_7, %tmp_36_7" [combined_hls/top.cpp:67]   --->   Operation 4825 'fadd' 'sum_2_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 166> <Delay = 7.25>
ST_339 : Operation 4826 [2/5] (7.25ns)   --->   "%sum_2_7 = fadd float %sum_7, %tmp_36_7" [combined_hls/top.cpp:67]   --->   Operation 4826 'fadd' 'sum_2_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 167> <Delay = 7.25>
ST_340 : Operation 4827 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4827 'specloopname' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_340 : Operation 4828 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4828 'specregionbegin' 'tmp_68' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_340 : Operation 4829 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4829 'specpipeline' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_340 : Operation 4830 [1/5] (7.25ns)   --->   "%sum_2_7 = fadd float %sum_7, %tmp_36_7" [combined_hls/top.cpp:67]   --->   Operation 4830 'fadd' 'sum_2_7' <Predicate = (!tmp_26_7)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_340 : Operation 4831 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_68)" [combined_hls/top.cpp:68]   --->   Operation 4831 'specregionend' 'empty_50' <Predicate = (!tmp_26_7)> <Delay = 0.00>
ST_340 : Operation 4832 [1/1] (0.00ns)   --->   "br label %.preheader23.7" [combined_hls/top.cpp:64]   --->   Operation 4832 'br' <Predicate = (!tmp_26_7)> <Delay = 0.00>

State 341 <SV = 153> <Delay = 5.54>
ST_341 : Operation 4833 [1/1] (5.54ns)   --->   "%tmp_29_7 = fpext float %sum_7 to double" [combined_hls/top.cpp:69]   --->   Operation 4833 'fpext' 'tmp_29_7' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_341 : Operation 4834 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4834 'specregionbegin' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 342 <SV = 154> <Delay = 7.78>
ST_342 : Operation 4835 [6/6] (7.78ns)   --->   "%tmp_30_7 = fmul double %tmp_29_7, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4835 'dmul' 'tmp_30_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 155> <Delay = 7.78>
ST_343 : Operation 4836 [5/6] (7.78ns)   --->   "%tmp_30_7 = fmul double %tmp_29_7, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4836 'dmul' 'tmp_30_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 156> <Delay = 7.78>
ST_344 : Operation 4837 [4/6] (7.78ns)   --->   "%tmp_30_7 = fmul double %tmp_29_7, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4837 'dmul' 'tmp_30_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 157> <Delay = 7.78>
ST_345 : Operation 4838 [3/6] (7.78ns)   --->   "%tmp_30_7 = fmul double %tmp_29_7, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4838 'dmul' 'tmp_30_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 158> <Delay = 7.78>
ST_346 : Operation 4839 [2/6] (7.78ns)   --->   "%tmp_30_7 = fmul double %tmp_29_7, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4839 'dmul' 'tmp_30_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 159> <Delay = 7.78>
ST_347 : Operation 4840 [1/6] (7.78ns)   --->   "%tmp_30_7 = fmul double %tmp_29_7, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4840 'dmul' 'tmp_30_7' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 160> <Delay = 6.50>
ST_348 : Operation 4841 [1/1] (6.50ns)   --->   "%tmp_31_7 = fptrunc double %tmp_30_7 to float" [combined_hls/top.cpp:69]   --->   Operation 4841 'fptrunc' 'tmp_31_7' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 349 <SV = 161> <Delay = 7.68>
ST_349 : Operation 4842 [9/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4842 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 350 <SV = 162> <Delay = 7.68>
ST_350 : Operation 4843 [8/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4843 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 351 <SV = 163> <Delay = 7.68>
ST_351 : Operation 4844 [7/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4844 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 352 <SV = 164> <Delay = 7.68>
ST_352 : Operation 4845 [6/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4845 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 353 <SV = 165> <Delay = 7.68>
ST_353 : Operation 4846 [5/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4846 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 354 <SV = 166> <Delay = 7.68>
ST_354 : Operation 4847 [4/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4847 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 355 <SV = 167> <Delay = 7.68>
ST_355 : Operation 4848 [3/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4848 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 356 <SV = 168> <Delay = 7.68>
ST_356 : Operation 4849 [2/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4849 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 357 <SV = 169> <Delay = 7.68>
ST_357 : Operation 4850 [1/9] (7.68ns)   --->   "%tmp_32_7 = call float @llvm.exp.f32(float %tmp_31_7)" [combined_hls/top.cpp:69]   --->   Operation 4850 'fexp' 'tmp_32_7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 358 <SV = 170> <Delay = 5.91>
ST_358 : Operation 4851 [1/1] (0.00ns)   --->   "%l_idx_load_8 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4851 'load' 'l_idx_load_8' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4852 [1/1] (0.00ns)   --->   "%tmp_33_7 = sext i32 %l_idx_2_6 to i64" [combined_hls/top.cpp:69]   --->   Operation 4852 'sext' 'tmp_33_7' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4853 [1/1] (0.00ns)   --->   "%result_buf_addr_11 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_7" [combined_hls/top.cpp:69]   --->   Operation 4853 'getelementptr' 'result_buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4854 [1/1] (3.25ns)   --->   "store float %tmp_32_7, float* %result_buf_addr_11, align 4" [combined_hls/top.cpp:69]   --->   Operation 4854 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_358 : Operation 4855 [1/1] (2.55ns)   --->   "%l_idx_2_7 = add nsw i32 %l_idx_load_8, 8" [combined_hls/top.cpp:70]   --->   Operation 4855 'add' 'l_idx_2_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 4856 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_64)" [combined_hls/top.cpp:72]   --->   Operation 4856 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4857 [1/1] (0.97ns)   --->   "%or_cond10 = or i1 %tmp_16_8, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4857 'or' 'or_cond10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 4858 [1/1] (0.00ns)   --->   "br i1 %or_cond10, label %._crit_edge.8.preheader, label %..preheader24.backedge_crit_edge807" [combined_hls/top.cpp:54]   --->   Operation 4858 'br' <Predicate = true> <Delay = 0.00>
ST_358 : Operation 4859 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_7, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4859 'store' <Predicate = (!or_cond10)> <Delay = 3.36>
ST_358 : Operation 4860 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4860 'br' <Predicate = (!or_cond10)> <Delay = 0.00>
ST_358 : Operation 4861 [1/1] (1.76ns)   --->   "br label %._crit_edge.8" [combined_hls/top.cpp:57]   --->   Operation 4861 'br' <Predicate = (or_cond10)> <Delay = 1.76>

State 359 <SV = 171> <Delay = 2.74>
ST_359 : Operation 4862 [1/1] (0.00ns)   --->   "%j1_8 = phi i10 [ %j_4_8, %29 ], [ 0, %._crit_edge.8.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4862 'phi' 'j1_8' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4863 [1/1] (1.77ns)   --->   "%exitcond5_8 = icmp eq i10 %j1_8, -240" [combined_hls/top.cpp:57]   --->   Operation 4863 'icmp' 'exitcond5_8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 4864 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4864 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4865 [1/1] (1.73ns)   --->   "%j_4_8 = add i10 %j1_8, 1" [combined_hls/top.cpp:57]   --->   Operation 4865 'add' 'j_4_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 4866 [1/1] (0.00ns)   --->   "br i1 %exitcond5_8, label %.preheader23.8.preheader, label %29" [combined_hls/top.cpp:57]   --->   Operation 4866 'br' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 4867 [2/2] (0.00ns)   --->   "%empty_58 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4867 'read' 'empty_58' <Predicate = (!exitcond5_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_359 : Operation 4868 [1/1] (0.00ns)   --->   "%tmp_21_8_cast_cast = zext i10 %j1_8 to i12" [combined_hls/top.cpp:60]   --->   Operation 4868 'zext' 'tmp_21_8_cast_cast' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_359 : Operation 4869 [1/1] (1.54ns)   --->   "%tmp_366 = add i12 %tmp_21_8_cast_cast, -1920" [combined_hls/top.cpp:60]   --->   Operation 4869 'add' 'tmp_366' <Predicate = (!exitcond5_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 172> <Delay = 3.25>
ST_360 : Operation 4870 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4870 'specloopname' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4871 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4871 'specregionbegin' 'tmp_69' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4872 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4872 'specpipeline' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4873 [1/2] (0.00ns)   --->   "%empty_58 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4873 'read' 'empty_58' <Predicate = (!exitcond5_8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_360 : Operation 4874 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_108 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_58, 0"   --->   Operation 4874 'extractvalue' 'in_stream_data_V_val_108' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4875 [1/1] (0.00ns)   --->   "%bitcast_8 = bitcast i32 %in_stream_data_V_val_108 to float"   --->   Operation 4875 'bitcast' 'bitcast_8' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4876 [1/1] (0.00ns)   --->   "%tmp_368_cast1 = sext i12 %tmp_366 to i13" [combined_hls/top.cpp:60]   --->   Operation 4876 'sext' 'tmp_368_cast1' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4877 [1/1] (0.00ns)   --->   "%tmp_368_cast = zext i13 %tmp_368_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 4877 'zext' 'tmp_368_cast' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4878 [1/1] (0.00ns)   --->   "%input_buf_addr_18 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_368_cast" [combined_hls/top.cpp:60]   --->   Operation 4878 'getelementptr' 'input_buf_addr_18' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4879 [1/1] (3.25ns)   --->   "store float %bitcast_8, float* %input_buf_addr_18, align 4" [combined_hls/top.cpp:60]   --->   Operation 4879 'store' <Predicate = (!exitcond5_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_360 : Operation 4880 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_69)" [combined_hls/top.cpp:61]   --->   Operation 4880 'specregionend' 'empty_59' <Predicate = (!exitcond5_8)> <Delay = 0.00>
ST_360 : Operation 4881 [1/1] (0.00ns)   --->   "br label %._crit_edge.8" [combined_hls/top.cpp:57]   --->   Operation 4881 'br' <Predicate = (!exitcond5_8)> <Delay = 0.00>

State 361 <SV = 172> <Delay = 1.76>
ST_361 : Operation 4882 [1/1] (1.76ns)   --->   "br label %.preheader23.8" [combined_hls/top.cpp:64]   --->   Operation 4882 'br' <Predicate = true> <Delay = 1.76>

State 362 <SV = 173> <Delay = 4.80>
ST_362 : Operation 4883 [1/1] (0.00ns)   --->   "%q_8 = phi i10 [ %q_1_8, %28 ], [ 0, %.preheader23.8.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4883 'phi' 'q_8' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 4884 [1/1] (0.00ns)   --->   "%sum_8 = phi float [ %sum_2_8, %28 ], [ 0.000000e+00, %.preheader23.8.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4884 'phi' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 4885 [1/1] (1.77ns)   --->   "%tmp_26_8 = icmp eq i10 %q_8, -240" [combined_hls/top.cpp:64]   --->   Operation 4885 'icmp' 'tmp_26_8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 4886 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4886 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 4887 [1/1] (1.73ns)   --->   "%q_1_8 = add i10 %q_8, 1" [combined_hls/top.cpp:64]   --->   Operation 4887 'add' 'q_1_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 4888 [1/1] (0.00ns)   --->   "br i1 %tmp_26_8, label %27, label %28" [combined_hls/top.cpp:64]   --->   Operation 4888 'br' <Predicate = true> <Delay = 0.00>
ST_362 : Operation 4889 [1/1] (0.00ns)   --->   "%tmp_34_8 = zext i10 %q_8 to i64" [combined_hls/top.cpp:66]   --->   Operation 4889 'zext' 'tmp_34_8' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_362 : Operation 4890 [1/1] (0.00ns)   --->   "%tmp_34_8_cast_cast = zext i10 %q_8 to i12" [combined_hls/top.cpp:66]   --->   Operation 4890 'zext' 'tmp_34_8_cast_cast' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_362 : Operation 4891 [1/1] (1.54ns)   --->   "%tmp_367 = add i12 %tmp_34_8_cast_cast, -1920" [combined_hls/top.cpp:66]   --->   Operation 4891 'add' 'tmp_367' <Predicate = (!tmp_26_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 4892 [1/1] (0.00ns)   --->   "%tmp_369_cast1 = sext i12 %tmp_367 to i13" [combined_hls/top.cpp:66]   --->   Operation 4892 'sext' 'tmp_369_cast1' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_362 : Operation 4893 [1/1] (0.00ns)   --->   "%tmp_369_cast = zext i13 %tmp_369_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 4893 'zext' 'tmp_369_cast' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_362 : Operation 4894 [1/1] (0.00ns)   --->   "%input_buf_addr_19 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_369_cast" [combined_hls/top.cpp:66]   --->   Operation 4894 'getelementptr' 'input_buf_addr_19' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_362 : Operation 4895 [1/1] (0.00ns)   --->   "%index_buf_addr_9 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_8" [combined_hls/top.cpp:66]   --->   Operation 4895 'getelementptr' 'index_buf_addr_9' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_362 : Operation 4896 [2/2] (3.25ns)   --->   "%index_buf_load_8 = load float* %index_buf_addr_9, align 4" [combined_hls/top.cpp:66]   --->   Operation 4896 'load' 'index_buf_load_8' <Predicate = (!tmp_26_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_362 : Operation 4897 [2/2] (3.25ns)   --->   "%input_buf_load_9 = load float* %input_buf_addr_19, align 4" [combined_hls/top.cpp:66]   --->   Operation 4897 'load' 'input_buf_load_9' <Predicate = (!tmp_26_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 363 <SV = 174> <Delay = 3.25>
ST_363 : Operation 4898 [1/2] (3.25ns)   --->   "%index_buf_load_8 = load float* %index_buf_addr_9, align 4" [combined_hls/top.cpp:66]   --->   Operation 4898 'load' 'index_buf_load_8' <Predicate = (!tmp_26_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_363 : Operation 4899 [1/2] (3.25ns)   --->   "%input_buf_load_9 = load float* %input_buf_addr_19, align 4" [combined_hls/top.cpp:66]   --->   Operation 4899 'load' 'input_buf_load_9' <Predicate = (!tmp_26_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 364 <SV = 175> <Delay = 7.25>
ST_364 : Operation 4900 [5/5] (7.25ns)   --->   "%tmp_35_8 = fsub float %index_buf_load_8, %input_buf_load_9" [combined_hls/top.cpp:66]   --->   Operation 4900 'fsub' 'tmp_35_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 176> <Delay = 7.25>
ST_365 : Operation 4901 [4/5] (7.25ns)   --->   "%tmp_35_8 = fsub float %index_buf_load_8, %input_buf_load_9" [combined_hls/top.cpp:66]   --->   Operation 4901 'fsub' 'tmp_35_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 177> <Delay = 7.25>
ST_366 : Operation 4902 [3/5] (7.25ns)   --->   "%tmp_35_8 = fsub float %index_buf_load_8, %input_buf_load_9" [combined_hls/top.cpp:66]   --->   Operation 4902 'fsub' 'tmp_35_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 178> <Delay = 7.25>
ST_367 : Operation 4903 [2/5] (7.25ns)   --->   "%tmp_35_8 = fsub float %index_buf_load_8, %input_buf_load_9" [combined_hls/top.cpp:66]   --->   Operation 4903 'fsub' 'tmp_35_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 179> <Delay = 7.25>
ST_368 : Operation 4904 [1/5] (7.25ns)   --->   "%tmp_35_8 = fsub float %index_buf_load_8, %input_buf_load_9" [combined_hls/top.cpp:66]   --->   Operation 4904 'fsub' 'tmp_35_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 180> <Delay = 5.70>
ST_369 : Operation 4905 [4/4] (5.70ns)   --->   "%tmp_36_8 = fmul float %tmp_35_8, %tmp_35_8" [combined_hls/top.cpp:67]   --->   Operation 4905 'fmul' 'tmp_36_8' <Predicate = (!tmp_26_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 181> <Delay = 5.70>
ST_370 : Operation 4906 [3/4] (5.70ns)   --->   "%tmp_36_8 = fmul float %tmp_35_8, %tmp_35_8" [combined_hls/top.cpp:67]   --->   Operation 4906 'fmul' 'tmp_36_8' <Predicate = (!tmp_26_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 182> <Delay = 5.70>
ST_371 : Operation 4907 [2/4] (5.70ns)   --->   "%tmp_36_8 = fmul float %tmp_35_8, %tmp_35_8" [combined_hls/top.cpp:67]   --->   Operation 4907 'fmul' 'tmp_36_8' <Predicate = (!tmp_26_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 183> <Delay = 5.70>
ST_372 : Operation 4908 [1/4] (5.70ns)   --->   "%tmp_36_8 = fmul float %tmp_35_8, %tmp_35_8" [combined_hls/top.cpp:67]   --->   Operation 4908 'fmul' 'tmp_36_8' <Predicate = (!tmp_26_8)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 184> <Delay = 7.25>
ST_373 : Operation 4909 [5/5] (7.25ns)   --->   "%sum_2_8 = fadd float %sum_8, %tmp_36_8" [combined_hls/top.cpp:67]   --->   Operation 4909 'fadd' 'sum_2_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 185> <Delay = 7.25>
ST_374 : Operation 4910 [4/5] (7.25ns)   --->   "%sum_2_8 = fadd float %sum_8, %tmp_36_8" [combined_hls/top.cpp:67]   --->   Operation 4910 'fadd' 'sum_2_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 186> <Delay = 7.25>
ST_375 : Operation 4911 [3/5] (7.25ns)   --->   "%sum_2_8 = fadd float %sum_8, %tmp_36_8" [combined_hls/top.cpp:67]   --->   Operation 4911 'fadd' 'sum_2_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 187> <Delay = 7.25>
ST_376 : Operation 4912 [2/5] (7.25ns)   --->   "%sum_2_8 = fadd float %sum_8, %tmp_36_8" [combined_hls/top.cpp:67]   --->   Operation 4912 'fadd' 'sum_2_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 188> <Delay = 7.25>
ST_377 : Operation 4913 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4913 'specloopname' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_377 : Operation 4914 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 4914 'specregionbegin' 'tmp_71' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_377 : Operation 4915 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 4915 'specpipeline' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_377 : Operation 4916 [1/5] (7.25ns)   --->   "%sum_2_8 = fadd float %sum_8, %tmp_36_8" [combined_hls/top.cpp:67]   --->   Operation 4916 'fadd' 'sum_2_8' <Predicate = (!tmp_26_8)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 4917 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_71)" [combined_hls/top.cpp:68]   --->   Operation 4917 'specregionend' 'empty_56' <Predicate = (!tmp_26_8)> <Delay = 0.00>
ST_377 : Operation 4918 [1/1] (0.00ns)   --->   "br label %.preheader23.8" [combined_hls/top.cpp:64]   --->   Operation 4918 'br' <Predicate = (!tmp_26_8)> <Delay = 0.00>

State 378 <SV = 174> <Delay = 5.54>
ST_378 : Operation 4919 [1/1] (5.54ns)   --->   "%tmp_29_8 = fpext float %sum_8 to double" [combined_hls/top.cpp:69]   --->   Operation 4919 'fpext' 'tmp_29_8' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 379 <SV = 175> <Delay = 7.78>
ST_379 : Operation 4920 [6/6] (7.78ns)   --->   "%tmp_30_8 = fmul double %tmp_29_8, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4920 'dmul' 'tmp_30_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 176> <Delay = 7.78>
ST_380 : Operation 4921 [5/6] (7.78ns)   --->   "%tmp_30_8 = fmul double %tmp_29_8, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4921 'dmul' 'tmp_30_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 177> <Delay = 7.78>
ST_381 : Operation 4922 [4/6] (7.78ns)   --->   "%tmp_30_8 = fmul double %tmp_29_8, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4922 'dmul' 'tmp_30_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 178> <Delay = 7.78>
ST_382 : Operation 4923 [3/6] (7.78ns)   --->   "%tmp_30_8 = fmul double %tmp_29_8, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4923 'dmul' 'tmp_30_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 179> <Delay = 7.78>
ST_383 : Operation 4924 [2/6] (7.78ns)   --->   "%tmp_30_8 = fmul double %tmp_29_8, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4924 'dmul' 'tmp_30_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 180> <Delay = 7.78>
ST_384 : Operation 4925 [1/6] (7.78ns)   --->   "%tmp_30_8 = fmul double %tmp_29_8, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 4925 'dmul' 'tmp_30_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 181> <Delay = 6.50>
ST_385 : Operation 4926 [1/1] (6.50ns)   --->   "%tmp_31_8 = fptrunc double %tmp_30_8 to float" [combined_hls/top.cpp:69]   --->   Operation 4926 'fptrunc' 'tmp_31_8' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 386 <SV = 182> <Delay = 7.68>
ST_386 : Operation 4927 [9/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4927 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 387 <SV = 183> <Delay = 7.68>
ST_387 : Operation 4928 [8/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4928 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 388 <SV = 184> <Delay = 7.68>
ST_388 : Operation 4929 [7/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4929 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 389 <SV = 185> <Delay = 7.68>
ST_389 : Operation 4930 [6/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4930 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 390 <SV = 186> <Delay = 7.68>
ST_390 : Operation 4931 [5/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4931 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 391 <SV = 187> <Delay = 7.68>
ST_391 : Operation 4932 [4/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4932 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 392 <SV = 188> <Delay = 7.68>
ST_392 : Operation 4933 [3/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4933 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 393 <SV = 189> <Delay = 7.68>
ST_393 : Operation 4934 [2/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4934 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 394 <SV = 190> <Delay = 7.68>
ST_394 : Operation 4935 [1/9] (7.68ns)   --->   "%tmp_32_8 = call float @llvm.exp.f32(float %tmp_31_8)" [combined_hls/top.cpp:69]   --->   Operation 4935 'fexp' 'tmp_32_8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 395 <SV = 191> <Delay = 5.91>
ST_395 : Operation 4936 [1/1] (0.00ns)   --->   "%l_idx_load_9 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4936 'load' 'l_idx_load_9' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4937 [1/1] (0.00ns)   --->   "%tmp_33_8 = sext i32 %l_idx_2_7 to i64" [combined_hls/top.cpp:69]   --->   Operation 4937 'sext' 'tmp_33_8' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4938 [1/1] (0.00ns)   --->   "%result_buf_addr_12 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_8" [combined_hls/top.cpp:69]   --->   Operation 4938 'getelementptr' 'result_buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4939 [1/1] (3.25ns)   --->   "store float %tmp_32_8, float* %result_buf_addr_12, align 4" [combined_hls/top.cpp:69]   --->   Operation 4939 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_395 : Operation 4940 [1/1] (2.55ns)   --->   "%l_idx_2_8 = add nsw i32 %l_idx_load_9, 9" [combined_hls/top.cpp:70]   --->   Operation 4940 'add' 'l_idx_2_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 4941 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_67)" [combined_hls/top.cpp:72]   --->   Operation 4941 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4942 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 4942 'specregionbegin' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4943 [1/1] (0.97ns)   --->   "%or_cond11 = or i1 %tmp_16_9, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 4943 'or' 'or_cond11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_395 : Operation 4944 [1/1] (0.00ns)   --->   "br i1 %or_cond11, label %._crit_edge.9.preheader, label %..preheader24.backedge_crit_edge808" [combined_hls/top.cpp:54]   --->   Operation 4944 'br' <Predicate = true> <Delay = 0.00>
ST_395 : Operation 4945 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_8, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 4945 'store' <Predicate = (!or_cond11)> <Delay = 3.36>
ST_395 : Operation 4946 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 4946 'br' <Predicate = (!or_cond11)> <Delay = 0.00>
ST_395 : Operation 4947 [1/1] (1.76ns)   --->   "br label %._crit_edge.9" [combined_hls/top.cpp:57]   --->   Operation 4947 'br' <Predicate = (or_cond11)> <Delay = 1.76>

State 396 <SV = 192> <Delay = 2.74>
ST_396 : Operation 4948 [1/1] (0.00ns)   --->   "%j1_9 = phi i10 [ %j_4_9, %32 ], [ 0, %._crit_edge.9.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 4948 'phi' 'j1_9' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4949 [1/1] (1.77ns)   --->   "%exitcond5_9 = icmp eq i10 %j1_9, -240" [combined_hls/top.cpp:57]   --->   Operation 4949 'icmp' 'exitcond5_9' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 4950 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4950 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4951 [1/1] (1.73ns)   --->   "%j_4_9 = add i10 %j1_9, 1" [combined_hls/top.cpp:57]   --->   Operation 4951 'add' 'j_4_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_396 : Operation 4952 [1/1] (0.00ns)   --->   "br i1 %exitcond5_9, label %.preheader23.9.preheader, label %32" [combined_hls/top.cpp:57]   --->   Operation 4952 'br' <Predicate = true> <Delay = 0.00>
ST_396 : Operation 4953 [2/2] (0.00ns)   --->   "%empty_64 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4953 'read' 'empty_64' <Predicate = (!exitcond5_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_396 : Operation 4954 [1/1] (0.00ns)   --->   "%tmp_21_9_cast_cast = zext i10 %j1_9 to i12" [combined_hls/top.cpp:60]   --->   Operation 4954 'zext' 'tmp_21_9_cast_cast' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_396 : Operation 4955 [1/1] (1.54ns)   --->   "%tmp_368 = add i12 %tmp_21_9_cast_cast, -1136" [combined_hls/top.cpp:60]   --->   Operation 4955 'add' 'tmp_368' <Predicate = (!exitcond5_9)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 193> <Delay = 3.25>
ST_397 : Operation 4956 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 4956 'specloopname' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4957 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 4957 'specregionbegin' 'tmp_72' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4958 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 4958 'specpipeline' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4959 [1/2] (0.00ns)   --->   "%empty_64 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 4959 'read' 'empty_64' <Predicate = (!exitcond5_9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_397 : Operation 4960 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_109 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_64, 0"   --->   Operation 4960 'extractvalue' 'in_stream_data_V_val_109' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4961 [1/1] (0.00ns)   --->   "%bitcast_9 = bitcast i32 %in_stream_data_V_val_109 to float"   --->   Operation 4961 'bitcast' 'bitcast_9' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4962 [1/1] (0.00ns)   --->   "%tmp_370_cast1 = sext i12 %tmp_368 to i13" [combined_hls/top.cpp:60]   --->   Operation 4962 'sext' 'tmp_370_cast1' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4963 [1/1] (0.00ns)   --->   "%tmp_370_cast = zext i13 %tmp_370_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 4963 'zext' 'tmp_370_cast' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4964 [1/1] (0.00ns)   --->   "%input_buf_addr_20 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_370_cast" [combined_hls/top.cpp:60]   --->   Operation 4964 'getelementptr' 'input_buf_addr_20' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4965 [1/1] (3.25ns)   --->   "store float %bitcast_9, float* %input_buf_addr_20, align 4" [combined_hls/top.cpp:60]   --->   Operation 4965 'store' <Predicate = (!exitcond5_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_397 : Operation 4966 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_72)" [combined_hls/top.cpp:61]   --->   Operation 4966 'specregionend' 'empty_65' <Predicate = (!exitcond5_9)> <Delay = 0.00>
ST_397 : Operation 4967 [1/1] (0.00ns)   --->   "br label %._crit_edge.9" [combined_hls/top.cpp:57]   --->   Operation 4967 'br' <Predicate = (!exitcond5_9)> <Delay = 0.00>

State 398 <SV = 193> <Delay = 1.76>
ST_398 : Operation 4968 [1/1] (1.76ns)   --->   "br label %.preheader23.9" [combined_hls/top.cpp:64]   --->   Operation 4968 'br' <Predicate = true> <Delay = 1.76>

State 399 <SV = 194> <Delay = 4.80>
ST_399 : Operation 4969 [1/1] (0.00ns)   --->   "%q_9 = phi i10 [ %q_1_9, %31 ], [ 0, %.preheader23.9.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 4969 'phi' 'q_9' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4970 [1/1] (0.00ns)   --->   "%sum_9 = phi float [ %sum_2_9, %31 ], [ 0.000000e+00, %.preheader23.9.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 4970 'phi' 'sum_9' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4971 [1/1] (1.77ns)   --->   "%tmp_26_9 = icmp eq i10 %q_9, -240" [combined_hls/top.cpp:64]   --->   Operation 4971 'icmp' 'tmp_26_9' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 4972 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 4972 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4973 [1/1] (1.73ns)   --->   "%q_1_9 = add i10 %q_9, 1" [combined_hls/top.cpp:64]   --->   Operation 4973 'add' 'q_1_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 4974 [1/1] (0.00ns)   --->   "br i1 %tmp_26_9, label %30, label %31" [combined_hls/top.cpp:64]   --->   Operation 4974 'br' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 4975 [1/1] (0.00ns)   --->   "%tmp_34_9 = zext i10 %q_9 to i64" [combined_hls/top.cpp:66]   --->   Operation 4975 'zext' 'tmp_34_9' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_399 : Operation 4976 [1/1] (0.00ns)   --->   "%tmp_34_9_cast_cast = zext i10 %q_9 to i12" [combined_hls/top.cpp:66]   --->   Operation 4976 'zext' 'tmp_34_9_cast_cast' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_399 : Operation 4977 [1/1] (1.54ns)   --->   "%tmp_369 = add i12 %tmp_34_9_cast_cast, -1136" [combined_hls/top.cpp:66]   --->   Operation 4977 'add' 'tmp_369' <Predicate = (!tmp_26_9)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 4978 [1/1] (0.00ns)   --->   "%tmp_371_cast1 = sext i12 %tmp_369 to i13" [combined_hls/top.cpp:66]   --->   Operation 4978 'sext' 'tmp_371_cast1' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_399 : Operation 4979 [1/1] (0.00ns)   --->   "%tmp_371_cast = zext i13 %tmp_371_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 4979 'zext' 'tmp_371_cast' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_399 : Operation 4980 [1/1] (0.00ns)   --->   "%input_buf_addr_21 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_371_cast" [combined_hls/top.cpp:66]   --->   Operation 4980 'getelementptr' 'input_buf_addr_21' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_399 : Operation 4981 [1/1] (0.00ns)   --->   "%index_buf_addr_10 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_9" [combined_hls/top.cpp:66]   --->   Operation 4981 'getelementptr' 'index_buf_addr_10' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_399 : Operation 4982 [2/2] (3.25ns)   --->   "%index_buf_load_9 = load float* %index_buf_addr_10, align 4" [combined_hls/top.cpp:66]   --->   Operation 4982 'load' 'index_buf_load_9' <Predicate = (!tmp_26_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_399 : Operation 4983 [2/2] (3.25ns)   --->   "%input_buf_load_10 = load float* %input_buf_addr_21, align 4" [combined_hls/top.cpp:66]   --->   Operation 4983 'load' 'input_buf_load_10' <Predicate = (!tmp_26_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 400 <SV = 195> <Delay = 3.25>
ST_400 : Operation 4984 [1/2] (3.25ns)   --->   "%index_buf_load_9 = load float* %index_buf_addr_10, align 4" [combined_hls/top.cpp:66]   --->   Operation 4984 'load' 'index_buf_load_9' <Predicate = (!tmp_26_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_400 : Operation 4985 [1/2] (3.25ns)   --->   "%input_buf_load_10 = load float* %input_buf_addr_21, align 4" [combined_hls/top.cpp:66]   --->   Operation 4985 'load' 'input_buf_load_10' <Predicate = (!tmp_26_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 401 <SV = 196> <Delay = 7.25>
ST_401 : Operation 4986 [5/5] (7.25ns)   --->   "%tmp_35_9 = fsub float %index_buf_load_9, %input_buf_load_10" [combined_hls/top.cpp:66]   --->   Operation 4986 'fsub' 'tmp_35_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 197> <Delay = 7.25>
ST_402 : Operation 4987 [4/5] (7.25ns)   --->   "%tmp_35_9 = fsub float %index_buf_load_9, %input_buf_load_10" [combined_hls/top.cpp:66]   --->   Operation 4987 'fsub' 'tmp_35_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 198> <Delay = 7.25>
ST_403 : Operation 4988 [3/5] (7.25ns)   --->   "%tmp_35_9 = fsub float %index_buf_load_9, %input_buf_load_10" [combined_hls/top.cpp:66]   --->   Operation 4988 'fsub' 'tmp_35_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 199> <Delay = 7.25>
ST_404 : Operation 4989 [2/5] (7.25ns)   --->   "%tmp_35_9 = fsub float %index_buf_load_9, %input_buf_load_10" [combined_hls/top.cpp:66]   --->   Operation 4989 'fsub' 'tmp_35_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 200> <Delay = 7.25>
ST_405 : Operation 4990 [1/5] (7.25ns)   --->   "%tmp_35_9 = fsub float %index_buf_load_9, %input_buf_load_10" [combined_hls/top.cpp:66]   --->   Operation 4990 'fsub' 'tmp_35_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 201> <Delay = 5.70>
ST_406 : Operation 4991 [4/4] (5.70ns)   --->   "%tmp_36_9 = fmul float %tmp_35_9, %tmp_35_9" [combined_hls/top.cpp:67]   --->   Operation 4991 'fmul' 'tmp_36_9' <Predicate = (!tmp_26_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 202> <Delay = 5.70>
ST_407 : Operation 4992 [3/4] (5.70ns)   --->   "%tmp_36_9 = fmul float %tmp_35_9, %tmp_35_9" [combined_hls/top.cpp:67]   --->   Operation 4992 'fmul' 'tmp_36_9' <Predicate = (!tmp_26_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 203> <Delay = 5.70>
ST_408 : Operation 4993 [2/4] (5.70ns)   --->   "%tmp_36_9 = fmul float %tmp_35_9, %tmp_35_9" [combined_hls/top.cpp:67]   --->   Operation 4993 'fmul' 'tmp_36_9' <Predicate = (!tmp_26_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 204> <Delay = 5.70>
ST_409 : Operation 4994 [1/4] (5.70ns)   --->   "%tmp_36_9 = fmul float %tmp_35_9, %tmp_35_9" [combined_hls/top.cpp:67]   --->   Operation 4994 'fmul' 'tmp_36_9' <Predicate = (!tmp_26_9)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 205> <Delay = 7.25>
ST_410 : Operation 4995 [5/5] (7.25ns)   --->   "%sum_2_9 = fadd float %sum_9, %tmp_36_9" [combined_hls/top.cpp:67]   --->   Operation 4995 'fadd' 'sum_2_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 206> <Delay = 7.25>
ST_411 : Operation 4996 [4/5] (7.25ns)   --->   "%sum_2_9 = fadd float %sum_9, %tmp_36_9" [combined_hls/top.cpp:67]   --->   Operation 4996 'fadd' 'sum_2_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 207> <Delay = 7.25>
ST_412 : Operation 4997 [3/5] (7.25ns)   --->   "%sum_2_9 = fadd float %sum_9, %tmp_36_9" [combined_hls/top.cpp:67]   --->   Operation 4997 'fadd' 'sum_2_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 208> <Delay = 7.25>
ST_413 : Operation 4998 [2/5] (7.25ns)   --->   "%sum_2_9 = fadd float %sum_9, %tmp_36_9" [combined_hls/top.cpp:67]   --->   Operation 4998 'fadd' 'sum_2_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 209> <Delay = 7.25>
ST_414 : Operation 4999 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 4999 'specloopname' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_414 : Operation 5000 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5000 'specregionbegin' 'tmp_74' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_414 : Operation 5001 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5001 'specpipeline' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_414 : Operation 5002 [1/5] (7.25ns)   --->   "%sum_2_9 = fadd float %sum_9, %tmp_36_9" [combined_hls/top.cpp:67]   --->   Operation 5002 'fadd' 'sum_2_9' <Predicate = (!tmp_26_9)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 5003 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_74)" [combined_hls/top.cpp:68]   --->   Operation 5003 'specregionend' 'empty_62' <Predicate = (!tmp_26_9)> <Delay = 0.00>
ST_414 : Operation 5004 [1/1] (0.00ns)   --->   "br label %.preheader23.9" [combined_hls/top.cpp:64]   --->   Operation 5004 'br' <Predicate = (!tmp_26_9)> <Delay = 0.00>

State 415 <SV = 195> <Delay = 5.54>
ST_415 : Operation 5005 [1/1] (5.54ns)   --->   "%tmp_29_9 = fpext float %sum_9 to double" [combined_hls/top.cpp:69]   --->   Operation 5005 'fpext' 'tmp_29_9' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_415 : Operation 5006 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5006 'specregionbegin' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 416 <SV = 196> <Delay = 7.78>
ST_416 : Operation 5007 [6/6] (7.78ns)   --->   "%tmp_30_9 = fmul double %tmp_29_9, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5007 'dmul' 'tmp_30_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 197> <Delay = 7.78>
ST_417 : Operation 5008 [5/6] (7.78ns)   --->   "%tmp_30_9 = fmul double %tmp_29_9, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5008 'dmul' 'tmp_30_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 198> <Delay = 7.78>
ST_418 : Operation 5009 [4/6] (7.78ns)   --->   "%tmp_30_9 = fmul double %tmp_29_9, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5009 'dmul' 'tmp_30_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 199> <Delay = 7.78>
ST_419 : Operation 5010 [3/6] (7.78ns)   --->   "%tmp_30_9 = fmul double %tmp_29_9, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5010 'dmul' 'tmp_30_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 200> <Delay = 7.78>
ST_420 : Operation 5011 [2/6] (7.78ns)   --->   "%tmp_30_9 = fmul double %tmp_29_9, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5011 'dmul' 'tmp_30_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 201> <Delay = 7.78>
ST_421 : Operation 5012 [1/6] (7.78ns)   --->   "%tmp_30_9 = fmul double %tmp_29_9, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5012 'dmul' 'tmp_30_9' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 202> <Delay = 6.50>
ST_422 : Operation 5013 [1/1] (6.50ns)   --->   "%tmp_31_9 = fptrunc double %tmp_30_9 to float" [combined_hls/top.cpp:69]   --->   Operation 5013 'fptrunc' 'tmp_31_9' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 423 <SV = 203> <Delay = 7.68>
ST_423 : Operation 5014 [9/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5014 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 424 <SV = 204> <Delay = 7.68>
ST_424 : Operation 5015 [8/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5015 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 425 <SV = 205> <Delay = 7.68>
ST_425 : Operation 5016 [7/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5016 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 426 <SV = 206> <Delay = 7.68>
ST_426 : Operation 5017 [6/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5017 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 427 <SV = 207> <Delay = 7.68>
ST_427 : Operation 5018 [5/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5018 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 428 <SV = 208> <Delay = 7.68>
ST_428 : Operation 5019 [4/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5019 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 429 <SV = 209> <Delay = 7.68>
ST_429 : Operation 5020 [3/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5020 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 430 <SV = 210> <Delay = 7.68>
ST_430 : Operation 5021 [2/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5021 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 431 <SV = 211> <Delay = 7.68>
ST_431 : Operation 5022 [1/9] (7.68ns)   --->   "%tmp_32_9 = call float @llvm.exp.f32(float %tmp_31_9)" [combined_hls/top.cpp:69]   --->   Operation 5022 'fexp' 'tmp_32_9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 432 <SV = 212> <Delay = 5.91>
ST_432 : Operation 5023 [1/1] (0.00ns)   --->   "%l_idx_load_10 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5023 'load' 'l_idx_load_10' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 5024 [1/1] (0.00ns)   --->   "%tmp_33_9 = sext i32 %l_idx_2_8 to i64" [combined_hls/top.cpp:69]   --->   Operation 5024 'sext' 'tmp_33_9' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 5025 [1/1] (0.00ns)   --->   "%result_buf_addr_13 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_9" [combined_hls/top.cpp:69]   --->   Operation 5025 'getelementptr' 'result_buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 5026 [1/1] (3.25ns)   --->   "store float %tmp_32_9, float* %result_buf_addr_13, align 4" [combined_hls/top.cpp:69]   --->   Operation 5026 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_432 : Operation 5027 [1/1] (2.55ns)   --->   "%l_idx_2_9 = add nsw i32 %l_idx_load_10, 10" [combined_hls/top.cpp:70]   --->   Operation 5027 'add' 'l_idx_2_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 5028 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_70)" [combined_hls/top.cpp:72]   --->   Operation 5028 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 5029 [1/1] (0.97ns)   --->   "%or_cond12 = or i1 %tmp_16_s, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5029 'or' 'or_cond12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_432 : Operation 5030 [1/1] (0.00ns)   --->   "br i1 %or_cond12, label %._crit_edge.10.preheader, label %..preheader24.backedge_crit_edge809" [combined_hls/top.cpp:54]   --->   Operation 5030 'br' <Predicate = true> <Delay = 0.00>
ST_432 : Operation 5031 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_9, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5031 'store' <Predicate = (!or_cond12)> <Delay = 3.36>
ST_432 : Operation 5032 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5032 'br' <Predicate = (!or_cond12)> <Delay = 0.00>
ST_432 : Operation 5033 [1/1] (1.76ns)   --->   "br label %._crit_edge.10" [combined_hls/top.cpp:57]   --->   Operation 5033 'br' <Predicate = (or_cond12)> <Delay = 1.76>

State 433 <SV = 213> <Delay = 2.74>
ST_433 : Operation 5034 [1/1] (0.00ns)   --->   "%j1_s = phi i10 [ %j_4_s, %35 ], [ 0, %._crit_edge.10.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5034 'phi' 'j1_s' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 5035 [1/1] (1.77ns)   --->   "%exitcond5_s = icmp eq i10 %j1_s, -240" [combined_hls/top.cpp:57]   --->   Operation 5035 'icmp' 'exitcond5_s' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 5036 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5036 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 5037 [1/1] (1.73ns)   --->   "%j_4_s = add i10 %j1_s, 1" [combined_hls/top.cpp:57]   --->   Operation 5037 'add' 'j_4_s' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_433 : Operation 5038 [1/1] (0.00ns)   --->   "br i1 %exitcond5_s, label %.preheader23.10.preheader, label %35" [combined_hls/top.cpp:57]   --->   Operation 5038 'br' <Predicate = true> <Delay = 0.00>
ST_433 : Operation 5039 [2/2] (0.00ns)   --->   "%empty_70 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5039 'read' 'empty_70' <Predicate = (!exitcond5_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_433 : Operation 5040 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i10 %j1_s to i14" [combined_hls/top.cpp:60]   --->   Operation 5040 'zext' 'tmp_21_cast' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_433 : Operation 5041 [1/1] (1.81ns)   --->   "%tmp_370 = add i14 %tmp_21_cast, 7840" [combined_hls/top.cpp:60]   --->   Operation 5041 'add' 'tmp_370' <Predicate = (!exitcond5_s)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 214> <Delay = 3.25>
ST_434 : Operation 5042 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5042 'specloopname' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5043 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5043 'specregionbegin' 'tmp_75' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5044 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5044 'specpipeline' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5045 [1/2] (0.00ns)   --->   "%empty_70 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5045 'read' 'empty_70' <Predicate = (!exitcond5_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_434 : Operation 5046 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_110 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_70, 0"   --->   Operation 5046 'extractvalue' 'in_stream_data_V_val_110' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5047 [1/1] (0.00ns)   --->   "%bitcast_s = bitcast i32 %in_stream_data_V_val_110 to float"   --->   Operation 5047 'bitcast' 'bitcast_s' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5048 [1/1] (0.00ns)   --->   "%tmp_372_cast = zext i14 %tmp_370 to i64" [combined_hls/top.cpp:60]   --->   Operation 5048 'zext' 'tmp_372_cast' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5049 [1/1] (0.00ns)   --->   "%input_buf_addr_22 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_372_cast" [combined_hls/top.cpp:60]   --->   Operation 5049 'getelementptr' 'input_buf_addr_22' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5050 [1/1] (3.25ns)   --->   "store float %bitcast_s, float* %input_buf_addr_22, align 4" [combined_hls/top.cpp:60]   --->   Operation 5050 'store' <Predicate = (!exitcond5_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_434 : Operation 5051 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_75)" [combined_hls/top.cpp:61]   --->   Operation 5051 'specregionend' 'empty_71' <Predicate = (!exitcond5_s)> <Delay = 0.00>
ST_434 : Operation 5052 [1/1] (0.00ns)   --->   "br label %._crit_edge.10" [combined_hls/top.cpp:57]   --->   Operation 5052 'br' <Predicate = (!exitcond5_s)> <Delay = 0.00>

State 435 <SV = 214> <Delay = 1.76>
ST_435 : Operation 5053 [1/1] (1.76ns)   --->   "br label %.preheader23.10" [combined_hls/top.cpp:64]   --->   Operation 5053 'br' <Predicate = true> <Delay = 1.76>

State 436 <SV = 215> <Delay = 5.06>
ST_436 : Operation 5054 [1/1] (0.00ns)   --->   "%q_10 = phi i10 [ %q_1_s, %34 ], [ 0, %.preheader23.10.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5054 'phi' 'q_10' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 5055 [1/1] (0.00ns)   --->   "%sum_10 = phi float [ %sum_2_s, %34 ], [ 0.000000e+00, %.preheader23.10.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5055 'phi' 'sum_10' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 5056 [1/1] (1.77ns)   --->   "%tmp_26_s = icmp eq i10 %q_10, -240" [combined_hls/top.cpp:64]   --->   Operation 5056 'icmp' 'tmp_26_s' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 5057 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5057 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 5058 [1/1] (1.73ns)   --->   "%q_1_s = add i10 %q_10, 1" [combined_hls/top.cpp:64]   --->   Operation 5058 'add' 'q_1_s' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 5059 [1/1] (0.00ns)   --->   "br i1 %tmp_26_s, label %33, label %34" [combined_hls/top.cpp:64]   --->   Operation 5059 'br' <Predicate = true> <Delay = 0.00>
ST_436 : Operation 5060 [1/1] (0.00ns)   --->   "%tmp_34_s = zext i10 %q_10 to i64" [combined_hls/top.cpp:66]   --->   Operation 5060 'zext' 'tmp_34_s' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_436 : Operation 5061 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i10 %q_10 to i14" [combined_hls/top.cpp:66]   --->   Operation 5061 'zext' 'tmp_34_cast' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_436 : Operation 5062 [1/1] (1.81ns)   --->   "%tmp_371 = add i14 %tmp_34_cast, 7840" [combined_hls/top.cpp:66]   --->   Operation 5062 'add' 'tmp_371' <Predicate = (!tmp_26_s)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_436 : Operation 5063 [1/1] (0.00ns)   --->   "%tmp_373_cast = zext i14 %tmp_371 to i64" [combined_hls/top.cpp:66]   --->   Operation 5063 'zext' 'tmp_373_cast' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_436 : Operation 5064 [1/1] (0.00ns)   --->   "%input_buf_addr_23 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_373_cast" [combined_hls/top.cpp:66]   --->   Operation 5064 'getelementptr' 'input_buf_addr_23' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_436 : Operation 5065 [1/1] (0.00ns)   --->   "%index_buf_addr_11 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_s" [combined_hls/top.cpp:66]   --->   Operation 5065 'getelementptr' 'index_buf_addr_11' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_436 : Operation 5066 [2/2] (3.25ns)   --->   "%index_buf_load_10 = load float* %index_buf_addr_11, align 4" [combined_hls/top.cpp:66]   --->   Operation 5066 'load' 'index_buf_load_10' <Predicate = (!tmp_26_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_436 : Operation 5067 [2/2] (3.25ns)   --->   "%input_buf_load_11 = load float* %input_buf_addr_23, align 4" [combined_hls/top.cpp:66]   --->   Operation 5067 'load' 'input_buf_load_11' <Predicate = (!tmp_26_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 437 <SV = 216> <Delay = 3.25>
ST_437 : Operation 5068 [1/2] (3.25ns)   --->   "%index_buf_load_10 = load float* %index_buf_addr_11, align 4" [combined_hls/top.cpp:66]   --->   Operation 5068 'load' 'index_buf_load_10' <Predicate = (!tmp_26_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_437 : Operation 5069 [1/2] (3.25ns)   --->   "%input_buf_load_11 = load float* %input_buf_addr_23, align 4" [combined_hls/top.cpp:66]   --->   Operation 5069 'load' 'input_buf_load_11' <Predicate = (!tmp_26_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 438 <SV = 217> <Delay = 7.25>
ST_438 : Operation 5070 [5/5] (7.25ns)   --->   "%tmp_35_s = fsub float %index_buf_load_10, %input_buf_load_11" [combined_hls/top.cpp:66]   --->   Operation 5070 'fsub' 'tmp_35_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 218> <Delay = 7.25>
ST_439 : Operation 5071 [4/5] (7.25ns)   --->   "%tmp_35_s = fsub float %index_buf_load_10, %input_buf_load_11" [combined_hls/top.cpp:66]   --->   Operation 5071 'fsub' 'tmp_35_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 219> <Delay = 7.25>
ST_440 : Operation 5072 [3/5] (7.25ns)   --->   "%tmp_35_s = fsub float %index_buf_load_10, %input_buf_load_11" [combined_hls/top.cpp:66]   --->   Operation 5072 'fsub' 'tmp_35_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 220> <Delay = 7.25>
ST_441 : Operation 5073 [2/5] (7.25ns)   --->   "%tmp_35_s = fsub float %index_buf_load_10, %input_buf_load_11" [combined_hls/top.cpp:66]   --->   Operation 5073 'fsub' 'tmp_35_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 221> <Delay = 7.25>
ST_442 : Operation 5074 [1/5] (7.25ns)   --->   "%tmp_35_s = fsub float %index_buf_load_10, %input_buf_load_11" [combined_hls/top.cpp:66]   --->   Operation 5074 'fsub' 'tmp_35_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 222> <Delay = 5.70>
ST_443 : Operation 5075 [4/4] (5.70ns)   --->   "%tmp_36_s = fmul float %tmp_35_s, %tmp_35_s" [combined_hls/top.cpp:67]   --->   Operation 5075 'fmul' 'tmp_36_s' <Predicate = (!tmp_26_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 223> <Delay = 5.70>
ST_444 : Operation 5076 [3/4] (5.70ns)   --->   "%tmp_36_s = fmul float %tmp_35_s, %tmp_35_s" [combined_hls/top.cpp:67]   --->   Operation 5076 'fmul' 'tmp_36_s' <Predicate = (!tmp_26_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 224> <Delay = 5.70>
ST_445 : Operation 5077 [2/4] (5.70ns)   --->   "%tmp_36_s = fmul float %tmp_35_s, %tmp_35_s" [combined_hls/top.cpp:67]   --->   Operation 5077 'fmul' 'tmp_36_s' <Predicate = (!tmp_26_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 225> <Delay = 5.70>
ST_446 : Operation 5078 [1/4] (5.70ns)   --->   "%tmp_36_s = fmul float %tmp_35_s, %tmp_35_s" [combined_hls/top.cpp:67]   --->   Operation 5078 'fmul' 'tmp_36_s' <Predicate = (!tmp_26_s)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 226> <Delay = 7.25>
ST_447 : Operation 5079 [5/5] (7.25ns)   --->   "%sum_2_s = fadd float %sum_10, %tmp_36_s" [combined_hls/top.cpp:67]   --->   Operation 5079 'fadd' 'sum_2_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 227> <Delay = 7.25>
ST_448 : Operation 5080 [4/5] (7.25ns)   --->   "%sum_2_s = fadd float %sum_10, %tmp_36_s" [combined_hls/top.cpp:67]   --->   Operation 5080 'fadd' 'sum_2_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 228> <Delay = 7.25>
ST_449 : Operation 5081 [3/5] (7.25ns)   --->   "%sum_2_s = fadd float %sum_10, %tmp_36_s" [combined_hls/top.cpp:67]   --->   Operation 5081 'fadd' 'sum_2_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 229> <Delay = 7.25>
ST_450 : Operation 5082 [2/5] (7.25ns)   --->   "%sum_2_s = fadd float %sum_10, %tmp_36_s" [combined_hls/top.cpp:67]   --->   Operation 5082 'fadd' 'sum_2_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 230> <Delay = 7.25>
ST_451 : Operation 5083 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5083 'specloopname' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_451 : Operation 5084 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5084 'specregionbegin' 'tmp_77' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_451 : Operation 5085 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5085 'specpipeline' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_451 : Operation 5086 [1/5] (7.25ns)   --->   "%sum_2_s = fadd float %sum_10, %tmp_36_s" [combined_hls/top.cpp:67]   --->   Operation 5086 'fadd' 'sum_2_s' <Predicate = (!tmp_26_s)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 5087 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_77)" [combined_hls/top.cpp:68]   --->   Operation 5087 'specregionend' 'empty_68' <Predicate = (!tmp_26_s)> <Delay = 0.00>
ST_451 : Operation 5088 [1/1] (0.00ns)   --->   "br label %.preheader23.10" [combined_hls/top.cpp:64]   --->   Operation 5088 'br' <Predicate = (!tmp_26_s)> <Delay = 0.00>

State 452 <SV = 216> <Delay = 5.54>
ST_452 : Operation 5089 [1/1] (5.54ns)   --->   "%tmp_29_s = fpext float %sum_10 to double" [combined_hls/top.cpp:69]   --->   Operation 5089 'fpext' 'tmp_29_s' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_452 : Operation 5090 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5090 'specregionbegin' 'tmp_76' <Predicate = true> <Delay = 0.00>

State 453 <SV = 217> <Delay = 7.78>
ST_453 : Operation 5091 [6/6] (7.78ns)   --->   "%tmp_30_s = fmul double %tmp_29_s, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5091 'dmul' 'tmp_30_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 218> <Delay = 7.78>
ST_454 : Operation 5092 [5/6] (7.78ns)   --->   "%tmp_30_s = fmul double %tmp_29_s, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5092 'dmul' 'tmp_30_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 219> <Delay = 7.78>
ST_455 : Operation 5093 [4/6] (7.78ns)   --->   "%tmp_30_s = fmul double %tmp_29_s, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5093 'dmul' 'tmp_30_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 220> <Delay = 7.78>
ST_456 : Operation 5094 [3/6] (7.78ns)   --->   "%tmp_30_s = fmul double %tmp_29_s, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5094 'dmul' 'tmp_30_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 221> <Delay = 7.78>
ST_457 : Operation 5095 [2/6] (7.78ns)   --->   "%tmp_30_s = fmul double %tmp_29_s, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5095 'dmul' 'tmp_30_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 222> <Delay = 7.78>
ST_458 : Operation 5096 [1/6] (7.78ns)   --->   "%tmp_30_s = fmul double %tmp_29_s, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5096 'dmul' 'tmp_30_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 223> <Delay = 6.50>
ST_459 : Operation 5097 [1/1] (6.50ns)   --->   "%tmp_31_s = fptrunc double %tmp_30_s to float" [combined_hls/top.cpp:69]   --->   Operation 5097 'fptrunc' 'tmp_31_s' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 460 <SV = 224> <Delay = 7.68>
ST_460 : Operation 5098 [9/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5098 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 461 <SV = 225> <Delay = 7.68>
ST_461 : Operation 5099 [8/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5099 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 462 <SV = 226> <Delay = 7.68>
ST_462 : Operation 5100 [7/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5100 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 463 <SV = 227> <Delay = 7.68>
ST_463 : Operation 5101 [6/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5101 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 464 <SV = 228> <Delay = 7.68>
ST_464 : Operation 5102 [5/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5102 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 465 <SV = 229> <Delay = 7.68>
ST_465 : Operation 5103 [4/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5103 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 466 <SV = 230> <Delay = 7.68>
ST_466 : Operation 5104 [3/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5104 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 467 <SV = 231> <Delay = 7.68>
ST_467 : Operation 5105 [2/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5105 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 468 <SV = 232> <Delay = 7.68>
ST_468 : Operation 5106 [1/9] (7.68ns)   --->   "%tmp_32_s = call float @llvm.exp.f32(float %tmp_31_s)" [combined_hls/top.cpp:69]   --->   Operation 5106 'fexp' 'tmp_32_s' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 469 <SV = 233> <Delay = 5.91>
ST_469 : Operation 5107 [1/1] (0.00ns)   --->   "%l_idx_load_11 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5107 'load' 'l_idx_load_11' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 5108 [1/1] (0.00ns)   --->   "%tmp_33_s = sext i32 %l_idx_2_9 to i64" [combined_hls/top.cpp:69]   --->   Operation 5108 'sext' 'tmp_33_s' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 5109 [1/1] (0.00ns)   --->   "%result_buf_addr_14 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_s" [combined_hls/top.cpp:69]   --->   Operation 5109 'getelementptr' 'result_buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 5110 [1/1] (3.25ns)   --->   "store float %tmp_32_s, float* %result_buf_addr_14, align 4" [combined_hls/top.cpp:69]   --->   Operation 5110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_469 : Operation 5111 [1/1] (2.55ns)   --->   "%l_idx_2_s = add nsw i32 %l_idx_load_11, 11" [combined_hls/top.cpp:70]   --->   Operation 5111 'add' 'l_idx_2_s' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 5112 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_73)" [combined_hls/top.cpp:72]   --->   Operation 5112 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 5113 [1/1] (0.97ns)   --->   "%or_cond13 = or i1 %tmp_16_1, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5113 'or' 'or_cond13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 5114 [1/1] (0.00ns)   --->   "br i1 %or_cond13, label %._crit_edge.11.preheader, label %..preheader24.backedge_crit_edge810" [combined_hls/top.cpp:54]   --->   Operation 5114 'br' <Predicate = true> <Delay = 0.00>
ST_469 : Operation 5115 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_s, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5115 'store' <Predicate = (!or_cond13)> <Delay = 3.36>
ST_469 : Operation 5116 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5116 'br' <Predicate = (!or_cond13)> <Delay = 0.00>
ST_469 : Operation 5117 [1/1] (1.76ns)   --->   "br label %._crit_edge.11" [combined_hls/top.cpp:57]   --->   Operation 5117 'br' <Predicate = (or_cond13)> <Delay = 1.76>

State 470 <SV = 234> <Delay = 2.74>
ST_470 : Operation 5118 [1/1] (0.00ns)   --->   "%j1_10 = phi i10 [ %j_4_10, %38 ], [ 0, %._crit_edge.11.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5118 'phi' 'j1_10' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 5119 [1/1] (1.77ns)   --->   "%exitcond5_10 = icmp eq i10 %j1_10, -240" [combined_hls/top.cpp:57]   --->   Operation 5119 'icmp' 'exitcond5_10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 5120 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5120 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 5121 [1/1] (1.73ns)   --->   "%j_4_10 = add i10 %j1_10, 1" [combined_hls/top.cpp:57]   --->   Operation 5121 'add' 'j_4_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 5122 [1/1] (0.00ns)   --->   "br i1 %exitcond5_10, label %.preheader23.11.preheader, label %38" [combined_hls/top.cpp:57]   --->   Operation 5122 'br' <Predicate = true> <Delay = 0.00>
ST_470 : Operation 5123 [2/2] (0.00ns)   --->   "%empty_76 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5123 'read' 'empty_76' <Predicate = (!exitcond5_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_470 : Operation 5124 [1/1] (0.00ns)   --->   "%tmp_21_10_cast = zext i10 %j1_10 to i14" [combined_hls/top.cpp:60]   --->   Operation 5124 'zext' 'tmp_21_10_cast' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_470 : Operation 5125 [1/1] (1.81ns)   --->   "%tmp_372 = add i14 %tmp_21_10_cast, -7760" [combined_hls/top.cpp:60]   --->   Operation 5125 'add' 'tmp_372' <Predicate = (!exitcond5_10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 235> <Delay = 3.25>
ST_471 : Operation 5126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5126 'specloopname' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5127 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5127 'specregionbegin' 'tmp_78' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5128 'specpipeline' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5129 [1/2] (0.00ns)   --->   "%empty_76 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5129 'read' 'empty_76' <Predicate = (!exitcond5_10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_471 : Operation 5130 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_111 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_76, 0"   --->   Operation 5130 'extractvalue' 'in_stream_data_V_val_111' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5131 [1/1] (0.00ns)   --->   "%bitcast_10 = bitcast i32 %in_stream_data_V_val_111 to float"   --->   Operation 5131 'bitcast' 'bitcast_10' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5132 [1/1] (0.00ns)   --->   "%tmp_374_cast = zext i14 %tmp_372 to i64" [combined_hls/top.cpp:60]   --->   Operation 5132 'zext' 'tmp_374_cast' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5133 [1/1] (0.00ns)   --->   "%input_buf_addr_24 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_374_cast" [combined_hls/top.cpp:60]   --->   Operation 5133 'getelementptr' 'input_buf_addr_24' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5134 [1/1] (3.25ns)   --->   "store float %bitcast_10, float* %input_buf_addr_24, align 4" [combined_hls/top.cpp:60]   --->   Operation 5134 'store' <Predicate = (!exitcond5_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_471 : Operation 5135 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_78)" [combined_hls/top.cpp:61]   --->   Operation 5135 'specregionend' 'empty_77' <Predicate = (!exitcond5_10)> <Delay = 0.00>
ST_471 : Operation 5136 [1/1] (0.00ns)   --->   "br label %._crit_edge.11" [combined_hls/top.cpp:57]   --->   Operation 5136 'br' <Predicate = (!exitcond5_10)> <Delay = 0.00>

State 472 <SV = 235> <Delay = 1.76>
ST_472 : Operation 5137 [1/1] (1.76ns)   --->   "br label %.preheader23.11" [combined_hls/top.cpp:64]   --->   Operation 5137 'br' <Predicate = true> <Delay = 1.76>

State 473 <SV = 236> <Delay = 5.06>
ST_473 : Operation 5138 [1/1] (0.00ns)   --->   "%q_11 = phi i10 [ %q_1_10, %37 ], [ 0, %.preheader23.11.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5138 'phi' 'q_11' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 5139 [1/1] (0.00ns)   --->   "%sum_11 = phi float [ %sum_2_10, %37 ], [ 0.000000e+00, %.preheader23.11.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5139 'phi' 'sum_11' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 5140 [1/1] (1.77ns)   --->   "%tmp_26_10 = icmp eq i10 %q_11, -240" [combined_hls/top.cpp:64]   --->   Operation 5140 'icmp' 'tmp_26_10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 5141 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5141 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 5142 [1/1] (1.73ns)   --->   "%q_1_10 = add i10 %q_11, 1" [combined_hls/top.cpp:64]   --->   Operation 5142 'add' 'q_1_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 5143 [1/1] (0.00ns)   --->   "br i1 %tmp_26_10, label %36, label %37" [combined_hls/top.cpp:64]   --->   Operation 5143 'br' <Predicate = true> <Delay = 0.00>
ST_473 : Operation 5144 [1/1] (0.00ns)   --->   "%tmp_34_10 = zext i10 %q_11 to i64" [combined_hls/top.cpp:66]   --->   Operation 5144 'zext' 'tmp_34_10' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_473 : Operation 5145 [1/1] (0.00ns)   --->   "%tmp_34_10_cast = zext i10 %q_11 to i14" [combined_hls/top.cpp:66]   --->   Operation 5145 'zext' 'tmp_34_10_cast' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_473 : Operation 5146 [1/1] (1.81ns)   --->   "%tmp_373 = add i14 %tmp_34_10_cast, -7760" [combined_hls/top.cpp:66]   --->   Operation 5146 'add' 'tmp_373' <Predicate = (!tmp_26_10)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 5147 [1/1] (0.00ns)   --->   "%tmp_375_cast = zext i14 %tmp_373 to i64" [combined_hls/top.cpp:66]   --->   Operation 5147 'zext' 'tmp_375_cast' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_473 : Operation 5148 [1/1] (0.00ns)   --->   "%input_buf_addr_25 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_375_cast" [combined_hls/top.cpp:66]   --->   Operation 5148 'getelementptr' 'input_buf_addr_25' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_473 : Operation 5149 [1/1] (0.00ns)   --->   "%index_buf_addr_12 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_10" [combined_hls/top.cpp:66]   --->   Operation 5149 'getelementptr' 'index_buf_addr_12' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_473 : Operation 5150 [2/2] (3.25ns)   --->   "%index_buf_load_11 = load float* %index_buf_addr_12, align 4" [combined_hls/top.cpp:66]   --->   Operation 5150 'load' 'index_buf_load_11' <Predicate = (!tmp_26_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_473 : Operation 5151 [2/2] (3.25ns)   --->   "%input_buf_load_12 = load float* %input_buf_addr_25, align 4" [combined_hls/top.cpp:66]   --->   Operation 5151 'load' 'input_buf_load_12' <Predicate = (!tmp_26_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 474 <SV = 237> <Delay = 3.25>
ST_474 : Operation 5152 [1/2] (3.25ns)   --->   "%index_buf_load_11 = load float* %index_buf_addr_12, align 4" [combined_hls/top.cpp:66]   --->   Operation 5152 'load' 'index_buf_load_11' <Predicate = (!tmp_26_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_474 : Operation 5153 [1/2] (3.25ns)   --->   "%input_buf_load_12 = load float* %input_buf_addr_25, align 4" [combined_hls/top.cpp:66]   --->   Operation 5153 'load' 'input_buf_load_12' <Predicate = (!tmp_26_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 475 <SV = 238> <Delay = 7.25>
ST_475 : Operation 5154 [5/5] (7.25ns)   --->   "%tmp_35_10 = fsub float %index_buf_load_11, %input_buf_load_12" [combined_hls/top.cpp:66]   --->   Operation 5154 'fsub' 'tmp_35_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 239> <Delay = 7.25>
ST_476 : Operation 5155 [4/5] (7.25ns)   --->   "%tmp_35_10 = fsub float %index_buf_load_11, %input_buf_load_12" [combined_hls/top.cpp:66]   --->   Operation 5155 'fsub' 'tmp_35_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 240> <Delay = 7.25>
ST_477 : Operation 5156 [3/5] (7.25ns)   --->   "%tmp_35_10 = fsub float %index_buf_load_11, %input_buf_load_12" [combined_hls/top.cpp:66]   --->   Operation 5156 'fsub' 'tmp_35_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 241> <Delay = 7.25>
ST_478 : Operation 5157 [2/5] (7.25ns)   --->   "%tmp_35_10 = fsub float %index_buf_load_11, %input_buf_load_12" [combined_hls/top.cpp:66]   --->   Operation 5157 'fsub' 'tmp_35_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 242> <Delay = 7.25>
ST_479 : Operation 5158 [1/5] (7.25ns)   --->   "%tmp_35_10 = fsub float %index_buf_load_11, %input_buf_load_12" [combined_hls/top.cpp:66]   --->   Operation 5158 'fsub' 'tmp_35_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 243> <Delay = 5.70>
ST_480 : Operation 5159 [4/4] (5.70ns)   --->   "%tmp_36_10 = fmul float %tmp_35_10, %tmp_35_10" [combined_hls/top.cpp:67]   --->   Operation 5159 'fmul' 'tmp_36_10' <Predicate = (!tmp_26_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 244> <Delay = 5.70>
ST_481 : Operation 5160 [3/4] (5.70ns)   --->   "%tmp_36_10 = fmul float %tmp_35_10, %tmp_35_10" [combined_hls/top.cpp:67]   --->   Operation 5160 'fmul' 'tmp_36_10' <Predicate = (!tmp_26_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 245> <Delay = 5.70>
ST_482 : Operation 5161 [2/4] (5.70ns)   --->   "%tmp_36_10 = fmul float %tmp_35_10, %tmp_35_10" [combined_hls/top.cpp:67]   --->   Operation 5161 'fmul' 'tmp_36_10' <Predicate = (!tmp_26_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 246> <Delay = 5.70>
ST_483 : Operation 5162 [1/4] (5.70ns)   --->   "%tmp_36_10 = fmul float %tmp_35_10, %tmp_35_10" [combined_hls/top.cpp:67]   --->   Operation 5162 'fmul' 'tmp_36_10' <Predicate = (!tmp_26_10)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 247> <Delay = 7.25>
ST_484 : Operation 5163 [5/5] (7.25ns)   --->   "%sum_2_10 = fadd float %sum_11, %tmp_36_10" [combined_hls/top.cpp:67]   --->   Operation 5163 'fadd' 'sum_2_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 248> <Delay = 7.25>
ST_485 : Operation 5164 [4/5] (7.25ns)   --->   "%sum_2_10 = fadd float %sum_11, %tmp_36_10" [combined_hls/top.cpp:67]   --->   Operation 5164 'fadd' 'sum_2_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 249> <Delay = 7.25>
ST_486 : Operation 5165 [3/5] (7.25ns)   --->   "%sum_2_10 = fadd float %sum_11, %tmp_36_10" [combined_hls/top.cpp:67]   --->   Operation 5165 'fadd' 'sum_2_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 250> <Delay = 7.25>
ST_487 : Operation 5166 [2/5] (7.25ns)   --->   "%sum_2_10 = fadd float %sum_11, %tmp_36_10" [combined_hls/top.cpp:67]   --->   Operation 5166 'fadd' 'sum_2_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 251> <Delay = 7.25>
ST_488 : Operation 5167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5167 'specloopname' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_488 : Operation 5168 [1/1] (0.00ns)   --->   "%tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5168 'specregionbegin' 'tmp_80' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_488 : Operation 5169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5169 'specpipeline' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_488 : Operation 5170 [1/5] (7.25ns)   --->   "%sum_2_10 = fadd float %sum_11, %tmp_36_10" [combined_hls/top.cpp:67]   --->   Operation 5170 'fadd' 'sum_2_10' <Predicate = (!tmp_26_10)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_488 : Operation 5171 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_80)" [combined_hls/top.cpp:68]   --->   Operation 5171 'specregionend' 'empty_74' <Predicate = (!tmp_26_10)> <Delay = 0.00>
ST_488 : Operation 5172 [1/1] (0.00ns)   --->   "br label %.preheader23.11" [combined_hls/top.cpp:64]   --->   Operation 5172 'br' <Predicate = (!tmp_26_10)> <Delay = 0.00>

State 489 <SV = 237> <Delay = 5.54>
ST_489 : Operation 5173 [1/1] (5.54ns)   --->   "%tmp_29_10 = fpext float %sum_11 to double" [combined_hls/top.cpp:69]   --->   Operation 5173 'fpext' 'tmp_29_10' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_489 : Operation 5174 [1/1] (0.00ns)   --->   "%tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5174 'specregionbegin' 'tmp_79' <Predicate = true> <Delay = 0.00>

State 490 <SV = 238> <Delay = 7.78>
ST_490 : Operation 5175 [6/6] (7.78ns)   --->   "%tmp_30_10 = fmul double %tmp_29_10, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5175 'dmul' 'tmp_30_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 239> <Delay = 7.78>
ST_491 : Operation 5176 [5/6] (7.78ns)   --->   "%tmp_30_10 = fmul double %tmp_29_10, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5176 'dmul' 'tmp_30_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 240> <Delay = 7.78>
ST_492 : Operation 5177 [4/6] (7.78ns)   --->   "%tmp_30_10 = fmul double %tmp_29_10, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5177 'dmul' 'tmp_30_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 241> <Delay = 7.78>
ST_493 : Operation 5178 [3/6] (7.78ns)   --->   "%tmp_30_10 = fmul double %tmp_29_10, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5178 'dmul' 'tmp_30_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 242> <Delay = 7.78>
ST_494 : Operation 5179 [2/6] (7.78ns)   --->   "%tmp_30_10 = fmul double %tmp_29_10, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5179 'dmul' 'tmp_30_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 243> <Delay = 7.78>
ST_495 : Operation 5180 [1/6] (7.78ns)   --->   "%tmp_30_10 = fmul double %tmp_29_10, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5180 'dmul' 'tmp_30_10' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 244> <Delay = 6.50>
ST_496 : Operation 5181 [1/1] (6.50ns)   --->   "%tmp_31_10 = fptrunc double %tmp_30_10 to float" [combined_hls/top.cpp:69]   --->   Operation 5181 'fptrunc' 'tmp_31_10' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 497 <SV = 245> <Delay = 7.68>
ST_497 : Operation 5182 [9/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5182 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 498 <SV = 246> <Delay = 7.68>
ST_498 : Operation 5183 [8/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5183 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 499 <SV = 247> <Delay = 7.68>
ST_499 : Operation 5184 [7/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5184 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 500 <SV = 248> <Delay = 7.68>
ST_500 : Operation 5185 [6/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5185 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 501 <SV = 249> <Delay = 7.68>
ST_501 : Operation 5186 [5/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5186 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 502 <SV = 250> <Delay = 7.68>
ST_502 : Operation 5187 [4/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5187 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 503 <SV = 251> <Delay = 7.68>
ST_503 : Operation 5188 [3/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5188 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 504 <SV = 252> <Delay = 7.68>
ST_504 : Operation 5189 [2/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5189 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 505 <SV = 253> <Delay = 7.68>
ST_505 : Operation 5190 [1/9] (7.68ns)   --->   "%tmp_32_10 = call float @llvm.exp.f32(float %tmp_31_10)" [combined_hls/top.cpp:69]   --->   Operation 5190 'fexp' 'tmp_32_10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 506 <SV = 254> <Delay = 5.91>
ST_506 : Operation 5191 [1/1] (0.00ns)   --->   "%l_idx_load_12 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5191 'load' 'l_idx_load_12' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 5192 [1/1] (0.00ns)   --->   "%tmp_33_10 = sext i32 %l_idx_2_s to i64" [combined_hls/top.cpp:69]   --->   Operation 5192 'sext' 'tmp_33_10' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 5193 [1/1] (0.00ns)   --->   "%result_buf_addr_15 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_10" [combined_hls/top.cpp:69]   --->   Operation 5193 'getelementptr' 'result_buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 5194 [1/1] (3.25ns)   --->   "store float %tmp_32_10, float* %result_buf_addr_15, align 4" [combined_hls/top.cpp:69]   --->   Operation 5194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_506 : Operation 5195 [1/1] (2.55ns)   --->   "%l_idx_2_10 = add nsw i32 %l_idx_load_12, 12" [combined_hls/top.cpp:70]   --->   Operation 5195 'add' 'l_idx_2_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 5196 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_76)" [combined_hls/top.cpp:72]   --->   Operation 5196 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 5197 [1/1] (0.97ns)   --->   "%or_cond14 = or i1 %tmp_16_3, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5197 'or' 'or_cond14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 5198 [1/1] (0.00ns)   --->   "br i1 %or_cond14, label %._crit_edge.12.preheader, label %..preheader24.backedge_crit_edge811" [combined_hls/top.cpp:54]   --->   Operation 5198 'br' <Predicate = true> <Delay = 0.00>
ST_506 : Operation 5199 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_10, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5199 'store' <Predicate = (!or_cond14)> <Delay = 3.36>
ST_506 : Operation 5200 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5200 'br' <Predicate = (!or_cond14)> <Delay = 0.00>
ST_506 : Operation 5201 [1/1] (1.76ns)   --->   "br label %._crit_edge.12" [combined_hls/top.cpp:57]   --->   Operation 5201 'br' <Predicate = (or_cond14)> <Delay = 1.76>

State 507 <SV = 255> <Delay = 2.74>
ST_507 : Operation 5202 [1/1] (0.00ns)   --->   "%j1_11 = phi i10 [ %j_4_11, %41 ], [ 0, %._crit_edge.12.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5202 'phi' 'j1_11' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 5203 [1/1] (1.77ns)   --->   "%exitcond5_11 = icmp eq i10 %j1_11, -240" [combined_hls/top.cpp:57]   --->   Operation 5203 'icmp' 'exitcond5_11' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 5204 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5204 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 5205 [1/1] (1.73ns)   --->   "%j_4_11 = add i10 %j1_11, 1" [combined_hls/top.cpp:57]   --->   Operation 5205 'add' 'j_4_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 5206 [1/1] (0.00ns)   --->   "br i1 %exitcond5_11, label %.preheader23.12.preheader, label %41" [combined_hls/top.cpp:57]   --->   Operation 5206 'br' <Predicate = true> <Delay = 0.00>
ST_507 : Operation 5207 [2/2] (0.00ns)   --->   "%empty_82 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5207 'read' 'empty_82' <Predicate = (!exitcond5_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_507 : Operation 5208 [1/1] (0.00ns)   --->   "%tmp_21_11_cast = zext i10 %j1_11 to i14" [combined_hls/top.cpp:60]   --->   Operation 5208 'zext' 'tmp_21_11_cast' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_507 : Operation 5209 [1/1] (1.81ns)   --->   "%tmp_374 = add i14 %tmp_21_11_cast, -6976" [combined_hls/top.cpp:60]   --->   Operation 5209 'add' 'tmp_374' <Predicate = (!exitcond5_11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 256> <Delay = 3.25>
ST_508 : Operation 5210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5210 'specloopname' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5211 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5211 'specregionbegin' 'tmp_81' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5212 'specpipeline' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5213 [1/2] (0.00ns)   --->   "%empty_82 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5213 'read' 'empty_82' <Predicate = (!exitcond5_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_508 : Operation 5214 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_112 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_82, 0"   --->   Operation 5214 'extractvalue' 'in_stream_data_V_val_112' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5215 [1/1] (0.00ns)   --->   "%bitcast_11 = bitcast i32 %in_stream_data_V_val_112 to float"   --->   Operation 5215 'bitcast' 'bitcast_11' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5216 [1/1] (0.00ns)   --->   "%tmp_376_cast = zext i14 %tmp_374 to i64" [combined_hls/top.cpp:60]   --->   Operation 5216 'zext' 'tmp_376_cast' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5217 [1/1] (0.00ns)   --->   "%input_buf_addr_26 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_376_cast" [combined_hls/top.cpp:60]   --->   Operation 5217 'getelementptr' 'input_buf_addr_26' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5218 [1/1] (3.25ns)   --->   "store float %bitcast_11, float* %input_buf_addr_26, align 4" [combined_hls/top.cpp:60]   --->   Operation 5218 'store' <Predicate = (!exitcond5_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_508 : Operation 5219 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_81)" [combined_hls/top.cpp:61]   --->   Operation 5219 'specregionend' 'empty_83' <Predicate = (!exitcond5_11)> <Delay = 0.00>
ST_508 : Operation 5220 [1/1] (0.00ns)   --->   "br label %._crit_edge.12" [combined_hls/top.cpp:57]   --->   Operation 5220 'br' <Predicate = (!exitcond5_11)> <Delay = 0.00>

State 509 <SV = 256> <Delay = 1.76>
ST_509 : Operation 5221 [1/1] (1.76ns)   --->   "br label %.preheader23.12" [combined_hls/top.cpp:64]   --->   Operation 5221 'br' <Predicate = true> <Delay = 1.76>

State 510 <SV = 257> <Delay = 5.06>
ST_510 : Operation 5222 [1/1] (0.00ns)   --->   "%q_12 = phi i10 [ %q_1_11, %40 ], [ 0, %.preheader23.12.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5222 'phi' 'q_12' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 5223 [1/1] (0.00ns)   --->   "%sum_12 = phi float [ %sum_2_11, %40 ], [ 0.000000e+00, %.preheader23.12.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5223 'phi' 'sum_12' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 5224 [1/1] (1.77ns)   --->   "%tmp_26_11 = icmp eq i10 %q_12, -240" [combined_hls/top.cpp:64]   --->   Operation 5224 'icmp' 'tmp_26_11' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 5225 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5225 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 5226 [1/1] (1.73ns)   --->   "%q_1_11 = add i10 %q_12, 1" [combined_hls/top.cpp:64]   --->   Operation 5226 'add' 'q_1_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 5227 [1/1] (0.00ns)   --->   "br i1 %tmp_26_11, label %39, label %40" [combined_hls/top.cpp:64]   --->   Operation 5227 'br' <Predicate = true> <Delay = 0.00>
ST_510 : Operation 5228 [1/1] (0.00ns)   --->   "%tmp_34_11 = zext i10 %q_12 to i64" [combined_hls/top.cpp:66]   --->   Operation 5228 'zext' 'tmp_34_11' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_510 : Operation 5229 [1/1] (0.00ns)   --->   "%tmp_34_11_cast = zext i10 %q_12 to i14" [combined_hls/top.cpp:66]   --->   Operation 5229 'zext' 'tmp_34_11_cast' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_510 : Operation 5230 [1/1] (1.81ns)   --->   "%tmp_375 = add i14 %tmp_34_11_cast, -6976" [combined_hls/top.cpp:66]   --->   Operation 5230 'add' 'tmp_375' <Predicate = (!tmp_26_11)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 5231 [1/1] (0.00ns)   --->   "%tmp_377_cast = zext i14 %tmp_375 to i64" [combined_hls/top.cpp:66]   --->   Operation 5231 'zext' 'tmp_377_cast' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_510 : Operation 5232 [1/1] (0.00ns)   --->   "%input_buf_addr_27 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_377_cast" [combined_hls/top.cpp:66]   --->   Operation 5232 'getelementptr' 'input_buf_addr_27' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_510 : Operation 5233 [1/1] (0.00ns)   --->   "%index_buf_addr_13 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_11" [combined_hls/top.cpp:66]   --->   Operation 5233 'getelementptr' 'index_buf_addr_13' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_510 : Operation 5234 [2/2] (3.25ns)   --->   "%index_buf_load_12 = load float* %index_buf_addr_13, align 4" [combined_hls/top.cpp:66]   --->   Operation 5234 'load' 'index_buf_load_12' <Predicate = (!tmp_26_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_510 : Operation 5235 [2/2] (3.25ns)   --->   "%input_buf_load_13 = load float* %input_buf_addr_27, align 4" [combined_hls/top.cpp:66]   --->   Operation 5235 'load' 'input_buf_load_13' <Predicate = (!tmp_26_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 511 <SV = 258> <Delay = 3.25>
ST_511 : Operation 5236 [1/2] (3.25ns)   --->   "%index_buf_load_12 = load float* %index_buf_addr_13, align 4" [combined_hls/top.cpp:66]   --->   Operation 5236 'load' 'index_buf_load_12' <Predicate = (!tmp_26_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_511 : Operation 5237 [1/2] (3.25ns)   --->   "%input_buf_load_13 = load float* %input_buf_addr_27, align 4" [combined_hls/top.cpp:66]   --->   Operation 5237 'load' 'input_buf_load_13' <Predicate = (!tmp_26_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 512 <SV = 259> <Delay = 7.25>
ST_512 : Operation 5238 [5/5] (7.25ns)   --->   "%tmp_35_11 = fsub float %index_buf_load_12, %input_buf_load_13" [combined_hls/top.cpp:66]   --->   Operation 5238 'fsub' 'tmp_35_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 260> <Delay = 7.25>
ST_513 : Operation 5239 [4/5] (7.25ns)   --->   "%tmp_35_11 = fsub float %index_buf_load_12, %input_buf_load_13" [combined_hls/top.cpp:66]   --->   Operation 5239 'fsub' 'tmp_35_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 261> <Delay = 7.25>
ST_514 : Operation 5240 [3/5] (7.25ns)   --->   "%tmp_35_11 = fsub float %index_buf_load_12, %input_buf_load_13" [combined_hls/top.cpp:66]   --->   Operation 5240 'fsub' 'tmp_35_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 262> <Delay = 7.25>
ST_515 : Operation 5241 [2/5] (7.25ns)   --->   "%tmp_35_11 = fsub float %index_buf_load_12, %input_buf_load_13" [combined_hls/top.cpp:66]   --->   Operation 5241 'fsub' 'tmp_35_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 263> <Delay = 7.25>
ST_516 : Operation 5242 [1/5] (7.25ns)   --->   "%tmp_35_11 = fsub float %index_buf_load_12, %input_buf_load_13" [combined_hls/top.cpp:66]   --->   Operation 5242 'fsub' 'tmp_35_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 264> <Delay = 5.70>
ST_517 : Operation 5243 [4/4] (5.70ns)   --->   "%tmp_36_11 = fmul float %tmp_35_11, %tmp_35_11" [combined_hls/top.cpp:67]   --->   Operation 5243 'fmul' 'tmp_36_11' <Predicate = (!tmp_26_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 265> <Delay = 5.70>
ST_518 : Operation 5244 [3/4] (5.70ns)   --->   "%tmp_36_11 = fmul float %tmp_35_11, %tmp_35_11" [combined_hls/top.cpp:67]   --->   Operation 5244 'fmul' 'tmp_36_11' <Predicate = (!tmp_26_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 266> <Delay = 5.70>
ST_519 : Operation 5245 [2/4] (5.70ns)   --->   "%tmp_36_11 = fmul float %tmp_35_11, %tmp_35_11" [combined_hls/top.cpp:67]   --->   Operation 5245 'fmul' 'tmp_36_11' <Predicate = (!tmp_26_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 267> <Delay = 5.70>
ST_520 : Operation 5246 [1/4] (5.70ns)   --->   "%tmp_36_11 = fmul float %tmp_35_11, %tmp_35_11" [combined_hls/top.cpp:67]   --->   Operation 5246 'fmul' 'tmp_36_11' <Predicate = (!tmp_26_11)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 268> <Delay = 7.25>
ST_521 : Operation 5247 [5/5] (7.25ns)   --->   "%sum_2_11 = fadd float %sum_12, %tmp_36_11" [combined_hls/top.cpp:67]   --->   Operation 5247 'fadd' 'sum_2_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 269> <Delay = 7.25>
ST_522 : Operation 5248 [4/5] (7.25ns)   --->   "%sum_2_11 = fadd float %sum_12, %tmp_36_11" [combined_hls/top.cpp:67]   --->   Operation 5248 'fadd' 'sum_2_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 270> <Delay = 7.25>
ST_523 : Operation 5249 [3/5] (7.25ns)   --->   "%sum_2_11 = fadd float %sum_12, %tmp_36_11" [combined_hls/top.cpp:67]   --->   Operation 5249 'fadd' 'sum_2_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 271> <Delay = 7.25>
ST_524 : Operation 5250 [2/5] (7.25ns)   --->   "%sum_2_11 = fadd float %sum_12, %tmp_36_11" [combined_hls/top.cpp:67]   --->   Operation 5250 'fadd' 'sum_2_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 272> <Delay = 7.25>
ST_525 : Operation 5251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5251 'specloopname' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_525 : Operation 5252 [1/1] (0.00ns)   --->   "%tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5252 'specregionbegin' 'tmp_83' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_525 : Operation 5253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5253 'specpipeline' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_525 : Operation 5254 [1/5] (7.25ns)   --->   "%sum_2_11 = fadd float %sum_12, %tmp_36_11" [combined_hls/top.cpp:67]   --->   Operation 5254 'fadd' 'sum_2_11' <Predicate = (!tmp_26_11)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 5255 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_83)" [combined_hls/top.cpp:68]   --->   Operation 5255 'specregionend' 'empty_80' <Predicate = (!tmp_26_11)> <Delay = 0.00>
ST_525 : Operation 5256 [1/1] (0.00ns)   --->   "br label %.preheader23.12" [combined_hls/top.cpp:64]   --->   Operation 5256 'br' <Predicate = (!tmp_26_11)> <Delay = 0.00>

State 526 <SV = 258> <Delay = 5.54>
ST_526 : Operation 5257 [1/1] (5.54ns)   --->   "%tmp_29_11 = fpext float %sum_12 to double" [combined_hls/top.cpp:69]   --->   Operation 5257 'fpext' 'tmp_29_11' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_526 : Operation 5258 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5258 'specregionbegin' 'tmp_82' <Predicate = true> <Delay = 0.00>

State 527 <SV = 259> <Delay = 7.78>
ST_527 : Operation 5259 [6/6] (7.78ns)   --->   "%tmp_30_11 = fmul double %tmp_29_11, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5259 'dmul' 'tmp_30_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 260> <Delay = 7.78>
ST_528 : Operation 5260 [5/6] (7.78ns)   --->   "%tmp_30_11 = fmul double %tmp_29_11, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5260 'dmul' 'tmp_30_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 261> <Delay = 7.78>
ST_529 : Operation 5261 [4/6] (7.78ns)   --->   "%tmp_30_11 = fmul double %tmp_29_11, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5261 'dmul' 'tmp_30_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 262> <Delay = 7.78>
ST_530 : Operation 5262 [3/6] (7.78ns)   --->   "%tmp_30_11 = fmul double %tmp_29_11, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5262 'dmul' 'tmp_30_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 263> <Delay = 7.78>
ST_531 : Operation 5263 [2/6] (7.78ns)   --->   "%tmp_30_11 = fmul double %tmp_29_11, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5263 'dmul' 'tmp_30_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 264> <Delay = 7.78>
ST_532 : Operation 5264 [1/6] (7.78ns)   --->   "%tmp_30_11 = fmul double %tmp_29_11, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5264 'dmul' 'tmp_30_11' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 265> <Delay = 6.50>
ST_533 : Operation 5265 [1/1] (6.50ns)   --->   "%tmp_31_11 = fptrunc double %tmp_30_11 to float" [combined_hls/top.cpp:69]   --->   Operation 5265 'fptrunc' 'tmp_31_11' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 534 <SV = 266> <Delay = 7.68>
ST_534 : Operation 5266 [9/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5266 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 535 <SV = 267> <Delay = 7.68>
ST_535 : Operation 5267 [8/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5267 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 536 <SV = 268> <Delay = 7.68>
ST_536 : Operation 5268 [7/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5268 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 537 <SV = 269> <Delay = 7.68>
ST_537 : Operation 5269 [6/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5269 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 538 <SV = 270> <Delay = 7.68>
ST_538 : Operation 5270 [5/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5270 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 539 <SV = 271> <Delay = 7.68>
ST_539 : Operation 5271 [4/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5271 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 540 <SV = 272> <Delay = 7.68>
ST_540 : Operation 5272 [3/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5272 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 541 <SV = 273> <Delay = 7.68>
ST_541 : Operation 5273 [2/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5273 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 542 <SV = 274> <Delay = 7.68>
ST_542 : Operation 5274 [1/9] (7.68ns)   --->   "%tmp_32_11 = call float @llvm.exp.f32(float %tmp_31_11)" [combined_hls/top.cpp:69]   --->   Operation 5274 'fexp' 'tmp_32_11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 543 <SV = 275> <Delay = 5.91>
ST_543 : Operation 5275 [1/1] (0.00ns)   --->   "%l_idx_load_13 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5275 'load' 'l_idx_load_13' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5276 [1/1] (0.00ns)   --->   "%tmp_33_11 = sext i32 %l_idx_2_10 to i64" [combined_hls/top.cpp:69]   --->   Operation 5276 'sext' 'tmp_33_11' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5277 [1/1] (0.00ns)   --->   "%result_buf_addr_16 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_11" [combined_hls/top.cpp:69]   --->   Operation 5277 'getelementptr' 'result_buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5278 [1/1] (3.25ns)   --->   "store float %tmp_32_11, float* %result_buf_addr_16, align 4" [combined_hls/top.cpp:69]   --->   Operation 5278 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_543 : Operation 5279 [1/1] (2.55ns)   --->   "%l_idx_2_11 = add nsw i32 %l_idx_load_13, 13" [combined_hls/top.cpp:70]   --->   Operation 5279 'add' 'l_idx_2_11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 5280 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_79)" [combined_hls/top.cpp:72]   --->   Operation 5280 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5281 [1/1] (0.97ns)   --->   "%or_cond15 = or i1 %tmp_16_7, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5281 'or' 'or_cond15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 5282 [1/1] (0.00ns)   --->   "br i1 %or_cond15, label %._crit_edge.13.preheader, label %..preheader24.backedge_crit_edge812" [combined_hls/top.cpp:54]   --->   Operation 5282 'br' <Predicate = true> <Delay = 0.00>
ST_543 : Operation 5283 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_11, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5283 'store' <Predicate = (!or_cond15)> <Delay = 3.36>
ST_543 : Operation 5284 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5284 'br' <Predicate = (!or_cond15)> <Delay = 0.00>
ST_543 : Operation 5285 [1/1] (1.76ns)   --->   "br label %._crit_edge.13" [combined_hls/top.cpp:57]   --->   Operation 5285 'br' <Predicate = (or_cond15)> <Delay = 1.76>

State 544 <SV = 276> <Delay = 2.74>
ST_544 : Operation 5286 [1/1] (0.00ns)   --->   "%j1_12 = phi i10 [ %j_4_12, %44 ], [ 0, %._crit_edge.13.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5286 'phi' 'j1_12' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 5287 [1/1] (1.77ns)   --->   "%exitcond5_12 = icmp eq i10 %j1_12, -240" [combined_hls/top.cpp:57]   --->   Operation 5287 'icmp' 'exitcond5_12' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 5288 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5288 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 5289 [1/1] (1.73ns)   --->   "%j_4_12 = add i10 %j1_12, 1" [combined_hls/top.cpp:57]   --->   Operation 5289 'add' 'j_4_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 5290 [1/1] (0.00ns)   --->   "br i1 %exitcond5_12, label %.preheader23.13.preheader, label %44" [combined_hls/top.cpp:57]   --->   Operation 5290 'br' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 5291 [2/2] (0.00ns)   --->   "%empty_88 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5291 'read' 'empty_88' <Predicate = (!exitcond5_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_544 : Operation 5292 [1/1] (0.00ns)   --->   "%tmp_21_12_cast = zext i10 %j1_12 to i14" [combined_hls/top.cpp:60]   --->   Operation 5292 'zext' 'tmp_21_12_cast' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_544 : Operation 5293 [1/1] (1.81ns)   --->   "%tmp_376 = add i14 %tmp_21_12_cast, -6192" [combined_hls/top.cpp:60]   --->   Operation 5293 'add' 'tmp_376' <Predicate = (!exitcond5_12)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 277> <Delay = 3.25>
ST_545 : Operation 5294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5294 'specloopname' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5295 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5295 'specregionbegin' 'tmp_84' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5296 'specpipeline' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5297 [1/2] (0.00ns)   --->   "%empty_88 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5297 'read' 'empty_88' <Predicate = (!exitcond5_12)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_545 : Operation 5298 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_113 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_88, 0"   --->   Operation 5298 'extractvalue' 'in_stream_data_V_val_113' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5299 [1/1] (0.00ns)   --->   "%bitcast_12 = bitcast i32 %in_stream_data_V_val_113 to float"   --->   Operation 5299 'bitcast' 'bitcast_12' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5300 [1/1] (0.00ns)   --->   "%tmp_378_cast = zext i14 %tmp_376 to i64" [combined_hls/top.cpp:60]   --->   Operation 5300 'zext' 'tmp_378_cast' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5301 [1/1] (0.00ns)   --->   "%input_buf_addr_28 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_378_cast" [combined_hls/top.cpp:60]   --->   Operation 5301 'getelementptr' 'input_buf_addr_28' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5302 [1/1] (3.25ns)   --->   "store float %bitcast_12, float* %input_buf_addr_28, align 4" [combined_hls/top.cpp:60]   --->   Operation 5302 'store' <Predicate = (!exitcond5_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_545 : Operation 5303 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_84)" [combined_hls/top.cpp:61]   --->   Operation 5303 'specregionend' 'empty_89' <Predicate = (!exitcond5_12)> <Delay = 0.00>
ST_545 : Operation 5304 [1/1] (0.00ns)   --->   "br label %._crit_edge.13" [combined_hls/top.cpp:57]   --->   Operation 5304 'br' <Predicate = (!exitcond5_12)> <Delay = 0.00>

State 546 <SV = 277> <Delay = 1.76>
ST_546 : Operation 5305 [1/1] (1.76ns)   --->   "br label %.preheader23.13" [combined_hls/top.cpp:64]   --->   Operation 5305 'br' <Predicate = true> <Delay = 1.76>

State 547 <SV = 278> <Delay = 5.06>
ST_547 : Operation 5306 [1/1] (0.00ns)   --->   "%q_13 = phi i10 [ %q_1_12, %43 ], [ 0, %.preheader23.13.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5306 'phi' 'q_13' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5307 [1/1] (0.00ns)   --->   "%sum_13 = phi float [ %sum_2_12, %43 ], [ 0.000000e+00, %.preheader23.13.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5307 'phi' 'sum_13' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5308 [1/1] (1.77ns)   --->   "%tmp_26_12 = icmp eq i10 %q_13, -240" [combined_hls/top.cpp:64]   --->   Operation 5308 'icmp' 'tmp_26_12' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5309 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5309 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5310 [1/1] (1.73ns)   --->   "%q_1_12 = add i10 %q_13, 1" [combined_hls/top.cpp:64]   --->   Operation 5310 'add' 'q_1_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5311 [1/1] (0.00ns)   --->   "br i1 %tmp_26_12, label %42, label %43" [combined_hls/top.cpp:64]   --->   Operation 5311 'br' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5312 [1/1] (0.00ns)   --->   "%tmp_34_12 = zext i10 %q_13 to i64" [combined_hls/top.cpp:66]   --->   Operation 5312 'zext' 'tmp_34_12' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_547 : Operation 5313 [1/1] (0.00ns)   --->   "%tmp_34_12_cast = zext i10 %q_13 to i14" [combined_hls/top.cpp:66]   --->   Operation 5313 'zext' 'tmp_34_12_cast' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_547 : Operation 5314 [1/1] (1.81ns)   --->   "%tmp_377 = add i14 %tmp_34_12_cast, -6192" [combined_hls/top.cpp:66]   --->   Operation 5314 'add' 'tmp_377' <Predicate = (!tmp_26_12)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5315 [1/1] (0.00ns)   --->   "%tmp_379_cast = zext i14 %tmp_377 to i64" [combined_hls/top.cpp:66]   --->   Operation 5315 'zext' 'tmp_379_cast' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_547 : Operation 5316 [1/1] (0.00ns)   --->   "%input_buf_addr_29 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_379_cast" [combined_hls/top.cpp:66]   --->   Operation 5316 'getelementptr' 'input_buf_addr_29' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_547 : Operation 5317 [1/1] (0.00ns)   --->   "%index_buf_addr_14 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_12" [combined_hls/top.cpp:66]   --->   Operation 5317 'getelementptr' 'index_buf_addr_14' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_547 : Operation 5318 [2/2] (3.25ns)   --->   "%index_buf_load_13 = load float* %index_buf_addr_14, align 4" [combined_hls/top.cpp:66]   --->   Operation 5318 'load' 'index_buf_load_13' <Predicate = (!tmp_26_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_547 : Operation 5319 [2/2] (3.25ns)   --->   "%input_buf_load_14 = load float* %input_buf_addr_29, align 4" [combined_hls/top.cpp:66]   --->   Operation 5319 'load' 'input_buf_load_14' <Predicate = (!tmp_26_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 548 <SV = 279> <Delay = 3.25>
ST_548 : Operation 5320 [1/2] (3.25ns)   --->   "%index_buf_load_13 = load float* %index_buf_addr_14, align 4" [combined_hls/top.cpp:66]   --->   Operation 5320 'load' 'index_buf_load_13' <Predicate = (!tmp_26_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_548 : Operation 5321 [1/2] (3.25ns)   --->   "%input_buf_load_14 = load float* %input_buf_addr_29, align 4" [combined_hls/top.cpp:66]   --->   Operation 5321 'load' 'input_buf_load_14' <Predicate = (!tmp_26_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 549 <SV = 280> <Delay = 7.25>
ST_549 : Operation 5322 [5/5] (7.25ns)   --->   "%tmp_35_12 = fsub float %index_buf_load_13, %input_buf_load_14" [combined_hls/top.cpp:66]   --->   Operation 5322 'fsub' 'tmp_35_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 281> <Delay = 7.25>
ST_550 : Operation 5323 [4/5] (7.25ns)   --->   "%tmp_35_12 = fsub float %index_buf_load_13, %input_buf_load_14" [combined_hls/top.cpp:66]   --->   Operation 5323 'fsub' 'tmp_35_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 282> <Delay = 7.25>
ST_551 : Operation 5324 [3/5] (7.25ns)   --->   "%tmp_35_12 = fsub float %index_buf_load_13, %input_buf_load_14" [combined_hls/top.cpp:66]   --->   Operation 5324 'fsub' 'tmp_35_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 283> <Delay = 7.25>
ST_552 : Operation 5325 [2/5] (7.25ns)   --->   "%tmp_35_12 = fsub float %index_buf_load_13, %input_buf_load_14" [combined_hls/top.cpp:66]   --->   Operation 5325 'fsub' 'tmp_35_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 284> <Delay = 7.25>
ST_553 : Operation 5326 [1/5] (7.25ns)   --->   "%tmp_35_12 = fsub float %index_buf_load_13, %input_buf_load_14" [combined_hls/top.cpp:66]   --->   Operation 5326 'fsub' 'tmp_35_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 285> <Delay = 5.70>
ST_554 : Operation 5327 [4/4] (5.70ns)   --->   "%tmp_36_12 = fmul float %tmp_35_12, %tmp_35_12" [combined_hls/top.cpp:67]   --->   Operation 5327 'fmul' 'tmp_36_12' <Predicate = (!tmp_26_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 286> <Delay = 5.70>
ST_555 : Operation 5328 [3/4] (5.70ns)   --->   "%tmp_36_12 = fmul float %tmp_35_12, %tmp_35_12" [combined_hls/top.cpp:67]   --->   Operation 5328 'fmul' 'tmp_36_12' <Predicate = (!tmp_26_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 287> <Delay = 5.70>
ST_556 : Operation 5329 [2/4] (5.70ns)   --->   "%tmp_36_12 = fmul float %tmp_35_12, %tmp_35_12" [combined_hls/top.cpp:67]   --->   Operation 5329 'fmul' 'tmp_36_12' <Predicate = (!tmp_26_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 288> <Delay = 5.70>
ST_557 : Operation 5330 [1/4] (5.70ns)   --->   "%tmp_36_12 = fmul float %tmp_35_12, %tmp_35_12" [combined_hls/top.cpp:67]   --->   Operation 5330 'fmul' 'tmp_36_12' <Predicate = (!tmp_26_12)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 289> <Delay = 7.25>
ST_558 : Operation 5331 [5/5] (7.25ns)   --->   "%sum_2_12 = fadd float %sum_13, %tmp_36_12" [combined_hls/top.cpp:67]   --->   Operation 5331 'fadd' 'sum_2_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 290> <Delay = 7.25>
ST_559 : Operation 5332 [4/5] (7.25ns)   --->   "%sum_2_12 = fadd float %sum_13, %tmp_36_12" [combined_hls/top.cpp:67]   --->   Operation 5332 'fadd' 'sum_2_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 291> <Delay = 7.25>
ST_560 : Operation 5333 [3/5] (7.25ns)   --->   "%sum_2_12 = fadd float %sum_13, %tmp_36_12" [combined_hls/top.cpp:67]   --->   Operation 5333 'fadd' 'sum_2_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 292> <Delay = 7.25>
ST_561 : Operation 5334 [2/5] (7.25ns)   --->   "%sum_2_12 = fadd float %sum_13, %tmp_36_12" [combined_hls/top.cpp:67]   --->   Operation 5334 'fadd' 'sum_2_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 293> <Delay = 7.25>
ST_562 : Operation 5335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5335 'specloopname' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_562 : Operation 5336 [1/1] (0.00ns)   --->   "%tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5336 'specregionbegin' 'tmp_86' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_562 : Operation 5337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5337 'specpipeline' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_562 : Operation 5338 [1/5] (7.25ns)   --->   "%sum_2_12 = fadd float %sum_13, %tmp_36_12" [combined_hls/top.cpp:67]   --->   Operation 5338 'fadd' 'sum_2_12' <Predicate = (!tmp_26_12)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5339 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_86)" [combined_hls/top.cpp:68]   --->   Operation 5339 'specregionend' 'empty_86' <Predicate = (!tmp_26_12)> <Delay = 0.00>
ST_562 : Operation 5340 [1/1] (0.00ns)   --->   "br label %.preheader23.13" [combined_hls/top.cpp:64]   --->   Operation 5340 'br' <Predicate = (!tmp_26_12)> <Delay = 0.00>

State 563 <SV = 279> <Delay = 5.54>
ST_563 : Operation 5341 [1/1] (5.54ns)   --->   "%tmp_29_12 = fpext float %sum_13 to double" [combined_hls/top.cpp:69]   --->   Operation 5341 'fpext' 'tmp_29_12' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_563 : Operation 5342 [1/1] (0.00ns)   --->   "%tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5342 'specregionbegin' 'tmp_85' <Predicate = true> <Delay = 0.00>

State 564 <SV = 280> <Delay = 7.78>
ST_564 : Operation 5343 [6/6] (7.78ns)   --->   "%tmp_30_12 = fmul double %tmp_29_12, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5343 'dmul' 'tmp_30_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 281> <Delay = 7.78>
ST_565 : Operation 5344 [5/6] (7.78ns)   --->   "%tmp_30_12 = fmul double %tmp_29_12, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5344 'dmul' 'tmp_30_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 282> <Delay = 7.78>
ST_566 : Operation 5345 [4/6] (7.78ns)   --->   "%tmp_30_12 = fmul double %tmp_29_12, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5345 'dmul' 'tmp_30_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 283> <Delay = 7.78>
ST_567 : Operation 5346 [3/6] (7.78ns)   --->   "%tmp_30_12 = fmul double %tmp_29_12, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5346 'dmul' 'tmp_30_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 284> <Delay = 7.78>
ST_568 : Operation 5347 [2/6] (7.78ns)   --->   "%tmp_30_12 = fmul double %tmp_29_12, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5347 'dmul' 'tmp_30_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 285> <Delay = 7.78>
ST_569 : Operation 5348 [1/6] (7.78ns)   --->   "%tmp_30_12 = fmul double %tmp_29_12, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5348 'dmul' 'tmp_30_12' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 286> <Delay = 6.50>
ST_570 : Operation 5349 [1/1] (6.50ns)   --->   "%tmp_31_12 = fptrunc double %tmp_30_12 to float" [combined_hls/top.cpp:69]   --->   Operation 5349 'fptrunc' 'tmp_31_12' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 571 <SV = 287> <Delay = 7.68>
ST_571 : Operation 5350 [9/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5350 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 572 <SV = 288> <Delay = 7.68>
ST_572 : Operation 5351 [8/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5351 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 573 <SV = 289> <Delay = 7.68>
ST_573 : Operation 5352 [7/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5352 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 574 <SV = 290> <Delay = 7.68>
ST_574 : Operation 5353 [6/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5353 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 575 <SV = 291> <Delay = 7.68>
ST_575 : Operation 5354 [5/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5354 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 576 <SV = 292> <Delay = 7.68>
ST_576 : Operation 5355 [4/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5355 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 577 <SV = 293> <Delay = 7.68>
ST_577 : Operation 5356 [3/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5356 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 578 <SV = 294> <Delay = 7.68>
ST_578 : Operation 5357 [2/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5357 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 579 <SV = 295> <Delay = 7.68>
ST_579 : Operation 5358 [1/9] (7.68ns)   --->   "%tmp_32_12 = call float @llvm.exp.f32(float %tmp_31_12)" [combined_hls/top.cpp:69]   --->   Operation 5358 'fexp' 'tmp_32_12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 580 <SV = 296> <Delay = 5.91>
ST_580 : Operation 5359 [1/1] (0.00ns)   --->   "%l_idx_load_14 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5359 'load' 'l_idx_load_14' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5360 [1/1] (0.00ns)   --->   "%tmp_33_12 = sext i32 %l_idx_2_11 to i64" [combined_hls/top.cpp:69]   --->   Operation 5360 'sext' 'tmp_33_12' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5361 [1/1] (0.00ns)   --->   "%result_buf_addr_17 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_12" [combined_hls/top.cpp:69]   --->   Operation 5361 'getelementptr' 'result_buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5362 [1/1] (3.25ns)   --->   "store float %tmp_32_12, float* %result_buf_addr_17, align 4" [combined_hls/top.cpp:69]   --->   Operation 5362 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_580 : Operation 5363 [1/1] (2.55ns)   --->   "%l_idx_2_12 = add nsw i32 %l_idx_load_14, 14" [combined_hls/top.cpp:70]   --->   Operation 5363 'add' 'l_idx_2_12' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 5364 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_82)" [combined_hls/top.cpp:72]   --->   Operation 5364 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5365 [1/1] (0.97ns)   --->   "%or_cond16 = or i1 %tmp_16_10, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5365 'or' 'or_cond16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_580 : Operation 5366 [1/1] (0.00ns)   --->   "br i1 %or_cond16, label %._crit_edge.14.preheader, label %..preheader24.backedge_crit_edge813" [combined_hls/top.cpp:54]   --->   Operation 5366 'br' <Predicate = true> <Delay = 0.00>
ST_580 : Operation 5367 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_12, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5367 'store' <Predicate = (!or_cond16)> <Delay = 3.36>
ST_580 : Operation 5368 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5368 'br' <Predicate = (!or_cond16)> <Delay = 0.00>
ST_580 : Operation 5369 [1/1] (1.76ns)   --->   "br label %._crit_edge.14" [combined_hls/top.cpp:57]   --->   Operation 5369 'br' <Predicate = (or_cond16)> <Delay = 1.76>

State 581 <SV = 297> <Delay = 2.74>
ST_581 : Operation 5370 [1/1] (0.00ns)   --->   "%j1_13 = phi i10 [ %j_4_13, %47 ], [ 0, %._crit_edge.14.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5370 'phi' 'j1_13' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 5371 [1/1] (1.77ns)   --->   "%exitcond5_13 = icmp eq i10 %j1_13, -240" [combined_hls/top.cpp:57]   --->   Operation 5371 'icmp' 'exitcond5_13' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 5372 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5372 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 5373 [1/1] (1.73ns)   --->   "%j_4_13 = add i10 %j1_13, 1" [combined_hls/top.cpp:57]   --->   Operation 5373 'add' 'j_4_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_581 : Operation 5374 [1/1] (0.00ns)   --->   "br i1 %exitcond5_13, label %.preheader23.14.preheader, label %47" [combined_hls/top.cpp:57]   --->   Operation 5374 'br' <Predicate = true> <Delay = 0.00>
ST_581 : Operation 5375 [2/2] (0.00ns)   --->   "%empty_94 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5375 'read' 'empty_94' <Predicate = (!exitcond5_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_581 : Operation 5376 [1/1] (0.00ns)   --->   "%tmp_21_13_cast = zext i10 %j1_13 to i14" [combined_hls/top.cpp:60]   --->   Operation 5376 'zext' 'tmp_21_13_cast' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_581 : Operation 5377 [1/1] (1.81ns)   --->   "%tmp_378 = add i14 %tmp_21_13_cast, -5408" [combined_hls/top.cpp:60]   --->   Operation 5377 'add' 'tmp_378' <Predicate = (!exitcond5_13)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 298> <Delay = 3.25>
ST_582 : Operation 5378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5378 'specloopname' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5379 [1/1] (0.00ns)   --->   "%tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5379 'specregionbegin' 'tmp_87' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5380 'specpipeline' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5381 [1/2] (0.00ns)   --->   "%empty_94 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5381 'read' 'empty_94' <Predicate = (!exitcond5_13)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_582 : Operation 5382 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_114 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_94, 0"   --->   Operation 5382 'extractvalue' 'in_stream_data_V_val_114' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5383 [1/1] (0.00ns)   --->   "%bitcast_13 = bitcast i32 %in_stream_data_V_val_114 to float"   --->   Operation 5383 'bitcast' 'bitcast_13' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5384 [1/1] (0.00ns)   --->   "%tmp_380_cast = zext i14 %tmp_378 to i64" [combined_hls/top.cpp:60]   --->   Operation 5384 'zext' 'tmp_380_cast' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5385 [1/1] (0.00ns)   --->   "%input_buf_addr_30 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_380_cast" [combined_hls/top.cpp:60]   --->   Operation 5385 'getelementptr' 'input_buf_addr_30' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5386 [1/1] (3.25ns)   --->   "store float %bitcast_13, float* %input_buf_addr_30, align 4" [combined_hls/top.cpp:60]   --->   Operation 5386 'store' <Predicate = (!exitcond5_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_582 : Operation 5387 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_87)" [combined_hls/top.cpp:61]   --->   Operation 5387 'specregionend' 'empty_95' <Predicate = (!exitcond5_13)> <Delay = 0.00>
ST_582 : Operation 5388 [1/1] (0.00ns)   --->   "br label %._crit_edge.14" [combined_hls/top.cpp:57]   --->   Operation 5388 'br' <Predicate = (!exitcond5_13)> <Delay = 0.00>

State 583 <SV = 298> <Delay = 1.76>
ST_583 : Operation 5389 [1/1] (1.76ns)   --->   "br label %.preheader23.14" [combined_hls/top.cpp:64]   --->   Operation 5389 'br' <Predicate = true> <Delay = 1.76>

State 584 <SV = 299> <Delay = 5.06>
ST_584 : Operation 5390 [1/1] (0.00ns)   --->   "%q_14 = phi i10 [ %q_1_13, %46 ], [ 0, %.preheader23.14.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5390 'phi' 'q_14' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 5391 [1/1] (0.00ns)   --->   "%sum_14 = phi float [ %sum_2_13, %46 ], [ 0.000000e+00, %.preheader23.14.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5391 'phi' 'sum_14' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 5392 [1/1] (1.77ns)   --->   "%tmp_26_13 = icmp eq i10 %q_14, -240" [combined_hls/top.cpp:64]   --->   Operation 5392 'icmp' 'tmp_26_13' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 5393 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5393 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 5394 [1/1] (1.73ns)   --->   "%q_1_13 = add i10 %q_14, 1" [combined_hls/top.cpp:64]   --->   Operation 5394 'add' 'q_1_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 5395 [1/1] (0.00ns)   --->   "br i1 %tmp_26_13, label %45, label %46" [combined_hls/top.cpp:64]   --->   Operation 5395 'br' <Predicate = true> <Delay = 0.00>
ST_584 : Operation 5396 [1/1] (0.00ns)   --->   "%tmp_34_13 = zext i10 %q_14 to i64" [combined_hls/top.cpp:66]   --->   Operation 5396 'zext' 'tmp_34_13' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_584 : Operation 5397 [1/1] (0.00ns)   --->   "%tmp_34_13_cast = zext i10 %q_14 to i14" [combined_hls/top.cpp:66]   --->   Operation 5397 'zext' 'tmp_34_13_cast' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_584 : Operation 5398 [1/1] (1.81ns)   --->   "%tmp_379 = add i14 %tmp_34_13_cast, -5408" [combined_hls/top.cpp:66]   --->   Operation 5398 'add' 'tmp_379' <Predicate = (!tmp_26_13)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_584 : Operation 5399 [1/1] (0.00ns)   --->   "%tmp_381_cast = zext i14 %tmp_379 to i64" [combined_hls/top.cpp:66]   --->   Operation 5399 'zext' 'tmp_381_cast' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_584 : Operation 5400 [1/1] (0.00ns)   --->   "%input_buf_addr_31 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_381_cast" [combined_hls/top.cpp:66]   --->   Operation 5400 'getelementptr' 'input_buf_addr_31' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_584 : Operation 5401 [1/1] (0.00ns)   --->   "%index_buf_addr_15 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_13" [combined_hls/top.cpp:66]   --->   Operation 5401 'getelementptr' 'index_buf_addr_15' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_584 : Operation 5402 [2/2] (3.25ns)   --->   "%index_buf_load_14 = load float* %index_buf_addr_15, align 4" [combined_hls/top.cpp:66]   --->   Operation 5402 'load' 'index_buf_load_14' <Predicate = (!tmp_26_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_584 : Operation 5403 [2/2] (3.25ns)   --->   "%input_buf_load_15 = load float* %input_buf_addr_31, align 4" [combined_hls/top.cpp:66]   --->   Operation 5403 'load' 'input_buf_load_15' <Predicate = (!tmp_26_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 585 <SV = 300> <Delay = 3.25>
ST_585 : Operation 5404 [1/2] (3.25ns)   --->   "%index_buf_load_14 = load float* %index_buf_addr_15, align 4" [combined_hls/top.cpp:66]   --->   Operation 5404 'load' 'index_buf_load_14' <Predicate = (!tmp_26_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_585 : Operation 5405 [1/2] (3.25ns)   --->   "%input_buf_load_15 = load float* %input_buf_addr_31, align 4" [combined_hls/top.cpp:66]   --->   Operation 5405 'load' 'input_buf_load_15' <Predicate = (!tmp_26_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 586 <SV = 301> <Delay = 7.25>
ST_586 : Operation 5406 [5/5] (7.25ns)   --->   "%tmp_35_13 = fsub float %index_buf_load_14, %input_buf_load_15" [combined_hls/top.cpp:66]   --->   Operation 5406 'fsub' 'tmp_35_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 302> <Delay = 7.25>
ST_587 : Operation 5407 [4/5] (7.25ns)   --->   "%tmp_35_13 = fsub float %index_buf_load_14, %input_buf_load_15" [combined_hls/top.cpp:66]   --->   Operation 5407 'fsub' 'tmp_35_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 303> <Delay = 7.25>
ST_588 : Operation 5408 [3/5] (7.25ns)   --->   "%tmp_35_13 = fsub float %index_buf_load_14, %input_buf_load_15" [combined_hls/top.cpp:66]   --->   Operation 5408 'fsub' 'tmp_35_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 304> <Delay = 7.25>
ST_589 : Operation 5409 [2/5] (7.25ns)   --->   "%tmp_35_13 = fsub float %index_buf_load_14, %input_buf_load_15" [combined_hls/top.cpp:66]   --->   Operation 5409 'fsub' 'tmp_35_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 305> <Delay = 7.25>
ST_590 : Operation 5410 [1/5] (7.25ns)   --->   "%tmp_35_13 = fsub float %index_buf_load_14, %input_buf_load_15" [combined_hls/top.cpp:66]   --->   Operation 5410 'fsub' 'tmp_35_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 306> <Delay = 5.70>
ST_591 : Operation 5411 [4/4] (5.70ns)   --->   "%tmp_36_13 = fmul float %tmp_35_13, %tmp_35_13" [combined_hls/top.cpp:67]   --->   Operation 5411 'fmul' 'tmp_36_13' <Predicate = (!tmp_26_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 307> <Delay = 5.70>
ST_592 : Operation 5412 [3/4] (5.70ns)   --->   "%tmp_36_13 = fmul float %tmp_35_13, %tmp_35_13" [combined_hls/top.cpp:67]   --->   Operation 5412 'fmul' 'tmp_36_13' <Predicate = (!tmp_26_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 308> <Delay = 5.70>
ST_593 : Operation 5413 [2/4] (5.70ns)   --->   "%tmp_36_13 = fmul float %tmp_35_13, %tmp_35_13" [combined_hls/top.cpp:67]   --->   Operation 5413 'fmul' 'tmp_36_13' <Predicate = (!tmp_26_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 594 <SV = 309> <Delay = 5.70>
ST_594 : Operation 5414 [1/4] (5.70ns)   --->   "%tmp_36_13 = fmul float %tmp_35_13, %tmp_35_13" [combined_hls/top.cpp:67]   --->   Operation 5414 'fmul' 'tmp_36_13' <Predicate = (!tmp_26_13)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 595 <SV = 310> <Delay = 7.25>
ST_595 : Operation 5415 [5/5] (7.25ns)   --->   "%sum_2_13 = fadd float %sum_14, %tmp_36_13" [combined_hls/top.cpp:67]   --->   Operation 5415 'fadd' 'sum_2_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 311> <Delay = 7.25>
ST_596 : Operation 5416 [4/5] (7.25ns)   --->   "%sum_2_13 = fadd float %sum_14, %tmp_36_13" [combined_hls/top.cpp:67]   --->   Operation 5416 'fadd' 'sum_2_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 597 <SV = 312> <Delay = 7.25>
ST_597 : Operation 5417 [3/5] (7.25ns)   --->   "%sum_2_13 = fadd float %sum_14, %tmp_36_13" [combined_hls/top.cpp:67]   --->   Operation 5417 'fadd' 'sum_2_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 313> <Delay = 7.25>
ST_598 : Operation 5418 [2/5] (7.25ns)   --->   "%sum_2_13 = fadd float %sum_14, %tmp_36_13" [combined_hls/top.cpp:67]   --->   Operation 5418 'fadd' 'sum_2_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 314> <Delay = 7.25>
ST_599 : Operation 5419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5419 'specloopname' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_599 : Operation 5420 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5420 'specregionbegin' 'tmp_89' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_599 : Operation 5421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5421 'specpipeline' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_599 : Operation 5422 [1/5] (7.25ns)   --->   "%sum_2_13 = fadd float %sum_14, %tmp_36_13" [combined_hls/top.cpp:67]   --->   Operation 5422 'fadd' 'sum_2_13' <Predicate = (!tmp_26_13)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5423 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_89)" [combined_hls/top.cpp:68]   --->   Operation 5423 'specregionend' 'empty_92' <Predicate = (!tmp_26_13)> <Delay = 0.00>
ST_599 : Operation 5424 [1/1] (0.00ns)   --->   "br label %.preheader23.14" [combined_hls/top.cpp:64]   --->   Operation 5424 'br' <Predicate = (!tmp_26_13)> <Delay = 0.00>

State 600 <SV = 300> <Delay = 5.54>
ST_600 : Operation 5425 [1/1] (5.54ns)   --->   "%tmp_29_13 = fpext float %sum_14 to double" [combined_hls/top.cpp:69]   --->   Operation 5425 'fpext' 'tmp_29_13' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 601 <SV = 301> <Delay = 7.78>
ST_601 : Operation 5426 [6/6] (7.78ns)   --->   "%tmp_30_13 = fmul double %tmp_29_13, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5426 'dmul' 'tmp_30_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 602 <SV = 302> <Delay = 7.78>
ST_602 : Operation 5427 [5/6] (7.78ns)   --->   "%tmp_30_13 = fmul double %tmp_29_13, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5427 'dmul' 'tmp_30_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 303> <Delay = 7.78>
ST_603 : Operation 5428 [4/6] (7.78ns)   --->   "%tmp_30_13 = fmul double %tmp_29_13, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5428 'dmul' 'tmp_30_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 304> <Delay = 7.78>
ST_604 : Operation 5429 [3/6] (7.78ns)   --->   "%tmp_30_13 = fmul double %tmp_29_13, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5429 'dmul' 'tmp_30_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 305> <Delay = 7.78>
ST_605 : Operation 5430 [2/6] (7.78ns)   --->   "%tmp_30_13 = fmul double %tmp_29_13, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5430 'dmul' 'tmp_30_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 606 <SV = 306> <Delay = 7.78>
ST_606 : Operation 5431 [1/6] (7.78ns)   --->   "%tmp_30_13 = fmul double %tmp_29_13, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5431 'dmul' 'tmp_30_13' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 307> <Delay = 6.50>
ST_607 : Operation 5432 [1/1] (6.50ns)   --->   "%tmp_31_13 = fptrunc double %tmp_30_13 to float" [combined_hls/top.cpp:69]   --->   Operation 5432 'fptrunc' 'tmp_31_13' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 608 <SV = 308> <Delay = 7.68>
ST_608 : Operation 5433 [9/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5433 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 609 <SV = 309> <Delay = 7.68>
ST_609 : Operation 5434 [8/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5434 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 610 <SV = 310> <Delay = 7.68>
ST_610 : Operation 5435 [7/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5435 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 611 <SV = 311> <Delay = 7.68>
ST_611 : Operation 5436 [6/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5436 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 612 <SV = 312> <Delay = 7.68>
ST_612 : Operation 5437 [5/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5437 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 613 <SV = 313> <Delay = 7.68>
ST_613 : Operation 5438 [4/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5438 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 614 <SV = 314> <Delay = 7.68>
ST_614 : Operation 5439 [3/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5439 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 615 <SV = 315> <Delay = 7.68>
ST_615 : Operation 5440 [2/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5440 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 616 <SV = 316> <Delay = 7.68>
ST_616 : Operation 5441 [1/9] (7.68ns)   --->   "%tmp_32_13 = call float @llvm.exp.f32(float %tmp_31_13)" [combined_hls/top.cpp:69]   --->   Operation 5441 'fexp' 'tmp_32_13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 617 <SV = 317> <Delay = 5.91>
ST_617 : Operation 5442 [1/1] (0.00ns)   --->   "%l_idx_load_15 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5442 'load' 'l_idx_load_15' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5443 [1/1] (0.00ns)   --->   "%tmp_33_13 = sext i32 %l_idx_2_12 to i64" [combined_hls/top.cpp:69]   --->   Operation 5443 'sext' 'tmp_33_13' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5444 [1/1] (0.00ns)   --->   "%result_buf_addr_18 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_13" [combined_hls/top.cpp:69]   --->   Operation 5444 'getelementptr' 'result_buf_addr_18' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5445 [1/1] (3.25ns)   --->   "store float %tmp_32_13, float* %result_buf_addr_18, align 4" [combined_hls/top.cpp:69]   --->   Operation 5445 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_617 : Operation 5446 [1/1] (2.55ns)   --->   "%l_idx_2_13 = add nsw i32 %l_idx_load_15, 15" [combined_hls/top.cpp:70]   --->   Operation 5446 'add' 'l_idx_2_13' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 5447 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_85)" [combined_hls/top.cpp:72]   --->   Operation 5447 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5448 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5448 'specregionbegin' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5449 [1/1] (0.97ns)   --->   "%or_cond17 = or i1 %icmp3, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5449 'or' 'or_cond17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 5450 [1/1] (0.00ns)   --->   "br i1 %or_cond17, label %._crit_edge.15.preheader, label %..preheader24.backedge_crit_edge814" [combined_hls/top.cpp:54]   --->   Operation 5450 'br' <Predicate = true> <Delay = 0.00>
ST_617 : Operation 5451 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_13, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5451 'store' <Predicate = (!or_cond17)> <Delay = 3.36>
ST_617 : Operation 5452 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5452 'br' <Predicate = (!or_cond17)> <Delay = 0.00>
ST_617 : Operation 5453 [1/1] (1.76ns)   --->   "br label %._crit_edge.15" [combined_hls/top.cpp:57]   --->   Operation 5453 'br' <Predicate = (or_cond17)> <Delay = 1.76>

State 618 <SV = 318> <Delay = 2.74>
ST_618 : Operation 5454 [1/1] (0.00ns)   --->   "%j1_14 = phi i10 [ %j_4_14, %50 ], [ 0, %._crit_edge.15.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5454 'phi' 'j1_14' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5455 [1/1] (1.77ns)   --->   "%exitcond5_14 = icmp eq i10 %j1_14, -240" [combined_hls/top.cpp:57]   --->   Operation 5455 'icmp' 'exitcond5_14' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5456 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5456 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5457 [1/1] (1.73ns)   --->   "%j_4_14 = add i10 %j1_14, 1" [combined_hls/top.cpp:57]   --->   Operation 5457 'add' 'j_4_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5458 [1/1] (0.00ns)   --->   "br i1 %exitcond5_14, label %.preheader23.15.preheader, label %50" [combined_hls/top.cpp:57]   --->   Operation 5458 'br' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5459 [2/2] (0.00ns)   --->   "%empty_100 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5459 'read' 'empty_100' <Predicate = (!exitcond5_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_618 : Operation 5460 [1/1] (0.00ns)   --->   "%tmp_21_14_cast = zext i10 %j1_14 to i14" [combined_hls/top.cpp:60]   --->   Operation 5460 'zext' 'tmp_21_14_cast' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_618 : Operation 5461 [1/1] (1.81ns)   --->   "%tmp_380 = add i14 %tmp_21_14_cast, -4624" [combined_hls/top.cpp:60]   --->   Operation 5461 'add' 'tmp_380' <Predicate = (!exitcond5_14)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 619 <SV = 319> <Delay = 3.25>
ST_619 : Operation 5462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5462 'specloopname' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5463 [1/1] (0.00ns)   --->   "%tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5463 'specregionbegin' 'tmp_90' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5464 'specpipeline' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5465 [1/2] (0.00ns)   --->   "%empty_100 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5465 'read' 'empty_100' <Predicate = (!exitcond5_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_619 : Operation 5466 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_115 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_100, 0"   --->   Operation 5466 'extractvalue' 'in_stream_data_V_val_115' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5467 [1/1] (0.00ns)   --->   "%bitcast_14 = bitcast i32 %in_stream_data_V_val_115 to float"   --->   Operation 5467 'bitcast' 'bitcast_14' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5468 [1/1] (0.00ns)   --->   "%tmp_382_cast = zext i14 %tmp_380 to i64" [combined_hls/top.cpp:60]   --->   Operation 5468 'zext' 'tmp_382_cast' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5469 [1/1] (0.00ns)   --->   "%input_buf_addr_32 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_382_cast" [combined_hls/top.cpp:60]   --->   Operation 5469 'getelementptr' 'input_buf_addr_32' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5470 [1/1] (3.25ns)   --->   "store float %bitcast_14, float* %input_buf_addr_32, align 4" [combined_hls/top.cpp:60]   --->   Operation 5470 'store' <Predicate = (!exitcond5_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_619 : Operation 5471 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_90)" [combined_hls/top.cpp:61]   --->   Operation 5471 'specregionend' 'empty_101' <Predicate = (!exitcond5_14)> <Delay = 0.00>
ST_619 : Operation 5472 [1/1] (0.00ns)   --->   "br label %._crit_edge.15" [combined_hls/top.cpp:57]   --->   Operation 5472 'br' <Predicate = (!exitcond5_14)> <Delay = 0.00>

State 620 <SV = 319> <Delay = 1.76>
ST_620 : Operation 5473 [1/1] (1.76ns)   --->   "br label %.preheader23.15" [combined_hls/top.cpp:64]   --->   Operation 5473 'br' <Predicate = true> <Delay = 1.76>

State 621 <SV = 320> <Delay = 5.06>
ST_621 : Operation 5474 [1/1] (0.00ns)   --->   "%q_15 = phi i10 [ %q_1_14, %49 ], [ 0, %.preheader23.15.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5474 'phi' 'q_15' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5475 [1/1] (0.00ns)   --->   "%sum_15 = phi float [ %sum_2_14, %49 ], [ 0.000000e+00, %.preheader23.15.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5475 'phi' 'sum_15' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5476 [1/1] (1.77ns)   --->   "%tmp_26_14 = icmp eq i10 %q_15, -240" [combined_hls/top.cpp:64]   --->   Operation 5476 'icmp' 'tmp_26_14' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5477 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5477 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5478 [1/1] (1.73ns)   --->   "%q_1_14 = add i10 %q_15, 1" [combined_hls/top.cpp:64]   --->   Operation 5478 'add' 'q_1_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5479 [1/1] (0.00ns)   --->   "br i1 %tmp_26_14, label %48, label %49" [combined_hls/top.cpp:64]   --->   Operation 5479 'br' <Predicate = true> <Delay = 0.00>
ST_621 : Operation 5480 [1/1] (0.00ns)   --->   "%tmp_34_14 = zext i10 %q_15 to i64" [combined_hls/top.cpp:66]   --->   Operation 5480 'zext' 'tmp_34_14' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_621 : Operation 5481 [1/1] (0.00ns)   --->   "%tmp_34_14_cast = zext i10 %q_15 to i14" [combined_hls/top.cpp:66]   --->   Operation 5481 'zext' 'tmp_34_14_cast' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_621 : Operation 5482 [1/1] (1.81ns)   --->   "%tmp_381 = add i14 %tmp_34_14_cast, -4624" [combined_hls/top.cpp:66]   --->   Operation 5482 'add' 'tmp_381' <Predicate = (!tmp_26_14)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5483 [1/1] (0.00ns)   --->   "%tmp_383_cast = zext i14 %tmp_381 to i64" [combined_hls/top.cpp:66]   --->   Operation 5483 'zext' 'tmp_383_cast' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_621 : Operation 5484 [1/1] (0.00ns)   --->   "%input_buf_addr_33 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_383_cast" [combined_hls/top.cpp:66]   --->   Operation 5484 'getelementptr' 'input_buf_addr_33' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_621 : Operation 5485 [1/1] (0.00ns)   --->   "%index_buf_addr_16 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_14" [combined_hls/top.cpp:66]   --->   Operation 5485 'getelementptr' 'index_buf_addr_16' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_621 : Operation 5486 [2/2] (3.25ns)   --->   "%index_buf_load_15 = load float* %index_buf_addr_16, align 4" [combined_hls/top.cpp:66]   --->   Operation 5486 'load' 'index_buf_load_15' <Predicate = (!tmp_26_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_621 : Operation 5487 [2/2] (3.25ns)   --->   "%input_buf_load_16 = load float* %input_buf_addr_33, align 4" [combined_hls/top.cpp:66]   --->   Operation 5487 'load' 'input_buf_load_16' <Predicate = (!tmp_26_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 622 <SV = 321> <Delay = 3.25>
ST_622 : Operation 5488 [1/2] (3.25ns)   --->   "%index_buf_load_15 = load float* %index_buf_addr_16, align 4" [combined_hls/top.cpp:66]   --->   Operation 5488 'load' 'index_buf_load_15' <Predicate = (!tmp_26_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_622 : Operation 5489 [1/2] (3.25ns)   --->   "%input_buf_load_16 = load float* %input_buf_addr_33, align 4" [combined_hls/top.cpp:66]   --->   Operation 5489 'load' 'input_buf_load_16' <Predicate = (!tmp_26_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 623 <SV = 322> <Delay = 7.25>
ST_623 : Operation 5490 [5/5] (7.25ns)   --->   "%tmp_35_14 = fsub float %index_buf_load_15, %input_buf_load_16" [combined_hls/top.cpp:66]   --->   Operation 5490 'fsub' 'tmp_35_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 323> <Delay = 7.25>
ST_624 : Operation 5491 [4/5] (7.25ns)   --->   "%tmp_35_14 = fsub float %index_buf_load_15, %input_buf_load_16" [combined_hls/top.cpp:66]   --->   Operation 5491 'fsub' 'tmp_35_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 324> <Delay = 7.25>
ST_625 : Operation 5492 [3/5] (7.25ns)   --->   "%tmp_35_14 = fsub float %index_buf_load_15, %input_buf_load_16" [combined_hls/top.cpp:66]   --->   Operation 5492 'fsub' 'tmp_35_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 325> <Delay = 7.25>
ST_626 : Operation 5493 [2/5] (7.25ns)   --->   "%tmp_35_14 = fsub float %index_buf_load_15, %input_buf_load_16" [combined_hls/top.cpp:66]   --->   Operation 5493 'fsub' 'tmp_35_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 627 <SV = 326> <Delay = 7.25>
ST_627 : Operation 5494 [1/5] (7.25ns)   --->   "%tmp_35_14 = fsub float %index_buf_load_15, %input_buf_load_16" [combined_hls/top.cpp:66]   --->   Operation 5494 'fsub' 'tmp_35_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 327> <Delay = 5.70>
ST_628 : Operation 5495 [4/4] (5.70ns)   --->   "%tmp_36_14 = fmul float %tmp_35_14, %tmp_35_14" [combined_hls/top.cpp:67]   --->   Operation 5495 'fmul' 'tmp_36_14' <Predicate = (!tmp_26_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 328> <Delay = 5.70>
ST_629 : Operation 5496 [3/4] (5.70ns)   --->   "%tmp_36_14 = fmul float %tmp_35_14, %tmp_35_14" [combined_hls/top.cpp:67]   --->   Operation 5496 'fmul' 'tmp_36_14' <Predicate = (!tmp_26_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 329> <Delay = 5.70>
ST_630 : Operation 5497 [2/4] (5.70ns)   --->   "%tmp_36_14 = fmul float %tmp_35_14, %tmp_35_14" [combined_hls/top.cpp:67]   --->   Operation 5497 'fmul' 'tmp_36_14' <Predicate = (!tmp_26_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 330> <Delay = 5.70>
ST_631 : Operation 5498 [1/4] (5.70ns)   --->   "%tmp_36_14 = fmul float %tmp_35_14, %tmp_35_14" [combined_hls/top.cpp:67]   --->   Operation 5498 'fmul' 'tmp_36_14' <Predicate = (!tmp_26_14)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 331> <Delay = 7.25>
ST_632 : Operation 5499 [5/5] (7.25ns)   --->   "%sum_2_14 = fadd float %sum_15, %tmp_36_14" [combined_hls/top.cpp:67]   --->   Operation 5499 'fadd' 'sum_2_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 332> <Delay = 7.25>
ST_633 : Operation 5500 [4/5] (7.25ns)   --->   "%sum_2_14 = fadd float %sum_15, %tmp_36_14" [combined_hls/top.cpp:67]   --->   Operation 5500 'fadd' 'sum_2_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 333> <Delay = 7.25>
ST_634 : Operation 5501 [3/5] (7.25ns)   --->   "%sum_2_14 = fadd float %sum_15, %tmp_36_14" [combined_hls/top.cpp:67]   --->   Operation 5501 'fadd' 'sum_2_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 334> <Delay = 7.25>
ST_635 : Operation 5502 [2/5] (7.25ns)   --->   "%sum_2_14 = fadd float %sum_15, %tmp_36_14" [combined_hls/top.cpp:67]   --->   Operation 5502 'fadd' 'sum_2_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 335> <Delay = 7.25>
ST_636 : Operation 5503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5503 'specloopname' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_636 : Operation 5504 [1/1] (0.00ns)   --->   "%tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5504 'specregionbegin' 'tmp_92' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_636 : Operation 5505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5505 'specpipeline' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_636 : Operation 5506 [1/5] (7.25ns)   --->   "%sum_2_14 = fadd float %sum_15, %tmp_36_14" [combined_hls/top.cpp:67]   --->   Operation 5506 'fadd' 'sum_2_14' <Predicate = (!tmp_26_14)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 5507 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_92)" [combined_hls/top.cpp:68]   --->   Operation 5507 'specregionend' 'empty_98' <Predicate = (!tmp_26_14)> <Delay = 0.00>
ST_636 : Operation 5508 [1/1] (0.00ns)   --->   "br label %.preheader23.15" [combined_hls/top.cpp:64]   --->   Operation 5508 'br' <Predicate = (!tmp_26_14)> <Delay = 0.00>

State 637 <SV = 321> <Delay = 5.54>
ST_637 : Operation 5509 [1/1] (5.54ns)   --->   "%tmp_29_14 = fpext float %sum_15 to double" [combined_hls/top.cpp:69]   --->   Operation 5509 'fpext' 'tmp_29_14' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_637 : Operation 5510 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5510 'specregionbegin' 'tmp_91' <Predicate = true> <Delay = 0.00>

State 638 <SV = 322> <Delay = 7.78>
ST_638 : Operation 5511 [6/6] (7.78ns)   --->   "%tmp_30_14 = fmul double %tmp_29_14, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5511 'dmul' 'tmp_30_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 639 <SV = 323> <Delay = 7.78>
ST_639 : Operation 5512 [5/6] (7.78ns)   --->   "%tmp_30_14 = fmul double %tmp_29_14, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5512 'dmul' 'tmp_30_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 324> <Delay = 7.78>
ST_640 : Operation 5513 [4/6] (7.78ns)   --->   "%tmp_30_14 = fmul double %tmp_29_14, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5513 'dmul' 'tmp_30_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 325> <Delay = 7.78>
ST_641 : Operation 5514 [3/6] (7.78ns)   --->   "%tmp_30_14 = fmul double %tmp_29_14, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5514 'dmul' 'tmp_30_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 326> <Delay = 7.78>
ST_642 : Operation 5515 [2/6] (7.78ns)   --->   "%tmp_30_14 = fmul double %tmp_29_14, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5515 'dmul' 'tmp_30_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 643 <SV = 327> <Delay = 7.78>
ST_643 : Operation 5516 [1/6] (7.78ns)   --->   "%tmp_30_14 = fmul double %tmp_29_14, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5516 'dmul' 'tmp_30_14' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 644 <SV = 328> <Delay = 6.50>
ST_644 : Operation 5517 [1/1] (6.50ns)   --->   "%tmp_31_14 = fptrunc double %tmp_30_14 to float" [combined_hls/top.cpp:69]   --->   Operation 5517 'fptrunc' 'tmp_31_14' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 645 <SV = 329> <Delay = 7.68>
ST_645 : Operation 5518 [9/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5518 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 646 <SV = 330> <Delay = 7.68>
ST_646 : Operation 5519 [8/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5519 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 647 <SV = 331> <Delay = 7.68>
ST_647 : Operation 5520 [7/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5520 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 648 <SV = 332> <Delay = 7.68>
ST_648 : Operation 5521 [6/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5521 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 649 <SV = 333> <Delay = 7.68>
ST_649 : Operation 5522 [5/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5522 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 650 <SV = 334> <Delay = 7.68>
ST_650 : Operation 5523 [4/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5523 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 651 <SV = 335> <Delay = 7.68>
ST_651 : Operation 5524 [3/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5524 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 652 <SV = 336> <Delay = 7.68>
ST_652 : Operation 5525 [2/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5525 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 653 <SV = 337> <Delay = 7.68>
ST_653 : Operation 5526 [1/9] (7.68ns)   --->   "%tmp_32_14 = call float @llvm.exp.f32(float %tmp_31_14)" [combined_hls/top.cpp:69]   --->   Operation 5526 'fexp' 'tmp_32_14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 654 <SV = 338> <Delay = 5.91>
ST_654 : Operation 5527 [1/1] (0.00ns)   --->   "%l_idx_load_16 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5527 'load' 'l_idx_load_16' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5528 [1/1] (0.00ns)   --->   "%tmp_33_14 = sext i32 %l_idx_2_13 to i64" [combined_hls/top.cpp:69]   --->   Operation 5528 'sext' 'tmp_33_14' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5529 [1/1] (0.00ns)   --->   "%result_buf_addr_19 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_14" [combined_hls/top.cpp:69]   --->   Operation 5529 'getelementptr' 'result_buf_addr_19' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5530 [1/1] (3.25ns)   --->   "store float %tmp_32_14, float* %result_buf_addr_19, align 4" [combined_hls/top.cpp:69]   --->   Operation 5530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_654 : Operation 5531 [1/1] (2.55ns)   --->   "%l_idx_2_14 = add nsw i32 %l_idx_load_16, 16" [combined_hls/top.cpp:70]   --->   Operation 5531 'add' 'l_idx_2_14' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5532 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_88)" [combined_hls/top.cpp:72]   --->   Operation 5532 'specregionend' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5533 [1/1] (0.97ns)   --->   "%or_cond18 = or i1 %tmp_16_11, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5533 'or' 'or_cond18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5534 [1/1] (0.00ns)   --->   "br i1 %or_cond18, label %._crit_edge.16.preheader, label %..preheader24.backedge_crit_edge815" [combined_hls/top.cpp:54]   --->   Operation 5534 'br' <Predicate = true> <Delay = 0.00>
ST_654 : Operation 5535 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_14, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5535 'store' <Predicate = (!or_cond18)> <Delay = 3.36>
ST_654 : Operation 5536 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5536 'br' <Predicate = (!or_cond18)> <Delay = 0.00>
ST_654 : Operation 5537 [1/1] (1.76ns)   --->   "br label %._crit_edge.16" [combined_hls/top.cpp:57]   --->   Operation 5537 'br' <Predicate = (or_cond18)> <Delay = 1.76>

State 655 <SV = 339> <Delay = 2.74>
ST_655 : Operation 5538 [1/1] (0.00ns)   --->   "%j1_15 = phi i10 [ %j_4_15, %53 ], [ 0, %._crit_edge.16.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5538 'phi' 'j1_15' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5539 [1/1] (1.77ns)   --->   "%exitcond5_15 = icmp eq i10 %j1_15, -240" [combined_hls/top.cpp:57]   --->   Operation 5539 'icmp' 'exitcond5_15' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5540 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5540 'speclooptripcount' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5541 [1/1] (1.73ns)   --->   "%j_4_15 = add i10 %j1_15, 1" [combined_hls/top.cpp:57]   --->   Operation 5541 'add' 'j_4_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5542 [1/1] (0.00ns)   --->   "br i1 %exitcond5_15, label %.preheader23.16.preheader, label %53" [combined_hls/top.cpp:57]   --->   Operation 5542 'br' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5543 [2/2] (0.00ns)   --->   "%empty_106 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5543 'read' 'empty_106' <Predicate = (!exitcond5_15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_655 : Operation 5544 [1/1] (0.00ns)   --->   "%tmp_21_15_cast_cast = zext i10 %j1_15 to i13" [combined_hls/top.cpp:60]   --->   Operation 5544 'zext' 'tmp_21_15_cast_cast' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_655 : Operation 5545 [1/1] (1.67ns)   --->   "%tmp_382 = add i13 %tmp_21_15_cast_cast, -3840" [combined_hls/top.cpp:60]   --->   Operation 5545 'add' 'tmp_382' <Predicate = (!exitcond5_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 340> <Delay = 3.25>
ST_656 : Operation 5546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5546 'specloopname' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5547 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5547 'specregionbegin' 'tmp_93' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5548 'specpipeline' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5549 [1/2] (0.00ns)   --->   "%empty_106 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5549 'read' 'empty_106' <Predicate = (!exitcond5_15)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_656 : Operation 5550 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_116 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_106, 0"   --->   Operation 5550 'extractvalue' 'in_stream_data_V_val_116' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5551 [1/1] (0.00ns)   --->   "%bitcast_15 = bitcast i32 %in_stream_data_V_val_116 to float"   --->   Operation 5551 'bitcast' 'bitcast_15' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5552 [1/1] (0.00ns)   --->   "%tmp_384_cast1 = sext i13 %tmp_382 to i14" [combined_hls/top.cpp:60]   --->   Operation 5552 'sext' 'tmp_384_cast1' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5553 [1/1] (0.00ns)   --->   "%tmp_384_cast = zext i14 %tmp_384_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 5553 'zext' 'tmp_384_cast' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5554 [1/1] (0.00ns)   --->   "%input_buf_addr_34 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_384_cast" [combined_hls/top.cpp:60]   --->   Operation 5554 'getelementptr' 'input_buf_addr_34' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5555 [1/1] (3.25ns)   --->   "store float %bitcast_15, float* %input_buf_addr_34, align 4" [combined_hls/top.cpp:60]   --->   Operation 5555 'store' <Predicate = (!exitcond5_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_656 : Operation 5556 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_93)" [combined_hls/top.cpp:61]   --->   Operation 5556 'specregionend' 'empty_107' <Predicate = (!exitcond5_15)> <Delay = 0.00>
ST_656 : Operation 5557 [1/1] (0.00ns)   --->   "br label %._crit_edge.16" [combined_hls/top.cpp:57]   --->   Operation 5557 'br' <Predicate = (!exitcond5_15)> <Delay = 0.00>

State 657 <SV = 340> <Delay = 1.76>
ST_657 : Operation 5558 [1/1] (1.76ns)   --->   "br label %.preheader23.16" [combined_hls/top.cpp:64]   --->   Operation 5558 'br' <Predicate = true> <Delay = 1.76>

State 658 <SV = 341> <Delay = 4.93>
ST_658 : Operation 5559 [1/1] (0.00ns)   --->   "%q_16 = phi i10 [ %q_1_15, %52 ], [ 0, %.preheader23.16.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5559 'phi' 'q_16' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 5560 [1/1] (0.00ns)   --->   "%sum_16 = phi float [ %sum_2_15, %52 ], [ 0.000000e+00, %.preheader23.16.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5560 'phi' 'sum_16' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 5561 [1/1] (1.77ns)   --->   "%tmp_26_15 = icmp eq i10 %q_16, -240" [combined_hls/top.cpp:64]   --->   Operation 5561 'icmp' 'tmp_26_15' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5562 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5562 'speclooptripcount' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 5563 [1/1] (1.73ns)   --->   "%q_1_15 = add i10 %q_16, 1" [combined_hls/top.cpp:64]   --->   Operation 5563 'add' 'q_1_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5564 [1/1] (0.00ns)   --->   "br i1 %tmp_26_15, label %51, label %52" [combined_hls/top.cpp:64]   --->   Operation 5564 'br' <Predicate = true> <Delay = 0.00>
ST_658 : Operation 5565 [1/1] (0.00ns)   --->   "%tmp_34_15 = zext i10 %q_16 to i64" [combined_hls/top.cpp:66]   --->   Operation 5565 'zext' 'tmp_34_15' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_658 : Operation 5566 [1/1] (0.00ns)   --->   "%tmp_34_15_cast_cast = zext i10 %q_16 to i13" [combined_hls/top.cpp:66]   --->   Operation 5566 'zext' 'tmp_34_15_cast_cast' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_658 : Operation 5567 [1/1] (1.67ns)   --->   "%tmp_383 = add i13 %tmp_34_15_cast_cast, -3840" [combined_hls/top.cpp:66]   --->   Operation 5567 'add' 'tmp_383' <Predicate = (!tmp_26_15)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5568 [1/1] (0.00ns)   --->   "%tmp_385_cast1 = sext i13 %tmp_383 to i14" [combined_hls/top.cpp:66]   --->   Operation 5568 'sext' 'tmp_385_cast1' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_658 : Operation 5569 [1/1] (0.00ns)   --->   "%tmp_385_cast = zext i14 %tmp_385_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 5569 'zext' 'tmp_385_cast' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_658 : Operation 5570 [1/1] (0.00ns)   --->   "%input_buf_addr_35 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_385_cast" [combined_hls/top.cpp:66]   --->   Operation 5570 'getelementptr' 'input_buf_addr_35' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_658 : Operation 5571 [1/1] (0.00ns)   --->   "%index_buf_addr_17 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_15" [combined_hls/top.cpp:66]   --->   Operation 5571 'getelementptr' 'index_buf_addr_17' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_658 : Operation 5572 [2/2] (3.25ns)   --->   "%index_buf_load_16 = load float* %index_buf_addr_17, align 4" [combined_hls/top.cpp:66]   --->   Operation 5572 'load' 'index_buf_load_16' <Predicate = (!tmp_26_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_658 : Operation 5573 [2/2] (3.25ns)   --->   "%input_buf_load_17 = load float* %input_buf_addr_35, align 4" [combined_hls/top.cpp:66]   --->   Operation 5573 'load' 'input_buf_load_17' <Predicate = (!tmp_26_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 659 <SV = 342> <Delay = 3.25>
ST_659 : Operation 5574 [1/2] (3.25ns)   --->   "%index_buf_load_16 = load float* %index_buf_addr_17, align 4" [combined_hls/top.cpp:66]   --->   Operation 5574 'load' 'index_buf_load_16' <Predicate = (!tmp_26_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_659 : Operation 5575 [1/2] (3.25ns)   --->   "%input_buf_load_17 = load float* %input_buf_addr_35, align 4" [combined_hls/top.cpp:66]   --->   Operation 5575 'load' 'input_buf_load_17' <Predicate = (!tmp_26_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 660 <SV = 343> <Delay = 7.25>
ST_660 : Operation 5576 [5/5] (7.25ns)   --->   "%tmp_35_15 = fsub float %index_buf_load_16, %input_buf_load_17" [combined_hls/top.cpp:66]   --->   Operation 5576 'fsub' 'tmp_35_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 344> <Delay = 7.25>
ST_661 : Operation 5577 [4/5] (7.25ns)   --->   "%tmp_35_15 = fsub float %index_buf_load_16, %input_buf_load_17" [combined_hls/top.cpp:66]   --->   Operation 5577 'fsub' 'tmp_35_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 345> <Delay = 7.25>
ST_662 : Operation 5578 [3/5] (7.25ns)   --->   "%tmp_35_15 = fsub float %index_buf_load_16, %input_buf_load_17" [combined_hls/top.cpp:66]   --->   Operation 5578 'fsub' 'tmp_35_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 663 <SV = 346> <Delay = 7.25>
ST_663 : Operation 5579 [2/5] (7.25ns)   --->   "%tmp_35_15 = fsub float %index_buf_load_16, %input_buf_load_17" [combined_hls/top.cpp:66]   --->   Operation 5579 'fsub' 'tmp_35_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 347> <Delay = 7.25>
ST_664 : Operation 5580 [1/5] (7.25ns)   --->   "%tmp_35_15 = fsub float %index_buf_load_16, %input_buf_load_17" [combined_hls/top.cpp:66]   --->   Operation 5580 'fsub' 'tmp_35_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 348> <Delay = 5.70>
ST_665 : Operation 5581 [4/4] (5.70ns)   --->   "%tmp_36_15 = fmul float %tmp_35_15, %tmp_35_15" [combined_hls/top.cpp:67]   --->   Operation 5581 'fmul' 'tmp_36_15' <Predicate = (!tmp_26_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 349> <Delay = 5.70>
ST_666 : Operation 5582 [3/4] (5.70ns)   --->   "%tmp_36_15 = fmul float %tmp_35_15, %tmp_35_15" [combined_hls/top.cpp:67]   --->   Operation 5582 'fmul' 'tmp_36_15' <Predicate = (!tmp_26_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 667 <SV = 350> <Delay = 5.70>
ST_667 : Operation 5583 [2/4] (5.70ns)   --->   "%tmp_36_15 = fmul float %tmp_35_15, %tmp_35_15" [combined_hls/top.cpp:67]   --->   Operation 5583 'fmul' 'tmp_36_15' <Predicate = (!tmp_26_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 351> <Delay = 5.70>
ST_668 : Operation 5584 [1/4] (5.70ns)   --->   "%tmp_36_15 = fmul float %tmp_35_15, %tmp_35_15" [combined_hls/top.cpp:67]   --->   Operation 5584 'fmul' 'tmp_36_15' <Predicate = (!tmp_26_15)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 352> <Delay = 7.25>
ST_669 : Operation 5585 [5/5] (7.25ns)   --->   "%sum_2_15 = fadd float %sum_16, %tmp_36_15" [combined_hls/top.cpp:67]   --->   Operation 5585 'fadd' 'sum_2_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 353> <Delay = 7.25>
ST_670 : Operation 5586 [4/5] (7.25ns)   --->   "%sum_2_15 = fadd float %sum_16, %tmp_36_15" [combined_hls/top.cpp:67]   --->   Operation 5586 'fadd' 'sum_2_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 671 <SV = 354> <Delay = 7.25>
ST_671 : Operation 5587 [3/5] (7.25ns)   --->   "%sum_2_15 = fadd float %sum_16, %tmp_36_15" [combined_hls/top.cpp:67]   --->   Operation 5587 'fadd' 'sum_2_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 355> <Delay = 7.25>
ST_672 : Operation 5588 [2/5] (7.25ns)   --->   "%sum_2_15 = fadd float %sum_16, %tmp_36_15" [combined_hls/top.cpp:67]   --->   Operation 5588 'fadd' 'sum_2_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 356> <Delay = 7.25>
ST_673 : Operation 5589 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5589 'specloopname' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_673 : Operation 5590 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5590 'specregionbegin' 'tmp_95' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_673 : Operation 5591 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5591 'specpipeline' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_673 : Operation 5592 [1/5] (7.25ns)   --->   "%sum_2_15 = fadd float %sum_16, %tmp_36_15" [combined_hls/top.cpp:67]   --->   Operation 5592 'fadd' 'sum_2_15' <Predicate = (!tmp_26_15)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 5593 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_95)" [combined_hls/top.cpp:68]   --->   Operation 5593 'specregionend' 'empty_104' <Predicate = (!tmp_26_15)> <Delay = 0.00>
ST_673 : Operation 5594 [1/1] (0.00ns)   --->   "br label %.preheader23.16" [combined_hls/top.cpp:64]   --->   Operation 5594 'br' <Predicate = (!tmp_26_15)> <Delay = 0.00>

State 674 <SV = 342> <Delay = 5.54>
ST_674 : Operation 5595 [1/1] (5.54ns)   --->   "%tmp_29_15 = fpext float %sum_16 to double" [combined_hls/top.cpp:69]   --->   Operation 5595 'fpext' 'tmp_29_15' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 675 <SV = 343> <Delay = 7.78>
ST_675 : Operation 5596 [6/6] (7.78ns)   --->   "%tmp_30_15 = fmul double %tmp_29_15, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5596 'dmul' 'tmp_30_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 344> <Delay = 7.78>
ST_676 : Operation 5597 [5/6] (7.78ns)   --->   "%tmp_30_15 = fmul double %tmp_29_15, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5597 'dmul' 'tmp_30_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 345> <Delay = 7.78>
ST_677 : Operation 5598 [4/6] (7.78ns)   --->   "%tmp_30_15 = fmul double %tmp_29_15, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5598 'dmul' 'tmp_30_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 346> <Delay = 7.78>
ST_678 : Operation 5599 [3/6] (7.78ns)   --->   "%tmp_30_15 = fmul double %tmp_29_15, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5599 'dmul' 'tmp_30_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 679 <SV = 347> <Delay = 7.78>
ST_679 : Operation 5600 [2/6] (7.78ns)   --->   "%tmp_30_15 = fmul double %tmp_29_15, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5600 'dmul' 'tmp_30_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 348> <Delay = 7.78>
ST_680 : Operation 5601 [1/6] (7.78ns)   --->   "%tmp_30_15 = fmul double %tmp_29_15, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5601 'dmul' 'tmp_30_15' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 349> <Delay = 6.50>
ST_681 : Operation 5602 [1/1] (6.50ns)   --->   "%tmp_31_15 = fptrunc double %tmp_30_15 to float" [combined_hls/top.cpp:69]   --->   Operation 5602 'fptrunc' 'tmp_31_15' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 682 <SV = 350> <Delay = 7.68>
ST_682 : Operation 5603 [9/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5603 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 683 <SV = 351> <Delay = 7.68>
ST_683 : Operation 5604 [8/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5604 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 684 <SV = 352> <Delay = 7.68>
ST_684 : Operation 5605 [7/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5605 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 685 <SV = 353> <Delay = 7.68>
ST_685 : Operation 5606 [6/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5606 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 686 <SV = 354> <Delay = 7.68>
ST_686 : Operation 5607 [5/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5607 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 687 <SV = 355> <Delay = 7.68>
ST_687 : Operation 5608 [4/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5608 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 688 <SV = 356> <Delay = 7.68>
ST_688 : Operation 5609 [3/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5609 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 689 <SV = 357> <Delay = 7.68>
ST_689 : Operation 5610 [2/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5610 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 690 <SV = 358> <Delay = 7.68>
ST_690 : Operation 5611 [1/9] (7.68ns)   --->   "%tmp_32_15 = call float @llvm.exp.f32(float %tmp_31_15)" [combined_hls/top.cpp:69]   --->   Operation 5611 'fexp' 'tmp_32_15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 691 <SV = 359> <Delay = 5.91>
ST_691 : Operation 5612 [1/1] (0.00ns)   --->   "%l_idx_load_17 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5612 'load' 'l_idx_load_17' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5613 [1/1] (0.00ns)   --->   "%tmp_33_15 = sext i32 %l_idx_2_14 to i64" [combined_hls/top.cpp:69]   --->   Operation 5613 'sext' 'tmp_33_15' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5614 [1/1] (0.00ns)   --->   "%result_buf_addr_20 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_15" [combined_hls/top.cpp:69]   --->   Operation 5614 'getelementptr' 'result_buf_addr_20' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5615 [1/1] (3.25ns)   --->   "store float %tmp_32_15, float* %result_buf_addr_20, align 4" [combined_hls/top.cpp:69]   --->   Operation 5615 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_691 : Operation 5616 [1/1] (2.55ns)   --->   "%l_idx_2_15 = add nsw i32 %l_idx_load_17, 17" [combined_hls/top.cpp:70]   --->   Operation 5616 'add' 'l_idx_2_15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5617 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_91)" [combined_hls/top.cpp:72]   --->   Operation 5617 'specregionend' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5618 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5618 'specregionbegin' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5619 [1/1] (0.97ns)   --->   "%or_cond19 = or i1 %tmp_16_12, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5619 'or' 'or_cond19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5620 [1/1] (0.00ns)   --->   "br i1 %or_cond19, label %._crit_edge.17.preheader, label %..preheader24.backedge_crit_edge816" [combined_hls/top.cpp:54]   --->   Operation 5620 'br' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5621 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_15, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5621 'store' <Predicate = (!or_cond19)> <Delay = 3.36>
ST_691 : Operation 5622 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5622 'br' <Predicate = (!or_cond19)> <Delay = 0.00>
ST_691 : Operation 5623 [1/1] (1.76ns)   --->   "br label %._crit_edge.17" [combined_hls/top.cpp:57]   --->   Operation 5623 'br' <Predicate = (or_cond19)> <Delay = 1.76>

State 692 <SV = 360> <Delay = 2.74>
ST_692 : Operation 5624 [1/1] (0.00ns)   --->   "%j1_16 = phi i10 [ %j_4_16, %56 ], [ 0, %._crit_edge.17.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5624 'phi' 'j1_16' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5625 [1/1] (1.77ns)   --->   "%exitcond5_16 = icmp eq i10 %j1_16, -240" [combined_hls/top.cpp:57]   --->   Operation 5625 'icmp' 'exitcond5_16' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5626 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5626 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5627 [1/1] (1.73ns)   --->   "%j_4_16 = add i10 %j1_16, 1" [combined_hls/top.cpp:57]   --->   Operation 5627 'add' 'j_4_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5628 [1/1] (0.00ns)   --->   "br i1 %exitcond5_16, label %.preheader23.17.preheader, label %56" [combined_hls/top.cpp:57]   --->   Operation 5628 'br' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5629 [2/2] (0.00ns)   --->   "%empty_112 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5629 'read' 'empty_112' <Predicate = (!exitcond5_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_692 : Operation 5630 [1/1] (0.00ns)   --->   "%tmp_21_16_cast_cast = zext i10 %j1_16 to i13" [combined_hls/top.cpp:60]   --->   Operation 5630 'zext' 'tmp_21_16_cast_cast' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_692 : Operation 5631 [1/1] (1.67ns)   --->   "%tmp_384 = add i13 %tmp_21_16_cast_cast, -3056" [combined_hls/top.cpp:60]   --->   Operation 5631 'add' 'tmp_384' <Predicate = (!exitcond5_16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 361> <Delay = 3.25>
ST_693 : Operation 5632 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5632 'specloopname' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5633 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5633 'specregionbegin' 'tmp_96' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5634 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5634 'specpipeline' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5635 [1/2] (0.00ns)   --->   "%empty_112 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5635 'read' 'empty_112' <Predicate = (!exitcond5_16)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_693 : Operation 5636 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_117 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_112, 0"   --->   Operation 5636 'extractvalue' 'in_stream_data_V_val_117' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5637 [1/1] (0.00ns)   --->   "%bitcast_16 = bitcast i32 %in_stream_data_V_val_117 to float"   --->   Operation 5637 'bitcast' 'bitcast_16' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5638 [1/1] (0.00ns)   --->   "%tmp_386_cast1 = sext i13 %tmp_384 to i14" [combined_hls/top.cpp:60]   --->   Operation 5638 'sext' 'tmp_386_cast1' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5639 [1/1] (0.00ns)   --->   "%tmp_386_cast = zext i14 %tmp_386_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 5639 'zext' 'tmp_386_cast' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5640 [1/1] (0.00ns)   --->   "%input_buf_addr_36 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_386_cast" [combined_hls/top.cpp:60]   --->   Operation 5640 'getelementptr' 'input_buf_addr_36' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5641 [1/1] (3.25ns)   --->   "store float %bitcast_16, float* %input_buf_addr_36, align 4" [combined_hls/top.cpp:60]   --->   Operation 5641 'store' <Predicate = (!exitcond5_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_693 : Operation 5642 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_96)" [combined_hls/top.cpp:61]   --->   Operation 5642 'specregionend' 'empty_113' <Predicate = (!exitcond5_16)> <Delay = 0.00>
ST_693 : Operation 5643 [1/1] (0.00ns)   --->   "br label %._crit_edge.17" [combined_hls/top.cpp:57]   --->   Operation 5643 'br' <Predicate = (!exitcond5_16)> <Delay = 0.00>

State 694 <SV = 361> <Delay = 1.76>
ST_694 : Operation 5644 [1/1] (1.76ns)   --->   "br label %.preheader23.17" [combined_hls/top.cpp:64]   --->   Operation 5644 'br' <Predicate = true> <Delay = 1.76>

State 695 <SV = 362> <Delay = 4.93>
ST_695 : Operation 5645 [1/1] (0.00ns)   --->   "%q_17 = phi i10 [ %q_1_16, %55 ], [ 0, %.preheader23.17.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5645 'phi' 'q_17' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 5646 [1/1] (0.00ns)   --->   "%sum_17 = phi float [ %sum_2_16, %55 ], [ 0.000000e+00, %.preheader23.17.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5646 'phi' 'sum_17' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 5647 [1/1] (1.77ns)   --->   "%tmp_26_16 = icmp eq i10 %q_17, -240" [combined_hls/top.cpp:64]   --->   Operation 5647 'icmp' 'tmp_26_16' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 5648 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5648 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 5649 [1/1] (1.73ns)   --->   "%q_1_16 = add i10 %q_17, 1" [combined_hls/top.cpp:64]   --->   Operation 5649 'add' 'q_1_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 5650 [1/1] (0.00ns)   --->   "br i1 %tmp_26_16, label %54, label %55" [combined_hls/top.cpp:64]   --->   Operation 5650 'br' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 5651 [1/1] (0.00ns)   --->   "%tmp_34_16 = zext i10 %q_17 to i64" [combined_hls/top.cpp:66]   --->   Operation 5651 'zext' 'tmp_34_16' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_695 : Operation 5652 [1/1] (0.00ns)   --->   "%tmp_34_16_cast_cast = zext i10 %q_17 to i13" [combined_hls/top.cpp:66]   --->   Operation 5652 'zext' 'tmp_34_16_cast_cast' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_695 : Operation 5653 [1/1] (1.67ns)   --->   "%tmp_385 = add i13 %tmp_34_16_cast_cast, -3056" [combined_hls/top.cpp:66]   --->   Operation 5653 'add' 'tmp_385' <Predicate = (!tmp_26_16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 5654 [1/1] (0.00ns)   --->   "%tmp_387_cast1 = sext i13 %tmp_385 to i14" [combined_hls/top.cpp:66]   --->   Operation 5654 'sext' 'tmp_387_cast1' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_695 : Operation 5655 [1/1] (0.00ns)   --->   "%tmp_387_cast = zext i14 %tmp_387_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 5655 'zext' 'tmp_387_cast' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_695 : Operation 5656 [1/1] (0.00ns)   --->   "%input_buf_addr_37 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_387_cast" [combined_hls/top.cpp:66]   --->   Operation 5656 'getelementptr' 'input_buf_addr_37' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_695 : Operation 5657 [1/1] (0.00ns)   --->   "%index_buf_addr_18 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_16" [combined_hls/top.cpp:66]   --->   Operation 5657 'getelementptr' 'index_buf_addr_18' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_695 : Operation 5658 [2/2] (3.25ns)   --->   "%index_buf_load_17 = load float* %index_buf_addr_18, align 4" [combined_hls/top.cpp:66]   --->   Operation 5658 'load' 'index_buf_load_17' <Predicate = (!tmp_26_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_695 : Operation 5659 [2/2] (3.25ns)   --->   "%input_buf_load_18 = load float* %input_buf_addr_37, align 4" [combined_hls/top.cpp:66]   --->   Operation 5659 'load' 'input_buf_load_18' <Predicate = (!tmp_26_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 696 <SV = 363> <Delay = 3.25>
ST_696 : Operation 5660 [1/2] (3.25ns)   --->   "%index_buf_load_17 = load float* %index_buf_addr_18, align 4" [combined_hls/top.cpp:66]   --->   Operation 5660 'load' 'index_buf_load_17' <Predicate = (!tmp_26_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_696 : Operation 5661 [1/2] (3.25ns)   --->   "%input_buf_load_18 = load float* %input_buf_addr_37, align 4" [combined_hls/top.cpp:66]   --->   Operation 5661 'load' 'input_buf_load_18' <Predicate = (!tmp_26_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 697 <SV = 364> <Delay = 7.25>
ST_697 : Operation 5662 [5/5] (7.25ns)   --->   "%tmp_35_16 = fsub float %index_buf_load_17, %input_buf_load_18" [combined_hls/top.cpp:66]   --->   Operation 5662 'fsub' 'tmp_35_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 365> <Delay = 7.25>
ST_698 : Operation 5663 [4/5] (7.25ns)   --->   "%tmp_35_16 = fsub float %index_buf_load_17, %input_buf_load_18" [combined_hls/top.cpp:66]   --->   Operation 5663 'fsub' 'tmp_35_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 699 <SV = 366> <Delay = 7.25>
ST_699 : Operation 5664 [3/5] (7.25ns)   --->   "%tmp_35_16 = fsub float %index_buf_load_17, %input_buf_load_18" [combined_hls/top.cpp:66]   --->   Operation 5664 'fsub' 'tmp_35_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 367> <Delay = 7.25>
ST_700 : Operation 5665 [2/5] (7.25ns)   --->   "%tmp_35_16 = fsub float %index_buf_load_17, %input_buf_load_18" [combined_hls/top.cpp:66]   --->   Operation 5665 'fsub' 'tmp_35_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 368> <Delay = 7.25>
ST_701 : Operation 5666 [1/5] (7.25ns)   --->   "%tmp_35_16 = fsub float %index_buf_load_17, %input_buf_load_18" [combined_hls/top.cpp:66]   --->   Operation 5666 'fsub' 'tmp_35_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 369> <Delay = 5.70>
ST_702 : Operation 5667 [4/4] (5.70ns)   --->   "%tmp_36_16 = fmul float %tmp_35_16, %tmp_35_16" [combined_hls/top.cpp:67]   --->   Operation 5667 'fmul' 'tmp_36_16' <Predicate = (!tmp_26_16)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 703 <SV = 370> <Delay = 5.70>
ST_703 : Operation 5668 [3/4] (5.70ns)   --->   "%tmp_36_16 = fmul float %tmp_35_16, %tmp_35_16" [combined_hls/top.cpp:67]   --->   Operation 5668 'fmul' 'tmp_36_16' <Predicate = (!tmp_26_16)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 371> <Delay = 5.70>
ST_704 : Operation 5669 [2/4] (5.70ns)   --->   "%tmp_36_16 = fmul float %tmp_35_16, %tmp_35_16" [combined_hls/top.cpp:67]   --->   Operation 5669 'fmul' 'tmp_36_16' <Predicate = (!tmp_26_16)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 372> <Delay = 5.70>
ST_705 : Operation 5670 [1/4] (5.70ns)   --->   "%tmp_36_16 = fmul float %tmp_35_16, %tmp_35_16" [combined_hls/top.cpp:67]   --->   Operation 5670 'fmul' 'tmp_36_16' <Predicate = (!tmp_26_16)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 373> <Delay = 7.25>
ST_706 : Operation 5671 [5/5] (7.25ns)   --->   "%sum_2_16 = fadd float %sum_17, %tmp_36_16" [combined_hls/top.cpp:67]   --->   Operation 5671 'fadd' 'sum_2_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 374> <Delay = 7.25>
ST_707 : Operation 5672 [4/5] (7.25ns)   --->   "%sum_2_16 = fadd float %sum_17, %tmp_36_16" [combined_hls/top.cpp:67]   --->   Operation 5672 'fadd' 'sum_2_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 375> <Delay = 7.25>
ST_708 : Operation 5673 [3/5] (7.25ns)   --->   "%sum_2_16 = fadd float %sum_17, %tmp_36_16" [combined_hls/top.cpp:67]   --->   Operation 5673 'fadd' 'sum_2_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 376> <Delay = 7.25>
ST_709 : Operation 5674 [2/5] (7.25ns)   --->   "%sum_2_16 = fadd float %sum_17, %tmp_36_16" [combined_hls/top.cpp:67]   --->   Operation 5674 'fadd' 'sum_2_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 377> <Delay = 7.25>
ST_710 : Operation 5675 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5675 'specloopname' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_710 : Operation 5676 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5676 'specregionbegin' 'tmp_98' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_710 : Operation 5677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5677 'specpipeline' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_710 : Operation 5678 [1/5] (7.25ns)   --->   "%sum_2_16 = fadd float %sum_17, %tmp_36_16" [combined_hls/top.cpp:67]   --->   Operation 5678 'fadd' 'sum_2_16' <Predicate = (!tmp_26_16)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 5679 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_98)" [combined_hls/top.cpp:68]   --->   Operation 5679 'specregionend' 'empty_110' <Predicate = (!tmp_26_16)> <Delay = 0.00>
ST_710 : Operation 5680 [1/1] (0.00ns)   --->   "br label %.preheader23.17" [combined_hls/top.cpp:64]   --->   Operation 5680 'br' <Predicate = (!tmp_26_16)> <Delay = 0.00>

State 711 <SV = 363> <Delay = 5.54>
ST_711 : Operation 5681 [1/1] (5.54ns)   --->   "%tmp_29_16 = fpext float %sum_17 to double" [combined_hls/top.cpp:69]   --->   Operation 5681 'fpext' 'tmp_29_16' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_711 : Operation 5682 [1/1] (0.00ns)   --->   "%tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5682 'specregionbegin' 'tmp_97' <Predicate = true> <Delay = 0.00>

State 712 <SV = 364> <Delay = 7.78>
ST_712 : Operation 5683 [6/6] (7.78ns)   --->   "%tmp_30_16 = fmul double %tmp_29_16, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5683 'dmul' 'tmp_30_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 365> <Delay = 7.78>
ST_713 : Operation 5684 [5/6] (7.78ns)   --->   "%tmp_30_16 = fmul double %tmp_29_16, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5684 'dmul' 'tmp_30_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 366> <Delay = 7.78>
ST_714 : Operation 5685 [4/6] (7.78ns)   --->   "%tmp_30_16 = fmul double %tmp_29_16, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5685 'dmul' 'tmp_30_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 715 <SV = 367> <Delay = 7.78>
ST_715 : Operation 5686 [3/6] (7.78ns)   --->   "%tmp_30_16 = fmul double %tmp_29_16, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5686 'dmul' 'tmp_30_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 368> <Delay = 7.78>
ST_716 : Operation 5687 [2/6] (7.78ns)   --->   "%tmp_30_16 = fmul double %tmp_29_16, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5687 'dmul' 'tmp_30_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 369> <Delay = 7.78>
ST_717 : Operation 5688 [1/6] (7.78ns)   --->   "%tmp_30_16 = fmul double %tmp_29_16, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5688 'dmul' 'tmp_30_16' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 370> <Delay = 6.50>
ST_718 : Operation 5689 [1/1] (6.50ns)   --->   "%tmp_31_16 = fptrunc double %tmp_30_16 to float" [combined_hls/top.cpp:69]   --->   Operation 5689 'fptrunc' 'tmp_31_16' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 719 <SV = 371> <Delay = 7.68>
ST_719 : Operation 5690 [9/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5690 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 720 <SV = 372> <Delay = 7.68>
ST_720 : Operation 5691 [8/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5691 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 721 <SV = 373> <Delay = 7.68>
ST_721 : Operation 5692 [7/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5692 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 722 <SV = 374> <Delay = 7.68>
ST_722 : Operation 5693 [6/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5693 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 723 <SV = 375> <Delay = 7.68>
ST_723 : Operation 5694 [5/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5694 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 724 <SV = 376> <Delay = 7.68>
ST_724 : Operation 5695 [4/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5695 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 725 <SV = 377> <Delay = 7.68>
ST_725 : Operation 5696 [3/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5696 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 726 <SV = 378> <Delay = 7.68>
ST_726 : Operation 5697 [2/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5697 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 727 <SV = 379> <Delay = 7.68>
ST_727 : Operation 5698 [1/9] (7.68ns)   --->   "%tmp_32_16 = call float @llvm.exp.f32(float %tmp_31_16)" [combined_hls/top.cpp:69]   --->   Operation 5698 'fexp' 'tmp_32_16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 728 <SV = 380> <Delay = 5.91>
ST_728 : Operation 5699 [1/1] (0.00ns)   --->   "%l_idx_load_18 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5699 'load' 'l_idx_load_18' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 5700 [1/1] (0.00ns)   --->   "%tmp_33_16 = sext i32 %l_idx_2_15 to i64" [combined_hls/top.cpp:69]   --->   Operation 5700 'sext' 'tmp_33_16' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 5701 [1/1] (0.00ns)   --->   "%result_buf_addr_21 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_16" [combined_hls/top.cpp:69]   --->   Operation 5701 'getelementptr' 'result_buf_addr_21' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 5702 [1/1] (3.25ns)   --->   "store float %tmp_32_16, float* %result_buf_addr_21, align 4" [combined_hls/top.cpp:69]   --->   Operation 5702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_728 : Operation 5703 [1/1] (2.55ns)   --->   "%l_idx_2_16 = add nsw i32 %l_idx_load_18, 18" [combined_hls/top.cpp:70]   --->   Operation 5703 'add' 'l_idx_2_16' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 5704 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_94)" [combined_hls/top.cpp:72]   --->   Operation 5704 'specregionend' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 5705 [1/1] (0.97ns)   --->   "%or_cond20 = or i1 %tmp_16_13, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5705 'or' 'or_cond20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_728 : Operation 5706 [1/1] (0.00ns)   --->   "br i1 %or_cond20, label %._crit_edge.18.preheader, label %..preheader24.backedge_crit_edge817" [combined_hls/top.cpp:54]   --->   Operation 5706 'br' <Predicate = true> <Delay = 0.00>
ST_728 : Operation 5707 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_16, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5707 'store' <Predicate = (!or_cond20)> <Delay = 3.36>
ST_728 : Operation 5708 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5708 'br' <Predicate = (!or_cond20)> <Delay = 0.00>
ST_728 : Operation 5709 [1/1] (1.76ns)   --->   "br label %._crit_edge.18" [combined_hls/top.cpp:57]   --->   Operation 5709 'br' <Predicate = (or_cond20)> <Delay = 1.76>

State 729 <SV = 381> <Delay = 2.74>
ST_729 : Operation 5710 [1/1] (0.00ns)   --->   "%j1_17 = phi i10 [ %j_4_17, %59 ], [ 0, %._crit_edge.18.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5710 'phi' 'j1_17' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 5711 [1/1] (1.77ns)   --->   "%exitcond5_17 = icmp eq i10 %j1_17, -240" [combined_hls/top.cpp:57]   --->   Operation 5711 'icmp' 'exitcond5_17' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 5712 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5712 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 5713 [1/1] (1.73ns)   --->   "%j_4_17 = add i10 %j1_17, 1" [combined_hls/top.cpp:57]   --->   Operation 5713 'add' 'j_4_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_729 : Operation 5714 [1/1] (0.00ns)   --->   "br i1 %exitcond5_17, label %.preheader23.18.preheader, label %59" [combined_hls/top.cpp:57]   --->   Operation 5714 'br' <Predicate = true> <Delay = 0.00>
ST_729 : Operation 5715 [2/2] (0.00ns)   --->   "%empty_118 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5715 'read' 'empty_118' <Predicate = (!exitcond5_17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_729 : Operation 5716 [1/1] (0.00ns)   --->   "%tmp_21_17_cast_cast = zext i10 %j1_17 to i13" [combined_hls/top.cpp:60]   --->   Operation 5716 'zext' 'tmp_21_17_cast_cast' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_729 : Operation 5717 [1/1] (1.67ns)   --->   "%tmp_386 = add i13 %tmp_21_17_cast_cast, -2272" [combined_hls/top.cpp:60]   --->   Operation 5717 'add' 'tmp_386' <Predicate = (!exitcond5_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 382> <Delay = 3.25>
ST_730 : Operation 5718 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5718 'specloopname' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5719 [1/1] (0.00ns)   --->   "%tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5719 'specregionbegin' 'tmp_99' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5720 'specpipeline' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5721 [1/2] (0.00ns)   --->   "%empty_118 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5721 'read' 'empty_118' <Predicate = (!exitcond5_17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_730 : Operation 5722 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_118 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_118, 0"   --->   Operation 5722 'extractvalue' 'in_stream_data_V_val_118' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5723 [1/1] (0.00ns)   --->   "%bitcast_17 = bitcast i32 %in_stream_data_V_val_118 to float"   --->   Operation 5723 'bitcast' 'bitcast_17' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5724 [1/1] (0.00ns)   --->   "%tmp_388_cast1 = sext i13 %tmp_386 to i14" [combined_hls/top.cpp:60]   --->   Operation 5724 'sext' 'tmp_388_cast1' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5725 [1/1] (0.00ns)   --->   "%tmp_388_cast = zext i14 %tmp_388_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 5725 'zext' 'tmp_388_cast' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5726 [1/1] (0.00ns)   --->   "%input_buf_addr_38 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_388_cast" [combined_hls/top.cpp:60]   --->   Operation 5726 'getelementptr' 'input_buf_addr_38' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5727 [1/1] (3.25ns)   --->   "store float %bitcast_17, float* %input_buf_addr_38, align 4" [combined_hls/top.cpp:60]   --->   Operation 5727 'store' <Predicate = (!exitcond5_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_730 : Operation 5728 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_99)" [combined_hls/top.cpp:61]   --->   Operation 5728 'specregionend' 'empty_119' <Predicate = (!exitcond5_17)> <Delay = 0.00>
ST_730 : Operation 5729 [1/1] (0.00ns)   --->   "br label %._crit_edge.18" [combined_hls/top.cpp:57]   --->   Operation 5729 'br' <Predicate = (!exitcond5_17)> <Delay = 0.00>

State 731 <SV = 382> <Delay = 1.76>
ST_731 : Operation 5730 [1/1] (1.76ns)   --->   "br label %.preheader23.18" [combined_hls/top.cpp:64]   --->   Operation 5730 'br' <Predicate = true> <Delay = 1.76>

State 732 <SV = 383> <Delay = 4.93>
ST_732 : Operation 5731 [1/1] (0.00ns)   --->   "%q_18 = phi i10 [ %q_1_17, %58 ], [ 0, %.preheader23.18.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5731 'phi' 'q_18' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 5732 [1/1] (0.00ns)   --->   "%sum_18 = phi float [ %sum_2_17, %58 ], [ 0.000000e+00, %.preheader23.18.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5732 'phi' 'sum_18' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 5733 [1/1] (1.77ns)   --->   "%tmp_26_17 = icmp eq i10 %q_18, -240" [combined_hls/top.cpp:64]   --->   Operation 5733 'icmp' 'tmp_26_17' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 5734 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5734 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 5735 [1/1] (1.73ns)   --->   "%q_1_17 = add i10 %q_18, 1" [combined_hls/top.cpp:64]   --->   Operation 5735 'add' 'q_1_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 5736 [1/1] (0.00ns)   --->   "br i1 %tmp_26_17, label %57, label %58" [combined_hls/top.cpp:64]   --->   Operation 5736 'br' <Predicate = true> <Delay = 0.00>
ST_732 : Operation 5737 [1/1] (0.00ns)   --->   "%tmp_34_17 = zext i10 %q_18 to i64" [combined_hls/top.cpp:66]   --->   Operation 5737 'zext' 'tmp_34_17' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_732 : Operation 5738 [1/1] (0.00ns)   --->   "%tmp_34_17_cast_cast = zext i10 %q_18 to i13" [combined_hls/top.cpp:66]   --->   Operation 5738 'zext' 'tmp_34_17_cast_cast' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_732 : Operation 5739 [1/1] (1.67ns)   --->   "%tmp_387 = add i13 %tmp_34_17_cast_cast, -2272" [combined_hls/top.cpp:66]   --->   Operation 5739 'add' 'tmp_387' <Predicate = (!tmp_26_17)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_732 : Operation 5740 [1/1] (0.00ns)   --->   "%tmp_389_cast1 = sext i13 %tmp_387 to i14" [combined_hls/top.cpp:66]   --->   Operation 5740 'sext' 'tmp_389_cast1' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_732 : Operation 5741 [1/1] (0.00ns)   --->   "%tmp_389_cast = zext i14 %tmp_389_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 5741 'zext' 'tmp_389_cast' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_732 : Operation 5742 [1/1] (0.00ns)   --->   "%input_buf_addr_39 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_389_cast" [combined_hls/top.cpp:66]   --->   Operation 5742 'getelementptr' 'input_buf_addr_39' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_732 : Operation 5743 [1/1] (0.00ns)   --->   "%index_buf_addr_19 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_17" [combined_hls/top.cpp:66]   --->   Operation 5743 'getelementptr' 'index_buf_addr_19' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_732 : Operation 5744 [2/2] (3.25ns)   --->   "%index_buf_load_18 = load float* %index_buf_addr_19, align 4" [combined_hls/top.cpp:66]   --->   Operation 5744 'load' 'index_buf_load_18' <Predicate = (!tmp_26_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_732 : Operation 5745 [2/2] (3.25ns)   --->   "%input_buf_load_19 = load float* %input_buf_addr_39, align 4" [combined_hls/top.cpp:66]   --->   Operation 5745 'load' 'input_buf_load_19' <Predicate = (!tmp_26_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 733 <SV = 384> <Delay = 3.25>
ST_733 : Operation 5746 [1/2] (3.25ns)   --->   "%index_buf_load_18 = load float* %index_buf_addr_19, align 4" [combined_hls/top.cpp:66]   --->   Operation 5746 'load' 'index_buf_load_18' <Predicate = (!tmp_26_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_733 : Operation 5747 [1/2] (3.25ns)   --->   "%input_buf_load_19 = load float* %input_buf_addr_39, align 4" [combined_hls/top.cpp:66]   --->   Operation 5747 'load' 'input_buf_load_19' <Predicate = (!tmp_26_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 734 <SV = 385> <Delay = 7.25>
ST_734 : Operation 5748 [5/5] (7.25ns)   --->   "%tmp_35_17 = fsub float %index_buf_load_18, %input_buf_load_19" [combined_hls/top.cpp:66]   --->   Operation 5748 'fsub' 'tmp_35_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 735 <SV = 386> <Delay = 7.25>
ST_735 : Operation 5749 [4/5] (7.25ns)   --->   "%tmp_35_17 = fsub float %index_buf_load_18, %input_buf_load_19" [combined_hls/top.cpp:66]   --->   Operation 5749 'fsub' 'tmp_35_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 387> <Delay = 7.25>
ST_736 : Operation 5750 [3/5] (7.25ns)   --->   "%tmp_35_17 = fsub float %index_buf_load_18, %input_buf_load_19" [combined_hls/top.cpp:66]   --->   Operation 5750 'fsub' 'tmp_35_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 388> <Delay = 7.25>
ST_737 : Operation 5751 [2/5] (7.25ns)   --->   "%tmp_35_17 = fsub float %index_buf_load_18, %input_buf_load_19" [combined_hls/top.cpp:66]   --->   Operation 5751 'fsub' 'tmp_35_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 389> <Delay = 7.25>
ST_738 : Operation 5752 [1/5] (7.25ns)   --->   "%tmp_35_17 = fsub float %index_buf_load_18, %input_buf_load_19" [combined_hls/top.cpp:66]   --->   Operation 5752 'fsub' 'tmp_35_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 739 <SV = 390> <Delay = 5.70>
ST_739 : Operation 5753 [4/4] (5.70ns)   --->   "%tmp_36_17 = fmul float %tmp_35_17, %tmp_35_17" [combined_hls/top.cpp:67]   --->   Operation 5753 'fmul' 'tmp_36_17' <Predicate = (!tmp_26_17)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 391> <Delay = 5.70>
ST_740 : Operation 5754 [3/4] (5.70ns)   --->   "%tmp_36_17 = fmul float %tmp_35_17, %tmp_35_17" [combined_hls/top.cpp:67]   --->   Operation 5754 'fmul' 'tmp_36_17' <Predicate = (!tmp_26_17)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 392> <Delay = 5.70>
ST_741 : Operation 5755 [2/4] (5.70ns)   --->   "%tmp_36_17 = fmul float %tmp_35_17, %tmp_35_17" [combined_hls/top.cpp:67]   --->   Operation 5755 'fmul' 'tmp_36_17' <Predicate = (!tmp_26_17)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 393> <Delay = 5.70>
ST_742 : Operation 5756 [1/4] (5.70ns)   --->   "%tmp_36_17 = fmul float %tmp_35_17, %tmp_35_17" [combined_hls/top.cpp:67]   --->   Operation 5756 'fmul' 'tmp_36_17' <Predicate = (!tmp_26_17)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 394> <Delay = 7.25>
ST_743 : Operation 5757 [5/5] (7.25ns)   --->   "%sum_2_17 = fadd float %sum_18, %tmp_36_17" [combined_hls/top.cpp:67]   --->   Operation 5757 'fadd' 'sum_2_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 395> <Delay = 7.25>
ST_744 : Operation 5758 [4/5] (7.25ns)   --->   "%sum_2_17 = fadd float %sum_18, %tmp_36_17" [combined_hls/top.cpp:67]   --->   Operation 5758 'fadd' 'sum_2_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 396> <Delay = 7.25>
ST_745 : Operation 5759 [3/5] (7.25ns)   --->   "%sum_2_17 = fadd float %sum_18, %tmp_36_17" [combined_hls/top.cpp:67]   --->   Operation 5759 'fadd' 'sum_2_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 397> <Delay = 7.25>
ST_746 : Operation 5760 [2/5] (7.25ns)   --->   "%sum_2_17 = fadd float %sum_18, %tmp_36_17" [combined_hls/top.cpp:67]   --->   Operation 5760 'fadd' 'sum_2_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 398> <Delay = 7.25>
ST_747 : Operation 5761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5761 'specloopname' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_747 : Operation 5762 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5762 'specregionbegin' 'tmp_101' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_747 : Operation 5763 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5763 'specpipeline' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_747 : Operation 5764 [1/5] (7.25ns)   --->   "%sum_2_17 = fadd float %sum_18, %tmp_36_17" [combined_hls/top.cpp:67]   --->   Operation 5764 'fadd' 'sum_2_17' <Predicate = (!tmp_26_17)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 5765 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_101)" [combined_hls/top.cpp:68]   --->   Operation 5765 'specregionend' 'empty_116' <Predicate = (!tmp_26_17)> <Delay = 0.00>
ST_747 : Operation 5766 [1/1] (0.00ns)   --->   "br label %.preheader23.18" [combined_hls/top.cpp:64]   --->   Operation 5766 'br' <Predicate = (!tmp_26_17)> <Delay = 0.00>

State 748 <SV = 384> <Delay = 5.54>
ST_748 : Operation 5767 [1/1] (5.54ns)   --->   "%tmp_29_17 = fpext float %sum_18 to double" [combined_hls/top.cpp:69]   --->   Operation 5767 'fpext' 'tmp_29_17' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_748 : Operation 5768 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5768 'specregionbegin' 'tmp_100' <Predicate = true> <Delay = 0.00>

State 749 <SV = 385> <Delay = 7.78>
ST_749 : Operation 5769 [6/6] (7.78ns)   --->   "%tmp_30_17 = fmul double %tmp_29_17, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5769 'dmul' 'tmp_30_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 386> <Delay = 7.78>
ST_750 : Operation 5770 [5/6] (7.78ns)   --->   "%tmp_30_17 = fmul double %tmp_29_17, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5770 'dmul' 'tmp_30_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 387> <Delay = 7.78>
ST_751 : Operation 5771 [4/6] (7.78ns)   --->   "%tmp_30_17 = fmul double %tmp_29_17, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5771 'dmul' 'tmp_30_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 388> <Delay = 7.78>
ST_752 : Operation 5772 [3/6] (7.78ns)   --->   "%tmp_30_17 = fmul double %tmp_29_17, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5772 'dmul' 'tmp_30_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 389> <Delay = 7.78>
ST_753 : Operation 5773 [2/6] (7.78ns)   --->   "%tmp_30_17 = fmul double %tmp_29_17, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5773 'dmul' 'tmp_30_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 390> <Delay = 7.78>
ST_754 : Operation 5774 [1/6] (7.78ns)   --->   "%tmp_30_17 = fmul double %tmp_29_17, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5774 'dmul' 'tmp_30_17' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 391> <Delay = 6.50>
ST_755 : Operation 5775 [1/1] (6.50ns)   --->   "%tmp_31_17 = fptrunc double %tmp_30_17 to float" [combined_hls/top.cpp:69]   --->   Operation 5775 'fptrunc' 'tmp_31_17' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 756 <SV = 392> <Delay = 7.68>
ST_756 : Operation 5776 [9/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5776 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 757 <SV = 393> <Delay = 7.68>
ST_757 : Operation 5777 [8/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5777 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 758 <SV = 394> <Delay = 7.68>
ST_758 : Operation 5778 [7/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5778 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 759 <SV = 395> <Delay = 7.68>
ST_759 : Operation 5779 [6/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5779 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 760 <SV = 396> <Delay = 7.68>
ST_760 : Operation 5780 [5/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5780 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 761 <SV = 397> <Delay = 7.68>
ST_761 : Operation 5781 [4/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5781 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 762 <SV = 398> <Delay = 7.68>
ST_762 : Operation 5782 [3/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5782 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 763 <SV = 399> <Delay = 7.68>
ST_763 : Operation 5783 [2/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5783 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 764 <SV = 400> <Delay = 7.68>
ST_764 : Operation 5784 [1/9] (7.68ns)   --->   "%tmp_32_17 = call float @llvm.exp.f32(float %tmp_31_17)" [combined_hls/top.cpp:69]   --->   Operation 5784 'fexp' 'tmp_32_17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 765 <SV = 401> <Delay = 5.91>
ST_765 : Operation 5785 [1/1] (0.00ns)   --->   "%l_idx_load_19 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5785 'load' 'l_idx_load_19' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5786 [1/1] (0.00ns)   --->   "%tmp_33_17 = sext i32 %l_idx_2_16 to i64" [combined_hls/top.cpp:69]   --->   Operation 5786 'sext' 'tmp_33_17' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5787 [1/1] (0.00ns)   --->   "%result_buf_addr_22 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_17" [combined_hls/top.cpp:69]   --->   Operation 5787 'getelementptr' 'result_buf_addr_22' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5788 [1/1] (3.25ns)   --->   "store float %tmp_32_17, float* %result_buf_addr_22, align 4" [combined_hls/top.cpp:69]   --->   Operation 5788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_765 : Operation 5789 [1/1] (2.55ns)   --->   "%l_idx_2_17 = add nsw i32 %l_idx_load_19, 19" [combined_hls/top.cpp:70]   --->   Operation 5789 'add' 'l_idx_2_17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5790 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_97)" [combined_hls/top.cpp:72]   --->   Operation 5790 'specregionend' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5791 [1/1] (0.97ns)   --->   "%or_cond21 = or i1 %tmp_16_14, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5791 'or' 'or_cond21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 5792 [1/1] (0.00ns)   --->   "br i1 %or_cond21, label %._crit_edge.19.preheader, label %..preheader24.backedge_crit_edge818" [combined_hls/top.cpp:54]   --->   Operation 5792 'br' <Predicate = true> <Delay = 0.00>
ST_765 : Operation 5793 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_17, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5793 'store' <Predicate = (!or_cond21)> <Delay = 3.36>
ST_765 : Operation 5794 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5794 'br' <Predicate = (!or_cond21)> <Delay = 0.00>
ST_765 : Operation 5795 [1/1] (1.76ns)   --->   "br label %._crit_edge.19" [combined_hls/top.cpp:57]   --->   Operation 5795 'br' <Predicate = (or_cond21)> <Delay = 1.76>

State 766 <SV = 402> <Delay = 2.74>
ST_766 : Operation 5796 [1/1] (0.00ns)   --->   "%j1_18 = phi i10 [ %j_4_18, %62 ], [ 0, %._crit_edge.19.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5796 'phi' 'j1_18' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5797 [1/1] (1.77ns)   --->   "%exitcond5_18 = icmp eq i10 %j1_18, -240" [combined_hls/top.cpp:57]   --->   Operation 5797 'icmp' 'exitcond5_18' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5798 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5798 'speclooptripcount' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5799 [1/1] (1.73ns)   --->   "%j_4_18 = add i10 %j1_18, 1" [combined_hls/top.cpp:57]   --->   Operation 5799 'add' 'j_4_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 5800 [1/1] (0.00ns)   --->   "br i1 %exitcond5_18, label %.preheader23.19.preheader, label %62" [combined_hls/top.cpp:57]   --->   Operation 5800 'br' <Predicate = true> <Delay = 0.00>
ST_766 : Operation 5801 [2/2] (0.00ns)   --->   "%empty_124 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5801 'read' 'empty_124' <Predicate = (!exitcond5_18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_766 : Operation 5802 [1/1] (0.00ns)   --->   "%tmp_21_18_cast_cast = zext i10 %j1_18 to i12" [combined_hls/top.cpp:60]   --->   Operation 5802 'zext' 'tmp_21_18_cast_cast' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_766 : Operation 5803 [1/1] (1.54ns)   --->   "%tmp_388 = add i12 %tmp_21_18_cast_cast, -1488" [combined_hls/top.cpp:60]   --->   Operation 5803 'add' 'tmp_388' <Predicate = (!exitcond5_18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 403> <Delay = 3.25>
ST_767 : Operation 5804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5804 'specloopname' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5805 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5805 'specregionbegin' 'tmp_102' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5806 'specpipeline' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5807 [1/2] (0.00ns)   --->   "%empty_124 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5807 'read' 'empty_124' <Predicate = (!exitcond5_18)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_767 : Operation 5808 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_119 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_124, 0"   --->   Operation 5808 'extractvalue' 'in_stream_data_V_val_119' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5809 [1/1] (0.00ns)   --->   "%bitcast_18 = bitcast i32 %in_stream_data_V_val_119 to float"   --->   Operation 5809 'bitcast' 'bitcast_18' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5810 [1/1] (0.00ns)   --->   "%tmp_390_cast1 = sext i12 %tmp_388 to i14" [combined_hls/top.cpp:60]   --->   Operation 5810 'sext' 'tmp_390_cast1' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5811 [1/1] (0.00ns)   --->   "%tmp_390_cast = zext i14 %tmp_390_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 5811 'zext' 'tmp_390_cast' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5812 [1/1] (0.00ns)   --->   "%input_buf_addr_40 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_390_cast" [combined_hls/top.cpp:60]   --->   Operation 5812 'getelementptr' 'input_buf_addr_40' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5813 [1/1] (3.25ns)   --->   "store float %bitcast_18, float* %input_buf_addr_40, align 4" [combined_hls/top.cpp:60]   --->   Operation 5813 'store' <Predicate = (!exitcond5_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_767 : Operation 5814 [1/1] (0.00ns)   --->   "%empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_102)" [combined_hls/top.cpp:61]   --->   Operation 5814 'specregionend' 'empty_125' <Predicate = (!exitcond5_18)> <Delay = 0.00>
ST_767 : Operation 5815 [1/1] (0.00ns)   --->   "br label %._crit_edge.19" [combined_hls/top.cpp:57]   --->   Operation 5815 'br' <Predicate = (!exitcond5_18)> <Delay = 0.00>

State 768 <SV = 403> <Delay = 1.76>
ST_768 : Operation 5816 [1/1] (1.76ns)   --->   "br label %.preheader23.19" [combined_hls/top.cpp:64]   --->   Operation 5816 'br' <Predicate = true> <Delay = 1.76>

State 769 <SV = 404> <Delay = 4.80>
ST_769 : Operation 5817 [1/1] (0.00ns)   --->   "%q_19 = phi i10 [ %q_1_18, %61 ], [ 0, %.preheader23.19.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5817 'phi' 'q_19' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5818 [1/1] (0.00ns)   --->   "%sum_19 = phi float [ %sum_2_18, %61 ], [ 0.000000e+00, %.preheader23.19.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5818 'phi' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5819 [1/1] (1.77ns)   --->   "%tmp_26_18 = icmp eq i10 %q_19, -240" [combined_hls/top.cpp:64]   --->   Operation 5819 'icmp' 'tmp_26_18' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5820 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5820 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5821 [1/1] (1.73ns)   --->   "%q_1_18 = add i10 %q_19, 1" [combined_hls/top.cpp:64]   --->   Operation 5821 'add' 'q_1_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5822 [1/1] (0.00ns)   --->   "br i1 %tmp_26_18, label %60, label %61" [combined_hls/top.cpp:64]   --->   Operation 5822 'br' <Predicate = true> <Delay = 0.00>
ST_769 : Operation 5823 [1/1] (0.00ns)   --->   "%tmp_34_18 = zext i10 %q_19 to i64" [combined_hls/top.cpp:66]   --->   Operation 5823 'zext' 'tmp_34_18' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_769 : Operation 5824 [1/1] (0.00ns)   --->   "%tmp_34_18_cast_cast = zext i10 %q_19 to i12" [combined_hls/top.cpp:66]   --->   Operation 5824 'zext' 'tmp_34_18_cast_cast' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_769 : Operation 5825 [1/1] (1.54ns)   --->   "%tmp_389 = add i12 %tmp_34_18_cast_cast, -1488" [combined_hls/top.cpp:66]   --->   Operation 5825 'add' 'tmp_389' <Predicate = (!tmp_26_18)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 5826 [1/1] (0.00ns)   --->   "%tmp_391_cast1 = sext i12 %tmp_389 to i14" [combined_hls/top.cpp:66]   --->   Operation 5826 'sext' 'tmp_391_cast1' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_769 : Operation 5827 [1/1] (0.00ns)   --->   "%tmp_391_cast = zext i14 %tmp_391_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 5827 'zext' 'tmp_391_cast' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_769 : Operation 5828 [1/1] (0.00ns)   --->   "%input_buf_addr_41 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_391_cast" [combined_hls/top.cpp:66]   --->   Operation 5828 'getelementptr' 'input_buf_addr_41' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_769 : Operation 5829 [1/1] (0.00ns)   --->   "%index_buf_addr_20 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_18" [combined_hls/top.cpp:66]   --->   Operation 5829 'getelementptr' 'index_buf_addr_20' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_769 : Operation 5830 [2/2] (3.25ns)   --->   "%index_buf_load_19 = load float* %index_buf_addr_20, align 4" [combined_hls/top.cpp:66]   --->   Operation 5830 'load' 'index_buf_load_19' <Predicate = (!tmp_26_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_769 : Operation 5831 [2/2] (3.25ns)   --->   "%input_buf_load_20 = load float* %input_buf_addr_41, align 4" [combined_hls/top.cpp:66]   --->   Operation 5831 'load' 'input_buf_load_20' <Predicate = (!tmp_26_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 770 <SV = 405> <Delay = 3.25>
ST_770 : Operation 5832 [1/2] (3.25ns)   --->   "%index_buf_load_19 = load float* %index_buf_addr_20, align 4" [combined_hls/top.cpp:66]   --->   Operation 5832 'load' 'index_buf_load_19' <Predicate = (!tmp_26_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_770 : Operation 5833 [1/2] (3.25ns)   --->   "%input_buf_load_20 = load float* %input_buf_addr_41, align 4" [combined_hls/top.cpp:66]   --->   Operation 5833 'load' 'input_buf_load_20' <Predicate = (!tmp_26_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 771 <SV = 406> <Delay = 7.25>
ST_771 : Operation 5834 [5/5] (7.25ns)   --->   "%tmp_35_18 = fsub float %index_buf_load_19, %input_buf_load_20" [combined_hls/top.cpp:66]   --->   Operation 5834 'fsub' 'tmp_35_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 407> <Delay = 7.25>
ST_772 : Operation 5835 [4/5] (7.25ns)   --->   "%tmp_35_18 = fsub float %index_buf_load_19, %input_buf_load_20" [combined_hls/top.cpp:66]   --->   Operation 5835 'fsub' 'tmp_35_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 408> <Delay = 7.25>
ST_773 : Operation 5836 [3/5] (7.25ns)   --->   "%tmp_35_18 = fsub float %index_buf_load_19, %input_buf_load_20" [combined_hls/top.cpp:66]   --->   Operation 5836 'fsub' 'tmp_35_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 409> <Delay = 7.25>
ST_774 : Operation 5837 [2/5] (7.25ns)   --->   "%tmp_35_18 = fsub float %index_buf_load_19, %input_buf_load_20" [combined_hls/top.cpp:66]   --->   Operation 5837 'fsub' 'tmp_35_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 410> <Delay = 7.25>
ST_775 : Operation 5838 [1/5] (7.25ns)   --->   "%tmp_35_18 = fsub float %index_buf_load_19, %input_buf_load_20" [combined_hls/top.cpp:66]   --->   Operation 5838 'fsub' 'tmp_35_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 411> <Delay = 5.70>
ST_776 : Operation 5839 [4/4] (5.70ns)   --->   "%tmp_36_18 = fmul float %tmp_35_18, %tmp_35_18" [combined_hls/top.cpp:67]   --->   Operation 5839 'fmul' 'tmp_36_18' <Predicate = (!tmp_26_18)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 412> <Delay = 5.70>
ST_777 : Operation 5840 [3/4] (5.70ns)   --->   "%tmp_36_18 = fmul float %tmp_35_18, %tmp_35_18" [combined_hls/top.cpp:67]   --->   Operation 5840 'fmul' 'tmp_36_18' <Predicate = (!tmp_26_18)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 413> <Delay = 5.70>
ST_778 : Operation 5841 [2/4] (5.70ns)   --->   "%tmp_36_18 = fmul float %tmp_35_18, %tmp_35_18" [combined_hls/top.cpp:67]   --->   Operation 5841 'fmul' 'tmp_36_18' <Predicate = (!tmp_26_18)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 414> <Delay = 5.70>
ST_779 : Operation 5842 [1/4] (5.70ns)   --->   "%tmp_36_18 = fmul float %tmp_35_18, %tmp_35_18" [combined_hls/top.cpp:67]   --->   Operation 5842 'fmul' 'tmp_36_18' <Predicate = (!tmp_26_18)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 415> <Delay = 7.25>
ST_780 : Operation 5843 [5/5] (7.25ns)   --->   "%sum_2_18 = fadd float %sum_19, %tmp_36_18" [combined_hls/top.cpp:67]   --->   Operation 5843 'fadd' 'sum_2_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 416> <Delay = 7.25>
ST_781 : Operation 5844 [4/5] (7.25ns)   --->   "%sum_2_18 = fadd float %sum_19, %tmp_36_18" [combined_hls/top.cpp:67]   --->   Operation 5844 'fadd' 'sum_2_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 417> <Delay = 7.25>
ST_782 : Operation 5845 [3/5] (7.25ns)   --->   "%sum_2_18 = fadd float %sum_19, %tmp_36_18" [combined_hls/top.cpp:67]   --->   Operation 5845 'fadd' 'sum_2_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 418> <Delay = 7.25>
ST_783 : Operation 5846 [2/5] (7.25ns)   --->   "%sum_2_18 = fadd float %sum_19, %tmp_36_18" [combined_hls/top.cpp:67]   --->   Operation 5846 'fadd' 'sum_2_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 419> <Delay = 7.25>
ST_784 : Operation 5847 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5847 'specloopname' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_784 : Operation 5848 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5848 'specregionbegin' 'tmp_104' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_784 : Operation 5849 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5849 'specpipeline' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_784 : Operation 5850 [1/5] (7.25ns)   --->   "%sum_2_18 = fadd float %sum_19, %tmp_36_18" [combined_hls/top.cpp:67]   --->   Operation 5850 'fadd' 'sum_2_18' <Predicate = (!tmp_26_18)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_784 : Operation 5851 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_104)" [combined_hls/top.cpp:68]   --->   Operation 5851 'specregionend' 'empty_122' <Predicate = (!tmp_26_18)> <Delay = 0.00>
ST_784 : Operation 5852 [1/1] (0.00ns)   --->   "br label %.preheader23.19" [combined_hls/top.cpp:64]   --->   Operation 5852 'br' <Predicate = (!tmp_26_18)> <Delay = 0.00>

State 785 <SV = 405> <Delay = 5.54>
ST_785 : Operation 5853 [1/1] (5.54ns)   --->   "%tmp_29_18 = fpext float %sum_19 to double" [combined_hls/top.cpp:69]   --->   Operation 5853 'fpext' 'tmp_29_18' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 786 <SV = 406> <Delay = 7.78>
ST_786 : Operation 5854 [6/6] (7.78ns)   --->   "%tmp_30_18 = fmul double %tmp_29_18, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5854 'dmul' 'tmp_30_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 407> <Delay = 7.78>
ST_787 : Operation 5855 [5/6] (7.78ns)   --->   "%tmp_30_18 = fmul double %tmp_29_18, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5855 'dmul' 'tmp_30_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 408> <Delay = 7.78>
ST_788 : Operation 5856 [4/6] (7.78ns)   --->   "%tmp_30_18 = fmul double %tmp_29_18, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5856 'dmul' 'tmp_30_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 409> <Delay = 7.78>
ST_789 : Operation 5857 [3/6] (7.78ns)   --->   "%tmp_30_18 = fmul double %tmp_29_18, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5857 'dmul' 'tmp_30_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 790 <SV = 410> <Delay = 7.78>
ST_790 : Operation 5858 [2/6] (7.78ns)   --->   "%tmp_30_18 = fmul double %tmp_29_18, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5858 'dmul' 'tmp_30_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 791 <SV = 411> <Delay = 7.78>
ST_791 : Operation 5859 [1/6] (7.78ns)   --->   "%tmp_30_18 = fmul double %tmp_29_18, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5859 'dmul' 'tmp_30_18' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 412> <Delay = 6.50>
ST_792 : Operation 5860 [1/1] (6.50ns)   --->   "%tmp_31_18 = fptrunc double %tmp_30_18 to float" [combined_hls/top.cpp:69]   --->   Operation 5860 'fptrunc' 'tmp_31_18' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 793 <SV = 413> <Delay = 7.68>
ST_793 : Operation 5861 [9/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5861 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 794 <SV = 414> <Delay = 7.68>
ST_794 : Operation 5862 [8/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5862 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 795 <SV = 415> <Delay = 7.68>
ST_795 : Operation 5863 [7/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5863 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 796 <SV = 416> <Delay = 7.68>
ST_796 : Operation 5864 [6/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5864 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 797 <SV = 417> <Delay = 7.68>
ST_797 : Operation 5865 [5/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5865 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 798 <SV = 418> <Delay = 7.68>
ST_798 : Operation 5866 [4/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5866 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 799 <SV = 419> <Delay = 7.68>
ST_799 : Operation 5867 [3/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5867 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 800 <SV = 420> <Delay = 7.68>
ST_800 : Operation 5868 [2/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5868 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 801 <SV = 421> <Delay = 7.68>
ST_801 : Operation 5869 [1/9] (7.68ns)   --->   "%tmp_32_18 = call float @llvm.exp.f32(float %tmp_31_18)" [combined_hls/top.cpp:69]   --->   Operation 5869 'fexp' 'tmp_32_18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 802 <SV = 422> <Delay = 5.91>
ST_802 : Operation 5870 [1/1] (0.00ns)   --->   "%l_idx_load_20 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5870 'load' 'l_idx_load_20' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 5871 [1/1] (0.00ns)   --->   "%tmp_33_18 = sext i32 %l_idx_2_17 to i64" [combined_hls/top.cpp:69]   --->   Operation 5871 'sext' 'tmp_33_18' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 5872 [1/1] (0.00ns)   --->   "%result_buf_addr_23 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_18" [combined_hls/top.cpp:69]   --->   Operation 5872 'getelementptr' 'result_buf_addr_23' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 5873 [1/1] (3.25ns)   --->   "store float %tmp_32_18, float* %result_buf_addr_23, align 4" [combined_hls/top.cpp:69]   --->   Operation 5873 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_802 : Operation 5874 [1/1] (2.55ns)   --->   "%l_idx_2_18 = add nsw i32 %l_idx_load_20, 20" [combined_hls/top.cpp:70]   --->   Operation 5874 'add' 'l_idx_2_18' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 5875 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_100)" [combined_hls/top.cpp:72]   --->   Operation 5875 'specregionend' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 5876 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5876 'specregionbegin' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 5877 [1/1] (0.97ns)   --->   "%or_cond22 = or i1 %tmp_16_15, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5877 'or' 'or_cond22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_802 : Operation 5878 [1/1] (0.00ns)   --->   "br i1 %or_cond22, label %._crit_edge.20.preheader, label %..preheader24.backedge_crit_edge819" [combined_hls/top.cpp:54]   --->   Operation 5878 'br' <Predicate = true> <Delay = 0.00>
ST_802 : Operation 5879 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_18, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5879 'store' <Predicate = (!or_cond22)> <Delay = 3.36>
ST_802 : Operation 5880 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5880 'br' <Predicate = (!or_cond22)> <Delay = 0.00>
ST_802 : Operation 5881 [1/1] (1.76ns)   --->   "br label %._crit_edge.20" [combined_hls/top.cpp:57]   --->   Operation 5881 'br' <Predicate = (or_cond22)> <Delay = 1.76>

State 803 <SV = 423> <Delay = 2.74>
ST_803 : Operation 5882 [1/1] (0.00ns)   --->   "%j1_19 = phi i10 [ %j_4_19, %65 ], [ 0, %._crit_edge.20.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5882 'phi' 'j1_19' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 5883 [1/1] (1.77ns)   --->   "%exitcond5_19 = icmp eq i10 %j1_19, -240" [combined_hls/top.cpp:57]   --->   Operation 5883 'icmp' 'exitcond5_19' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 5884 [1/1] (0.00ns)   --->   "%empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5884 'speclooptripcount' 'empty_129' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 5885 [1/1] (1.73ns)   --->   "%j_4_19 = add i10 %j1_19, 1" [combined_hls/top.cpp:57]   --->   Operation 5885 'add' 'j_4_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_803 : Operation 5886 [1/1] (0.00ns)   --->   "br i1 %exitcond5_19, label %.preheader23.20.preheader, label %65" [combined_hls/top.cpp:57]   --->   Operation 5886 'br' <Predicate = true> <Delay = 0.00>
ST_803 : Operation 5887 [2/2] (0.00ns)   --->   "%empty_130 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5887 'read' 'empty_130' <Predicate = (!exitcond5_19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_803 : Operation 5888 [1/1] (0.00ns)   --->   "%tmp_21_19_cast = zext i10 %j1_19 to i15" [combined_hls/top.cpp:60]   --->   Operation 5888 'zext' 'tmp_21_19_cast' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_803 : Operation 5889 [1/1] (1.94ns)   --->   "%tmp_390 = add i15 %tmp_21_19_cast, 15680" [combined_hls/top.cpp:60]   --->   Operation 5889 'add' 'tmp_390' <Predicate = (!exitcond5_19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 424> <Delay = 3.25>
ST_804 : Operation 5890 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5890 'specloopname' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5891 [1/1] (0.00ns)   --->   "%tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5891 'specregionbegin' 'tmp_105' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5892 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5892 'specpipeline' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5893 [1/2] (0.00ns)   --->   "%empty_130 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5893 'read' 'empty_130' <Predicate = (!exitcond5_19)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_804 : Operation 5894 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_120 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_130, 0"   --->   Operation 5894 'extractvalue' 'in_stream_data_V_val_120' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5895 [1/1] (0.00ns)   --->   "%bitcast_19 = bitcast i32 %in_stream_data_V_val_120 to float"   --->   Operation 5895 'bitcast' 'bitcast_19' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5896 [1/1] (0.00ns)   --->   "%tmp_392_cast = zext i15 %tmp_390 to i64" [combined_hls/top.cpp:60]   --->   Operation 5896 'zext' 'tmp_392_cast' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5897 [1/1] (0.00ns)   --->   "%input_buf_addr_42 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_392_cast" [combined_hls/top.cpp:60]   --->   Operation 5897 'getelementptr' 'input_buf_addr_42' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5898 [1/1] (3.25ns)   --->   "store float %bitcast_19, float* %input_buf_addr_42, align 4" [combined_hls/top.cpp:60]   --->   Operation 5898 'store' <Predicate = (!exitcond5_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_804 : Operation 5899 [1/1] (0.00ns)   --->   "%empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_105)" [combined_hls/top.cpp:61]   --->   Operation 5899 'specregionend' 'empty_131' <Predicate = (!exitcond5_19)> <Delay = 0.00>
ST_804 : Operation 5900 [1/1] (0.00ns)   --->   "br label %._crit_edge.20" [combined_hls/top.cpp:57]   --->   Operation 5900 'br' <Predicate = (!exitcond5_19)> <Delay = 0.00>

State 805 <SV = 424> <Delay = 1.76>
ST_805 : Operation 5901 [1/1] (1.76ns)   --->   "br label %.preheader23.20" [combined_hls/top.cpp:64]   --->   Operation 5901 'br' <Predicate = true> <Delay = 1.76>

State 806 <SV = 425> <Delay = 5.19>
ST_806 : Operation 5902 [1/1] (0.00ns)   --->   "%q_20 = phi i10 [ %q_1_19, %64 ], [ 0, %.preheader23.20.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5902 'phi' 'q_20' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 5903 [1/1] (0.00ns)   --->   "%sum_20 = phi float [ %sum_2_19, %64 ], [ 0.000000e+00, %.preheader23.20.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5903 'phi' 'sum_20' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 5904 [1/1] (1.77ns)   --->   "%tmp_26_19 = icmp eq i10 %q_20, -240" [combined_hls/top.cpp:64]   --->   Operation 5904 'icmp' 'tmp_26_19' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 5905 [1/1] (0.00ns)   --->   "%empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5905 'speclooptripcount' 'empty_127' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 5906 [1/1] (1.73ns)   --->   "%q_1_19 = add i10 %q_20, 1" [combined_hls/top.cpp:64]   --->   Operation 5906 'add' 'q_1_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 5907 [1/1] (0.00ns)   --->   "br i1 %tmp_26_19, label %63, label %64" [combined_hls/top.cpp:64]   --->   Operation 5907 'br' <Predicate = true> <Delay = 0.00>
ST_806 : Operation 5908 [1/1] (0.00ns)   --->   "%tmp_34_19 = zext i10 %q_20 to i64" [combined_hls/top.cpp:66]   --->   Operation 5908 'zext' 'tmp_34_19' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_806 : Operation 5909 [1/1] (0.00ns)   --->   "%tmp_34_19_cast = zext i10 %q_20 to i15" [combined_hls/top.cpp:66]   --->   Operation 5909 'zext' 'tmp_34_19_cast' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_806 : Operation 5910 [1/1] (1.94ns)   --->   "%tmp_391 = add i15 %tmp_34_19_cast, 15680" [combined_hls/top.cpp:66]   --->   Operation 5910 'add' 'tmp_391' <Predicate = (!tmp_26_19)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_806 : Operation 5911 [1/1] (0.00ns)   --->   "%tmp_393_cast = zext i15 %tmp_391 to i64" [combined_hls/top.cpp:66]   --->   Operation 5911 'zext' 'tmp_393_cast' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_806 : Operation 5912 [1/1] (0.00ns)   --->   "%input_buf_addr_43 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_393_cast" [combined_hls/top.cpp:66]   --->   Operation 5912 'getelementptr' 'input_buf_addr_43' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_806 : Operation 5913 [1/1] (0.00ns)   --->   "%index_buf_addr_21 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_19" [combined_hls/top.cpp:66]   --->   Operation 5913 'getelementptr' 'index_buf_addr_21' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_806 : Operation 5914 [2/2] (3.25ns)   --->   "%index_buf_load_20 = load float* %index_buf_addr_21, align 4" [combined_hls/top.cpp:66]   --->   Operation 5914 'load' 'index_buf_load_20' <Predicate = (!tmp_26_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_806 : Operation 5915 [2/2] (3.25ns)   --->   "%input_buf_load_21 = load float* %input_buf_addr_43, align 4" [combined_hls/top.cpp:66]   --->   Operation 5915 'load' 'input_buf_load_21' <Predicate = (!tmp_26_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 807 <SV = 426> <Delay = 3.25>
ST_807 : Operation 5916 [1/2] (3.25ns)   --->   "%index_buf_load_20 = load float* %index_buf_addr_21, align 4" [combined_hls/top.cpp:66]   --->   Operation 5916 'load' 'index_buf_load_20' <Predicate = (!tmp_26_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_807 : Operation 5917 [1/2] (3.25ns)   --->   "%input_buf_load_21 = load float* %input_buf_addr_43, align 4" [combined_hls/top.cpp:66]   --->   Operation 5917 'load' 'input_buf_load_21' <Predicate = (!tmp_26_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 808 <SV = 427> <Delay = 7.25>
ST_808 : Operation 5918 [5/5] (7.25ns)   --->   "%tmp_35_19 = fsub float %index_buf_load_20, %input_buf_load_21" [combined_hls/top.cpp:66]   --->   Operation 5918 'fsub' 'tmp_35_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 428> <Delay = 7.25>
ST_809 : Operation 5919 [4/5] (7.25ns)   --->   "%tmp_35_19 = fsub float %index_buf_load_20, %input_buf_load_21" [combined_hls/top.cpp:66]   --->   Operation 5919 'fsub' 'tmp_35_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 810 <SV = 429> <Delay = 7.25>
ST_810 : Operation 5920 [3/5] (7.25ns)   --->   "%tmp_35_19 = fsub float %index_buf_load_20, %input_buf_load_21" [combined_hls/top.cpp:66]   --->   Operation 5920 'fsub' 'tmp_35_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 811 <SV = 430> <Delay = 7.25>
ST_811 : Operation 5921 [2/5] (7.25ns)   --->   "%tmp_35_19 = fsub float %index_buf_load_20, %input_buf_load_21" [combined_hls/top.cpp:66]   --->   Operation 5921 'fsub' 'tmp_35_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 431> <Delay = 7.25>
ST_812 : Operation 5922 [1/5] (7.25ns)   --->   "%tmp_35_19 = fsub float %index_buf_load_20, %input_buf_load_21" [combined_hls/top.cpp:66]   --->   Operation 5922 'fsub' 'tmp_35_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 432> <Delay = 5.70>
ST_813 : Operation 5923 [4/4] (5.70ns)   --->   "%tmp_36_19 = fmul float %tmp_35_19, %tmp_35_19" [combined_hls/top.cpp:67]   --->   Operation 5923 'fmul' 'tmp_36_19' <Predicate = (!tmp_26_19)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 814 <SV = 433> <Delay = 5.70>
ST_814 : Operation 5924 [3/4] (5.70ns)   --->   "%tmp_36_19 = fmul float %tmp_35_19, %tmp_35_19" [combined_hls/top.cpp:67]   --->   Operation 5924 'fmul' 'tmp_36_19' <Predicate = (!tmp_26_19)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 434> <Delay = 5.70>
ST_815 : Operation 5925 [2/4] (5.70ns)   --->   "%tmp_36_19 = fmul float %tmp_35_19, %tmp_35_19" [combined_hls/top.cpp:67]   --->   Operation 5925 'fmul' 'tmp_36_19' <Predicate = (!tmp_26_19)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 435> <Delay = 5.70>
ST_816 : Operation 5926 [1/4] (5.70ns)   --->   "%tmp_36_19 = fmul float %tmp_35_19, %tmp_35_19" [combined_hls/top.cpp:67]   --->   Operation 5926 'fmul' 'tmp_36_19' <Predicate = (!tmp_26_19)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 436> <Delay = 7.25>
ST_817 : Operation 5927 [5/5] (7.25ns)   --->   "%sum_2_19 = fadd float %sum_20, %tmp_36_19" [combined_hls/top.cpp:67]   --->   Operation 5927 'fadd' 'sum_2_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 818 <SV = 437> <Delay = 7.25>
ST_818 : Operation 5928 [4/5] (7.25ns)   --->   "%sum_2_19 = fadd float %sum_20, %tmp_36_19" [combined_hls/top.cpp:67]   --->   Operation 5928 'fadd' 'sum_2_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 819 <SV = 438> <Delay = 7.25>
ST_819 : Operation 5929 [3/5] (7.25ns)   --->   "%sum_2_19 = fadd float %sum_20, %tmp_36_19" [combined_hls/top.cpp:67]   --->   Operation 5929 'fadd' 'sum_2_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 439> <Delay = 7.25>
ST_820 : Operation 5930 [2/5] (7.25ns)   --->   "%sum_2_19 = fadd float %sum_20, %tmp_36_19" [combined_hls/top.cpp:67]   --->   Operation 5930 'fadd' 'sum_2_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 440> <Delay = 7.25>
ST_821 : Operation 5931 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 5931 'specloopname' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_821 : Operation 5932 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 5932 'specregionbegin' 'tmp_107' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_821 : Operation 5933 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 5933 'specpipeline' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_821 : Operation 5934 [1/5] (7.25ns)   --->   "%sum_2_19 = fadd float %sum_20, %tmp_36_19" [combined_hls/top.cpp:67]   --->   Operation 5934 'fadd' 'sum_2_19' <Predicate = (!tmp_26_19)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_821 : Operation 5935 [1/1] (0.00ns)   --->   "%empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_107)" [combined_hls/top.cpp:68]   --->   Operation 5935 'specregionend' 'empty_128' <Predicate = (!tmp_26_19)> <Delay = 0.00>
ST_821 : Operation 5936 [1/1] (0.00ns)   --->   "br label %.preheader23.20" [combined_hls/top.cpp:64]   --->   Operation 5936 'br' <Predicate = (!tmp_26_19)> <Delay = 0.00>

State 822 <SV = 426> <Delay = 5.54>
ST_822 : Operation 5937 [1/1] (5.54ns)   --->   "%tmp_29_19 = fpext float %sum_20 to double" [combined_hls/top.cpp:69]   --->   Operation 5937 'fpext' 'tmp_29_19' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_822 : Operation 5938 [1/1] (0.00ns)   --->   "%tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 5938 'specregionbegin' 'tmp_106' <Predicate = true> <Delay = 0.00>

State 823 <SV = 427> <Delay = 7.78>
ST_823 : Operation 5939 [6/6] (7.78ns)   --->   "%tmp_30_19 = fmul double %tmp_29_19, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5939 'dmul' 'tmp_30_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 428> <Delay = 7.78>
ST_824 : Operation 5940 [5/6] (7.78ns)   --->   "%tmp_30_19 = fmul double %tmp_29_19, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5940 'dmul' 'tmp_30_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 429> <Delay = 7.78>
ST_825 : Operation 5941 [4/6] (7.78ns)   --->   "%tmp_30_19 = fmul double %tmp_29_19, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5941 'dmul' 'tmp_30_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 826 <SV = 430> <Delay = 7.78>
ST_826 : Operation 5942 [3/6] (7.78ns)   --->   "%tmp_30_19 = fmul double %tmp_29_19, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5942 'dmul' 'tmp_30_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 827 <SV = 431> <Delay = 7.78>
ST_827 : Operation 5943 [2/6] (7.78ns)   --->   "%tmp_30_19 = fmul double %tmp_29_19, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5943 'dmul' 'tmp_30_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 432> <Delay = 7.78>
ST_828 : Operation 5944 [1/6] (7.78ns)   --->   "%tmp_30_19 = fmul double %tmp_29_19, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 5944 'dmul' 'tmp_30_19' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 433> <Delay = 6.50>
ST_829 : Operation 5945 [1/1] (6.50ns)   --->   "%tmp_31_19 = fptrunc double %tmp_30_19 to float" [combined_hls/top.cpp:69]   --->   Operation 5945 'fptrunc' 'tmp_31_19' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 830 <SV = 434> <Delay = 7.68>
ST_830 : Operation 5946 [9/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5946 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 831 <SV = 435> <Delay = 7.68>
ST_831 : Operation 5947 [8/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5947 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 832 <SV = 436> <Delay = 7.68>
ST_832 : Operation 5948 [7/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5948 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 833 <SV = 437> <Delay = 7.68>
ST_833 : Operation 5949 [6/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5949 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 834 <SV = 438> <Delay = 7.68>
ST_834 : Operation 5950 [5/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5950 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 835 <SV = 439> <Delay = 7.68>
ST_835 : Operation 5951 [4/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5951 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 836 <SV = 440> <Delay = 7.68>
ST_836 : Operation 5952 [3/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5952 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 837 <SV = 441> <Delay = 7.68>
ST_837 : Operation 5953 [2/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5953 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 838 <SV = 442> <Delay = 7.68>
ST_838 : Operation 5954 [1/9] (7.68ns)   --->   "%tmp_32_19 = call float @llvm.exp.f32(float %tmp_31_19)" [combined_hls/top.cpp:69]   --->   Operation 5954 'fexp' 'tmp_32_19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 839 <SV = 443> <Delay = 5.91>
ST_839 : Operation 5955 [1/1] (0.00ns)   --->   "%l_idx_load_21 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5955 'load' 'l_idx_load_21' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 5956 [1/1] (0.00ns)   --->   "%tmp_33_19 = sext i32 %l_idx_2_18 to i64" [combined_hls/top.cpp:69]   --->   Operation 5956 'sext' 'tmp_33_19' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 5957 [1/1] (0.00ns)   --->   "%result_buf_addr_24 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_19" [combined_hls/top.cpp:69]   --->   Operation 5957 'getelementptr' 'result_buf_addr_24' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 5958 [1/1] (3.25ns)   --->   "store float %tmp_32_19, float* %result_buf_addr_24, align 4" [combined_hls/top.cpp:69]   --->   Operation 5958 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_839 : Operation 5959 [1/1] (2.55ns)   --->   "%l_idx_2_19 = add nsw i32 %l_idx_load_21, 21" [combined_hls/top.cpp:70]   --->   Operation 5959 'add' 'l_idx_2_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 5960 [1/1] (0.00ns)   --->   "%empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_103)" [combined_hls/top.cpp:72]   --->   Operation 5960 'specregionend' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 5961 [1/1] (0.97ns)   --->   "%or_cond23 = or i1 %tmp_16_16, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 5961 'or' 'or_cond23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_839 : Operation 5962 [1/1] (0.00ns)   --->   "br i1 %or_cond23, label %._crit_edge.21.preheader, label %..preheader24.backedge_crit_edge820" [combined_hls/top.cpp:54]   --->   Operation 5962 'br' <Predicate = true> <Delay = 0.00>
ST_839 : Operation 5963 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_19, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 5963 'store' <Predicate = (!or_cond23)> <Delay = 3.36>
ST_839 : Operation 5964 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 5964 'br' <Predicate = (!or_cond23)> <Delay = 0.00>
ST_839 : Operation 5965 [1/1] (1.76ns)   --->   "br label %._crit_edge.21" [combined_hls/top.cpp:57]   --->   Operation 5965 'br' <Predicate = (or_cond23)> <Delay = 1.76>

State 840 <SV = 444> <Delay = 2.74>
ST_840 : Operation 5966 [1/1] (0.00ns)   --->   "%j1_20 = phi i10 [ %j_4_20, %68 ], [ 0, %._crit_edge.21.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 5966 'phi' 'j1_20' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 5967 [1/1] (1.77ns)   --->   "%exitcond5_20 = icmp eq i10 %j1_20, -240" [combined_hls/top.cpp:57]   --->   Operation 5967 'icmp' 'exitcond5_20' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 5968 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5968 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 5969 [1/1] (1.73ns)   --->   "%j_4_20 = add i10 %j1_20, 1" [combined_hls/top.cpp:57]   --->   Operation 5969 'add' 'j_4_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_840 : Operation 5970 [1/1] (0.00ns)   --->   "br i1 %exitcond5_20, label %.preheader23.21.preheader, label %68" [combined_hls/top.cpp:57]   --->   Operation 5970 'br' <Predicate = true> <Delay = 0.00>
ST_840 : Operation 5971 [2/2] (0.00ns)   --->   "%empty_136 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5971 'read' 'empty_136' <Predicate = (!exitcond5_20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_840 : Operation 5972 [1/1] (0.00ns)   --->   "%tmp_21_20_cast = zext i10 %j1_20 to i15" [combined_hls/top.cpp:60]   --->   Operation 5972 'zext' 'tmp_21_20_cast' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_840 : Operation 5973 [1/1] (1.94ns)   --->   "%tmp_392 = add i15 %tmp_21_20_cast, -16304" [combined_hls/top.cpp:60]   --->   Operation 5973 'add' 'tmp_392' <Predicate = (!exitcond5_20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 445> <Delay = 3.25>
ST_841 : Operation 5974 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 5974 'specloopname' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5975 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 5975 'specregionbegin' 'tmp_108' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 5976 'specpipeline' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5977 [1/2] (0.00ns)   --->   "%empty_136 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 5977 'read' 'empty_136' <Predicate = (!exitcond5_20)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_841 : Operation 5978 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_121 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_136, 0"   --->   Operation 5978 'extractvalue' 'in_stream_data_V_val_121' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5979 [1/1] (0.00ns)   --->   "%bitcast_20 = bitcast i32 %in_stream_data_V_val_121 to float"   --->   Operation 5979 'bitcast' 'bitcast_20' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5980 [1/1] (0.00ns)   --->   "%tmp_394_cast = zext i15 %tmp_392 to i64" [combined_hls/top.cpp:60]   --->   Operation 5980 'zext' 'tmp_394_cast' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5981 [1/1] (0.00ns)   --->   "%input_buf_addr_44 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_394_cast" [combined_hls/top.cpp:60]   --->   Operation 5981 'getelementptr' 'input_buf_addr_44' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5982 [1/1] (3.25ns)   --->   "store float %bitcast_20, float* %input_buf_addr_44, align 4" [combined_hls/top.cpp:60]   --->   Operation 5982 'store' <Predicate = (!exitcond5_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_841 : Operation 5983 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_108)" [combined_hls/top.cpp:61]   --->   Operation 5983 'specregionend' 'empty_137' <Predicate = (!exitcond5_20)> <Delay = 0.00>
ST_841 : Operation 5984 [1/1] (0.00ns)   --->   "br label %._crit_edge.21" [combined_hls/top.cpp:57]   --->   Operation 5984 'br' <Predicate = (!exitcond5_20)> <Delay = 0.00>

State 842 <SV = 445> <Delay = 1.76>
ST_842 : Operation 5985 [1/1] (1.76ns)   --->   "br label %.preheader23.21" [combined_hls/top.cpp:64]   --->   Operation 5985 'br' <Predicate = true> <Delay = 1.76>

State 843 <SV = 446> <Delay = 5.19>
ST_843 : Operation 5986 [1/1] (0.00ns)   --->   "%q_21 = phi i10 [ %q_1_20, %67 ], [ 0, %.preheader23.21.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 5986 'phi' 'q_21' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 5987 [1/1] (0.00ns)   --->   "%sum_21 = phi float [ %sum_2_20, %67 ], [ 0.000000e+00, %.preheader23.21.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 5987 'phi' 'sum_21' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 5988 [1/1] (1.77ns)   --->   "%tmp_26_20 = icmp eq i10 %q_21, -240" [combined_hls/top.cpp:64]   --->   Operation 5988 'icmp' 'tmp_26_20' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 5989 [1/1] (0.00ns)   --->   "%empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 5989 'speclooptripcount' 'empty_133' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 5990 [1/1] (1.73ns)   --->   "%q_1_20 = add i10 %q_21, 1" [combined_hls/top.cpp:64]   --->   Operation 5990 'add' 'q_1_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 5991 [1/1] (0.00ns)   --->   "br i1 %tmp_26_20, label %66, label %67" [combined_hls/top.cpp:64]   --->   Operation 5991 'br' <Predicate = true> <Delay = 0.00>
ST_843 : Operation 5992 [1/1] (0.00ns)   --->   "%tmp_34_20 = zext i10 %q_21 to i64" [combined_hls/top.cpp:66]   --->   Operation 5992 'zext' 'tmp_34_20' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_843 : Operation 5993 [1/1] (0.00ns)   --->   "%tmp_34_20_cast = zext i10 %q_21 to i15" [combined_hls/top.cpp:66]   --->   Operation 5993 'zext' 'tmp_34_20_cast' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_843 : Operation 5994 [1/1] (1.94ns)   --->   "%tmp_393 = add i15 %tmp_34_20_cast, -16304" [combined_hls/top.cpp:66]   --->   Operation 5994 'add' 'tmp_393' <Predicate = (!tmp_26_20)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_843 : Operation 5995 [1/1] (0.00ns)   --->   "%tmp_395_cast = zext i15 %tmp_393 to i64" [combined_hls/top.cpp:66]   --->   Operation 5995 'zext' 'tmp_395_cast' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_843 : Operation 5996 [1/1] (0.00ns)   --->   "%input_buf_addr_45 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_395_cast" [combined_hls/top.cpp:66]   --->   Operation 5996 'getelementptr' 'input_buf_addr_45' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_843 : Operation 5997 [1/1] (0.00ns)   --->   "%index_buf_addr_22 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_20" [combined_hls/top.cpp:66]   --->   Operation 5997 'getelementptr' 'index_buf_addr_22' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_843 : Operation 5998 [2/2] (3.25ns)   --->   "%index_buf_load_21 = load float* %index_buf_addr_22, align 4" [combined_hls/top.cpp:66]   --->   Operation 5998 'load' 'index_buf_load_21' <Predicate = (!tmp_26_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_843 : Operation 5999 [2/2] (3.25ns)   --->   "%input_buf_load_22 = load float* %input_buf_addr_45, align 4" [combined_hls/top.cpp:66]   --->   Operation 5999 'load' 'input_buf_load_22' <Predicate = (!tmp_26_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 844 <SV = 447> <Delay = 3.25>
ST_844 : Operation 6000 [1/2] (3.25ns)   --->   "%index_buf_load_21 = load float* %index_buf_addr_22, align 4" [combined_hls/top.cpp:66]   --->   Operation 6000 'load' 'index_buf_load_21' <Predicate = (!tmp_26_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_844 : Operation 6001 [1/2] (3.25ns)   --->   "%input_buf_load_22 = load float* %input_buf_addr_45, align 4" [combined_hls/top.cpp:66]   --->   Operation 6001 'load' 'input_buf_load_22' <Predicate = (!tmp_26_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 845 <SV = 448> <Delay = 7.25>
ST_845 : Operation 6002 [5/5] (7.25ns)   --->   "%tmp_35_20 = fsub float %index_buf_load_21, %input_buf_load_22" [combined_hls/top.cpp:66]   --->   Operation 6002 'fsub' 'tmp_35_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 846 <SV = 449> <Delay = 7.25>
ST_846 : Operation 6003 [4/5] (7.25ns)   --->   "%tmp_35_20 = fsub float %index_buf_load_21, %input_buf_load_22" [combined_hls/top.cpp:66]   --->   Operation 6003 'fsub' 'tmp_35_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 847 <SV = 450> <Delay = 7.25>
ST_847 : Operation 6004 [3/5] (7.25ns)   --->   "%tmp_35_20 = fsub float %index_buf_load_21, %input_buf_load_22" [combined_hls/top.cpp:66]   --->   Operation 6004 'fsub' 'tmp_35_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 451> <Delay = 7.25>
ST_848 : Operation 6005 [2/5] (7.25ns)   --->   "%tmp_35_20 = fsub float %index_buf_load_21, %input_buf_load_22" [combined_hls/top.cpp:66]   --->   Operation 6005 'fsub' 'tmp_35_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 452> <Delay = 7.25>
ST_849 : Operation 6006 [1/5] (7.25ns)   --->   "%tmp_35_20 = fsub float %index_buf_load_21, %input_buf_load_22" [combined_hls/top.cpp:66]   --->   Operation 6006 'fsub' 'tmp_35_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 850 <SV = 453> <Delay = 5.70>
ST_850 : Operation 6007 [4/4] (5.70ns)   --->   "%tmp_36_20 = fmul float %tmp_35_20, %tmp_35_20" [combined_hls/top.cpp:67]   --->   Operation 6007 'fmul' 'tmp_36_20' <Predicate = (!tmp_26_20)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 454> <Delay = 5.70>
ST_851 : Operation 6008 [3/4] (5.70ns)   --->   "%tmp_36_20 = fmul float %tmp_35_20, %tmp_35_20" [combined_hls/top.cpp:67]   --->   Operation 6008 'fmul' 'tmp_36_20' <Predicate = (!tmp_26_20)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 455> <Delay = 5.70>
ST_852 : Operation 6009 [2/4] (5.70ns)   --->   "%tmp_36_20 = fmul float %tmp_35_20, %tmp_35_20" [combined_hls/top.cpp:67]   --->   Operation 6009 'fmul' 'tmp_36_20' <Predicate = (!tmp_26_20)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 456> <Delay = 5.70>
ST_853 : Operation 6010 [1/4] (5.70ns)   --->   "%tmp_36_20 = fmul float %tmp_35_20, %tmp_35_20" [combined_hls/top.cpp:67]   --->   Operation 6010 'fmul' 'tmp_36_20' <Predicate = (!tmp_26_20)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 854 <SV = 457> <Delay = 7.25>
ST_854 : Operation 6011 [5/5] (7.25ns)   --->   "%sum_2_20 = fadd float %sum_21, %tmp_36_20" [combined_hls/top.cpp:67]   --->   Operation 6011 'fadd' 'sum_2_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 855 <SV = 458> <Delay = 7.25>
ST_855 : Operation 6012 [4/5] (7.25ns)   --->   "%sum_2_20 = fadd float %sum_21, %tmp_36_20" [combined_hls/top.cpp:67]   --->   Operation 6012 'fadd' 'sum_2_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 459> <Delay = 7.25>
ST_856 : Operation 6013 [3/5] (7.25ns)   --->   "%sum_2_20 = fadd float %sum_21, %tmp_36_20" [combined_hls/top.cpp:67]   --->   Operation 6013 'fadd' 'sum_2_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 460> <Delay = 7.25>
ST_857 : Operation 6014 [2/5] (7.25ns)   --->   "%sum_2_20 = fadd float %sum_21, %tmp_36_20" [combined_hls/top.cpp:67]   --->   Operation 6014 'fadd' 'sum_2_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 858 <SV = 461> <Delay = 7.25>
ST_858 : Operation 6015 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6015 'specloopname' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_858 : Operation 6016 [1/1] (0.00ns)   --->   "%tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6016 'specregionbegin' 'tmp_110' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_858 : Operation 6017 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6017 'specpipeline' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_858 : Operation 6018 [1/5] (7.25ns)   --->   "%sum_2_20 = fadd float %sum_21, %tmp_36_20" [combined_hls/top.cpp:67]   --->   Operation 6018 'fadd' 'sum_2_20' <Predicate = (!tmp_26_20)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_858 : Operation 6019 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_110)" [combined_hls/top.cpp:68]   --->   Operation 6019 'specregionend' 'empty_134' <Predicate = (!tmp_26_20)> <Delay = 0.00>
ST_858 : Operation 6020 [1/1] (0.00ns)   --->   "br label %.preheader23.21" [combined_hls/top.cpp:64]   --->   Operation 6020 'br' <Predicate = (!tmp_26_20)> <Delay = 0.00>

State 859 <SV = 447> <Delay = 5.54>
ST_859 : Operation 6021 [1/1] (5.54ns)   --->   "%tmp_29_20 = fpext float %sum_21 to double" [combined_hls/top.cpp:69]   --->   Operation 6021 'fpext' 'tmp_29_20' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 860 <SV = 448> <Delay = 7.78>
ST_860 : Operation 6022 [6/6] (7.78ns)   --->   "%tmp_30_20 = fmul double %tmp_29_20, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6022 'dmul' 'tmp_30_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 449> <Delay = 7.78>
ST_861 : Operation 6023 [5/6] (7.78ns)   --->   "%tmp_30_20 = fmul double %tmp_29_20, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6023 'dmul' 'tmp_30_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 862 <SV = 450> <Delay = 7.78>
ST_862 : Operation 6024 [4/6] (7.78ns)   --->   "%tmp_30_20 = fmul double %tmp_29_20, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6024 'dmul' 'tmp_30_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 863 <SV = 451> <Delay = 7.78>
ST_863 : Operation 6025 [3/6] (7.78ns)   --->   "%tmp_30_20 = fmul double %tmp_29_20, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6025 'dmul' 'tmp_30_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 452> <Delay = 7.78>
ST_864 : Operation 6026 [2/6] (7.78ns)   --->   "%tmp_30_20 = fmul double %tmp_29_20, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6026 'dmul' 'tmp_30_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 453> <Delay = 7.78>
ST_865 : Operation 6027 [1/6] (7.78ns)   --->   "%tmp_30_20 = fmul double %tmp_29_20, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6027 'dmul' 'tmp_30_20' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 866 <SV = 454> <Delay = 6.50>
ST_866 : Operation 6028 [1/1] (6.50ns)   --->   "%tmp_31_20 = fptrunc double %tmp_30_20 to float" [combined_hls/top.cpp:69]   --->   Operation 6028 'fptrunc' 'tmp_31_20' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 867 <SV = 455> <Delay = 7.68>
ST_867 : Operation 6029 [9/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6029 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 868 <SV = 456> <Delay = 7.68>
ST_868 : Operation 6030 [8/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6030 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 869 <SV = 457> <Delay = 7.68>
ST_869 : Operation 6031 [7/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6031 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 870 <SV = 458> <Delay = 7.68>
ST_870 : Operation 6032 [6/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6032 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 871 <SV = 459> <Delay = 7.68>
ST_871 : Operation 6033 [5/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6033 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 872 <SV = 460> <Delay = 7.68>
ST_872 : Operation 6034 [4/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6034 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 873 <SV = 461> <Delay = 7.68>
ST_873 : Operation 6035 [3/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6035 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 874 <SV = 462> <Delay = 7.68>
ST_874 : Operation 6036 [2/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6036 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 875 <SV = 463> <Delay = 7.68>
ST_875 : Operation 6037 [1/9] (7.68ns)   --->   "%tmp_32_20 = call float @llvm.exp.f32(float %tmp_31_20)" [combined_hls/top.cpp:69]   --->   Operation 6037 'fexp' 'tmp_32_20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 876 <SV = 464> <Delay = 5.91>
ST_876 : Operation 6038 [1/1] (0.00ns)   --->   "%l_idx_load_22 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6038 'load' 'l_idx_load_22' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 6039 [1/1] (0.00ns)   --->   "%tmp_33_20 = sext i32 %l_idx_2_19 to i64" [combined_hls/top.cpp:69]   --->   Operation 6039 'sext' 'tmp_33_20' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 6040 [1/1] (0.00ns)   --->   "%result_buf_addr_25 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_20" [combined_hls/top.cpp:69]   --->   Operation 6040 'getelementptr' 'result_buf_addr_25' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 6041 [1/1] (3.25ns)   --->   "store float %tmp_32_20, float* %result_buf_addr_25, align 4" [combined_hls/top.cpp:69]   --->   Operation 6041 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_876 : Operation 6042 [1/1] (2.55ns)   --->   "%l_idx_2_20 = add nsw i32 %l_idx_load_22, 22" [combined_hls/top.cpp:70]   --->   Operation 6042 'add' 'l_idx_2_20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 6043 [1/1] (0.00ns)   --->   "%empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_106)" [combined_hls/top.cpp:72]   --->   Operation 6043 'specregionend' 'empty_132' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 6044 [1/1] (0.00ns)   --->   "%tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6044 'specregionbegin' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 6045 [1/1] (0.97ns)   --->   "%or_cond24 = or i1 %tmp_16_17, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6045 'or' 'or_cond24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_876 : Operation 6046 [1/1] (0.00ns)   --->   "br i1 %or_cond24, label %._crit_edge.22.preheader, label %..preheader24.backedge_crit_edge821" [combined_hls/top.cpp:54]   --->   Operation 6046 'br' <Predicate = true> <Delay = 0.00>
ST_876 : Operation 6047 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_20, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6047 'store' <Predicate = (!or_cond24)> <Delay = 3.36>
ST_876 : Operation 6048 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6048 'br' <Predicate = (!or_cond24)> <Delay = 0.00>
ST_876 : Operation 6049 [1/1] (1.76ns)   --->   "br label %._crit_edge.22" [combined_hls/top.cpp:57]   --->   Operation 6049 'br' <Predicate = (or_cond24)> <Delay = 1.76>

State 877 <SV = 465> <Delay = 2.74>
ST_877 : Operation 6050 [1/1] (0.00ns)   --->   "%j1_21 = phi i10 [ %j_4_21, %71 ], [ 0, %._crit_edge.22.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6050 'phi' 'j1_21' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 6051 [1/1] (1.77ns)   --->   "%exitcond5_21 = icmp eq i10 %j1_21, -240" [combined_hls/top.cpp:57]   --->   Operation 6051 'icmp' 'exitcond5_21' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 6052 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6052 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 6053 [1/1] (1.73ns)   --->   "%j_4_21 = add i10 %j1_21, 1" [combined_hls/top.cpp:57]   --->   Operation 6053 'add' 'j_4_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_877 : Operation 6054 [1/1] (0.00ns)   --->   "br i1 %exitcond5_21, label %.preheader23.22.preheader, label %71" [combined_hls/top.cpp:57]   --->   Operation 6054 'br' <Predicate = true> <Delay = 0.00>
ST_877 : Operation 6055 [2/2] (0.00ns)   --->   "%empty_142 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6055 'read' 'empty_142' <Predicate = (!exitcond5_21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_877 : Operation 6056 [1/1] (0.00ns)   --->   "%tmp_21_21_cast = zext i10 %j1_21 to i15" [combined_hls/top.cpp:60]   --->   Operation 6056 'zext' 'tmp_21_21_cast' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_877 : Operation 6057 [1/1] (1.94ns)   --->   "%tmp_394 = add i15 %tmp_21_21_cast, -15520" [combined_hls/top.cpp:60]   --->   Operation 6057 'add' 'tmp_394' <Predicate = (!exitcond5_21)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 878 <SV = 466> <Delay = 3.25>
ST_878 : Operation 6058 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6058 'specloopname' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6059 [1/1] (0.00ns)   --->   "%tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6059 'specregionbegin' 'tmp_111' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6060 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6060 'specpipeline' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6061 [1/2] (0.00ns)   --->   "%empty_142 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6061 'read' 'empty_142' <Predicate = (!exitcond5_21)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_878 : Operation 6062 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_122 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_142, 0"   --->   Operation 6062 'extractvalue' 'in_stream_data_V_val_122' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6063 [1/1] (0.00ns)   --->   "%bitcast_21 = bitcast i32 %in_stream_data_V_val_122 to float"   --->   Operation 6063 'bitcast' 'bitcast_21' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6064 [1/1] (0.00ns)   --->   "%tmp_396_cast = zext i15 %tmp_394 to i64" [combined_hls/top.cpp:60]   --->   Operation 6064 'zext' 'tmp_396_cast' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6065 [1/1] (0.00ns)   --->   "%input_buf_addr_46 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_396_cast" [combined_hls/top.cpp:60]   --->   Operation 6065 'getelementptr' 'input_buf_addr_46' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6066 [1/1] (3.25ns)   --->   "store float %bitcast_21, float* %input_buf_addr_46, align 4" [combined_hls/top.cpp:60]   --->   Operation 6066 'store' <Predicate = (!exitcond5_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_878 : Operation 6067 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_111)" [combined_hls/top.cpp:61]   --->   Operation 6067 'specregionend' 'empty_143' <Predicate = (!exitcond5_21)> <Delay = 0.00>
ST_878 : Operation 6068 [1/1] (0.00ns)   --->   "br label %._crit_edge.22" [combined_hls/top.cpp:57]   --->   Operation 6068 'br' <Predicate = (!exitcond5_21)> <Delay = 0.00>

State 879 <SV = 466> <Delay = 1.76>
ST_879 : Operation 6069 [1/1] (1.76ns)   --->   "br label %.preheader23.22" [combined_hls/top.cpp:64]   --->   Operation 6069 'br' <Predicate = true> <Delay = 1.76>

State 880 <SV = 467> <Delay = 5.19>
ST_880 : Operation 6070 [1/1] (0.00ns)   --->   "%q_22 = phi i10 [ %q_1_21, %70 ], [ 0, %.preheader23.22.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6070 'phi' 'q_22' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 6071 [1/1] (0.00ns)   --->   "%sum_22 = phi float [ %sum_2_21, %70 ], [ 0.000000e+00, %.preheader23.22.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6071 'phi' 'sum_22' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 6072 [1/1] (1.77ns)   --->   "%tmp_26_21 = icmp eq i10 %q_22, -240" [combined_hls/top.cpp:64]   --->   Operation 6072 'icmp' 'tmp_26_21' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 6073 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6073 'speclooptripcount' 'empty_139' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 6074 [1/1] (1.73ns)   --->   "%q_1_21 = add i10 %q_22, 1" [combined_hls/top.cpp:64]   --->   Operation 6074 'add' 'q_1_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 6075 [1/1] (0.00ns)   --->   "br i1 %tmp_26_21, label %69, label %70" [combined_hls/top.cpp:64]   --->   Operation 6075 'br' <Predicate = true> <Delay = 0.00>
ST_880 : Operation 6076 [1/1] (0.00ns)   --->   "%tmp_34_21 = zext i10 %q_22 to i64" [combined_hls/top.cpp:66]   --->   Operation 6076 'zext' 'tmp_34_21' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_880 : Operation 6077 [1/1] (0.00ns)   --->   "%tmp_34_21_cast = zext i10 %q_22 to i15" [combined_hls/top.cpp:66]   --->   Operation 6077 'zext' 'tmp_34_21_cast' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_880 : Operation 6078 [1/1] (1.94ns)   --->   "%tmp_395 = add i15 %tmp_34_21_cast, -15520" [combined_hls/top.cpp:66]   --->   Operation 6078 'add' 'tmp_395' <Predicate = (!tmp_26_21)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_880 : Operation 6079 [1/1] (0.00ns)   --->   "%tmp_397_cast = zext i15 %tmp_395 to i64" [combined_hls/top.cpp:66]   --->   Operation 6079 'zext' 'tmp_397_cast' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_880 : Operation 6080 [1/1] (0.00ns)   --->   "%input_buf_addr_47 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_397_cast" [combined_hls/top.cpp:66]   --->   Operation 6080 'getelementptr' 'input_buf_addr_47' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_880 : Operation 6081 [1/1] (0.00ns)   --->   "%index_buf_addr_23 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_21" [combined_hls/top.cpp:66]   --->   Operation 6081 'getelementptr' 'index_buf_addr_23' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_880 : Operation 6082 [2/2] (3.25ns)   --->   "%index_buf_load_22 = load float* %index_buf_addr_23, align 4" [combined_hls/top.cpp:66]   --->   Operation 6082 'load' 'index_buf_load_22' <Predicate = (!tmp_26_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_880 : Operation 6083 [2/2] (3.25ns)   --->   "%input_buf_load_23 = load float* %input_buf_addr_47, align 4" [combined_hls/top.cpp:66]   --->   Operation 6083 'load' 'input_buf_load_23' <Predicate = (!tmp_26_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 881 <SV = 468> <Delay = 3.25>
ST_881 : Operation 6084 [1/2] (3.25ns)   --->   "%index_buf_load_22 = load float* %index_buf_addr_23, align 4" [combined_hls/top.cpp:66]   --->   Operation 6084 'load' 'index_buf_load_22' <Predicate = (!tmp_26_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_881 : Operation 6085 [1/2] (3.25ns)   --->   "%input_buf_load_23 = load float* %input_buf_addr_47, align 4" [combined_hls/top.cpp:66]   --->   Operation 6085 'load' 'input_buf_load_23' <Predicate = (!tmp_26_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 882 <SV = 469> <Delay = 7.25>
ST_882 : Operation 6086 [5/5] (7.25ns)   --->   "%tmp_35_21 = fsub float %index_buf_load_22, %input_buf_load_23" [combined_hls/top.cpp:66]   --->   Operation 6086 'fsub' 'tmp_35_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 883 <SV = 470> <Delay = 7.25>
ST_883 : Operation 6087 [4/5] (7.25ns)   --->   "%tmp_35_21 = fsub float %index_buf_load_22, %input_buf_load_23" [combined_hls/top.cpp:66]   --->   Operation 6087 'fsub' 'tmp_35_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 471> <Delay = 7.25>
ST_884 : Operation 6088 [3/5] (7.25ns)   --->   "%tmp_35_21 = fsub float %index_buf_load_22, %input_buf_load_23" [combined_hls/top.cpp:66]   --->   Operation 6088 'fsub' 'tmp_35_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 472> <Delay = 7.25>
ST_885 : Operation 6089 [2/5] (7.25ns)   --->   "%tmp_35_21 = fsub float %index_buf_load_22, %input_buf_load_23" [combined_hls/top.cpp:66]   --->   Operation 6089 'fsub' 'tmp_35_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 886 <SV = 473> <Delay = 7.25>
ST_886 : Operation 6090 [1/5] (7.25ns)   --->   "%tmp_35_21 = fsub float %index_buf_load_22, %input_buf_load_23" [combined_hls/top.cpp:66]   --->   Operation 6090 'fsub' 'tmp_35_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 887 <SV = 474> <Delay = 5.70>
ST_887 : Operation 6091 [4/4] (5.70ns)   --->   "%tmp_36_21 = fmul float %tmp_35_21, %tmp_35_21" [combined_hls/top.cpp:67]   --->   Operation 6091 'fmul' 'tmp_36_21' <Predicate = (!tmp_26_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 475> <Delay = 5.70>
ST_888 : Operation 6092 [3/4] (5.70ns)   --->   "%tmp_36_21 = fmul float %tmp_35_21, %tmp_35_21" [combined_hls/top.cpp:67]   --->   Operation 6092 'fmul' 'tmp_36_21' <Predicate = (!tmp_26_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 476> <Delay = 5.70>
ST_889 : Operation 6093 [2/4] (5.70ns)   --->   "%tmp_36_21 = fmul float %tmp_35_21, %tmp_35_21" [combined_hls/top.cpp:67]   --->   Operation 6093 'fmul' 'tmp_36_21' <Predicate = (!tmp_26_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 890 <SV = 477> <Delay = 5.70>
ST_890 : Operation 6094 [1/4] (5.70ns)   --->   "%tmp_36_21 = fmul float %tmp_35_21, %tmp_35_21" [combined_hls/top.cpp:67]   --->   Operation 6094 'fmul' 'tmp_36_21' <Predicate = (!tmp_26_21)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 891 <SV = 478> <Delay = 7.25>
ST_891 : Operation 6095 [5/5] (7.25ns)   --->   "%sum_2_21 = fadd float %sum_22, %tmp_36_21" [combined_hls/top.cpp:67]   --->   Operation 6095 'fadd' 'sum_2_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 479> <Delay = 7.25>
ST_892 : Operation 6096 [4/5] (7.25ns)   --->   "%sum_2_21 = fadd float %sum_22, %tmp_36_21" [combined_hls/top.cpp:67]   --->   Operation 6096 'fadd' 'sum_2_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 480> <Delay = 7.25>
ST_893 : Operation 6097 [3/5] (7.25ns)   --->   "%sum_2_21 = fadd float %sum_22, %tmp_36_21" [combined_hls/top.cpp:67]   --->   Operation 6097 'fadd' 'sum_2_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 481> <Delay = 7.25>
ST_894 : Operation 6098 [2/5] (7.25ns)   --->   "%sum_2_21 = fadd float %sum_22, %tmp_36_21" [combined_hls/top.cpp:67]   --->   Operation 6098 'fadd' 'sum_2_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 895 <SV = 482> <Delay = 7.25>
ST_895 : Operation 6099 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6099 'specloopname' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_895 : Operation 6100 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6100 'specregionbegin' 'tmp_113' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_895 : Operation 6101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6101 'specpipeline' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_895 : Operation 6102 [1/5] (7.25ns)   --->   "%sum_2_21 = fadd float %sum_22, %tmp_36_21" [combined_hls/top.cpp:67]   --->   Operation 6102 'fadd' 'sum_2_21' <Predicate = (!tmp_26_21)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_895 : Operation 6103 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_113)" [combined_hls/top.cpp:68]   --->   Operation 6103 'specregionend' 'empty_140' <Predicate = (!tmp_26_21)> <Delay = 0.00>
ST_895 : Operation 6104 [1/1] (0.00ns)   --->   "br label %.preheader23.22" [combined_hls/top.cpp:64]   --->   Operation 6104 'br' <Predicate = (!tmp_26_21)> <Delay = 0.00>

State 896 <SV = 468> <Delay = 5.54>
ST_896 : Operation 6105 [1/1] (5.54ns)   --->   "%tmp_29_21 = fpext float %sum_22 to double" [combined_hls/top.cpp:69]   --->   Operation 6105 'fpext' 'tmp_29_21' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_896 : Operation 6106 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6106 'specregionbegin' 'tmp_112' <Predicate = true> <Delay = 0.00>

State 897 <SV = 469> <Delay = 7.78>
ST_897 : Operation 6107 [6/6] (7.78ns)   --->   "%tmp_30_21 = fmul double %tmp_29_21, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6107 'dmul' 'tmp_30_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 470> <Delay = 7.78>
ST_898 : Operation 6108 [5/6] (7.78ns)   --->   "%tmp_30_21 = fmul double %tmp_29_21, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6108 'dmul' 'tmp_30_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 899 <SV = 471> <Delay = 7.78>
ST_899 : Operation 6109 [4/6] (7.78ns)   --->   "%tmp_30_21 = fmul double %tmp_29_21, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6109 'dmul' 'tmp_30_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 472> <Delay = 7.78>
ST_900 : Operation 6110 [3/6] (7.78ns)   --->   "%tmp_30_21 = fmul double %tmp_29_21, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6110 'dmul' 'tmp_30_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 473> <Delay = 7.78>
ST_901 : Operation 6111 [2/6] (7.78ns)   --->   "%tmp_30_21 = fmul double %tmp_29_21, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6111 'dmul' 'tmp_30_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 474> <Delay = 7.78>
ST_902 : Operation 6112 [1/6] (7.78ns)   --->   "%tmp_30_21 = fmul double %tmp_29_21, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6112 'dmul' 'tmp_30_21' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 903 <SV = 475> <Delay = 6.50>
ST_903 : Operation 6113 [1/1] (6.50ns)   --->   "%tmp_31_21 = fptrunc double %tmp_30_21 to float" [combined_hls/top.cpp:69]   --->   Operation 6113 'fptrunc' 'tmp_31_21' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 904 <SV = 476> <Delay = 7.68>
ST_904 : Operation 6114 [9/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6114 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 905 <SV = 477> <Delay = 7.68>
ST_905 : Operation 6115 [8/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6115 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 906 <SV = 478> <Delay = 7.68>
ST_906 : Operation 6116 [7/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6116 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 907 <SV = 479> <Delay = 7.68>
ST_907 : Operation 6117 [6/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6117 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 908 <SV = 480> <Delay = 7.68>
ST_908 : Operation 6118 [5/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6118 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 909 <SV = 481> <Delay = 7.68>
ST_909 : Operation 6119 [4/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6119 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 910 <SV = 482> <Delay = 7.68>
ST_910 : Operation 6120 [3/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6120 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 911 <SV = 483> <Delay = 7.68>
ST_911 : Operation 6121 [2/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6121 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 912 <SV = 484> <Delay = 7.68>
ST_912 : Operation 6122 [1/9] (7.68ns)   --->   "%tmp_32_21 = call float @llvm.exp.f32(float %tmp_31_21)" [combined_hls/top.cpp:69]   --->   Operation 6122 'fexp' 'tmp_32_21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 913 <SV = 485> <Delay = 5.91>
ST_913 : Operation 6123 [1/1] (0.00ns)   --->   "%l_idx_load_23 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6123 'load' 'l_idx_load_23' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 6124 [1/1] (0.00ns)   --->   "%tmp_33_21 = sext i32 %l_idx_2_20 to i64" [combined_hls/top.cpp:69]   --->   Operation 6124 'sext' 'tmp_33_21' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 6125 [1/1] (0.00ns)   --->   "%result_buf_addr_26 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_21" [combined_hls/top.cpp:69]   --->   Operation 6125 'getelementptr' 'result_buf_addr_26' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 6126 [1/1] (3.25ns)   --->   "store float %tmp_32_21, float* %result_buf_addr_26, align 4" [combined_hls/top.cpp:69]   --->   Operation 6126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_913 : Operation 6127 [1/1] (2.55ns)   --->   "%l_idx_2_21 = add nsw i32 %l_idx_load_23, 23" [combined_hls/top.cpp:70]   --->   Operation 6127 'add' 'l_idx_2_21' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 6128 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_109)" [combined_hls/top.cpp:72]   --->   Operation 6128 'specregionend' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 6129 [1/1] (0.97ns)   --->   "%or_cond25 = or i1 %tmp_16_18, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6129 'or' 'or_cond25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_913 : Operation 6130 [1/1] (0.00ns)   --->   "br i1 %or_cond25, label %._crit_edge.23.preheader, label %..preheader24.backedge_crit_edge822" [combined_hls/top.cpp:54]   --->   Operation 6130 'br' <Predicate = true> <Delay = 0.00>
ST_913 : Operation 6131 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_21, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6131 'store' <Predicate = (!or_cond25)> <Delay = 3.36>
ST_913 : Operation 6132 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6132 'br' <Predicate = (!or_cond25)> <Delay = 0.00>
ST_913 : Operation 6133 [1/1] (1.76ns)   --->   "br label %._crit_edge.23" [combined_hls/top.cpp:57]   --->   Operation 6133 'br' <Predicate = (or_cond25)> <Delay = 1.76>

State 914 <SV = 486> <Delay = 2.74>
ST_914 : Operation 6134 [1/1] (0.00ns)   --->   "%j1_22 = phi i10 [ %j_4_22, %74 ], [ 0, %._crit_edge.23.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6134 'phi' 'j1_22' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 6135 [1/1] (1.77ns)   --->   "%exitcond5_22 = icmp eq i10 %j1_22, -240" [combined_hls/top.cpp:57]   --->   Operation 6135 'icmp' 'exitcond5_22' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 6136 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6136 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 6137 [1/1] (1.73ns)   --->   "%j_4_22 = add i10 %j1_22, 1" [combined_hls/top.cpp:57]   --->   Operation 6137 'add' 'j_4_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_914 : Operation 6138 [1/1] (0.00ns)   --->   "br i1 %exitcond5_22, label %.preheader23.23.preheader, label %74" [combined_hls/top.cpp:57]   --->   Operation 6138 'br' <Predicate = true> <Delay = 0.00>
ST_914 : Operation 6139 [2/2] (0.00ns)   --->   "%empty_148 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6139 'read' 'empty_148' <Predicate = (!exitcond5_22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_914 : Operation 6140 [1/1] (0.00ns)   --->   "%tmp_21_22_cast = zext i10 %j1_22 to i15" [combined_hls/top.cpp:60]   --->   Operation 6140 'zext' 'tmp_21_22_cast' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_914 : Operation 6141 [1/1] (1.94ns)   --->   "%tmp_396 = add i15 %tmp_21_22_cast, -14736" [combined_hls/top.cpp:60]   --->   Operation 6141 'add' 'tmp_396' <Predicate = (!exitcond5_22)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 915 <SV = 487> <Delay = 3.25>
ST_915 : Operation 6142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6142 'specloopname' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6143 [1/1] (0.00ns)   --->   "%tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6143 'specregionbegin' 'tmp_114' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6144 'specpipeline' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6145 [1/2] (0.00ns)   --->   "%empty_148 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6145 'read' 'empty_148' <Predicate = (!exitcond5_22)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_915 : Operation 6146 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_123 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_148, 0"   --->   Operation 6146 'extractvalue' 'in_stream_data_V_val_123' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6147 [1/1] (0.00ns)   --->   "%bitcast_22 = bitcast i32 %in_stream_data_V_val_123 to float"   --->   Operation 6147 'bitcast' 'bitcast_22' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6148 [1/1] (0.00ns)   --->   "%tmp_398_cast = zext i15 %tmp_396 to i64" [combined_hls/top.cpp:60]   --->   Operation 6148 'zext' 'tmp_398_cast' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6149 [1/1] (0.00ns)   --->   "%input_buf_addr_48 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_398_cast" [combined_hls/top.cpp:60]   --->   Operation 6149 'getelementptr' 'input_buf_addr_48' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6150 [1/1] (3.25ns)   --->   "store float %bitcast_22, float* %input_buf_addr_48, align 4" [combined_hls/top.cpp:60]   --->   Operation 6150 'store' <Predicate = (!exitcond5_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_915 : Operation 6151 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_114)" [combined_hls/top.cpp:61]   --->   Operation 6151 'specregionend' 'empty_149' <Predicate = (!exitcond5_22)> <Delay = 0.00>
ST_915 : Operation 6152 [1/1] (0.00ns)   --->   "br label %._crit_edge.23" [combined_hls/top.cpp:57]   --->   Operation 6152 'br' <Predicate = (!exitcond5_22)> <Delay = 0.00>

State 916 <SV = 487> <Delay = 1.76>
ST_916 : Operation 6153 [1/1] (1.76ns)   --->   "br label %.preheader23.23" [combined_hls/top.cpp:64]   --->   Operation 6153 'br' <Predicate = true> <Delay = 1.76>

State 917 <SV = 488> <Delay = 5.19>
ST_917 : Operation 6154 [1/1] (0.00ns)   --->   "%q_23 = phi i10 [ %q_1_22, %73 ], [ 0, %.preheader23.23.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6154 'phi' 'q_23' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 6155 [1/1] (0.00ns)   --->   "%sum_23 = phi float [ %sum_2_22, %73 ], [ 0.000000e+00, %.preheader23.23.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6155 'phi' 'sum_23' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 6156 [1/1] (1.77ns)   --->   "%tmp_26_22 = icmp eq i10 %q_23, -240" [combined_hls/top.cpp:64]   --->   Operation 6156 'icmp' 'tmp_26_22' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 6157 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6157 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 6158 [1/1] (1.73ns)   --->   "%q_1_22 = add i10 %q_23, 1" [combined_hls/top.cpp:64]   --->   Operation 6158 'add' 'q_1_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 6159 [1/1] (0.00ns)   --->   "br i1 %tmp_26_22, label %72, label %73" [combined_hls/top.cpp:64]   --->   Operation 6159 'br' <Predicate = true> <Delay = 0.00>
ST_917 : Operation 6160 [1/1] (0.00ns)   --->   "%tmp_34_22 = zext i10 %q_23 to i64" [combined_hls/top.cpp:66]   --->   Operation 6160 'zext' 'tmp_34_22' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_917 : Operation 6161 [1/1] (0.00ns)   --->   "%tmp_34_22_cast = zext i10 %q_23 to i15" [combined_hls/top.cpp:66]   --->   Operation 6161 'zext' 'tmp_34_22_cast' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_917 : Operation 6162 [1/1] (1.94ns)   --->   "%tmp_397 = add i15 %tmp_34_22_cast, -14736" [combined_hls/top.cpp:66]   --->   Operation 6162 'add' 'tmp_397' <Predicate = (!tmp_26_22)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_917 : Operation 6163 [1/1] (0.00ns)   --->   "%tmp_399_cast = zext i15 %tmp_397 to i64" [combined_hls/top.cpp:66]   --->   Operation 6163 'zext' 'tmp_399_cast' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_917 : Operation 6164 [1/1] (0.00ns)   --->   "%input_buf_addr_49 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_399_cast" [combined_hls/top.cpp:66]   --->   Operation 6164 'getelementptr' 'input_buf_addr_49' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_917 : Operation 6165 [1/1] (0.00ns)   --->   "%index_buf_addr_24 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_22" [combined_hls/top.cpp:66]   --->   Operation 6165 'getelementptr' 'index_buf_addr_24' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_917 : Operation 6166 [2/2] (3.25ns)   --->   "%index_buf_load_23 = load float* %index_buf_addr_24, align 4" [combined_hls/top.cpp:66]   --->   Operation 6166 'load' 'index_buf_load_23' <Predicate = (!tmp_26_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_917 : Operation 6167 [2/2] (3.25ns)   --->   "%input_buf_load_24 = load float* %input_buf_addr_49, align 4" [combined_hls/top.cpp:66]   --->   Operation 6167 'load' 'input_buf_load_24' <Predicate = (!tmp_26_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 918 <SV = 489> <Delay = 3.25>
ST_918 : Operation 6168 [1/2] (3.25ns)   --->   "%index_buf_load_23 = load float* %index_buf_addr_24, align 4" [combined_hls/top.cpp:66]   --->   Operation 6168 'load' 'index_buf_load_23' <Predicate = (!tmp_26_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_918 : Operation 6169 [1/2] (3.25ns)   --->   "%input_buf_load_24 = load float* %input_buf_addr_49, align 4" [combined_hls/top.cpp:66]   --->   Operation 6169 'load' 'input_buf_load_24' <Predicate = (!tmp_26_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 919 <SV = 490> <Delay = 7.25>
ST_919 : Operation 6170 [5/5] (7.25ns)   --->   "%tmp_35_22 = fsub float %index_buf_load_23, %input_buf_load_24" [combined_hls/top.cpp:66]   --->   Operation 6170 'fsub' 'tmp_35_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 491> <Delay = 7.25>
ST_920 : Operation 6171 [4/5] (7.25ns)   --->   "%tmp_35_22 = fsub float %index_buf_load_23, %input_buf_load_24" [combined_hls/top.cpp:66]   --->   Operation 6171 'fsub' 'tmp_35_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 492> <Delay = 7.25>
ST_921 : Operation 6172 [3/5] (7.25ns)   --->   "%tmp_35_22 = fsub float %index_buf_load_23, %input_buf_load_24" [combined_hls/top.cpp:66]   --->   Operation 6172 'fsub' 'tmp_35_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 922 <SV = 493> <Delay = 7.25>
ST_922 : Operation 6173 [2/5] (7.25ns)   --->   "%tmp_35_22 = fsub float %index_buf_load_23, %input_buf_load_24" [combined_hls/top.cpp:66]   --->   Operation 6173 'fsub' 'tmp_35_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 923 <SV = 494> <Delay = 7.25>
ST_923 : Operation 6174 [1/5] (7.25ns)   --->   "%tmp_35_22 = fsub float %index_buf_load_23, %input_buf_load_24" [combined_hls/top.cpp:66]   --->   Operation 6174 'fsub' 'tmp_35_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 495> <Delay = 5.70>
ST_924 : Operation 6175 [4/4] (5.70ns)   --->   "%tmp_36_22 = fmul float %tmp_35_22, %tmp_35_22" [combined_hls/top.cpp:67]   --->   Operation 6175 'fmul' 'tmp_36_22' <Predicate = (!tmp_26_22)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 496> <Delay = 5.70>
ST_925 : Operation 6176 [3/4] (5.70ns)   --->   "%tmp_36_22 = fmul float %tmp_35_22, %tmp_35_22" [combined_hls/top.cpp:67]   --->   Operation 6176 'fmul' 'tmp_36_22' <Predicate = (!tmp_26_22)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 926 <SV = 497> <Delay = 5.70>
ST_926 : Operation 6177 [2/4] (5.70ns)   --->   "%tmp_36_22 = fmul float %tmp_35_22, %tmp_35_22" [combined_hls/top.cpp:67]   --->   Operation 6177 'fmul' 'tmp_36_22' <Predicate = (!tmp_26_22)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 927 <SV = 498> <Delay = 5.70>
ST_927 : Operation 6178 [1/4] (5.70ns)   --->   "%tmp_36_22 = fmul float %tmp_35_22, %tmp_35_22" [combined_hls/top.cpp:67]   --->   Operation 6178 'fmul' 'tmp_36_22' <Predicate = (!tmp_26_22)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 499> <Delay = 7.25>
ST_928 : Operation 6179 [5/5] (7.25ns)   --->   "%sum_2_22 = fadd float %sum_23, %tmp_36_22" [combined_hls/top.cpp:67]   --->   Operation 6179 'fadd' 'sum_2_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 500> <Delay = 7.25>
ST_929 : Operation 6180 [4/5] (7.25ns)   --->   "%sum_2_22 = fadd float %sum_23, %tmp_36_22" [combined_hls/top.cpp:67]   --->   Operation 6180 'fadd' 'sum_2_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 930 <SV = 501> <Delay = 7.25>
ST_930 : Operation 6181 [3/5] (7.25ns)   --->   "%sum_2_22 = fadd float %sum_23, %tmp_36_22" [combined_hls/top.cpp:67]   --->   Operation 6181 'fadd' 'sum_2_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 931 <SV = 502> <Delay = 7.25>
ST_931 : Operation 6182 [2/5] (7.25ns)   --->   "%sum_2_22 = fadd float %sum_23, %tmp_36_22" [combined_hls/top.cpp:67]   --->   Operation 6182 'fadd' 'sum_2_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 503> <Delay = 7.25>
ST_932 : Operation 6183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6183 'specloopname' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_932 : Operation 6184 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6184 'specregionbegin' 'tmp_116' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_932 : Operation 6185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6185 'specpipeline' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_932 : Operation 6186 [1/5] (7.25ns)   --->   "%sum_2_22 = fadd float %sum_23, %tmp_36_22" [combined_hls/top.cpp:67]   --->   Operation 6186 'fadd' 'sum_2_22' <Predicate = (!tmp_26_22)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_932 : Operation 6187 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_116)" [combined_hls/top.cpp:68]   --->   Operation 6187 'specregionend' 'empty_146' <Predicate = (!tmp_26_22)> <Delay = 0.00>
ST_932 : Operation 6188 [1/1] (0.00ns)   --->   "br label %.preheader23.23" [combined_hls/top.cpp:64]   --->   Operation 6188 'br' <Predicate = (!tmp_26_22)> <Delay = 0.00>

State 933 <SV = 489> <Delay = 5.54>
ST_933 : Operation 6189 [1/1] (5.54ns)   --->   "%tmp_29_22 = fpext float %sum_23 to double" [combined_hls/top.cpp:69]   --->   Operation 6189 'fpext' 'tmp_29_22' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 934 <SV = 490> <Delay = 7.78>
ST_934 : Operation 6190 [6/6] (7.78ns)   --->   "%tmp_30_22 = fmul double %tmp_29_22, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6190 'dmul' 'tmp_30_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 935 <SV = 491> <Delay = 7.78>
ST_935 : Operation 6191 [5/6] (7.78ns)   --->   "%tmp_30_22 = fmul double %tmp_29_22, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6191 'dmul' 'tmp_30_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 492> <Delay = 7.78>
ST_936 : Operation 6192 [4/6] (7.78ns)   --->   "%tmp_30_22 = fmul double %tmp_29_22, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6192 'dmul' 'tmp_30_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 493> <Delay = 7.78>
ST_937 : Operation 6193 [3/6] (7.78ns)   --->   "%tmp_30_22 = fmul double %tmp_29_22, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6193 'dmul' 'tmp_30_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 938 <SV = 494> <Delay = 7.78>
ST_938 : Operation 6194 [2/6] (7.78ns)   --->   "%tmp_30_22 = fmul double %tmp_29_22, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6194 'dmul' 'tmp_30_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 939 <SV = 495> <Delay = 7.78>
ST_939 : Operation 6195 [1/6] (7.78ns)   --->   "%tmp_30_22 = fmul double %tmp_29_22, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6195 'dmul' 'tmp_30_22' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 496> <Delay = 6.50>
ST_940 : Operation 6196 [1/1] (6.50ns)   --->   "%tmp_31_22 = fptrunc double %tmp_30_22 to float" [combined_hls/top.cpp:69]   --->   Operation 6196 'fptrunc' 'tmp_31_22' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 941 <SV = 497> <Delay = 7.68>
ST_941 : Operation 6197 [9/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6197 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 942 <SV = 498> <Delay = 7.68>
ST_942 : Operation 6198 [8/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6198 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 943 <SV = 499> <Delay = 7.68>
ST_943 : Operation 6199 [7/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6199 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 944 <SV = 500> <Delay = 7.68>
ST_944 : Operation 6200 [6/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6200 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 945 <SV = 501> <Delay = 7.68>
ST_945 : Operation 6201 [5/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6201 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 946 <SV = 502> <Delay = 7.68>
ST_946 : Operation 6202 [4/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6202 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 947 <SV = 503> <Delay = 7.68>
ST_947 : Operation 6203 [3/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6203 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 948 <SV = 504> <Delay = 7.68>
ST_948 : Operation 6204 [2/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6204 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 949 <SV = 505> <Delay = 7.68>
ST_949 : Operation 6205 [1/9] (7.68ns)   --->   "%tmp_32_22 = call float @llvm.exp.f32(float %tmp_31_22)" [combined_hls/top.cpp:69]   --->   Operation 6205 'fexp' 'tmp_32_22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 950 <SV = 506> <Delay = 5.91>
ST_950 : Operation 6206 [1/1] (0.00ns)   --->   "%l_idx_load_24 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6206 'load' 'l_idx_load_24' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 6207 [1/1] (0.00ns)   --->   "%tmp_33_22 = sext i32 %l_idx_2_21 to i64" [combined_hls/top.cpp:69]   --->   Operation 6207 'sext' 'tmp_33_22' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 6208 [1/1] (0.00ns)   --->   "%result_buf_addr_27 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_22" [combined_hls/top.cpp:69]   --->   Operation 6208 'getelementptr' 'result_buf_addr_27' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 6209 [1/1] (3.25ns)   --->   "store float %tmp_32_22, float* %result_buf_addr_27, align 4" [combined_hls/top.cpp:69]   --->   Operation 6209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_950 : Operation 6210 [1/1] (2.55ns)   --->   "%l_idx_2_22 = add nsw i32 %l_idx_load_24, 24" [combined_hls/top.cpp:70]   --->   Operation 6210 'add' 'l_idx_2_22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 6211 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_112)" [combined_hls/top.cpp:72]   --->   Operation 6211 'specregionend' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 6212 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6212 'specregionbegin' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 6213 [1/1] (0.97ns)   --->   "%or_cond26 = or i1 %tmp_16_19, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6213 'or' 'or_cond26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 6214 [1/1] (0.00ns)   --->   "br i1 %or_cond26, label %._crit_edge.24.preheader, label %..preheader24.backedge_crit_edge823" [combined_hls/top.cpp:54]   --->   Operation 6214 'br' <Predicate = true> <Delay = 0.00>
ST_950 : Operation 6215 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_22, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6215 'store' <Predicate = (!or_cond26)> <Delay = 3.36>
ST_950 : Operation 6216 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6216 'br' <Predicate = (!or_cond26)> <Delay = 0.00>
ST_950 : Operation 6217 [1/1] (1.76ns)   --->   "br label %._crit_edge.24" [combined_hls/top.cpp:57]   --->   Operation 6217 'br' <Predicate = (or_cond26)> <Delay = 1.76>

State 951 <SV = 507> <Delay = 2.74>
ST_951 : Operation 6218 [1/1] (0.00ns)   --->   "%j1_23 = phi i10 [ %j_4_23, %77 ], [ 0, %._crit_edge.24.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6218 'phi' 'j1_23' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 6219 [1/1] (1.77ns)   --->   "%exitcond5_23 = icmp eq i10 %j1_23, -240" [combined_hls/top.cpp:57]   --->   Operation 6219 'icmp' 'exitcond5_23' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 6220 [1/1] (0.00ns)   --->   "%empty_153 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6220 'speclooptripcount' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 6221 [1/1] (1.73ns)   --->   "%j_4_23 = add i10 %j1_23, 1" [combined_hls/top.cpp:57]   --->   Operation 6221 'add' 'j_4_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_951 : Operation 6222 [1/1] (0.00ns)   --->   "br i1 %exitcond5_23, label %.preheader23.24.preheader, label %77" [combined_hls/top.cpp:57]   --->   Operation 6222 'br' <Predicate = true> <Delay = 0.00>
ST_951 : Operation 6223 [2/2] (0.00ns)   --->   "%empty_154 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6223 'read' 'empty_154' <Predicate = (!exitcond5_23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_951 : Operation 6224 [1/1] (0.00ns)   --->   "%tmp_21_23_cast = zext i10 %j1_23 to i15" [combined_hls/top.cpp:60]   --->   Operation 6224 'zext' 'tmp_21_23_cast' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_951 : Operation 6225 [1/1] (1.94ns)   --->   "%tmp_398 = add i15 %tmp_21_23_cast, -13952" [combined_hls/top.cpp:60]   --->   Operation 6225 'add' 'tmp_398' <Predicate = (!exitcond5_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 952 <SV = 508> <Delay = 3.25>
ST_952 : Operation 6226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6226 'specloopname' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6227 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6227 'specregionbegin' 'tmp_117' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6228 'specpipeline' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6229 [1/2] (0.00ns)   --->   "%empty_154 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6229 'read' 'empty_154' <Predicate = (!exitcond5_23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_952 : Operation 6230 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_124 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_154, 0"   --->   Operation 6230 'extractvalue' 'in_stream_data_V_val_124' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6231 [1/1] (0.00ns)   --->   "%bitcast_23 = bitcast i32 %in_stream_data_V_val_124 to float"   --->   Operation 6231 'bitcast' 'bitcast_23' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6232 [1/1] (0.00ns)   --->   "%tmp_400_cast = zext i15 %tmp_398 to i64" [combined_hls/top.cpp:60]   --->   Operation 6232 'zext' 'tmp_400_cast' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6233 [1/1] (0.00ns)   --->   "%input_buf_addr_50 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_400_cast" [combined_hls/top.cpp:60]   --->   Operation 6233 'getelementptr' 'input_buf_addr_50' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6234 [1/1] (3.25ns)   --->   "store float %bitcast_23, float* %input_buf_addr_50, align 4" [combined_hls/top.cpp:60]   --->   Operation 6234 'store' <Predicate = (!exitcond5_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_952 : Operation 6235 [1/1] (0.00ns)   --->   "%empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_117)" [combined_hls/top.cpp:61]   --->   Operation 6235 'specregionend' 'empty_155' <Predicate = (!exitcond5_23)> <Delay = 0.00>
ST_952 : Operation 6236 [1/1] (0.00ns)   --->   "br label %._crit_edge.24" [combined_hls/top.cpp:57]   --->   Operation 6236 'br' <Predicate = (!exitcond5_23)> <Delay = 0.00>

State 953 <SV = 508> <Delay = 1.76>
ST_953 : Operation 6237 [1/1] (1.76ns)   --->   "br label %.preheader23.24" [combined_hls/top.cpp:64]   --->   Operation 6237 'br' <Predicate = true> <Delay = 1.76>

State 954 <SV = 509> <Delay = 5.19>
ST_954 : Operation 6238 [1/1] (0.00ns)   --->   "%q_24 = phi i10 [ %q_1_23, %76 ], [ 0, %.preheader23.24.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6238 'phi' 'q_24' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 6239 [1/1] (0.00ns)   --->   "%sum_24 = phi float [ %sum_2_23, %76 ], [ 0.000000e+00, %.preheader23.24.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6239 'phi' 'sum_24' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 6240 [1/1] (1.77ns)   --->   "%tmp_26_23 = icmp eq i10 %q_24, -240" [combined_hls/top.cpp:64]   --->   Operation 6240 'icmp' 'tmp_26_23' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 6241 [1/1] (0.00ns)   --->   "%empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6241 'speclooptripcount' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 6242 [1/1] (1.73ns)   --->   "%q_1_23 = add i10 %q_24, 1" [combined_hls/top.cpp:64]   --->   Operation 6242 'add' 'q_1_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 6243 [1/1] (0.00ns)   --->   "br i1 %tmp_26_23, label %75, label %76" [combined_hls/top.cpp:64]   --->   Operation 6243 'br' <Predicate = true> <Delay = 0.00>
ST_954 : Operation 6244 [1/1] (0.00ns)   --->   "%tmp_34_23 = zext i10 %q_24 to i64" [combined_hls/top.cpp:66]   --->   Operation 6244 'zext' 'tmp_34_23' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_954 : Operation 6245 [1/1] (0.00ns)   --->   "%tmp_34_23_cast = zext i10 %q_24 to i15" [combined_hls/top.cpp:66]   --->   Operation 6245 'zext' 'tmp_34_23_cast' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_954 : Operation 6246 [1/1] (1.94ns)   --->   "%tmp_399 = add i15 %tmp_34_23_cast, -13952" [combined_hls/top.cpp:66]   --->   Operation 6246 'add' 'tmp_399' <Predicate = (!tmp_26_23)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 6247 [1/1] (0.00ns)   --->   "%tmp_401_cast = zext i15 %tmp_399 to i64" [combined_hls/top.cpp:66]   --->   Operation 6247 'zext' 'tmp_401_cast' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_954 : Operation 6248 [1/1] (0.00ns)   --->   "%input_buf_addr_51 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_401_cast" [combined_hls/top.cpp:66]   --->   Operation 6248 'getelementptr' 'input_buf_addr_51' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_954 : Operation 6249 [1/1] (0.00ns)   --->   "%index_buf_addr_25 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_23" [combined_hls/top.cpp:66]   --->   Operation 6249 'getelementptr' 'index_buf_addr_25' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_954 : Operation 6250 [2/2] (3.25ns)   --->   "%index_buf_load_24 = load float* %index_buf_addr_25, align 4" [combined_hls/top.cpp:66]   --->   Operation 6250 'load' 'index_buf_load_24' <Predicate = (!tmp_26_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_954 : Operation 6251 [2/2] (3.25ns)   --->   "%input_buf_load_25 = load float* %input_buf_addr_51, align 4" [combined_hls/top.cpp:66]   --->   Operation 6251 'load' 'input_buf_load_25' <Predicate = (!tmp_26_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 955 <SV = 510> <Delay = 3.25>
ST_955 : Operation 6252 [1/2] (3.25ns)   --->   "%index_buf_load_24 = load float* %index_buf_addr_25, align 4" [combined_hls/top.cpp:66]   --->   Operation 6252 'load' 'index_buf_load_24' <Predicate = (!tmp_26_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_955 : Operation 6253 [1/2] (3.25ns)   --->   "%input_buf_load_25 = load float* %input_buf_addr_51, align 4" [combined_hls/top.cpp:66]   --->   Operation 6253 'load' 'input_buf_load_25' <Predicate = (!tmp_26_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 956 <SV = 511> <Delay = 7.25>
ST_956 : Operation 6254 [5/5] (7.25ns)   --->   "%tmp_35_23 = fsub float %index_buf_load_24, %input_buf_load_25" [combined_hls/top.cpp:66]   --->   Operation 6254 'fsub' 'tmp_35_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 957 <SV = 512> <Delay = 7.25>
ST_957 : Operation 6255 [4/5] (7.25ns)   --->   "%tmp_35_23 = fsub float %index_buf_load_24, %input_buf_load_25" [combined_hls/top.cpp:66]   --->   Operation 6255 'fsub' 'tmp_35_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 958 <SV = 513> <Delay = 7.25>
ST_958 : Operation 6256 [3/5] (7.25ns)   --->   "%tmp_35_23 = fsub float %index_buf_load_24, %input_buf_load_25" [combined_hls/top.cpp:66]   --->   Operation 6256 'fsub' 'tmp_35_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 959 <SV = 514> <Delay = 7.25>
ST_959 : Operation 6257 [2/5] (7.25ns)   --->   "%tmp_35_23 = fsub float %index_buf_load_24, %input_buf_load_25" [combined_hls/top.cpp:66]   --->   Operation 6257 'fsub' 'tmp_35_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 960 <SV = 515> <Delay = 7.25>
ST_960 : Operation 6258 [1/5] (7.25ns)   --->   "%tmp_35_23 = fsub float %index_buf_load_24, %input_buf_load_25" [combined_hls/top.cpp:66]   --->   Operation 6258 'fsub' 'tmp_35_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 961 <SV = 516> <Delay = 5.70>
ST_961 : Operation 6259 [4/4] (5.70ns)   --->   "%tmp_36_23 = fmul float %tmp_35_23, %tmp_35_23" [combined_hls/top.cpp:67]   --->   Operation 6259 'fmul' 'tmp_36_23' <Predicate = (!tmp_26_23)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 962 <SV = 517> <Delay = 5.70>
ST_962 : Operation 6260 [3/4] (5.70ns)   --->   "%tmp_36_23 = fmul float %tmp_35_23, %tmp_35_23" [combined_hls/top.cpp:67]   --->   Operation 6260 'fmul' 'tmp_36_23' <Predicate = (!tmp_26_23)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 963 <SV = 518> <Delay = 5.70>
ST_963 : Operation 6261 [2/4] (5.70ns)   --->   "%tmp_36_23 = fmul float %tmp_35_23, %tmp_35_23" [combined_hls/top.cpp:67]   --->   Operation 6261 'fmul' 'tmp_36_23' <Predicate = (!tmp_26_23)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 964 <SV = 519> <Delay = 5.70>
ST_964 : Operation 6262 [1/4] (5.70ns)   --->   "%tmp_36_23 = fmul float %tmp_35_23, %tmp_35_23" [combined_hls/top.cpp:67]   --->   Operation 6262 'fmul' 'tmp_36_23' <Predicate = (!tmp_26_23)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 965 <SV = 520> <Delay = 7.25>
ST_965 : Operation 6263 [5/5] (7.25ns)   --->   "%sum_2_23 = fadd float %sum_24, %tmp_36_23" [combined_hls/top.cpp:67]   --->   Operation 6263 'fadd' 'sum_2_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 966 <SV = 521> <Delay = 7.25>
ST_966 : Operation 6264 [4/5] (7.25ns)   --->   "%sum_2_23 = fadd float %sum_24, %tmp_36_23" [combined_hls/top.cpp:67]   --->   Operation 6264 'fadd' 'sum_2_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 967 <SV = 522> <Delay = 7.25>
ST_967 : Operation 6265 [3/5] (7.25ns)   --->   "%sum_2_23 = fadd float %sum_24, %tmp_36_23" [combined_hls/top.cpp:67]   --->   Operation 6265 'fadd' 'sum_2_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 968 <SV = 523> <Delay = 7.25>
ST_968 : Operation 6266 [2/5] (7.25ns)   --->   "%sum_2_23 = fadd float %sum_24, %tmp_36_23" [combined_hls/top.cpp:67]   --->   Operation 6266 'fadd' 'sum_2_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 524> <Delay = 7.25>
ST_969 : Operation 6267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6267 'specloopname' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_969 : Operation 6268 [1/1] (0.00ns)   --->   "%tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6268 'specregionbegin' 'tmp_119' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_969 : Operation 6269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6269 'specpipeline' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_969 : Operation 6270 [1/5] (7.25ns)   --->   "%sum_2_23 = fadd float %sum_24, %tmp_36_23" [combined_hls/top.cpp:67]   --->   Operation 6270 'fadd' 'sum_2_23' <Predicate = (!tmp_26_23)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_969 : Operation 6271 [1/1] (0.00ns)   --->   "%empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_119)" [combined_hls/top.cpp:68]   --->   Operation 6271 'specregionend' 'empty_152' <Predicate = (!tmp_26_23)> <Delay = 0.00>
ST_969 : Operation 6272 [1/1] (0.00ns)   --->   "br label %.preheader23.24" [combined_hls/top.cpp:64]   --->   Operation 6272 'br' <Predicate = (!tmp_26_23)> <Delay = 0.00>

State 970 <SV = 510> <Delay = 5.54>
ST_970 : Operation 6273 [1/1] (5.54ns)   --->   "%tmp_29_23 = fpext float %sum_24 to double" [combined_hls/top.cpp:69]   --->   Operation 6273 'fpext' 'tmp_29_23' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_970 : Operation 6274 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6274 'specregionbegin' 'tmp_118' <Predicate = true> <Delay = 0.00>

State 971 <SV = 511> <Delay = 7.78>
ST_971 : Operation 6275 [6/6] (7.78ns)   --->   "%tmp_30_23 = fmul double %tmp_29_23, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6275 'dmul' 'tmp_30_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 512> <Delay = 7.78>
ST_972 : Operation 6276 [5/6] (7.78ns)   --->   "%tmp_30_23 = fmul double %tmp_29_23, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6276 'dmul' 'tmp_30_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 513> <Delay = 7.78>
ST_973 : Operation 6277 [4/6] (7.78ns)   --->   "%tmp_30_23 = fmul double %tmp_29_23, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6277 'dmul' 'tmp_30_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 974 <SV = 514> <Delay = 7.78>
ST_974 : Operation 6278 [3/6] (7.78ns)   --->   "%tmp_30_23 = fmul double %tmp_29_23, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6278 'dmul' 'tmp_30_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 975 <SV = 515> <Delay = 7.78>
ST_975 : Operation 6279 [2/6] (7.78ns)   --->   "%tmp_30_23 = fmul double %tmp_29_23, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6279 'dmul' 'tmp_30_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 516> <Delay = 7.78>
ST_976 : Operation 6280 [1/6] (7.78ns)   --->   "%tmp_30_23 = fmul double %tmp_29_23, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6280 'dmul' 'tmp_30_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 517> <Delay = 6.50>
ST_977 : Operation 6281 [1/1] (6.50ns)   --->   "%tmp_31_23 = fptrunc double %tmp_30_23 to float" [combined_hls/top.cpp:69]   --->   Operation 6281 'fptrunc' 'tmp_31_23' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 978 <SV = 518> <Delay = 7.68>
ST_978 : Operation 6282 [9/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6282 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 979 <SV = 519> <Delay = 7.68>
ST_979 : Operation 6283 [8/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6283 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 980 <SV = 520> <Delay = 7.68>
ST_980 : Operation 6284 [7/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6284 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 981 <SV = 521> <Delay = 7.68>
ST_981 : Operation 6285 [6/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6285 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 982 <SV = 522> <Delay = 7.68>
ST_982 : Operation 6286 [5/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6286 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 983 <SV = 523> <Delay = 7.68>
ST_983 : Operation 6287 [4/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6287 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 984 <SV = 524> <Delay = 7.68>
ST_984 : Operation 6288 [3/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6288 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 985 <SV = 525> <Delay = 7.68>
ST_985 : Operation 6289 [2/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6289 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 986 <SV = 526> <Delay = 7.68>
ST_986 : Operation 6290 [1/9] (7.68ns)   --->   "%tmp_32_23 = call float @llvm.exp.f32(float %tmp_31_23)" [combined_hls/top.cpp:69]   --->   Operation 6290 'fexp' 'tmp_32_23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 987 <SV = 527> <Delay = 5.91>
ST_987 : Operation 6291 [1/1] (0.00ns)   --->   "%l_idx_load_25 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6291 'load' 'l_idx_load_25' <Predicate = true> <Delay = 0.00>
ST_987 : Operation 6292 [1/1] (0.00ns)   --->   "%tmp_33_23 = sext i32 %l_idx_2_22 to i64" [combined_hls/top.cpp:69]   --->   Operation 6292 'sext' 'tmp_33_23' <Predicate = true> <Delay = 0.00>
ST_987 : Operation 6293 [1/1] (0.00ns)   --->   "%result_buf_addr_28 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_23" [combined_hls/top.cpp:69]   --->   Operation 6293 'getelementptr' 'result_buf_addr_28' <Predicate = true> <Delay = 0.00>
ST_987 : Operation 6294 [1/1] (3.25ns)   --->   "store float %tmp_32_23, float* %result_buf_addr_28, align 4" [combined_hls/top.cpp:69]   --->   Operation 6294 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_987 : Operation 6295 [1/1] (2.55ns)   --->   "%l_idx_2_23 = add nsw i32 %l_idx_load_25, 25" [combined_hls/top.cpp:70]   --->   Operation 6295 'add' 'l_idx_2_23' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 6296 [1/1] (0.00ns)   --->   "%empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_115)" [combined_hls/top.cpp:72]   --->   Operation 6296 'specregionend' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_987 : Operation 6297 [1/1] (0.97ns)   --->   "%or_cond27 = or i1 %tmp_16_20, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6297 'or' 'or_cond27' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_987 : Operation 6298 [1/1] (0.00ns)   --->   "br i1 %or_cond27, label %._crit_edge.25.preheader, label %..preheader24.backedge_crit_edge824" [combined_hls/top.cpp:54]   --->   Operation 6298 'br' <Predicate = true> <Delay = 0.00>
ST_987 : Operation 6299 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_23, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6299 'store' <Predicate = (!or_cond27)> <Delay = 3.36>
ST_987 : Operation 6300 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6300 'br' <Predicate = (!or_cond27)> <Delay = 0.00>
ST_987 : Operation 6301 [1/1] (1.76ns)   --->   "br label %._crit_edge.25" [combined_hls/top.cpp:57]   --->   Operation 6301 'br' <Predicate = (or_cond27)> <Delay = 1.76>

State 988 <SV = 528> <Delay = 2.74>
ST_988 : Operation 6302 [1/1] (0.00ns)   --->   "%j1_24 = phi i10 [ %j_4_24, %80 ], [ 0, %._crit_edge.25.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6302 'phi' 'j1_24' <Predicate = true> <Delay = 0.00>
ST_988 : Operation 6303 [1/1] (1.77ns)   --->   "%exitcond5_24 = icmp eq i10 %j1_24, -240" [combined_hls/top.cpp:57]   --->   Operation 6303 'icmp' 'exitcond5_24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 6304 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6304 'speclooptripcount' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_988 : Operation 6305 [1/1] (1.73ns)   --->   "%j_4_24 = add i10 %j1_24, 1" [combined_hls/top.cpp:57]   --->   Operation 6305 'add' 'j_4_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_988 : Operation 6306 [1/1] (0.00ns)   --->   "br i1 %exitcond5_24, label %.preheader23.25.preheader, label %80" [combined_hls/top.cpp:57]   --->   Operation 6306 'br' <Predicate = true> <Delay = 0.00>
ST_988 : Operation 6307 [2/2] (0.00ns)   --->   "%empty_160 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6307 'read' 'empty_160' <Predicate = (!exitcond5_24)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_988 : Operation 6308 [1/1] (0.00ns)   --->   "%tmp_21_24_cast = zext i10 %j1_24 to i15" [combined_hls/top.cpp:60]   --->   Operation 6308 'zext' 'tmp_21_24_cast' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_988 : Operation 6309 [1/1] (1.94ns)   --->   "%tmp_400 = add i15 %tmp_21_24_cast, -13168" [combined_hls/top.cpp:60]   --->   Operation 6309 'add' 'tmp_400' <Predicate = (!exitcond5_24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 529> <Delay = 3.25>
ST_989 : Operation 6310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6310 'specloopname' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6311 [1/1] (0.00ns)   --->   "%tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6311 'specregionbegin' 'tmp_120' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6312 'specpipeline' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6313 [1/2] (0.00ns)   --->   "%empty_160 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6313 'read' 'empty_160' <Predicate = (!exitcond5_24)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_989 : Operation 6314 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_125 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_160, 0"   --->   Operation 6314 'extractvalue' 'in_stream_data_V_val_125' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6315 [1/1] (0.00ns)   --->   "%bitcast_24 = bitcast i32 %in_stream_data_V_val_125 to float"   --->   Operation 6315 'bitcast' 'bitcast_24' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6316 [1/1] (0.00ns)   --->   "%tmp_402_cast = zext i15 %tmp_400 to i64" [combined_hls/top.cpp:60]   --->   Operation 6316 'zext' 'tmp_402_cast' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6317 [1/1] (0.00ns)   --->   "%input_buf_addr_52 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_402_cast" [combined_hls/top.cpp:60]   --->   Operation 6317 'getelementptr' 'input_buf_addr_52' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6318 [1/1] (3.25ns)   --->   "store float %bitcast_24, float* %input_buf_addr_52, align 4" [combined_hls/top.cpp:60]   --->   Operation 6318 'store' <Predicate = (!exitcond5_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_989 : Operation 6319 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_120)" [combined_hls/top.cpp:61]   --->   Operation 6319 'specregionend' 'empty_161' <Predicate = (!exitcond5_24)> <Delay = 0.00>
ST_989 : Operation 6320 [1/1] (0.00ns)   --->   "br label %._crit_edge.25" [combined_hls/top.cpp:57]   --->   Operation 6320 'br' <Predicate = (!exitcond5_24)> <Delay = 0.00>

State 990 <SV = 529> <Delay = 1.76>
ST_990 : Operation 6321 [1/1] (1.76ns)   --->   "br label %.preheader23.25" [combined_hls/top.cpp:64]   --->   Operation 6321 'br' <Predicate = true> <Delay = 1.76>

State 991 <SV = 530> <Delay = 5.19>
ST_991 : Operation 6322 [1/1] (0.00ns)   --->   "%q_25 = phi i10 [ %q_1_24, %79 ], [ 0, %.preheader23.25.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6322 'phi' 'q_25' <Predicate = true> <Delay = 0.00>
ST_991 : Operation 6323 [1/1] (0.00ns)   --->   "%sum_25 = phi float [ %sum_2_24, %79 ], [ 0.000000e+00, %.preheader23.25.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6323 'phi' 'sum_25' <Predicate = true> <Delay = 0.00>
ST_991 : Operation 6324 [1/1] (1.77ns)   --->   "%tmp_26_24 = icmp eq i10 %q_25, -240" [combined_hls/top.cpp:64]   --->   Operation 6324 'icmp' 'tmp_26_24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 6325 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6325 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_991 : Operation 6326 [1/1] (1.73ns)   --->   "%q_1_24 = add i10 %q_25, 1" [combined_hls/top.cpp:64]   --->   Operation 6326 'add' 'q_1_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 6327 [1/1] (0.00ns)   --->   "br i1 %tmp_26_24, label %78, label %79" [combined_hls/top.cpp:64]   --->   Operation 6327 'br' <Predicate = true> <Delay = 0.00>
ST_991 : Operation 6328 [1/1] (0.00ns)   --->   "%tmp_34_24 = zext i10 %q_25 to i64" [combined_hls/top.cpp:66]   --->   Operation 6328 'zext' 'tmp_34_24' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_991 : Operation 6329 [1/1] (0.00ns)   --->   "%tmp_34_24_cast = zext i10 %q_25 to i15" [combined_hls/top.cpp:66]   --->   Operation 6329 'zext' 'tmp_34_24_cast' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_991 : Operation 6330 [1/1] (1.94ns)   --->   "%tmp_401 = add i15 %tmp_34_24_cast, -13168" [combined_hls/top.cpp:66]   --->   Operation 6330 'add' 'tmp_401' <Predicate = (!tmp_26_24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_991 : Operation 6331 [1/1] (0.00ns)   --->   "%tmp_403_cast = zext i15 %tmp_401 to i64" [combined_hls/top.cpp:66]   --->   Operation 6331 'zext' 'tmp_403_cast' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_991 : Operation 6332 [1/1] (0.00ns)   --->   "%input_buf_addr_53 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_403_cast" [combined_hls/top.cpp:66]   --->   Operation 6332 'getelementptr' 'input_buf_addr_53' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_991 : Operation 6333 [1/1] (0.00ns)   --->   "%index_buf_addr_26 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_24" [combined_hls/top.cpp:66]   --->   Operation 6333 'getelementptr' 'index_buf_addr_26' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_991 : Operation 6334 [2/2] (3.25ns)   --->   "%index_buf_load_25 = load float* %index_buf_addr_26, align 4" [combined_hls/top.cpp:66]   --->   Operation 6334 'load' 'index_buf_load_25' <Predicate = (!tmp_26_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_991 : Operation 6335 [2/2] (3.25ns)   --->   "%input_buf_load_26 = load float* %input_buf_addr_53, align 4" [combined_hls/top.cpp:66]   --->   Operation 6335 'load' 'input_buf_load_26' <Predicate = (!tmp_26_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 992 <SV = 531> <Delay = 3.25>
ST_992 : Operation 6336 [1/2] (3.25ns)   --->   "%index_buf_load_25 = load float* %index_buf_addr_26, align 4" [combined_hls/top.cpp:66]   --->   Operation 6336 'load' 'index_buf_load_25' <Predicate = (!tmp_26_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_992 : Operation 6337 [1/2] (3.25ns)   --->   "%input_buf_load_26 = load float* %input_buf_addr_53, align 4" [combined_hls/top.cpp:66]   --->   Operation 6337 'load' 'input_buf_load_26' <Predicate = (!tmp_26_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 993 <SV = 532> <Delay = 7.25>
ST_993 : Operation 6338 [5/5] (7.25ns)   --->   "%tmp_35_24 = fsub float %index_buf_load_25, %input_buf_load_26" [combined_hls/top.cpp:66]   --->   Operation 6338 'fsub' 'tmp_35_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 994 <SV = 533> <Delay = 7.25>
ST_994 : Operation 6339 [4/5] (7.25ns)   --->   "%tmp_35_24 = fsub float %index_buf_load_25, %input_buf_load_26" [combined_hls/top.cpp:66]   --->   Operation 6339 'fsub' 'tmp_35_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 995 <SV = 534> <Delay = 7.25>
ST_995 : Operation 6340 [3/5] (7.25ns)   --->   "%tmp_35_24 = fsub float %index_buf_load_25, %input_buf_load_26" [combined_hls/top.cpp:66]   --->   Operation 6340 'fsub' 'tmp_35_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 535> <Delay = 7.25>
ST_996 : Operation 6341 [2/5] (7.25ns)   --->   "%tmp_35_24 = fsub float %index_buf_load_25, %input_buf_load_26" [combined_hls/top.cpp:66]   --->   Operation 6341 'fsub' 'tmp_35_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 536> <Delay = 7.25>
ST_997 : Operation 6342 [1/5] (7.25ns)   --->   "%tmp_35_24 = fsub float %index_buf_load_25, %input_buf_load_26" [combined_hls/top.cpp:66]   --->   Operation 6342 'fsub' 'tmp_35_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 998 <SV = 537> <Delay = 5.70>
ST_998 : Operation 6343 [4/4] (5.70ns)   --->   "%tmp_36_24 = fmul float %tmp_35_24, %tmp_35_24" [combined_hls/top.cpp:67]   --->   Operation 6343 'fmul' 'tmp_36_24' <Predicate = (!tmp_26_24)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 999 <SV = 538> <Delay = 5.70>
ST_999 : Operation 6344 [3/4] (5.70ns)   --->   "%tmp_36_24 = fmul float %tmp_35_24, %tmp_35_24" [combined_hls/top.cpp:67]   --->   Operation 6344 'fmul' 'tmp_36_24' <Predicate = (!tmp_26_24)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 539> <Delay = 5.70>
ST_1000 : Operation 6345 [2/4] (5.70ns)   --->   "%tmp_36_24 = fmul float %tmp_35_24, %tmp_35_24" [combined_hls/top.cpp:67]   --->   Operation 6345 'fmul' 'tmp_36_24' <Predicate = (!tmp_26_24)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1001 <SV = 540> <Delay = 5.70>
ST_1001 : Operation 6346 [1/4] (5.70ns)   --->   "%tmp_36_24 = fmul float %tmp_35_24, %tmp_35_24" [combined_hls/top.cpp:67]   --->   Operation 6346 'fmul' 'tmp_36_24' <Predicate = (!tmp_26_24)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1002 <SV = 541> <Delay = 7.25>
ST_1002 : Operation 6347 [5/5] (7.25ns)   --->   "%sum_2_24 = fadd float %sum_25, %tmp_36_24" [combined_hls/top.cpp:67]   --->   Operation 6347 'fadd' 'sum_2_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1003 <SV = 542> <Delay = 7.25>
ST_1003 : Operation 6348 [4/5] (7.25ns)   --->   "%sum_2_24 = fadd float %sum_25, %tmp_36_24" [combined_hls/top.cpp:67]   --->   Operation 6348 'fadd' 'sum_2_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 543> <Delay = 7.25>
ST_1004 : Operation 6349 [3/5] (7.25ns)   --->   "%sum_2_24 = fadd float %sum_25, %tmp_36_24" [combined_hls/top.cpp:67]   --->   Operation 6349 'fadd' 'sum_2_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1005 <SV = 544> <Delay = 7.25>
ST_1005 : Operation 6350 [2/5] (7.25ns)   --->   "%sum_2_24 = fadd float %sum_25, %tmp_36_24" [combined_hls/top.cpp:67]   --->   Operation 6350 'fadd' 'sum_2_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1006 <SV = 545> <Delay = 7.25>
ST_1006 : Operation 6351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6351 'specloopname' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_1006 : Operation 6352 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6352 'specregionbegin' 'tmp_122' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_1006 : Operation 6353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6353 'specpipeline' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_1006 : Operation 6354 [1/5] (7.25ns)   --->   "%sum_2_24 = fadd float %sum_25, %tmp_36_24" [combined_hls/top.cpp:67]   --->   Operation 6354 'fadd' 'sum_2_24' <Predicate = (!tmp_26_24)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 6355 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_122)" [combined_hls/top.cpp:68]   --->   Operation 6355 'specregionend' 'empty_158' <Predicate = (!tmp_26_24)> <Delay = 0.00>
ST_1006 : Operation 6356 [1/1] (0.00ns)   --->   "br label %.preheader23.25" [combined_hls/top.cpp:64]   --->   Operation 6356 'br' <Predicate = (!tmp_26_24)> <Delay = 0.00>

State 1007 <SV = 531> <Delay = 5.54>
ST_1007 : Operation 6357 [1/1] (5.54ns)   --->   "%tmp_29_24 = fpext float %sum_25 to double" [combined_hls/top.cpp:69]   --->   Operation 6357 'fpext' 'tmp_29_24' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1007 : Operation 6358 [1/1] (0.00ns)   --->   "%tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6358 'specregionbegin' 'tmp_121' <Predicate = true> <Delay = 0.00>

State 1008 <SV = 532> <Delay = 7.78>
ST_1008 : Operation 6359 [6/6] (7.78ns)   --->   "%tmp_30_24 = fmul double %tmp_29_24, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6359 'dmul' 'tmp_30_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1009 <SV = 533> <Delay = 7.78>
ST_1009 : Operation 6360 [5/6] (7.78ns)   --->   "%tmp_30_24 = fmul double %tmp_29_24, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6360 'dmul' 'tmp_30_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1010 <SV = 534> <Delay = 7.78>
ST_1010 : Operation 6361 [4/6] (7.78ns)   --->   "%tmp_30_24 = fmul double %tmp_29_24, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6361 'dmul' 'tmp_30_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1011 <SV = 535> <Delay = 7.78>
ST_1011 : Operation 6362 [3/6] (7.78ns)   --->   "%tmp_30_24 = fmul double %tmp_29_24, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6362 'dmul' 'tmp_30_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1012 <SV = 536> <Delay = 7.78>
ST_1012 : Operation 6363 [2/6] (7.78ns)   --->   "%tmp_30_24 = fmul double %tmp_29_24, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6363 'dmul' 'tmp_30_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1013 <SV = 537> <Delay = 7.78>
ST_1013 : Operation 6364 [1/6] (7.78ns)   --->   "%tmp_30_24 = fmul double %tmp_29_24, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6364 'dmul' 'tmp_30_24' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1014 <SV = 538> <Delay = 6.50>
ST_1014 : Operation 6365 [1/1] (6.50ns)   --->   "%tmp_31_24 = fptrunc double %tmp_30_24 to float" [combined_hls/top.cpp:69]   --->   Operation 6365 'fptrunc' 'tmp_31_24' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1015 <SV = 539> <Delay = 7.68>
ST_1015 : Operation 6366 [9/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6366 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1016 <SV = 540> <Delay = 7.68>
ST_1016 : Operation 6367 [8/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6367 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1017 <SV = 541> <Delay = 7.68>
ST_1017 : Operation 6368 [7/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6368 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1018 <SV = 542> <Delay = 7.68>
ST_1018 : Operation 6369 [6/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6369 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1019 <SV = 543> <Delay = 7.68>
ST_1019 : Operation 6370 [5/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6370 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1020 <SV = 544> <Delay = 7.68>
ST_1020 : Operation 6371 [4/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6371 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1021 <SV = 545> <Delay = 7.68>
ST_1021 : Operation 6372 [3/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6372 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1022 <SV = 546> <Delay = 7.68>
ST_1022 : Operation 6373 [2/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6373 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1023 <SV = 547> <Delay = 7.68>
ST_1023 : Operation 6374 [1/9] (7.68ns)   --->   "%tmp_32_24 = call float @llvm.exp.f32(float %tmp_31_24)" [combined_hls/top.cpp:69]   --->   Operation 6374 'fexp' 'tmp_32_24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1024 <SV = 548> <Delay = 5.91>
ST_1024 : Operation 6375 [1/1] (0.00ns)   --->   "%l_idx_load_26 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6375 'load' 'l_idx_load_26' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 6376 [1/1] (0.00ns)   --->   "%tmp_33_24 = sext i32 %l_idx_2_23 to i64" [combined_hls/top.cpp:69]   --->   Operation 6376 'sext' 'tmp_33_24' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 6377 [1/1] (0.00ns)   --->   "%result_buf_addr_29 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_24" [combined_hls/top.cpp:69]   --->   Operation 6377 'getelementptr' 'result_buf_addr_29' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 6378 [1/1] (3.25ns)   --->   "store float %tmp_32_24, float* %result_buf_addr_29, align 4" [combined_hls/top.cpp:69]   --->   Operation 6378 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1024 : Operation 6379 [1/1] (2.55ns)   --->   "%l_idx_2_24 = add nsw i32 %l_idx_load_26, 26" [combined_hls/top.cpp:70]   --->   Operation 6379 'add' 'l_idx_2_24' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 6380 [1/1] (0.00ns)   --->   "%empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_118)" [combined_hls/top.cpp:72]   --->   Operation 6380 'specregionend' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 6381 [1/1] (0.97ns)   --->   "%or_cond28 = or i1 %tmp_16_21, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6381 'or' 'or_cond28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1024 : Operation 6382 [1/1] (0.00ns)   --->   "br i1 %or_cond28, label %._crit_edge.26.preheader, label %..preheader24.backedge_crit_edge825" [combined_hls/top.cpp:54]   --->   Operation 6382 'br' <Predicate = true> <Delay = 0.00>
ST_1024 : Operation 6383 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_24, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6383 'store' <Predicate = (!or_cond28)> <Delay = 3.36>
ST_1024 : Operation 6384 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6384 'br' <Predicate = (!or_cond28)> <Delay = 0.00>
ST_1024 : Operation 6385 [1/1] (1.76ns)   --->   "br label %._crit_edge.26" [combined_hls/top.cpp:57]   --->   Operation 6385 'br' <Predicate = (or_cond28)> <Delay = 1.76>

State 1025 <SV = 549> <Delay = 2.74>
ST_1025 : Operation 6386 [1/1] (0.00ns)   --->   "%j1_25 = phi i10 [ %j_4_25, %83 ], [ 0, %._crit_edge.26.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6386 'phi' 'j1_25' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 6387 [1/1] (1.77ns)   --->   "%exitcond5_25 = icmp eq i10 %j1_25, -240" [combined_hls/top.cpp:57]   --->   Operation 6387 'icmp' 'exitcond5_25' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 6388 [1/1] (0.00ns)   --->   "%empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6388 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 6389 [1/1] (1.73ns)   --->   "%j_4_25 = add i10 %j1_25, 1" [combined_hls/top.cpp:57]   --->   Operation 6389 'add' 'j_4_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 6390 [1/1] (0.00ns)   --->   "br i1 %exitcond5_25, label %.preheader23.26.preheader, label %83" [combined_hls/top.cpp:57]   --->   Operation 6390 'br' <Predicate = true> <Delay = 0.00>
ST_1025 : Operation 6391 [2/2] (0.00ns)   --->   "%empty_166 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6391 'read' 'empty_166' <Predicate = (!exitcond5_25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1025 : Operation 6392 [1/1] (0.00ns)   --->   "%tmp_21_25_cast = zext i10 %j1_25 to i15" [combined_hls/top.cpp:60]   --->   Operation 6392 'zext' 'tmp_21_25_cast' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1025 : Operation 6393 [1/1] (1.94ns)   --->   "%tmp_402 = add i15 %tmp_21_25_cast, -12384" [combined_hls/top.cpp:60]   --->   Operation 6393 'add' 'tmp_402' <Predicate = (!exitcond5_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1026 <SV = 550> <Delay = 3.25>
ST_1026 : Operation 6394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6394 'specloopname' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6395 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6395 'specregionbegin' 'tmp_123' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6396 'specpipeline' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6397 [1/2] (0.00ns)   --->   "%empty_166 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6397 'read' 'empty_166' <Predicate = (!exitcond5_25)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1026 : Operation 6398 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_126 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_166, 0"   --->   Operation 6398 'extractvalue' 'in_stream_data_V_val_126' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6399 [1/1] (0.00ns)   --->   "%bitcast_25 = bitcast i32 %in_stream_data_V_val_126 to float"   --->   Operation 6399 'bitcast' 'bitcast_25' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6400 [1/1] (0.00ns)   --->   "%tmp_404_cast = zext i15 %tmp_402 to i64" [combined_hls/top.cpp:60]   --->   Operation 6400 'zext' 'tmp_404_cast' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6401 [1/1] (0.00ns)   --->   "%input_buf_addr_54 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_404_cast" [combined_hls/top.cpp:60]   --->   Operation 6401 'getelementptr' 'input_buf_addr_54' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6402 [1/1] (3.25ns)   --->   "store float %bitcast_25, float* %input_buf_addr_54, align 4" [combined_hls/top.cpp:60]   --->   Operation 6402 'store' <Predicate = (!exitcond5_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1026 : Operation 6403 [1/1] (0.00ns)   --->   "%empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_123)" [combined_hls/top.cpp:61]   --->   Operation 6403 'specregionend' 'empty_167' <Predicate = (!exitcond5_25)> <Delay = 0.00>
ST_1026 : Operation 6404 [1/1] (0.00ns)   --->   "br label %._crit_edge.26" [combined_hls/top.cpp:57]   --->   Operation 6404 'br' <Predicate = (!exitcond5_25)> <Delay = 0.00>

State 1027 <SV = 550> <Delay = 1.76>
ST_1027 : Operation 6405 [1/1] (1.76ns)   --->   "br label %.preheader23.26" [combined_hls/top.cpp:64]   --->   Operation 6405 'br' <Predicate = true> <Delay = 1.76>

State 1028 <SV = 551> <Delay = 5.19>
ST_1028 : Operation 6406 [1/1] (0.00ns)   --->   "%q_26 = phi i10 [ %q_1_25, %82 ], [ 0, %.preheader23.26.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6406 'phi' 'q_26' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 6407 [1/1] (0.00ns)   --->   "%sum_26 = phi float [ %sum_2_25, %82 ], [ 0.000000e+00, %.preheader23.26.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6407 'phi' 'sum_26' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 6408 [1/1] (1.77ns)   --->   "%tmp_26_25 = icmp eq i10 %q_26, -240" [combined_hls/top.cpp:64]   --->   Operation 6408 'icmp' 'tmp_26_25' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 6409 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6409 'speclooptripcount' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 6410 [1/1] (1.73ns)   --->   "%q_1_25 = add i10 %q_26, 1" [combined_hls/top.cpp:64]   --->   Operation 6410 'add' 'q_1_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 6411 [1/1] (0.00ns)   --->   "br i1 %tmp_26_25, label %81, label %82" [combined_hls/top.cpp:64]   --->   Operation 6411 'br' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 6412 [1/1] (0.00ns)   --->   "%tmp_34_25 = zext i10 %q_26 to i64" [combined_hls/top.cpp:66]   --->   Operation 6412 'zext' 'tmp_34_25' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1028 : Operation 6413 [1/1] (0.00ns)   --->   "%tmp_34_25_cast = zext i10 %q_26 to i15" [combined_hls/top.cpp:66]   --->   Operation 6413 'zext' 'tmp_34_25_cast' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1028 : Operation 6414 [1/1] (1.94ns)   --->   "%tmp_403 = add i15 %tmp_34_25_cast, -12384" [combined_hls/top.cpp:66]   --->   Operation 6414 'add' 'tmp_403' <Predicate = (!tmp_26_25)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1028 : Operation 6415 [1/1] (0.00ns)   --->   "%tmp_405_cast = zext i15 %tmp_403 to i64" [combined_hls/top.cpp:66]   --->   Operation 6415 'zext' 'tmp_405_cast' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1028 : Operation 6416 [1/1] (0.00ns)   --->   "%input_buf_addr_55 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_405_cast" [combined_hls/top.cpp:66]   --->   Operation 6416 'getelementptr' 'input_buf_addr_55' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1028 : Operation 6417 [1/1] (0.00ns)   --->   "%index_buf_addr_27 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_25" [combined_hls/top.cpp:66]   --->   Operation 6417 'getelementptr' 'index_buf_addr_27' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1028 : Operation 6418 [2/2] (3.25ns)   --->   "%index_buf_load_26 = load float* %index_buf_addr_27, align 4" [combined_hls/top.cpp:66]   --->   Operation 6418 'load' 'index_buf_load_26' <Predicate = (!tmp_26_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1028 : Operation 6419 [2/2] (3.25ns)   --->   "%input_buf_load_27 = load float* %input_buf_addr_55, align 4" [combined_hls/top.cpp:66]   --->   Operation 6419 'load' 'input_buf_load_27' <Predicate = (!tmp_26_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1029 <SV = 552> <Delay = 3.25>
ST_1029 : Operation 6420 [1/2] (3.25ns)   --->   "%index_buf_load_26 = load float* %index_buf_addr_27, align 4" [combined_hls/top.cpp:66]   --->   Operation 6420 'load' 'index_buf_load_26' <Predicate = (!tmp_26_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1029 : Operation 6421 [1/2] (3.25ns)   --->   "%input_buf_load_27 = load float* %input_buf_addr_55, align 4" [combined_hls/top.cpp:66]   --->   Operation 6421 'load' 'input_buf_load_27' <Predicate = (!tmp_26_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1030 <SV = 553> <Delay = 7.25>
ST_1030 : Operation 6422 [5/5] (7.25ns)   --->   "%tmp_35_25 = fsub float %index_buf_load_26, %input_buf_load_27" [combined_hls/top.cpp:66]   --->   Operation 6422 'fsub' 'tmp_35_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1031 <SV = 554> <Delay = 7.25>
ST_1031 : Operation 6423 [4/5] (7.25ns)   --->   "%tmp_35_25 = fsub float %index_buf_load_26, %input_buf_load_27" [combined_hls/top.cpp:66]   --->   Operation 6423 'fsub' 'tmp_35_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1032 <SV = 555> <Delay = 7.25>
ST_1032 : Operation 6424 [3/5] (7.25ns)   --->   "%tmp_35_25 = fsub float %index_buf_load_26, %input_buf_load_27" [combined_hls/top.cpp:66]   --->   Operation 6424 'fsub' 'tmp_35_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1033 <SV = 556> <Delay = 7.25>
ST_1033 : Operation 6425 [2/5] (7.25ns)   --->   "%tmp_35_25 = fsub float %index_buf_load_26, %input_buf_load_27" [combined_hls/top.cpp:66]   --->   Operation 6425 'fsub' 'tmp_35_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1034 <SV = 557> <Delay = 7.25>
ST_1034 : Operation 6426 [1/5] (7.25ns)   --->   "%tmp_35_25 = fsub float %index_buf_load_26, %input_buf_load_27" [combined_hls/top.cpp:66]   --->   Operation 6426 'fsub' 'tmp_35_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1035 <SV = 558> <Delay = 5.70>
ST_1035 : Operation 6427 [4/4] (5.70ns)   --->   "%tmp_36_25 = fmul float %tmp_35_25, %tmp_35_25" [combined_hls/top.cpp:67]   --->   Operation 6427 'fmul' 'tmp_36_25' <Predicate = (!tmp_26_25)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1036 <SV = 559> <Delay = 5.70>
ST_1036 : Operation 6428 [3/4] (5.70ns)   --->   "%tmp_36_25 = fmul float %tmp_35_25, %tmp_35_25" [combined_hls/top.cpp:67]   --->   Operation 6428 'fmul' 'tmp_36_25' <Predicate = (!tmp_26_25)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1037 <SV = 560> <Delay = 5.70>
ST_1037 : Operation 6429 [2/4] (5.70ns)   --->   "%tmp_36_25 = fmul float %tmp_35_25, %tmp_35_25" [combined_hls/top.cpp:67]   --->   Operation 6429 'fmul' 'tmp_36_25' <Predicate = (!tmp_26_25)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1038 <SV = 561> <Delay = 5.70>
ST_1038 : Operation 6430 [1/4] (5.70ns)   --->   "%tmp_36_25 = fmul float %tmp_35_25, %tmp_35_25" [combined_hls/top.cpp:67]   --->   Operation 6430 'fmul' 'tmp_36_25' <Predicate = (!tmp_26_25)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1039 <SV = 562> <Delay = 7.25>
ST_1039 : Operation 6431 [5/5] (7.25ns)   --->   "%sum_2_25 = fadd float %sum_26, %tmp_36_25" [combined_hls/top.cpp:67]   --->   Operation 6431 'fadd' 'sum_2_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1040 <SV = 563> <Delay = 7.25>
ST_1040 : Operation 6432 [4/5] (7.25ns)   --->   "%sum_2_25 = fadd float %sum_26, %tmp_36_25" [combined_hls/top.cpp:67]   --->   Operation 6432 'fadd' 'sum_2_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1041 <SV = 564> <Delay = 7.25>
ST_1041 : Operation 6433 [3/5] (7.25ns)   --->   "%sum_2_25 = fadd float %sum_26, %tmp_36_25" [combined_hls/top.cpp:67]   --->   Operation 6433 'fadd' 'sum_2_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1042 <SV = 565> <Delay = 7.25>
ST_1042 : Operation 6434 [2/5] (7.25ns)   --->   "%sum_2_25 = fadd float %sum_26, %tmp_36_25" [combined_hls/top.cpp:67]   --->   Operation 6434 'fadd' 'sum_2_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1043 <SV = 566> <Delay = 7.25>
ST_1043 : Operation 6435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6435 'specloopname' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1043 : Operation 6436 [1/1] (0.00ns)   --->   "%tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6436 'specregionbegin' 'tmp_125' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1043 : Operation 6437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6437 'specpipeline' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1043 : Operation 6438 [1/5] (7.25ns)   --->   "%sum_2_25 = fadd float %sum_26, %tmp_36_25" [combined_hls/top.cpp:67]   --->   Operation 6438 'fadd' 'sum_2_25' <Predicate = (!tmp_26_25)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1043 : Operation 6439 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_125)" [combined_hls/top.cpp:68]   --->   Operation 6439 'specregionend' 'empty_164' <Predicate = (!tmp_26_25)> <Delay = 0.00>
ST_1043 : Operation 6440 [1/1] (0.00ns)   --->   "br label %.preheader23.26" [combined_hls/top.cpp:64]   --->   Operation 6440 'br' <Predicate = (!tmp_26_25)> <Delay = 0.00>

State 1044 <SV = 552> <Delay = 5.54>
ST_1044 : Operation 6441 [1/1] (5.54ns)   --->   "%tmp_29_25 = fpext float %sum_26 to double" [combined_hls/top.cpp:69]   --->   Operation 6441 'fpext' 'tmp_29_25' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1044 : Operation 6442 [1/1] (0.00ns)   --->   "%tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6442 'specregionbegin' 'tmp_124' <Predicate = true> <Delay = 0.00>

State 1045 <SV = 553> <Delay = 7.78>
ST_1045 : Operation 6443 [6/6] (7.78ns)   --->   "%tmp_30_25 = fmul double %tmp_29_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6443 'dmul' 'tmp_30_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1046 <SV = 554> <Delay = 7.78>
ST_1046 : Operation 6444 [5/6] (7.78ns)   --->   "%tmp_30_25 = fmul double %tmp_29_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6444 'dmul' 'tmp_30_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1047 <SV = 555> <Delay = 7.78>
ST_1047 : Operation 6445 [4/6] (7.78ns)   --->   "%tmp_30_25 = fmul double %tmp_29_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6445 'dmul' 'tmp_30_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 556> <Delay = 7.78>
ST_1048 : Operation 6446 [3/6] (7.78ns)   --->   "%tmp_30_25 = fmul double %tmp_29_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6446 'dmul' 'tmp_30_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1049 <SV = 557> <Delay = 7.78>
ST_1049 : Operation 6447 [2/6] (7.78ns)   --->   "%tmp_30_25 = fmul double %tmp_29_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6447 'dmul' 'tmp_30_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1050 <SV = 558> <Delay = 7.78>
ST_1050 : Operation 6448 [1/6] (7.78ns)   --->   "%tmp_30_25 = fmul double %tmp_29_25, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6448 'dmul' 'tmp_30_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1051 <SV = 559> <Delay = 6.50>
ST_1051 : Operation 6449 [1/1] (6.50ns)   --->   "%tmp_31_25 = fptrunc double %tmp_30_25 to float" [combined_hls/top.cpp:69]   --->   Operation 6449 'fptrunc' 'tmp_31_25' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1052 <SV = 560> <Delay = 7.68>
ST_1052 : Operation 6450 [9/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6450 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1053 <SV = 561> <Delay = 7.68>
ST_1053 : Operation 6451 [8/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6451 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1054 <SV = 562> <Delay = 7.68>
ST_1054 : Operation 6452 [7/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6452 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1055 <SV = 563> <Delay = 7.68>
ST_1055 : Operation 6453 [6/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6453 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1056 <SV = 564> <Delay = 7.68>
ST_1056 : Operation 6454 [5/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6454 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1057 <SV = 565> <Delay = 7.68>
ST_1057 : Operation 6455 [4/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6455 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1058 <SV = 566> <Delay = 7.68>
ST_1058 : Operation 6456 [3/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6456 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1059 <SV = 567> <Delay = 7.68>
ST_1059 : Operation 6457 [2/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6457 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1060 <SV = 568> <Delay = 7.68>
ST_1060 : Operation 6458 [1/9] (7.68ns)   --->   "%tmp_32_25 = call float @llvm.exp.f32(float %tmp_31_25)" [combined_hls/top.cpp:69]   --->   Operation 6458 'fexp' 'tmp_32_25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1061 <SV = 569> <Delay = 5.91>
ST_1061 : Operation 6459 [1/1] (0.00ns)   --->   "%l_idx_load_27 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6459 'load' 'l_idx_load_27' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 6460 [1/1] (0.00ns)   --->   "%tmp_33_25 = sext i32 %l_idx_2_24 to i64" [combined_hls/top.cpp:69]   --->   Operation 6460 'sext' 'tmp_33_25' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 6461 [1/1] (0.00ns)   --->   "%result_buf_addr_30 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_25" [combined_hls/top.cpp:69]   --->   Operation 6461 'getelementptr' 'result_buf_addr_30' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 6462 [1/1] (3.25ns)   --->   "store float %tmp_32_25, float* %result_buf_addr_30, align 4" [combined_hls/top.cpp:69]   --->   Operation 6462 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1061 : Operation 6463 [1/1] (2.55ns)   --->   "%l_idx_2_25 = add nsw i32 %l_idx_load_27, 27" [combined_hls/top.cpp:70]   --->   Operation 6463 'add' 'l_idx_2_25' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 6464 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_121)" [combined_hls/top.cpp:72]   --->   Operation 6464 'specregionend' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 6465 [1/1] (0.97ns)   --->   "%or_cond29 = or i1 %tmp_16_22, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6465 'or' 'or_cond29' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1061 : Operation 6466 [1/1] (0.00ns)   --->   "br i1 %or_cond29, label %._crit_edge.27.preheader, label %..preheader24.backedge_crit_edge826" [combined_hls/top.cpp:54]   --->   Operation 6466 'br' <Predicate = true> <Delay = 0.00>
ST_1061 : Operation 6467 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_25, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6467 'store' <Predicate = (!or_cond29)> <Delay = 3.36>
ST_1061 : Operation 6468 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6468 'br' <Predicate = (!or_cond29)> <Delay = 0.00>
ST_1061 : Operation 6469 [1/1] (1.76ns)   --->   "br label %._crit_edge.27" [combined_hls/top.cpp:57]   --->   Operation 6469 'br' <Predicate = (or_cond29)> <Delay = 1.76>

State 1062 <SV = 570> <Delay = 2.74>
ST_1062 : Operation 6470 [1/1] (0.00ns)   --->   "%j1_26 = phi i10 [ %j_4_26, %86 ], [ 0, %._crit_edge.27.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6470 'phi' 'j1_26' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 6471 [1/1] (1.77ns)   --->   "%exitcond5_26 = icmp eq i10 %j1_26, -240" [combined_hls/top.cpp:57]   --->   Operation 6471 'icmp' 'exitcond5_26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 6472 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6472 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 6473 [1/1] (1.73ns)   --->   "%j_4_26 = add i10 %j1_26, 1" [combined_hls/top.cpp:57]   --->   Operation 6473 'add' 'j_4_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1062 : Operation 6474 [1/1] (0.00ns)   --->   "br i1 %exitcond5_26, label %.preheader23.27.preheader, label %86" [combined_hls/top.cpp:57]   --->   Operation 6474 'br' <Predicate = true> <Delay = 0.00>
ST_1062 : Operation 6475 [2/2] (0.00ns)   --->   "%empty_172 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6475 'read' 'empty_172' <Predicate = (!exitcond5_26)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1062 : Operation 6476 [1/1] (0.00ns)   --->   "%tmp_21_26_cast = zext i10 %j1_26 to i15" [combined_hls/top.cpp:60]   --->   Operation 6476 'zext' 'tmp_21_26_cast' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1062 : Operation 6477 [1/1] (1.94ns)   --->   "%tmp_404 = add i15 %tmp_21_26_cast, -11600" [combined_hls/top.cpp:60]   --->   Operation 6477 'add' 'tmp_404' <Predicate = (!exitcond5_26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1063 <SV = 571> <Delay = 3.25>
ST_1063 : Operation 6478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6478 'specloopname' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6479 [1/1] (0.00ns)   --->   "%tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6479 'specregionbegin' 'tmp_126' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6480 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6480 'specpipeline' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6481 [1/2] (0.00ns)   --->   "%empty_172 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6481 'read' 'empty_172' <Predicate = (!exitcond5_26)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1063 : Operation 6482 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_127 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_172, 0"   --->   Operation 6482 'extractvalue' 'in_stream_data_V_val_127' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6483 [1/1] (0.00ns)   --->   "%bitcast_26 = bitcast i32 %in_stream_data_V_val_127 to float"   --->   Operation 6483 'bitcast' 'bitcast_26' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6484 [1/1] (0.00ns)   --->   "%tmp_406_cast = zext i15 %tmp_404 to i64" [combined_hls/top.cpp:60]   --->   Operation 6484 'zext' 'tmp_406_cast' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6485 [1/1] (0.00ns)   --->   "%input_buf_addr_56 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_406_cast" [combined_hls/top.cpp:60]   --->   Operation 6485 'getelementptr' 'input_buf_addr_56' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6486 [1/1] (3.25ns)   --->   "store float %bitcast_26, float* %input_buf_addr_56, align 4" [combined_hls/top.cpp:60]   --->   Operation 6486 'store' <Predicate = (!exitcond5_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1063 : Operation 6487 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_126)" [combined_hls/top.cpp:61]   --->   Operation 6487 'specregionend' 'empty_173' <Predicate = (!exitcond5_26)> <Delay = 0.00>
ST_1063 : Operation 6488 [1/1] (0.00ns)   --->   "br label %._crit_edge.27" [combined_hls/top.cpp:57]   --->   Operation 6488 'br' <Predicate = (!exitcond5_26)> <Delay = 0.00>

State 1064 <SV = 571> <Delay = 1.76>
ST_1064 : Operation 6489 [1/1] (1.76ns)   --->   "br label %.preheader23.27" [combined_hls/top.cpp:64]   --->   Operation 6489 'br' <Predicate = true> <Delay = 1.76>

State 1065 <SV = 572> <Delay = 5.19>
ST_1065 : Operation 6490 [1/1] (0.00ns)   --->   "%q_27 = phi i10 [ %q_1_26, %85 ], [ 0, %.preheader23.27.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6490 'phi' 'q_27' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 6491 [1/1] (0.00ns)   --->   "%sum_27 = phi float [ %sum_2_26, %85 ], [ 0.000000e+00, %.preheader23.27.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6491 'phi' 'sum_27' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 6492 [1/1] (1.77ns)   --->   "%tmp_26_26 = icmp eq i10 %q_27, -240" [combined_hls/top.cpp:64]   --->   Operation 6492 'icmp' 'tmp_26_26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 6493 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6493 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 6494 [1/1] (1.73ns)   --->   "%q_1_26 = add i10 %q_27, 1" [combined_hls/top.cpp:64]   --->   Operation 6494 'add' 'q_1_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 6495 [1/1] (0.00ns)   --->   "br i1 %tmp_26_26, label %84, label %85" [combined_hls/top.cpp:64]   --->   Operation 6495 'br' <Predicate = true> <Delay = 0.00>
ST_1065 : Operation 6496 [1/1] (0.00ns)   --->   "%tmp_34_26 = zext i10 %q_27 to i64" [combined_hls/top.cpp:66]   --->   Operation 6496 'zext' 'tmp_34_26' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1065 : Operation 6497 [1/1] (0.00ns)   --->   "%tmp_34_26_cast = zext i10 %q_27 to i15" [combined_hls/top.cpp:66]   --->   Operation 6497 'zext' 'tmp_34_26_cast' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1065 : Operation 6498 [1/1] (1.94ns)   --->   "%tmp_405 = add i15 %tmp_34_26_cast, -11600" [combined_hls/top.cpp:66]   --->   Operation 6498 'add' 'tmp_405' <Predicate = (!tmp_26_26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1065 : Operation 6499 [1/1] (0.00ns)   --->   "%tmp_407_cast = zext i15 %tmp_405 to i64" [combined_hls/top.cpp:66]   --->   Operation 6499 'zext' 'tmp_407_cast' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1065 : Operation 6500 [1/1] (0.00ns)   --->   "%input_buf_addr_57 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_407_cast" [combined_hls/top.cpp:66]   --->   Operation 6500 'getelementptr' 'input_buf_addr_57' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1065 : Operation 6501 [1/1] (0.00ns)   --->   "%index_buf_addr_28 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_26" [combined_hls/top.cpp:66]   --->   Operation 6501 'getelementptr' 'index_buf_addr_28' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1065 : Operation 6502 [2/2] (3.25ns)   --->   "%index_buf_load_27 = load float* %index_buf_addr_28, align 4" [combined_hls/top.cpp:66]   --->   Operation 6502 'load' 'index_buf_load_27' <Predicate = (!tmp_26_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1065 : Operation 6503 [2/2] (3.25ns)   --->   "%input_buf_load_28 = load float* %input_buf_addr_57, align 4" [combined_hls/top.cpp:66]   --->   Operation 6503 'load' 'input_buf_load_28' <Predicate = (!tmp_26_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1066 <SV = 573> <Delay = 3.25>
ST_1066 : Operation 6504 [1/2] (3.25ns)   --->   "%index_buf_load_27 = load float* %index_buf_addr_28, align 4" [combined_hls/top.cpp:66]   --->   Operation 6504 'load' 'index_buf_load_27' <Predicate = (!tmp_26_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1066 : Operation 6505 [1/2] (3.25ns)   --->   "%input_buf_load_28 = load float* %input_buf_addr_57, align 4" [combined_hls/top.cpp:66]   --->   Operation 6505 'load' 'input_buf_load_28' <Predicate = (!tmp_26_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1067 <SV = 574> <Delay = 7.25>
ST_1067 : Operation 6506 [5/5] (7.25ns)   --->   "%tmp_35_26 = fsub float %index_buf_load_27, %input_buf_load_28" [combined_hls/top.cpp:66]   --->   Operation 6506 'fsub' 'tmp_35_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1068 <SV = 575> <Delay = 7.25>
ST_1068 : Operation 6507 [4/5] (7.25ns)   --->   "%tmp_35_26 = fsub float %index_buf_load_27, %input_buf_load_28" [combined_hls/top.cpp:66]   --->   Operation 6507 'fsub' 'tmp_35_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1069 <SV = 576> <Delay = 7.25>
ST_1069 : Operation 6508 [3/5] (7.25ns)   --->   "%tmp_35_26 = fsub float %index_buf_load_27, %input_buf_load_28" [combined_hls/top.cpp:66]   --->   Operation 6508 'fsub' 'tmp_35_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1070 <SV = 577> <Delay = 7.25>
ST_1070 : Operation 6509 [2/5] (7.25ns)   --->   "%tmp_35_26 = fsub float %index_buf_load_27, %input_buf_load_28" [combined_hls/top.cpp:66]   --->   Operation 6509 'fsub' 'tmp_35_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1071 <SV = 578> <Delay = 7.25>
ST_1071 : Operation 6510 [1/5] (7.25ns)   --->   "%tmp_35_26 = fsub float %index_buf_load_27, %input_buf_load_28" [combined_hls/top.cpp:66]   --->   Operation 6510 'fsub' 'tmp_35_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1072 <SV = 579> <Delay = 5.70>
ST_1072 : Operation 6511 [4/4] (5.70ns)   --->   "%tmp_36_26 = fmul float %tmp_35_26, %tmp_35_26" [combined_hls/top.cpp:67]   --->   Operation 6511 'fmul' 'tmp_36_26' <Predicate = (!tmp_26_26)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1073 <SV = 580> <Delay = 5.70>
ST_1073 : Operation 6512 [3/4] (5.70ns)   --->   "%tmp_36_26 = fmul float %tmp_35_26, %tmp_35_26" [combined_hls/top.cpp:67]   --->   Operation 6512 'fmul' 'tmp_36_26' <Predicate = (!tmp_26_26)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1074 <SV = 581> <Delay = 5.70>
ST_1074 : Operation 6513 [2/4] (5.70ns)   --->   "%tmp_36_26 = fmul float %tmp_35_26, %tmp_35_26" [combined_hls/top.cpp:67]   --->   Operation 6513 'fmul' 'tmp_36_26' <Predicate = (!tmp_26_26)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1075 <SV = 582> <Delay = 5.70>
ST_1075 : Operation 6514 [1/4] (5.70ns)   --->   "%tmp_36_26 = fmul float %tmp_35_26, %tmp_35_26" [combined_hls/top.cpp:67]   --->   Operation 6514 'fmul' 'tmp_36_26' <Predicate = (!tmp_26_26)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1076 <SV = 583> <Delay = 7.25>
ST_1076 : Operation 6515 [5/5] (7.25ns)   --->   "%sum_2_26 = fadd float %sum_27, %tmp_36_26" [combined_hls/top.cpp:67]   --->   Operation 6515 'fadd' 'sum_2_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1077 <SV = 584> <Delay = 7.25>
ST_1077 : Operation 6516 [4/5] (7.25ns)   --->   "%sum_2_26 = fadd float %sum_27, %tmp_36_26" [combined_hls/top.cpp:67]   --->   Operation 6516 'fadd' 'sum_2_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1078 <SV = 585> <Delay = 7.25>
ST_1078 : Operation 6517 [3/5] (7.25ns)   --->   "%sum_2_26 = fadd float %sum_27, %tmp_36_26" [combined_hls/top.cpp:67]   --->   Operation 6517 'fadd' 'sum_2_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1079 <SV = 586> <Delay = 7.25>
ST_1079 : Operation 6518 [2/5] (7.25ns)   --->   "%sum_2_26 = fadd float %sum_27, %tmp_36_26" [combined_hls/top.cpp:67]   --->   Operation 6518 'fadd' 'sum_2_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1080 <SV = 587> <Delay = 7.25>
ST_1080 : Operation 6519 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6519 'specloopname' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1080 : Operation 6520 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6520 'specregionbegin' 'tmp_128' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1080 : Operation 6521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6521 'specpipeline' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1080 : Operation 6522 [1/5] (7.25ns)   --->   "%sum_2_26 = fadd float %sum_27, %tmp_36_26" [combined_hls/top.cpp:67]   --->   Operation 6522 'fadd' 'sum_2_26' <Predicate = (!tmp_26_26)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1080 : Operation 6523 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_128)" [combined_hls/top.cpp:68]   --->   Operation 6523 'specregionend' 'empty_170' <Predicate = (!tmp_26_26)> <Delay = 0.00>
ST_1080 : Operation 6524 [1/1] (0.00ns)   --->   "br label %.preheader23.27" [combined_hls/top.cpp:64]   --->   Operation 6524 'br' <Predicate = (!tmp_26_26)> <Delay = 0.00>

State 1081 <SV = 573> <Delay = 5.54>
ST_1081 : Operation 6525 [1/1] (5.54ns)   --->   "%tmp_29_26 = fpext float %sum_27 to double" [combined_hls/top.cpp:69]   --->   Operation 6525 'fpext' 'tmp_29_26' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1082 <SV = 574> <Delay = 7.78>
ST_1082 : Operation 6526 [6/6] (7.78ns)   --->   "%tmp_30_26 = fmul double %tmp_29_26, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6526 'dmul' 'tmp_30_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1083 <SV = 575> <Delay = 7.78>
ST_1083 : Operation 6527 [5/6] (7.78ns)   --->   "%tmp_30_26 = fmul double %tmp_29_26, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6527 'dmul' 'tmp_30_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 576> <Delay = 7.78>
ST_1084 : Operation 6528 [4/6] (7.78ns)   --->   "%tmp_30_26 = fmul double %tmp_29_26, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6528 'dmul' 'tmp_30_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1085 <SV = 577> <Delay = 7.78>
ST_1085 : Operation 6529 [3/6] (7.78ns)   --->   "%tmp_30_26 = fmul double %tmp_29_26, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6529 'dmul' 'tmp_30_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1086 <SV = 578> <Delay = 7.78>
ST_1086 : Operation 6530 [2/6] (7.78ns)   --->   "%tmp_30_26 = fmul double %tmp_29_26, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6530 'dmul' 'tmp_30_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1087 <SV = 579> <Delay = 7.78>
ST_1087 : Operation 6531 [1/6] (7.78ns)   --->   "%tmp_30_26 = fmul double %tmp_29_26, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6531 'dmul' 'tmp_30_26' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1088 <SV = 580> <Delay = 6.50>
ST_1088 : Operation 6532 [1/1] (6.50ns)   --->   "%tmp_31_26 = fptrunc double %tmp_30_26 to float" [combined_hls/top.cpp:69]   --->   Operation 6532 'fptrunc' 'tmp_31_26' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1089 <SV = 581> <Delay = 7.68>
ST_1089 : Operation 6533 [9/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6533 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1090 <SV = 582> <Delay = 7.68>
ST_1090 : Operation 6534 [8/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6534 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1091 <SV = 583> <Delay = 7.68>
ST_1091 : Operation 6535 [7/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6535 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1092 <SV = 584> <Delay = 7.68>
ST_1092 : Operation 6536 [6/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6536 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1093 <SV = 585> <Delay = 7.68>
ST_1093 : Operation 6537 [5/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6537 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1094 <SV = 586> <Delay = 7.68>
ST_1094 : Operation 6538 [4/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6538 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1095 <SV = 587> <Delay = 7.68>
ST_1095 : Operation 6539 [3/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6539 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1096 <SV = 588> <Delay = 7.68>
ST_1096 : Operation 6540 [2/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6540 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1097 <SV = 589> <Delay = 7.68>
ST_1097 : Operation 6541 [1/9] (7.68ns)   --->   "%tmp_32_26 = call float @llvm.exp.f32(float %tmp_31_26)" [combined_hls/top.cpp:69]   --->   Operation 6541 'fexp' 'tmp_32_26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1098 <SV = 590> <Delay = 5.91>
ST_1098 : Operation 6542 [1/1] (0.00ns)   --->   "%l_idx_load_28 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6542 'load' 'l_idx_load_28' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 6543 [1/1] (0.00ns)   --->   "%tmp_33_26 = sext i32 %l_idx_2_25 to i64" [combined_hls/top.cpp:69]   --->   Operation 6543 'sext' 'tmp_33_26' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 6544 [1/1] (0.00ns)   --->   "%result_buf_addr_31 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_26" [combined_hls/top.cpp:69]   --->   Operation 6544 'getelementptr' 'result_buf_addr_31' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 6545 [1/1] (3.25ns)   --->   "store float %tmp_32_26, float* %result_buf_addr_31, align 4" [combined_hls/top.cpp:69]   --->   Operation 6545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1098 : Operation 6546 [1/1] (2.55ns)   --->   "%l_idx_2_26 = add nsw i32 %l_idx_load_28, 28" [combined_hls/top.cpp:70]   --->   Operation 6546 'add' 'l_idx_2_26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1098 : Operation 6547 [1/1] (0.00ns)   --->   "%empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_124)" [combined_hls/top.cpp:72]   --->   Operation 6547 'specregionend' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 6548 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6548 'specregionbegin' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 6549 [1/1] (0.97ns)   --->   "%or_cond30 = or i1 %tmp_16_23, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6549 'or' 'or_cond30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1098 : Operation 6550 [1/1] (0.00ns)   --->   "br i1 %or_cond30, label %._crit_edge.28.preheader, label %..preheader24.backedge_crit_edge827" [combined_hls/top.cpp:54]   --->   Operation 6550 'br' <Predicate = true> <Delay = 0.00>
ST_1098 : Operation 6551 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_26, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6551 'store' <Predicate = (!or_cond30)> <Delay = 3.36>
ST_1098 : Operation 6552 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6552 'br' <Predicate = (!or_cond30)> <Delay = 0.00>
ST_1098 : Operation 6553 [1/1] (1.76ns)   --->   "br label %._crit_edge.28" [combined_hls/top.cpp:57]   --->   Operation 6553 'br' <Predicate = (or_cond30)> <Delay = 1.76>

State 1099 <SV = 591> <Delay = 2.74>
ST_1099 : Operation 6554 [1/1] (0.00ns)   --->   "%j1_27 = phi i10 [ %j_4_27, %89 ], [ 0, %._crit_edge.28.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6554 'phi' 'j1_27' <Predicate = true> <Delay = 0.00>
ST_1099 : Operation 6555 [1/1] (1.77ns)   --->   "%exitcond5_27 = icmp eq i10 %j1_27, -240" [combined_hls/top.cpp:57]   --->   Operation 6555 'icmp' 'exitcond5_27' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1099 : Operation 6556 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6556 'speclooptripcount' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_1099 : Operation 6557 [1/1] (1.73ns)   --->   "%j_4_27 = add i10 %j1_27, 1" [combined_hls/top.cpp:57]   --->   Operation 6557 'add' 'j_4_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1099 : Operation 6558 [1/1] (0.00ns)   --->   "br i1 %exitcond5_27, label %.preheader23.28.preheader, label %89" [combined_hls/top.cpp:57]   --->   Operation 6558 'br' <Predicate = true> <Delay = 0.00>
ST_1099 : Operation 6559 [2/2] (0.00ns)   --->   "%empty_178 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6559 'read' 'empty_178' <Predicate = (!exitcond5_27)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1099 : Operation 6560 [1/1] (0.00ns)   --->   "%tmp_21_27_cast = zext i10 %j1_27 to i15" [combined_hls/top.cpp:60]   --->   Operation 6560 'zext' 'tmp_21_27_cast' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1099 : Operation 6561 [1/1] (1.94ns)   --->   "%tmp_406 = add i15 %tmp_21_27_cast, -10816" [combined_hls/top.cpp:60]   --->   Operation 6561 'add' 'tmp_406' <Predicate = (!exitcond5_27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1100 <SV = 592> <Delay = 3.25>
ST_1100 : Operation 6562 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6562 'specloopname' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6563 [1/1] (0.00ns)   --->   "%tmp_129 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6563 'specregionbegin' 'tmp_129' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6564 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6564 'specpipeline' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6565 [1/2] (0.00ns)   --->   "%empty_178 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6565 'read' 'empty_178' <Predicate = (!exitcond5_27)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1100 : Operation 6566 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_128 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_178, 0"   --->   Operation 6566 'extractvalue' 'in_stream_data_V_val_128' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6567 [1/1] (0.00ns)   --->   "%bitcast_27 = bitcast i32 %in_stream_data_V_val_128 to float"   --->   Operation 6567 'bitcast' 'bitcast_27' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6568 [1/1] (0.00ns)   --->   "%tmp_408_cast = zext i15 %tmp_406 to i64" [combined_hls/top.cpp:60]   --->   Operation 6568 'zext' 'tmp_408_cast' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6569 [1/1] (0.00ns)   --->   "%input_buf_addr_58 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_408_cast" [combined_hls/top.cpp:60]   --->   Operation 6569 'getelementptr' 'input_buf_addr_58' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6570 [1/1] (3.25ns)   --->   "store float %bitcast_27, float* %input_buf_addr_58, align 4" [combined_hls/top.cpp:60]   --->   Operation 6570 'store' <Predicate = (!exitcond5_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1100 : Operation 6571 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_129)" [combined_hls/top.cpp:61]   --->   Operation 6571 'specregionend' 'empty_179' <Predicate = (!exitcond5_27)> <Delay = 0.00>
ST_1100 : Operation 6572 [1/1] (0.00ns)   --->   "br label %._crit_edge.28" [combined_hls/top.cpp:57]   --->   Operation 6572 'br' <Predicate = (!exitcond5_27)> <Delay = 0.00>

State 1101 <SV = 592> <Delay = 1.76>
ST_1101 : Operation 6573 [1/1] (1.76ns)   --->   "br label %.preheader23.28" [combined_hls/top.cpp:64]   --->   Operation 6573 'br' <Predicate = true> <Delay = 1.76>

State 1102 <SV = 593> <Delay = 5.19>
ST_1102 : Operation 6574 [1/1] (0.00ns)   --->   "%q_28 = phi i10 [ %q_1_27, %88 ], [ 0, %.preheader23.28.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6574 'phi' 'q_28' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 6575 [1/1] (0.00ns)   --->   "%sum_28 = phi float [ %sum_2_27, %88 ], [ 0.000000e+00, %.preheader23.28.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6575 'phi' 'sum_28' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 6576 [1/1] (1.77ns)   --->   "%tmp_26_27 = icmp eq i10 %q_28, -240" [combined_hls/top.cpp:64]   --->   Operation 6576 'icmp' 'tmp_26_27' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 6577 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6577 'speclooptripcount' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 6578 [1/1] (1.73ns)   --->   "%q_1_27 = add i10 %q_28, 1" [combined_hls/top.cpp:64]   --->   Operation 6578 'add' 'q_1_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 6579 [1/1] (0.00ns)   --->   "br i1 %tmp_26_27, label %87, label %88" [combined_hls/top.cpp:64]   --->   Operation 6579 'br' <Predicate = true> <Delay = 0.00>
ST_1102 : Operation 6580 [1/1] (0.00ns)   --->   "%tmp_34_27 = zext i10 %q_28 to i64" [combined_hls/top.cpp:66]   --->   Operation 6580 'zext' 'tmp_34_27' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1102 : Operation 6581 [1/1] (0.00ns)   --->   "%tmp_34_27_cast = zext i10 %q_28 to i15" [combined_hls/top.cpp:66]   --->   Operation 6581 'zext' 'tmp_34_27_cast' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1102 : Operation 6582 [1/1] (1.94ns)   --->   "%tmp_407 = add i15 %tmp_34_27_cast, -10816" [combined_hls/top.cpp:66]   --->   Operation 6582 'add' 'tmp_407' <Predicate = (!tmp_26_27)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 6583 [1/1] (0.00ns)   --->   "%tmp_409_cast = zext i15 %tmp_407 to i64" [combined_hls/top.cpp:66]   --->   Operation 6583 'zext' 'tmp_409_cast' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1102 : Operation 6584 [1/1] (0.00ns)   --->   "%input_buf_addr_59 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_409_cast" [combined_hls/top.cpp:66]   --->   Operation 6584 'getelementptr' 'input_buf_addr_59' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1102 : Operation 6585 [1/1] (0.00ns)   --->   "%index_buf_addr_29 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_27" [combined_hls/top.cpp:66]   --->   Operation 6585 'getelementptr' 'index_buf_addr_29' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1102 : Operation 6586 [2/2] (3.25ns)   --->   "%index_buf_load_28 = load float* %index_buf_addr_29, align 4" [combined_hls/top.cpp:66]   --->   Operation 6586 'load' 'index_buf_load_28' <Predicate = (!tmp_26_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1102 : Operation 6587 [2/2] (3.25ns)   --->   "%input_buf_load_29 = load float* %input_buf_addr_59, align 4" [combined_hls/top.cpp:66]   --->   Operation 6587 'load' 'input_buf_load_29' <Predicate = (!tmp_26_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1103 <SV = 594> <Delay = 3.25>
ST_1103 : Operation 6588 [1/2] (3.25ns)   --->   "%index_buf_load_28 = load float* %index_buf_addr_29, align 4" [combined_hls/top.cpp:66]   --->   Operation 6588 'load' 'index_buf_load_28' <Predicate = (!tmp_26_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1103 : Operation 6589 [1/2] (3.25ns)   --->   "%input_buf_load_29 = load float* %input_buf_addr_59, align 4" [combined_hls/top.cpp:66]   --->   Operation 6589 'load' 'input_buf_load_29' <Predicate = (!tmp_26_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1104 <SV = 595> <Delay = 7.25>
ST_1104 : Operation 6590 [5/5] (7.25ns)   --->   "%tmp_35_27 = fsub float %index_buf_load_28, %input_buf_load_29" [combined_hls/top.cpp:66]   --->   Operation 6590 'fsub' 'tmp_35_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1105 <SV = 596> <Delay = 7.25>
ST_1105 : Operation 6591 [4/5] (7.25ns)   --->   "%tmp_35_27 = fsub float %index_buf_load_28, %input_buf_load_29" [combined_hls/top.cpp:66]   --->   Operation 6591 'fsub' 'tmp_35_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1106 <SV = 597> <Delay = 7.25>
ST_1106 : Operation 6592 [3/5] (7.25ns)   --->   "%tmp_35_27 = fsub float %index_buf_load_28, %input_buf_load_29" [combined_hls/top.cpp:66]   --->   Operation 6592 'fsub' 'tmp_35_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1107 <SV = 598> <Delay = 7.25>
ST_1107 : Operation 6593 [2/5] (7.25ns)   --->   "%tmp_35_27 = fsub float %index_buf_load_28, %input_buf_load_29" [combined_hls/top.cpp:66]   --->   Operation 6593 'fsub' 'tmp_35_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1108 <SV = 599> <Delay = 7.25>
ST_1108 : Operation 6594 [1/5] (7.25ns)   --->   "%tmp_35_27 = fsub float %index_buf_load_28, %input_buf_load_29" [combined_hls/top.cpp:66]   --->   Operation 6594 'fsub' 'tmp_35_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1109 <SV = 600> <Delay = 5.70>
ST_1109 : Operation 6595 [4/4] (5.70ns)   --->   "%tmp_36_27 = fmul float %tmp_35_27, %tmp_35_27" [combined_hls/top.cpp:67]   --->   Operation 6595 'fmul' 'tmp_36_27' <Predicate = (!tmp_26_27)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1110 <SV = 601> <Delay = 5.70>
ST_1110 : Operation 6596 [3/4] (5.70ns)   --->   "%tmp_36_27 = fmul float %tmp_35_27, %tmp_35_27" [combined_hls/top.cpp:67]   --->   Operation 6596 'fmul' 'tmp_36_27' <Predicate = (!tmp_26_27)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1111 <SV = 602> <Delay = 5.70>
ST_1111 : Operation 6597 [2/4] (5.70ns)   --->   "%tmp_36_27 = fmul float %tmp_35_27, %tmp_35_27" [combined_hls/top.cpp:67]   --->   Operation 6597 'fmul' 'tmp_36_27' <Predicate = (!tmp_26_27)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1112 <SV = 603> <Delay = 5.70>
ST_1112 : Operation 6598 [1/4] (5.70ns)   --->   "%tmp_36_27 = fmul float %tmp_35_27, %tmp_35_27" [combined_hls/top.cpp:67]   --->   Operation 6598 'fmul' 'tmp_36_27' <Predicate = (!tmp_26_27)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 604> <Delay = 7.25>
ST_1113 : Operation 6599 [5/5] (7.25ns)   --->   "%sum_2_27 = fadd float %sum_28, %tmp_36_27" [combined_hls/top.cpp:67]   --->   Operation 6599 'fadd' 'sum_2_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1114 <SV = 605> <Delay = 7.25>
ST_1114 : Operation 6600 [4/5] (7.25ns)   --->   "%sum_2_27 = fadd float %sum_28, %tmp_36_27" [combined_hls/top.cpp:67]   --->   Operation 6600 'fadd' 'sum_2_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1115 <SV = 606> <Delay = 7.25>
ST_1115 : Operation 6601 [3/5] (7.25ns)   --->   "%sum_2_27 = fadd float %sum_28, %tmp_36_27" [combined_hls/top.cpp:67]   --->   Operation 6601 'fadd' 'sum_2_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1116 <SV = 607> <Delay = 7.25>
ST_1116 : Operation 6602 [2/5] (7.25ns)   --->   "%sum_2_27 = fadd float %sum_28, %tmp_36_27" [combined_hls/top.cpp:67]   --->   Operation 6602 'fadd' 'sum_2_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1117 <SV = 608> <Delay = 7.25>
ST_1117 : Operation 6603 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6603 'specloopname' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1117 : Operation 6604 [1/1] (0.00ns)   --->   "%tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6604 'specregionbegin' 'tmp_131' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1117 : Operation 6605 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6605 'specpipeline' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1117 : Operation 6606 [1/5] (7.25ns)   --->   "%sum_2_27 = fadd float %sum_28, %tmp_36_27" [combined_hls/top.cpp:67]   --->   Operation 6606 'fadd' 'sum_2_27' <Predicate = (!tmp_26_27)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1117 : Operation 6607 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_131)" [combined_hls/top.cpp:68]   --->   Operation 6607 'specregionend' 'empty_176' <Predicate = (!tmp_26_27)> <Delay = 0.00>
ST_1117 : Operation 6608 [1/1] (0.00ns)   --->   "br label %.preheader23.28" [combined_hls/top.cpp:64]   --->   Operation 6608 'br' <Predicate = (!tmp_26_27)> <Delay = 0.00>

State 1118 <SV = 594> <Delay = 5.54>
ST_1118 : Operation 6609 [1/1] (5.54ns)   --->   "%tmp_29_27 = fpext float %sum_28 to double" [combined_hls/top.cpp:69]   --->   Operation 6609 'fpext' 'tmp_29_27' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1118 : Operation 6610 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6610 'specregionbegin' 'tmp_130' <Predicate = true> <Delay = 0.00>

State 1119 <SV = 595> <Delay = 7.78>
ST_1119 : Operation 6611 [6/6] (7.78ns)   --->   "%tmp_30_27 = fmul double %tmp_29_27, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6611 'dmul' 'tmp_30_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 596> <Delay = 7.78>
ST_1120 : Operation 6612 [5/6] (7.78ns)   --->   "%tmp_30_27 = fmul double %tmp_29_27, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6612 'dmul' 'tmp_30_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1121 <SV = 597> <Delay = 7.78>
ST_1121 : Operation 6613 [4/6] (7.78ns)   --->   "%tmp_30_27 = fmul double %tmp_29_27, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6613 'dmul' 'tmp_30_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1122 <SV = 598> <Delay = 7.78>
ST_1122 : Operation 6614 [3/6] (7.78ns)   --->   "%tmp_30_27 = fmul double %tmp_29_27, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6614 'dmul' 'tmp_30_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1123 <SV = 599> <Delay = 7.78>
ST_1123 : Operation 6615 [2/6] (7.78ns)   --->   "%tmp_30_27 = fmul double %tmp_29_27, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6615 'dmul' 'tmp_30_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1124 <SV = 600> <Delay = 7.78>
ST_1124 : Operation 6616 [1/6] (7.78ns)   --->   "%tmp_30_27 = fmul double %tmp_29_27, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6616 'dmul' 'tmp_30_27' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1125 <SV = 601> <Delay = 6.50>
ST_1125 : Operation 6617 [1/1] (6.50ns)   --->   "%tmp_31_27 = fptrunc double %tmp_30_27 to float" [combined_hls/top.cpp:69]   --->   Operation 6617 'fptrunc' 'tmp_31_27' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1126 <SV = 602> <Delay = 7.68>
ST_1126 : Operation 6618 [9/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6618 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1127 <SV = 603> <Delay = 7.68>
ST_1127 : Operation 6619 [8/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6619 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1128 <SV = 604> <Delay = 7.68>
ST_1128 : Operation 6620 [7/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6620 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1129 <SV = 605> <Delay = 7.68>
ST_1129 : Operation 6621 [6/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6621 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1130 <SV = 606> <Delay = 7.68>
ST_1130 : Operation 6622 [5/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6622 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1131 <SV = 607> <Delay = 7.68>
ST_1131 : Operation 6623 [4/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6623 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1132 <SV = 608> <Delay = 7.68>
ST_1132 : Operation 6624 [3/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6624 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1133 <SV = 609> <Delay = 7.68>
ST_1133 : Operation 6625 [2/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6625 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1134 <SV = 610> <Delay = 7.68>
ST_1134 : Operation 6626 [1/9] (7.68ns)   --->   "%tmp_32_27 = call float @llvm.exp.f32(float %tmp_31_27)" [combined_hls/top.cpp:69]   --->   Operation 6626 'fexp' 'tmp_32_27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1135 <SV = 611> <Delay = 5.91>
ST_1135 : Operation 6627 [1/1] (0.00ns)   --->   "%l_idx_load_29 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6627 'load' 'l_idx_load_29' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 6628 [1/1] (0.00ns)   --->   "%tmp_33_27 = sext i32 %l_idx_2_26 to i64" [combined_hls/top.cpp:69]   --->   Operation 6628 'sext' 'tmp_33_27' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 6629 [1/1] (0.00ns)   --->   "%result_buf_addr_32 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_27" [combined_hls/top.cpp:69]   --->   Operation 6629 'getelementptr' 'result_buf_addr_32' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 6630 [1/1] (3.25ns)   --->   "store float %tmp_32_27, float* %result_buf_addr_32, align 4" [combined_hls/top.cpp:69]   --->   Operation 6630 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1135 : Operation 6631 [1/1] (2.55ns)   --->   "%l_idx_2_27 = add nsw i32 %l_idx_load_29, 29" [combined_hls/top.cpp:70]   --->   Operation 6631 'add' 'l_idx_2_27' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1135 : Operation 6632 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_127)" [combined_hls/top.cpp:72]   --->   Operation 6632 'specregionend' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 6633 [1/1] (0.97ns)   --->   "%or_cond31 = or i1 %tmp_16_24, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6633 'or' 'or_cond31' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1135 : Operation 6634 [1/1] (0.00ns)   --->   "br i1 %or_cond31, label %._crit_edge.29.preheader, label %..preheader24.backedge_crit_edge828" [combined_hls/top.cpp:54]   --->   Operation 6634 'br' <Predicate = true> <Delay = 0.00>
ST_1135 : Operation 6635 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_27, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6635 'store' <Predicate = (!or_cond31)> <Delay = 3.36>
ST_1135 : Operation 6636 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6636 'br' <Predicate = (!or_cond31)> <Delay = 0.00>
ST_1135 : Operation 6637 [1/1] (1.76ns)   --->   "br label %._crit_edge.29" [combined_hls/top.cpp:57]   --->   Operation 6637 'br' <Predicate = (or_cond31)> <Delay = 1.76>

State 1136 <SV = 612> <Delay = 2.74>
ST_1136 : Operation 6638 [1/1] (0.00ns)   --->   "%j1_28 = phi i10 [ %j_4_28, %92 ], [ 0, %._crit_edge.29.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6638 'phi' 'j1_28' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 6639 [1/1] (1.77ns)   --->   "%exitcond5_28 = icmp eq i10 %j1_28, -240" [combined_hls/top.cpp:57]   --->   Operation 6639 'icmp' 'exitcond5_28' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1136 : Operation 6640 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6640 'speclooptripcount' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 6641 [1/1] (1.73ns)   --->   "%j_4_28 = add i10 %j1_28, 1" [combined_hls/top.cpp:57]   --->   Operation 6641 'add' 'j_4_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1136 : Operation 6642 [1/1] (0.00ns)   --->   "br i1 %exitcond5_28, label %.preheader23.29.preheader, label %92" [combined_hls/top.cpp:57]   --->   Operation 6642 'br' <Predicate = true> <Delay = 0.00>
ST_1136 : Operation 6643 [2/2] (0.00ns)   --->   "%empty_184 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6643 'read' 'empty_184' <Predicate = (!exitcond5_28)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1136 : Operation 6644 [1/1] (0.00ns)   --->   "%tmp_21_28_cast = zext i10 %j1_28 to i15" [combined_hls/top.cpp:60]   --->   Operation 6644 'zext' 'tmp_21_28_cast' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1136 : Operation 6645 [1/1] (1.94ns)   --->   "%tmp_408 = add i15 %tmp_21_28_cast, -10032" [combined_hls/top.cpp:60]   --->   Operation 6645 'add' 'tmp_408' <Predicate = (!exitcond5_28)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1137 <SV = 613> <Delay = 3.25>
ST_1137 : Operation 6646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6646 'specloopname' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6647 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6647 'specregionbegin' 'tmp_132' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6648 'specpipeline' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6649 [1/2] (0.00ns)   --->   "%empty_184 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6649 'read' 'empty_184' <Predicate = (!exitcond5_28)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1137 : Operation 6650 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_129 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_184, 0"   --->   Operation 6650 'extractvalue' 'in_stream_data_V_val_129' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6651 [1/1] (0.00ns)   --->   "%bitcast_28 = bitcast i32 %in_stream_data_V_val_129 to float"   --->   Operation 6651 'bitcast' 'bitcast_28' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6652 [1/1] (0.00ns)   --->   "%tmp_410_cast = zext i15 %tmp_408 to i64" [combined_hls/top.cpp:60]   --->   Operation 6652 'zext' 'tmp_410_cast' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6653 [1/1] (0.00ns)   --->   "%input_buf_addr_60 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_410_cast" [combined_hls/top.cpp:60]   --->   Operation 6653 'getelementptr' 'input_buf_addr_60' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6654 [1/1] (3.25ns)   --->   "store float %bitcast_28, float* %input_buf_addr_60, align 4" [combined_hls/top.cpp:60]   --->   Operation 6654 'store' <Predicate = (!exitcond5_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1137 : Operation 6655 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_132)" [combined_hls/top.cpp:61]   --->   Operation 6655 'specregionend' 'empty_185' <Predicate = (!exitcond5_28)> <Delay = 0.00>
ST_1137 : Operation 6656 [1/1] (0.00ns)   --->   "br label %._crit_edge.29" [combined_hls/top.cpp:57]   --->   Operation 6656 'br' <Predicate = (!exitcond5_28)> <Delay = 0.00>

State 1138 <SV = 613> <Delay = 1.76>
ST_1138 : Operation 6657 [1/1] (1.76ns)   --->   "br label %.preheader23.29" [combined_hls/top.cpp:64]   --->   Operation 6657 'br' <Predicate = true> <Delay = 1.76>

State 1139 <SV = 614> <Delay = 5.19>
ST_1139 : Operation 6658 [1/1] (0.00ns)   --->   "%q_29 = phi i10 [ %q_1_28, %91 ], [ 0, %.preheader23.29.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6658 'phi' 'q_29' <Predicate = true> <Delay = 0.00>
ST_1139 : Operation 6659 [1/1] (0.00ns)   --->   "%sum_29 = phi float [ %sum_2_28, %91 ], [ 0.000000e+00, %.preheader23.29.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6659 'phi' 'sum_29' <Predicate = true> <Delay = 0.00>
ST_1139 : Operation 6660 [1/1] (1.77ns)   --->   "%tmp_26_28 = icmp eq i10 %q_29, -240" [combined_hls/top.cpp:64]   --->   Operation 6660 'icmp' 'tmp_26_28' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1139 : Operation 6661 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6661 'speclooptripcount' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_1139 : Operation 6662 [1/1] (1.73ns)   --->   "%q_1_28 = add i10 %q_29, 1" [combined_hls/top.cpp:64]   --->   Operation 6662 'add' 'q_1_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1139 : Operation 6663 [1/1] (0.00ns)   --->   "br i1 %tmp_26_28, label %90, label %91" [combined_hls/top.cpp:64]   --->   Operation 6663 'br' <Predicate = true> <Delay = 0.00>
ST_1139 : Operation 6664 [1/1] (0.00ns)   --->   "%tmp_34_28 = zext i10 %q_29 to i64" [combined_hls/top.cpp:66]   --->   Operation 6664 'zext' 'tmp_34_28' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1139 : Operation 6665 [1/1] (0.00ns)   --->   "%tmp_34_28_cast = zext i10 %q_29 to i15" [combined_hls/top.cpp:66]   --->   Operation 6665 'zext' 'tmp_34_28_cast' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1139 : Operation 6666 [1/1] (1.94ns)   --->   "%tmp_409 = add i15 %tmp_34_28_cast, -10032" [combined_hls/top.cpp:66]   --->   Operation 6666 'add' 'tmp_409' <Predicate = (!tmp_26_28)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1139 : Operation 6667 [1/1] (0.00ns)   --->   "%tmp_411_cast = zext i15 %tmp_409 to i64" [combined_hls/top.cpp:66]   --->   Operation 6667 'zext' 'tmp_411_cast' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1139 : Operation 6668 [1/1] (0.00ns)   --->   "%input_buf_addr_61 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_411_cast" [combined_hls/top.cpp:66]   --->   Operation 6668 'getelementptr' 'input_buf_addr_61' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1139 : Operation 6669 [1/1] (0.00ns)   --->   "%index_buf_addr_30 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_28" [combined_hls/top.cpp:66]   --->   Operation 6669 'getelementptr' 'index_buf_addr_30' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1139 : Operation 6670 [2/2] (3.25ns)   --->   "%index_buf_load_29 = load float* %index_buf_addr_30, align 4" [combined_hls/top.cpp:66]   --->   Operation 6670 'load' 'index_buf_load_29' <Predicate = (!tmp_26_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1139 : Operation 6671 [2/2] (3.25ns)   --->   "%input_buf_load_30 = load float* %input_buf_addr_61, align 4" [combined_hls/top.cpp:66]   --->   Operation 6671 'load' 'input_buf_load_30' <Predicate = (!tmp_26_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1140 <SV = 615> <Delay = 3.25>
ST_1140 : Operation 6672 [1/2] (3.25ns)   --->   "%index_buf_load_29 = load float* %index_buf_addr_30, align 4" [combined_hls/top.cpp:66]   --->   Operation 6672 'load' 'index_buf_load_29' <Predicate = (!tmp_26_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1140 : Operation 6673 [1/2] (3.25ns)   --->   "%input_buf_load_30 = load float* %input_buf_addr_61, align 4" [combined_hls/top.cpp:66]   --->   Operation 6673 'load' 'input_buf_load_30' <Predicate = (!tmp_26_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1141 <SV = 616> <Delay = 7.25>
ST_1141 : Operation 6674 [5/5] (7.25ns)   --->   "%tmp_35_28 = fsub float %index_buf_load_29, %input_buf_load_30" [combined_hls/top.cpp:66]   --->   Operation 6674 'fsub' 'tmp_35_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1142 <SV = 617> <Delay = 7.25>
ST_1142 : Operation 6675 [4/5] (7.25ns)   --->   "%tmp_35_28 = fsub float %index_buf_load_29, %input_buf_load_30" [combined_hls/top.cpp:66]   --->   Operation 6675 'fsub' 'tmp_35_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1143 <SV = 618> <Delay = 7.25>
ST_1143 : Operation 6676 [3/5] (7.25ns)   --->   "%tmp_35_28 = fsub float %index_buf_load_29, %input_buf_load_30" [combined_hls/top.cpp:66]   --->   Operation 6676 'fsub' 'tmp_35_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1144 <SV = 619> <Delay = 7.25>
ST_1144 : Operation 6677 [2/5] (7.25ns)   --->   "%tmp_35_28 = fsub float %index_buf_load_29, %input_buf_load_30" [combined_hls/top.cpp:66]   --->   Operation 6677 'fsub' 'tmp_35_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1145 <SV = 620> <Delay = 7.25>
ST_1145 : Operation 6678 [1/5] (7.25ns)   --->   "%tmp_35_28 = fsub float %index_buf_load_29, %input_buf_load_30" [combined_hls/top.cpp:66]   --->   Operation 6678 'fsub' 'tmp_35_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1146 <SV = 621> <Delay = 5.70>
ST_1146 : Operation 6679 [4/4] (5.70ns)   --->   "%tmp_36_28 = fmul float %tmp_35_28, %tmp_35_28" [combined_hls/top.cpp:67]   --->   Operation 6679 'fmul' 'tmp_36_28' <Predicate = (!tmp_26_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1147 <SV = 622> <Delay = 5.70>
ST_1147 : Operation 6680 [3/4] (5.70ns)   --->   "%tmp_36_28 = fmul float %tmp_35_28, %tmp_35_28" [combined_hls/top.cpp:67]   --->   Operation 6680 'fmul' 'tmp_36_28' <Predicate = (!tmp_26_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1148 <SV = 623> <Delay = 5.70>
ST_1148 : Operation 6681 [2/4] (5.70ns)   --->   "%tmp_36_28 = fmul float %tmp_35_28, %tmp_35_28" [combined_hls/top.cpp:67]   --->   Operation 6681 'fmul' 'tmp_36_28' <Predicate = (!tmp_26_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1149 <SV = 624> <Delay = 5.70>
ST_1149 : Operation 6682 [1/4] (5.70ns)   --->   "%tmp_36_28 = fmul float %tmp_35_28, %tmp_35_28" [combined_hls/top.cpp:67]   --->   Operation 6682 'fmul' 'tmp_36_28' <Predicate = (!tmp_26_28)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1150 <SV = 625> <Delay = 7.25>
ST_1150 : Operation 6683 [5/5] (7.25ns)   --->   "%sum_2_28 = fadd float %sum_29, %tmp_36_28" [combined_hls/top.cpp:67]   --->   Operation 6683 'fadd' 'sum_2_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1151 <SV = 626> <Delay = 7.25>
ST_1151 : Operation 6684 [4/5] (7.25ns)   --->   "%sum_2_28 = fadd float %sum_29, %tmp_36_28" [combined_hls/top.cpp:67]   --->   Operation 6684 'fadd' 'sum_2_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1152 <SV = 627> <Delay = 7.25>
ST_1152 : Operation 6685 [3/5] (7.25ns)   --->   "%sum_2_28 = fadd float %sum_29, %tmp_36_28" [combined_hls/top.cpp:67]   --->   Operation 6685 'fadd' 'sum_2_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1153 <SV = 628> <Delay = 7.25>
ST_1153 : Operation 6686 [2/5] (7.25ns)   --->   "%sum_2_28 = fadd float %sum_29, %tmp_36_28" [combined_hls/top.cpp:67]   --->   Operation 6686 'fadd' 'sum_2_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1154 <SV = 629> <Delay = 7.25>
ST_1154 : Operation 6687 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6687 'specloopname' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1154 : Operation 6688 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6688 'specregionbegin' 'tmp_134' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1154 : Operation 6689 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6689 'specpipeline' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1154 : Operation 6690 [1/5] (7.25ns)   --->   "%sum_2_28 = fadd float %sum_29, %tmp_36_28" [combined_hls/top.cpp:67]   --->   Operation 6690 'fadd' 'sum_2_28' <Predicate = (!tmp_26_28)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1154 : Operation 6691 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_134)" [combined_hls/top.cpp:68]   --->   Operation 6691 'specregionend' 'empty_182' <Predicate = (!tmp_26_28)> <Delay = 0.00>
ST_1154 : Operation 6692 [1/1] (0.00ns)   --->   "br label %.preheader23.29" [combined_hls/top.cpp:64]   --->   Operation 6692 'br' <Predicate = (!tmp_26_28)> <Delay = 0.00>

State 1155 <SV = 615> <Delay = 5.54>
ST_1155 : Operation 6693 [1/1] (5.54ns)   --->   "%tmp_29_28 = fpext float %sum_29 to double" [combined_hls/top.cpp:69]   --->   Operation 6693 'fpext' 'tmp_29_28' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1156 <SV = 616> <Delay = 7.78>
ST_1156 : Operation 6694 [6/6] (7.78ns)   --->   "%tmp_30_28 = fmul double %tmp_29_28, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6694 'dmul' 'tmp_30_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1157 <SV = 617> <Delay = 7.78>
ST_1157 : Operation 6695 [5/6] (7.78ns)   --->   "%tmp_30_28 = fmul double %tmp_29_28, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6695 'dmul' 'tmp_30_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1158 <SV = 618> <Delay = 7.78>
ST_1158 : Operation 6696 [4/6] (7.78ns)   --->   "%tmp_30_28 = fmul double %tmp_29_28, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6696 'dmul' 'tmp_30_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1159 <SV = 619> <Delay = 7.78>
ST_1159 : Operation 6697 [3/6] (7.78ns)   --->   "%tmp_30_28 = fmul double %tmp_29_28, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6697 'dmul' 'tmp_30_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1160 <SV = 620> <Delay = 7.78>
ST_1160 : Operation 6698 [2/6] (7.78ns)   --->   "%tmp_30_28 = fmul double %tmp_29_28, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6698 'dmul' 'tmp_30_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1161 <SV = 621> <Delay = 7.78>
ST_1161 : Operation 6699 [1/6] (7.78ns)   --->   "%tmp_30_28 = fmul double %tmp_29_28, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6699 'dmul' 'tmp_30_28' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1162 <SV = 622> <Delay = 6.50>
ST_1162 : Operation 6700 [1/1] (6.50ns)   --->   "%tmp_31_28 = fptrunc double %tmp_30_28 to float" [combined_hls/top.cpp:69]   --->   Operation 6700 'fptrunc' 'tmp_31_28' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1163 <SV = 623> <Delay = 7.68>
ST_1163 : Operation 6701 [9/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6701 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1164 <SV = 624> <Delay = 7.68>
ST_1164 : Operation 6702 [8/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6702 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1165 <SV = 625> <Delay = 7.68>
ST_1165 : Operation 6703 [7/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6703 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1166 <SV = 626> <Delay = 7.68>
ST_1166 : Operation 6704 [6/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6704 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1167 <SV = 627> <Delay = 7.68>
ST_1167 : Operation 6705 [5/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6705 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1168 <SV = 628> <Delay = 7.68>
ST_1168 : Operation 6706 [4/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6706 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1169 <SV = 629> <Delay = 7.68>
ST_1169 : Operation 6707 [3/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6707 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1170 <SV = 630> <Delay = 7.68>
ST_1170 : Operation 6708 [2/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6708 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1171 <SV = 631> <Delay = 7.68>
ST_1171 : Operation 6709 [1/9] (7.68ns)   --->   "%tmp_32_28 = call float @llvm.exp.f32(float %tmp_31_28)" [combined_hls/top.cpp:69]   --->   Operation 6709 'fexp' 'tmp_32_28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1172 <SV = 632> <Delay = 5.91>
ST_1172 : Operation 6710 [1/1] (0.00ns)   --->   "%l_idx_load_30 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6710 'load' 'l_idx_load_30' <Predicate = true> <Delay = 0.00>
ST_1172 : Operation 6711 [1/1] (0.00ns)   --->   "%tmp_33_28 = sext i32 %l_idx_2_27 to i64" [combined_hls/top.cpp:69]   --->   Operation 6711 'sext' 'tmp_33_28' <Predicate = true> <Delay = 0.00>
ST_1172 : Operation 6712 [1/1] (0.00ns)   --->   "%result_buf_addr_33 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_28" [combined_hls/top.cpp:69]   --->   Operation 6712 'getelementptr' 'result_buf_addr_33' <Predicate = true> <Delay = 0.00>
ST_1172 : Operation 6713 [1/1] (3.25ns)   --->   "store float %tmp_32_28, float* %result_buf_addr_33, align 4" [combined_hls/top.cpp:69]   --->   Operation 6713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1172 : Operation 6714 [1/1] (2.55ns)   --->   "%l_idx_2_28 = add nsw i32 %l_idx_load_30, 30" [combined_hls/top.cpp:70]   --->   Operation 6714 'add' 'l_idx_2_28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 6715 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_130)" [combined_hls/top.cpp:72]   --->   Operation 6715 'specregionend' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_1172 : Operation 6716 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6716 'specregionbegin' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1172 : Operation 6717 [1/1] (0.97ns)   --->   "%or_cond32 = or i1 %tmp_16_25, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6717 'or' 'or_cond32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 6718 [1/1] (0.00ns)   --->   "br i1 %or_cond32, label %._crit_edge.30.preheader, label %..preheader24.backedge_crit_edge829" [combined_hls/top.cpp:54]   --->   Operation 6718 'br' <Predicate = true> <Delay = 0.00>
ST_1172 : Operation 6719 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_28, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6719 'store' <Predicate = (!or_cond32)> <Delay = 3.36>
ST_1172 : Operation 6720 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6720 'br' <Predicate = (!or_cond32)> <Delay = 0.00>
ST_1172 : Operation 6721 [1/1] (1.76ns)   --->   "br label %._crit_edge.30" [combined_hls/top.cpp:57]   --->   Operation 6721 'br' <Predicate = (or_cond32)> <Delay = 1.76>

State 1173 <SV = 633> <Delay = 2.74>
ST_1173 : Operation 6722 [1/1] (0.00ns)   --->   "%j1_29 = phi i10 [ %j_4_29, %95 ], [ 0, %._crit_edge.30.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6722 'phi' 'j1_29' <Predicate = true> <Delay = 0.00>
ST_1173 : Operation 6723 [1/1] (1.77ns)   --->   "%exitcond5_29 = icmp eq i10 %j1_29, -240" [combined_hls/top.cpp:57]   --->   Operation 6723 'icmp' 'exitcond5_29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 6724 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6724 'speclooptripcount' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_1173 : Operation 6725 [1/1] (1.73ns)   --->   "%j_4_29 = add i10 %j1_29, 1" [combined_hls/top.cpp:57]   --->   Operation 6725 'add' 'j_4_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 6726 [1/1] (0.00ns)   --->   "br i1 %exitcond5_29, label %.preheader23.30.preheader, label %95" [combined_hls/top.cpp:57]   --->   Operation 6726 'br' <Predicate = true> <Delay = 0.00>
ST_1173 : Operation 6727 [2/2] (0.00ns)   --->   "%empty_190 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6727 'read' 'empty_190' <Predicate = (!exitcond5_29)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1173 : Operation 6728 [1/1] (0.00ns)   --->   "%tmp_21_29_cast = zext i10 %j1_29 to i15" [combined_hls/top.cpp:60]   --->   Operation 6728 'zext' 'tmp_21_29_cast' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1173 : Operation 6729 [1/1] (1.94ns)   --->   "%tmp_410 = add i15 %tmp_21_29_cast, -9248" [combined_hls/top.cpp:60]   --->   Operation 6729 'add' 'tmp_410' <Predicate = (!exitcond5_29)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1174 <SV = 634> <Delay = 3.25>
ST_1174 : Operation 6730 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6730 'specloopname' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6731 [1/1] (0.00ns)   --->   "%tmp_135 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6731 'specregionbegin' 'tmp_135' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6732 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6732 'specpipeline' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6733 [1/2] (0.00ns)   --->   "%empty_190 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6733 'read' 'empty_190' <Predicate = (!exitcond5_29)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1174 : Operation 6734 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_130 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_190, 0"   --->   Operation 6734 'extractvalue' 'in_stream_data_V_val_130' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6735 [1/1] (0.00ns)   --->   "%bitcast_29 = bitcast i32 %in_stream_data_V_val_130 to float"   --->   Operation 6735 'bitcast' 'bitcast_29' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6736 [1/1] (0.00ns)   --->   "%tmp_412_cast = zext i15 %tmp_410 to i64" [combined_hls/top.cpp:60]   --->   Operation 6736 'zext' 'tmp_412_cast' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6737 [1/1] (0.00ns)   --->   "%input_buf_addr_62 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_412_cast" [combined_hls/top.cpp:60]   --->   Operation 6737 'getelementptr' 'input_buf_addr_62' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6738 [1/1] (3.25ns)   --->   "store float %bitcast_29, float* %input_buf_addr_62, align 4" [combined_hls/top.cpp:60]   --->   Operation 6738 'store' <Predicate = (!exitcond5_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1174 : Operation 6739 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_135)" [combined_hls/top.cpp:61]   --->   Operation 6739 'specregionend' 'empty_191' <Predicate = (!exitcond5_29)> <Delay = 0.00>
ST_1174 : Operation 6740 [1/1] (0.00ns)   --->   "br label %._crit_edge.30" [combined_hls/top.cpp:57]   --->   Operation 6740 'br' <Predicate = (!exitcond5_29)> <Delay = 0.00>

State 1175 <SV = 634> <Delay = 1.76>
ST_1175 : Operation 6741 [1/1] (1.76ns)   --->   "br label %.preheader23.30" [combined_hls/top.cpp:64]   --->   Operation 6741 'br' <Predicate = true> <Delay = 1.76>

State 1176 <SV = 635> <Delay = 5.19>
ST_1176 : Operation 6742 [1/1] (0.00ns)   --->   "%q_30 = phi i10 [ %q_1_29, %94 ], [ 0, %.preheader23.30.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6742 'phi' 'q_30' <Predicate = true> <Delay = 0.00>
ST_1176 : Operation 6743 [1/1] (0.00ns)   --->   "%sum_30 = phi float [ %sum_2_29, %94 ], [ 0.000000e+00, %.preheader23.30.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6743 'phi' 'sum_30' <Predicate = true> <Delay = 0.00>
ST_1176 : Operation 6744 [1/1] (1.77ns)   --->   "%tmp_26_29 = icmp eq i10 %q_30, -240" [combined_hls/top.cpp:64]   --->   Operation 6744 'icmp' 'tmp_26_29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 6745 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6745 'speclooptripcount' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_1176 : Operation 6746 [1/1] (1.73ns)   --->   "%q_1_29 = add i10 %q_30, 1" [combined_hls/top.cpp:64]   --->   Operation 6746 'add' 'q_1_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 6747 [1/1] (0.00ns)   --->   "br i1 %tmp_26_29, label %93, label %94" [combined_hls/top.cpp:64]   --->   Operation 6747 'br' <Predicate = true> <Delay = 0.00>
ST_1176 : Operation 6748 [1/1] (0.00ns)   --->   "%tmp_34_29 = zext i10 %q_30 to i64" [combined_hls/top.cpp:66]   --->   Operation 6748 'zext' 'tmp_34_29' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1176 : Operation 6749 [1/1] (0.00ns)   --->   "%tmp_34_29_cast = zext i10 %q_30 to i15" [combined_hls/top.cpp:66]   --->   Operation 6749 'zext' 'tmp_34_29_cast' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1176 : Operation 6750 [1/1] (1.94ns)   --->   "%tmp_411 = add i15 %tmp_34_29_cast, -9248" [combined_hls/top.cpp:66]   --->   Operation 6750 'add' 'tmp_411' <Predicate = (!tmp_26_29)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 6751 [1/1] (0.00ns)   --->   "%tmp_413_cast = zext i15 %tmp_411 to i64" [combined_hls/top.cpp:66]   --->   Operation 6751 'zext' 'tmp_413_cast' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1176 : Operation 6752 [1/1] (0.00ns)   --->   "%input_buf_addr_63 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_413_cast" [combined_hls/top.cpp:66]   --->   Operation 6752 'getelementptr' 'input_buf_addr_63' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1176 : Operation 6753 [1/1] (0.00ns)   --->   "%index_buf_addr_31 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_29" [combined_hls/top.cpp:66]   --->   Operation 6753 'getelementptr' 'index_buf_addr_31' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1176 : Operation 6754 [2/2] (3.25ns)   --->   "%index_buf_load_30 = load float* %index_buf_addr_31, align 4" [combined_hls/top.cpp:66]   --->   Operation 6754 'load' 'index_buf_load_30' <Predicate = (!tmp_26_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1176 : Operation 6755 [2/2] (3.25ns)   --->   "%input_buf_load_31 = load float* %input_buf_addr_63, align 4" [combined_hls/top.cpp:66]   --->   Operation 6755 'load' 'input_buf_load_31' <Predicate = (!tmp_26_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1177 <SV = 636> <Delay = 3.25>
ST_1177 : Operation 6756 [1/2] (3.25ns)   --->   "%index_buf_load_30 = load float* %index_buf_addr_31, align 4" [combined_hls/top.cpp:66]   --->   Operation 6756 'load' 'index_buf_load_30' <Predicate = (!tmp_26_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1177 : Operation 6757 [1/2] (3.25ns)   --->   "%input_buf_load_31 = load float* %input_buf_addr_63, align 4" [combined_hls/top.cpp:66]   --->   Operation 6757 'load' 'input_buf_load_31' <Predicate = (!tmp_26_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1178 <SV = 637> <Delay = 7.25>
ST_1178 : Operation 6758 [5/5] (7.25ns)   --->   "%tmp_35_29 = fsub float %index_buf_load_30, %input_buf_load_31" [combined_hls/top.cpp:66]   --->   Operation 6758 'fsub' 'tmp_35_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1179 <SV = 638> <Delay = 7.25>
ST_1179 : Operation 6759 [4/5] (7.25ns)   --->   "%tmp_35_29 = fsub float %index_buf_load_30, %input_buf_load_31" [combined_hls/top.cpp:66]   --->   Operation 6759 'fsub' 'tmp_35_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1180 <SV = 639> <Delay = 7.25>
ST_1180 : Operation 6760 [3/5] (7.25ns)   --->   "%tmp_35_29 = fsub float %index_buf_load_30, %input_buf_load_31" [combined_hls/top.cpp:66]   --->   Operation 6760 'fsub' 'tmp_35_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1181 <SV = 640> <Delay = 7.25>
ST_1181 : Operation 6761 [2/5] (7.25ns)   --->   "%tmp_35_29 = fsub float %index_buf_load_30, %input_buf_load_31" [combined_hls/top.cpp:66]   --->   Operation 6761 'fsub' 'tmp_35_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1182 <SV = 641> <Delay = 7.25>
ST_1182 : Operation 6762 [1/5] (7.25ns)   --->   "%tmp_35_29 = fsub float %index_buf_load_30, %input_buf_load_31" [combined_hls/top.cpp:66]   --->   Operation 6762 'fsub' 'tmp_35_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1183 <SV = 642> <Delay = 5.70>
ST_1183 : Operation 6763 [4/4] (5.70ns)   --->   "%tmp_36_29 = fmul float %tmp_35_29, %tmp_35_29" [combined_hls/top.cpp:67]   --->   Operation 6763 'fmul' 'tmp_36_29' <Predicate = (!tmp_26_29)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1184 <SV = 643> <Delay = 5.70>
ST_1184 : Operation 6764 [3/4] (5.70ns)   --->   "%tmp_36_29 = fmul float %tmp_35_29, %tmp_35_29" [combined_hls/top.cpp:67]   --->   Operation 6764 'fmul' 'tmp_36_29' <Predicate = (!tmp_26_29)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1185 <SV = 644> <Delay = 5.70>
ST_1185 : Operation 6765 [2/4] (5.70ns)   --->   "%tmp_36_29 = fmul float %tmp_35_29, %tmp_35_29" [combined_hls/top.cpp:67]   --->   Operation 6765 'fmul' 'tmp_36_29' <Predicate = (!tmp_26_29)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1186 <SV = 645> <Delay = 5.70>
ST_1186 : Operation 6766 [1/4] (5.70ns)   --->   "%tmp_36_29 = fmul float %tmp_35_29, %tmp_35_29" [combined_hls/top.cpp:67]   --->   Operation 6766 'fmul' 'tmp_36_29' <Predicate = (!tmp_26_29)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1187 <SV = 646> <Delay = 7.25>
ST_1187 : Operation 6767 [5/5] (7.25ns)   --->   "%sum_2_29 = fadd float %sum_30, %tmp_36_29" [combined_hls/top.cpp:67]   --->   Operation 6767 'fadd' 'sum_2_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1188 <SV = 647> <Delay = 7.25>
ST_1188 : Operation 6768 [4/5] (7.25ns)   --->   "%sum_2_29 = fadd float %sum_30, %tmp_36_29" [combined_hls/top.cpp:67]   --->   Operation 6768 'fadd' 'sum_2_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1189 <SV = 648> <Delay = 7.25>
ST_1189 : Operation 6769 [3/5] (7.25ns)   --->   "%sum_2_29 = fadd float %sum_30, %tmp_36_29" [combined_hls/top.cpp:67]   --->   Operation 6769 'fadd' 'sum_2_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1190 <SV = 649> <Delay = 7.25>
ST_1190 : Operation 6770 [2/5] (7.25ns)   --->   "%sum_2_29 = fadd float %sum_30, %tmp_36_29" [combined_hls/top.cpp:67]   --->   Operation 6770 'fadd' 'sum_2_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1191 <SV = 650> <Delay = 7.25>
ST_1191 : Operation 6771 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6771 'specloopname' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1191 : Operation 6772 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6772 'specregionbegin' 'tmp_137' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1191 : Operation 6773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6773 'specpipeline' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1191 : Operation 6774 [1/5] (7.25ns)   --->   "%sum_2_29 = fadd float %sum_30, %tmp_36_29" [combined_hls/top.cpp:67]   --->   Operation 6774 'fadd' 'sum_2_29' <Predicate = (!tmp_26_29)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 6775 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_137)" [combined_hls/top.cpp:68]   --->   Operation 6775 'specregionend' 'empty_188' <Predicate = (!tmp_26_29)> <Delay = 0.00>
ST_1191 : Operation 6776 [1/1] (0.00ns)   --->   "br label %.preheader23.30" [combined_hls/top.cpp:64]   --->   Operation 6776 'br' <Predicate = (!tmp_26_29)> <Delay = 0.00>

State 1192 <SV = 636> <Delay = 5.54>
ST_1192 : Operation 6777 [1/1] (5.54ns)   --->   "%tmp_29_29 = fpext float %sum_30 to double" [combined_hls/top.cpp:69]   --->   Operation 6777 'fpext' 'tmp_29_29' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1192 : Operation 6778 [1/1] (0.00ns)   --->   "%tmp_136 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6778 'specregionbegin' 'tmp_136' <Predicate = true> <Delay = 0.00>

State 1193 <SV = 637> <Delay = 7.78>
ST_1193 : Operation 6779 [6/6] (7.78ns)   --->   "%tmp_30_29 = fmul double %tmp_29_29, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6779 'dmul' 'tmp_30_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1194 <SV = 638> <Delay = 7.78>
ST_1194 : Operation 6780 [5/6] (7.78ns)   --->   "%tmp_30_29 = fmul double %tmp_29_29, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6780 'dmul' 'tmp_30_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1195 <SV = 639> <Delay = 7.78>
ST_1195 : Operation 6781 [4/6] (7.78ns)   --->   "%tmp_30_29 = fmul double %tmp_29_29, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6781 'dmul' 'tmp_30_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1196 <SV = 640> <Delay = 7.78>
ST_1196 : Operation 6782 [3/6] (7.78ns)   --->   "%tmp_30_29 = fmul double %tmp_29_29, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6782 'dmul' 'tmp_30_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1197 <SV = 641> <Delay = 7.78>
ST_1197 : Operation 6783 [2/6] (7.78ns)   --->   "%tmp_30_29 = fmul double %tmp_29_29, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6783 'dmul' 'tmp_30_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1198 <SV = 642> <Delay = 7.78>
ST_1198 : Operation 6784 [1/6] (7.78ns)   --->   "%tmp_30_29 = fmul double %tmp_29_29, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6784 'dmul' 'tmp_30_29' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1199 <SV = 643> <Delay = 6.50>
ST_1199 : Operation 6785 [1/1] (6.50ns)   --->   "%tmp_31_29 = fptrunc double %tmp_30_29 to float" [combined_hls/top.cpp:69]   --->   Operation 6785 'fptrunc' 'tmp_31_29' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1200 <SV = 644> <Delay = 7.68>
ST_1200 : Operation 6786 [9/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6786 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1201 <SV = 645> <Delay = 7.68>
ST_1201 : Operation 6787 [8/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6787 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1202 <SV = 646> <Delay = 7.68>
ST_1202 : Operation 6788 [7/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6788 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1203 <SV = 647> <Delay = 7.68>
ST_1203 : Operation 6789 [6/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6789 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1204 <SV = 648> <Delay = 7.68>
ST_1204 : Operation 6790 [5/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6790 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1205 <SV = 649> <Delay = 7.68>
ST_1205 : Operation 6791 [4/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6791 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1206 <SV = 650> <Delay = 7.68>
ST_1206 : Operation 6792 [3/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6792 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1207 <SV = 651> <Delay = 7.68>
ST_1207 : Operation 6793 [2/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6793 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1208 <SV = 652> <Delay = 7.68>
ST_1208 : Operation 6794 [1/9] (7.68ns)   --->   "%tmp_32_29 = call float @llvm.exp.f32(float %tmp_31_29)" [combined_hls/top.cpp:69]   --->   Operation 6794 'fexp' 'tmp_32_29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1209 <SV = 653> <Delay = 5.91>
ST_1209 : Operation 6795 [1/1] (0.00ns)   --->   "%l_idx_load_31 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6795 'load' 'l_idx_load_31' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 6796 [1/1] (0.00ns)   --->   "%tmp_33_29 = sext i32 %l_idx_2_28 to i64" [combined_hls/top.cpp:69]   --->   Operation 6796 'sext' 'tmp_33_29' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 6797 [1/1] (0.00ns)   --->   "%result_buf_addr_34 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_29" [combined_hls/top.cpp:69]   --->   Operation 6797 'getelementptr' 'result_buf_addr_34' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 6798 [1/1] (3.25ns)   --->   "store float %tmp_32_29, float* %result_buf_addr_34, align 4" [combined_hls/top.cpp:69]   --->   Operation 6798 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1209 : Operation 6799 [1/1] (2.55ns)   --->   "%l_idx_2_29 = add nsw i32 %l_idx_load_31, 31" [combined_hls/top.cpp:70]   --->   Operation 6799 'add' 'l_idx_2_29' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 6800 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_133)" [combined_hls/top.cpp:72]   --->   Operation 6800 'specregionend' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 6801 [1/1] (0.97ns)   --->   "%or_cond33 = or i1 %icmp4, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6801 'or' 'or_cond33' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 6802 [1/1] (0.00ns)   --->   "br i1 %or_cond33, label %._crit_edge.31.preheader, label %..preheader24.backedge_crit_edge830" [combined_hls/top.cpp:54]   --->   Operation 6802 'br' <Predicate = true> <Delay = 0.00>
ST_1209 : Operation 6803 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_29, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6803 'store' <Predicate = (!or_cond33)> <Delay = 3.36>
ST_1209 : Operation 6804 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6804 'br' <Predicate = (!or_cond33)> <Delay = 0.00>
ST_1209 : Operation 6805 [1/1] (1.76ns)   --->   "br label %._crit_edge.31" [combined_hls/top.cpp:57]   --->   Operation 6805 'br' <Predicate = (or_cond33)> <Delay = 1.76>

State 1210 <SV = 654> <Delay = 2.74>
ST_1210 : Operation 6806 [1/1] (0.00ns)   --->   "%j1_30 = phi i10 [ %j_4_30, %98 ], [ 0, %._crit_edge.31.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6806 'phi' 'j1_30' <Predicate = true> <Delay = 0.00>
ST_1210 : Operation 6807 [1/1] (1.77ns)   --->   "%exitcond5_30 = icmp eq i10 %j1_30, -240" [combined_hls/top.cpp:57]   --->   Operation 6807 'icmp' 'exitcond5_30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6808 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6808 'speclooptripcount' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_1210 : Operation 6809 [1/1] (1.73ns)   --->   "%j_4_30 = add i10 %j1_30, 1" [combined_hls/top.cpp:57]   --->   Operation 6809 'add' 'j_4_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6810 [1/1] (0.00ns)   --->   "br i1 %exitcond5_30, label %.preheader23.31.preheader, label %98" [combined_hls/top.cpp:57]   --->   Operation 6810 'br' <Predicate = true> <Delay = 0.00>
ST_1210 : Operation 6811 [2/2] (0.00ns)   --->   "%empty_196 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6811 'read' 'empty_196' <Predicate = (!exitcond5_30)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1210 : Operation 6812 [1/1] (0.00ns)   --->   "%tmp_21_30_cast = zext i10 %j1_30 to i15" [combined_hls/top.cpp:60]   --->   Operation 6812 'zext' 'tmp_21_30_cast' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1210 : Operation 6813 [1/1] (1.94ns)   --->   "%tmp_412 = add i15 %tmp_21_30_cast, -8464" [combined_hls/top.cpp:60]   --->   Operation 6813 'add' 'tmp_412' <Predicate = (!exitcond5_30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1211 <SV = 655> <Delay = 3.25>
ST_1211 : Operation 6814 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6814 'specloopname' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6815 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6815 'specregionbegin' 'tmp_138' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6816 'specpipeline' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6817 [1/2] (0.00ns)   --->   "%empty_196 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6817 'read' 'empty_196' <Predicate = (!exitcond5_30)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1211 : Operation 6818 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_131 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_196, 0"   --->   Operation 6818 'extractvalue' 'in_stream_data_V_val_131' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6819 [1/1] (0.00ns)   --->   "%bitcast_30 = bitcast i32 %in_stream_data_V_val_131 to float"   --->   Operation 6819 'bitcast' 'bitcast_30' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6820 [1/1] (0.00ns)   --->   "%tmp_414_cast = zext i15 %tmp_412 to i64" [combined_hls/top.cpp:60]   --->   Operation 6820 'zext' 'tmp_414_cast' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6821 [1/1] (0.00ns)   --->   "%input_buf_addr_64 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_414_cast" [combined_hls/top.cpp:60]   --->   Operation 6821 'getelementptr' 'input_buf_addr_64' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6822 [1/1] (3.25ns)   --->   "store float %bitcast_30, float* %input_buf_addr_64, align 4" [combined_hls/top.cpp:60]   --->   Operation 6822 'store' <Predicate = (!exitcond5_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1211 : Operation 6823 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_138)" [combined_hls/top.cpp:61]   --->   Operation 6823 'specregionend' 'empty_197' <Predicate = (!exitcond5_30)> <Delay = 0.00>
ST_1211 : Operation 6824 [1/1] (0.00ns)   --->   "br label %._crit_edge.31" [combined_hls/top.cpp:57]   --->   Operation 6824 'br' <Predicate = (!exitcond5_30)> <Delay = 0.00>

State 1212 <SV = 655> <Delay = 1.76>
ST_1212 : Operation 6825 [1/1] (1.76ns)   --->   "br label %.preheader23.31" [combined_hls/top.cpp:64]   --->   Operation 6825 'br' <Predicate = true> <Delay = 1.76>

State 1213 <SV = 656> <Delay = 5.19>
ST_1213 : Operation 6826 [1/1] (0.00ns)   --->   "%q_31 = phi i10 [ %q_1_30, %97 ], [ 0, %.preheader23.31.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6826 'phi' 'q_31' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 6827 [1/1] (0.00ns)   --->   "%sum_31 = phi float [ %sum_2_30, %97 ], [ 0.000000e+00, %.preheader23.31.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6827 'phi' 'sum_31' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 6828 [1/1] (1.77ns)   --->   "%tmp_26_30 = icmp eq i10 %q_31, -240" [combined_hls/top.cpp:64]   --->   Operation 6828 'icmp' 'tmp_26_30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6829 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6829 'speclooptripcount' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 6830 [1/1] (1.73ns)   --->   "%q_1_30 = add i10 %q_31, 1" [combined_hls/top.cpp:64]   --->   Operation 6830 'add' 'q_1_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6831 [1/1] (0.00ns)   --->   "br i1 %tmp_26_30, label %96, label %97" [combined_hls/top.cpp:64]   --->   Operation 6831 'br' <Predicate = true> <Delay = 0.00>
ST_1213 : Operation 6832 [1/1] (0.00ns)   --->   "%tmp_34_30 = zext i10 %q_31 to i64" [combined_hls/top.cpp:66]   --->   Operation 6832 'zext' 'tmp_34_30' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1213 : Operation 6833 [1/1] (0.00ns)   --->   "%tmp_34_30_cast = zext i10 %q_31 to i15" [combined_hls/top.cpp:66]   --->   Operation 6833 'zext' 'tmp_34_30_cast' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1213 : Operation 6834 [1/1] (1.94ns)   --->   "%tmp_413 = add i15 %tmp_34_30_cast, -8464" [combined_hls/top.cpp:66]   --->   Operation 6834 'add' 'tmp_413' <Predicate = (!tmp_26_30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6835 [1/1] (0.00ns)   --->   "%tmp_415_cast = zext i15 %tmp_413 to i64" [combined_hls/top.cpp:66]   --->   Operation 6835 'zext' 'tmp_415_cast' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1213 : Operation 6836 [1/1] (0.00ns)   --->   "%input_buf_addr_65 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_415_cast" [combined_hls/top.cpp:66]   --->   Operation 6836 'getelementptr' 'input_buf_addr_65' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1213 : Operation 6837 [1/1] (0.00ns)   --->   "%index_buf_addr_32 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_30" [combined_hls/top.cpp:66]   --->   Operation 6837 'getelementptr' 'index_buf_addr_32' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1213 : Operation 6838 [2/2] (3.25ns)   --->   "%index_buf_load_31 = load float* %index_buf_addr_32, align 4" [combined_hls/top.cpp:66]   --->   Operation 6838 'load' 'index_buf_load_31' <Predicate = (!tmp_26_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1213 : Operation 6839 [2/2] (3.25ns)   --->   "%input_buf_load_32 = load float* %input_buf_addr_65, align 4" [combined_hls/top.cpp:66]   --->   Operation 6839 'load' 'input_buf_load_32' <Predicate = (!tmp_26_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1214 <SV = 657> <Delay = 3.25>
ST_1214 : Operation 6840 [1/2] (3.25ns)   --->   "%index_buf_load_31 = load float* %index_buf_addr_32, align 4" [combined_hls/top.cpp:66]   --->   Operation 6840 'load' 'index_buf_load_31' <Predicate = (!tmp_26_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1214 : Operation 6841 [1/2] (3.25ns)   --->   "%input_buf_load_32 = load float* %input_buf_addr_65, align 4" [combined_hls/top.cpp:66]   --->   Operation 6841 'load' 'input_buf_load_32' <Predicate = (!tmp_26_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1215 <SV = 658> <Delay = 7.25>
ST_1215 : Operation 6842 [5/5] (7.25ns)   --->   "%tmp_35_30 = fsub float %index_buf_load_31, %input_buf_load_32" [combined_hls/top.cpp:66]   --->   Operation 6842 'fsub' 'tmp_35_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1216 <SV = 659> <Delay = 7.25>
ST_1216 : Operation 6843 [4/5] (7.25ns)   --->   "%tmp_35_30 = fsub float %index_buf_load_31, %input_buf_load_32" [combined_hls/top.cpp:66]   --->   Operation 6843 'fsub' 'tmp_35_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1217 <SV = 660> <Delay = 7.25>
ST_1217 : Operation 6844 [3/5] (7.25ns)   --->   "%tmp_35_30 = fsub float %index_buf_load_31, %input_buf_load_32" [combined_hls/top.cpp:66]   --->   Operation 6844 'fsub' 'tmp_35_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1218 <SV = 661> <Delay = 7.25>
ST_1218 : Operation 6845 [2/5] (7.25ns)   --->   "%tmp_35_30 = fsub float %index_buf_load_31, %input_buf_load_32" [combined_hls/top.cpp:66]   --->   Operation 6845 'fsub' 'tmp_35_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1219 <SV = 662> <Delay = 7.25>
ST_1219 : Operation 6846 [1/5] (7.25ns)   --->   "%tmp_35_30 = fsub float %index_buf_load_31, %input_buf_load_32" [combined_hls/top.cpp:66]   --->   Operation 6846 'fsub' 'tmp_35_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1220 <SV = 663> <Delay = 5.70>
ST_1220 : Operation 6847 [4/4] (5.70ns)   --->   "%tmp_36_30 = fmul float %tmp_35_30, %tmp_35_30" [combined_hls/top.cpp:67]   --->   Operation 6847 'fmul' 'tmp_36_30' <Predicate = (!tmp_26_30)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1221 <SV = 664> <Delay = 5.70>
ST_1221 : Operation 6848 [3/4] (5.70ns)   --->   "%tmp_36_30 = fmul float %tmp_35_30, %tmp_35_30" [combined_hls/top.cpp:67]   --->   Operation 6848 'fmul' 'tmp_36_30' <Predicate = (!tmp_26_30)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1222 <SV = 665> <Delay = 5.70>
ST_1222 : Operation 6849 [2/4] (5.70ns)   --->   "%tmp_36_30 = fmul float %tmp_35_30, %tmp_35_30" [combined_hls/top.cpp:67]   --->   Operation 6849 'fmul' 'tmp_36_30' <Predicate = (!tmp_26_30)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1223 <SV = 666> <Delay = 5.70>
ST_1223 : Operation 6850 [1/4] (5.70ns)   --->   "%tmp_36_30 = fmul float %tmp_35_30, %tmp_35_30" [combined_hls/top.cpp:67]   --->   Operation 6850 'fmul' 'tmp_36_30' <Predicate = (!tmp_26_30)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1224 <SV = 667> <Delay = 7.25>
ST_1224 : Operation 6851 [5/5] (7.25ns)   --->   "%sum_2_30 = fadd float %sum_31, %tmp_36_30" [combined_hls/top.cpp:67]   --->   Operation 6851 'fadd' 'sum_2_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1225 <SV = 668> <Delay = 7.25>
ST_1225 : Operation 6852 [4/5] (7.25ns)   --->   "%sum_2_30 = fadd float %sum_31, %tmp_36_30" [combined_hls/top.cpp:67]   --->   Operation 6852 'fadd' 'sum_2_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1226 <SV = 669> <Delay = 7.25>
ST_1226 : Operation 6853 [3/5] (7.25ns)   --->   "%sum_2_30 = fadd float %sum_31, %tmp_36_30" [combined_hls/top.cpp:67]   --->   Operation 6853 'fadd' 'sum_2_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1227 <SV = 670> <Delay = 7.25>
ST_1227 : Operation 6854 [2/5] (7.25ns)   --->   "%sum_2_30 = fadd float %sum_31, %tmp_36_30" [combined_hls/top.cpp:67]   --->   Operation 6854 'fadd' 'sum_2_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1228 <SV = 671> <Delay = 7.25>
ST_1228 : Operation 6855 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6855 'specloopname' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1228 : Operation 6856 [1/1] (0.00ns)   --->   "%tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6856 'specregionbegin' 'tmp_140' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1228 : Operation 6857 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6857 'specpipeline' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1228 : Operation 6858 [1/5] (7.25ns)   --->   "%sum_2_30 = fadd float %sum_31, %tmp_36_30" [combined_hls/top.cpp:67]   --->   Operation 6858 'fadd' 'sum_2_30' <Predicate = (!tmp_26_30)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6859 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_140)" [combined_hls/top.cpp:68]   --->   Operation 6859 'specregionend' 'empty_194' <Predicate = (!tmp_26_30)> <Delay = 0.00>
ST_1228 : Operation 6860 [1/1] (0.00ns)   --->   "br label %.preheader23.31" [combined_hls/top.cpp:64]   --->   Operation 6860 'br' <Predicate = (!tmp_26_30)> <Delay = 0.00>

State 1229 <SV = 657> <Delay = 5.54>
ST_1229 : Operation 6861 [1/1] (5.54ns)   --->   "%tmp_29_30 = fpext float %sum_31 to double" [combined_hls/top.cpp:69]   --->   Operation 6861 'fpext' 'tmp_29_30' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1229 : Operation 6862 [1/1] (0.00ns)   --->   "%tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6862 'specregionbegin' 'tmp_139' <Predicate = true> <Delay = 0.00>

State 1230 <SV = 658> <Delay = 7.78>
ST_1230 : Operation 6863 [6/6] (7.78ns)   --->   "%tmp_30_30 = fmul double %tmp_29_30, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6863 'dmul' 'tmp_30_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1231 <SV = 659> <Delay = 7.78>
ST_1231 : Operation 6864 [5/6] (7.78ns)   --->   "%tmp_30_30 = fmul double %tmp_29_30, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6864 'dmul' 'tmp_30_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1232 <SV = 660> <Delay = 7.78>
ST_1232 : Operation 6865 [4/6] (7.78ns)   --->   "%tmp_30_30 = fmul double %tmp_29_30, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6865 'dmul' 'tmp_30_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1233 <SV = 661> <Delay = 7.78>
ST_1233 : Operation 6866 [3/6] (7.78ns)   --->   "%tmp_30_30 = fmul double %tmp_29_30, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6866 'dmul' 'tmp_30_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1234 <SV = 662> <Delay = 7.78>
ST_1234 : Operation 6867 [2/6] (7.78ns)   --->   "%tmp_30_30 = fmul double %tmp_29_30, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6867 'dmul' 'tmp_30_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1235 <SV = 663> <Delay = 7.78>
ST_1235 : Operation 6868 [1/6] (7.78ns)   --->   "%tmp_30_30 = fmul double %tmp_29_30, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6868 'dmul' 'tmp_30_30' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1236 <SV = 664> <Delay = 6.50>
ST_1236 : Operation 6869 [1/1] (6.50ns)   --->   "%tmp_31_30 = fptrunc double %tmp_30_30 to float" [combined_hls/top.cpp:69]   --->   Operation 6869 'fptrunc' 'tmp_31_30' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1237 <SV = 665> <Delay = 7.68>
ST_1237 : Operation 6870 [9/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6870 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1238 <SV = 666> <Delay = 7.68>
ST_1238 : Operation 6871 [8/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6871 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1239 <SV = 667> <Delay = 7.68>
ST_1239 : Operation 6872 [7/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6872 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1240 <SV = 668> <Delay = 7.68>
ST_1240 : Operation 6873 [6/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6873 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1241 <SV = 669> <Delay = 7.68>
ST_1241 : Operation 6874 [5/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6874 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1242 <SV = 670> <Delay = 7.68>
ST_1242 : Operation 6875 [4/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6875 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1243 <SV = 671> <Delay = 7.68>
ST_1243 : Operation 6876 [3/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6876 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1244 <SV = 672> <Delay = 7.68>
ST_1244 : Operation 6877 [2/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6877 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1245 <SV = 673> <Delay = 7.68>
ST_1245 : Operation 6878 [1/9] (7.68ns)   --->   "%tmp_32_30 = call float @llvm.exp.f32(float %tmp_31_30)" [combined_hls/top.cpp:69]   --->   Operation 6878 'fexp' 'tmp_32_30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1246 <SV = 674> <Delay = 5.91>
ST_1246 : Operation 6879 [1/1] (0.00ns)   --->   "%l_idx_load_32 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6879 'load' 'l_idx_load_32' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6880 [1/1] (0.00ns)   --->   "%tmp_33_30 = sext i32 %l_idx_2_29 to i64" [combined_hls/top.cpp:69]   --->   Operation 6880 'sext' 'tmp_33_30' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6881 [1/1] (0.00ns)   --->   "%result_buf_addr_35 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_30" [combined_hls/top.cpp:69]   --->   Operation 6881 'getelementptr' 'result_buf_addr_35' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6882 [1/1] (3.25ns)   --->   "store float %tmp_32_30, float* %result_buf_addr_35, align 4" [combined_hls/top.cpp:69]   --->   Operation 6882 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1246 : Operation 6883 [1/1] (2.55ns)   --->   "%l_idx_2_30 = add nsw i32 %l_idx_load_32, 32" [combined_hls/top.cpp:70]   --->   Operation 6883 'add' 'l_idx_2_30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6884 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_136)" [combined_hls/top.cpp:72]   --->   Operation 6884 'specregionend' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6885 [1/1] (0.97ns)   --->   "%or_cond34 = or i1 %tmp_16_26, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6885 'or' 'or_cond34' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6886 [1/1] (0.00ns)   --->   "br i1 %or_cond34, label %._crit_edge.32.preheader, label %..preheader24.backedge_crit_edge831" [combined_hls/top.cpp:54]   --->   Operation 6886 'br' <Predicate = true> <Delay = 0.00>
ST_1246 : Operation 6887 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_30, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6887 'store' <Predicate = (!or_cond34)> <Delay = 3.36>
ST_1246 : Operation 6888 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6888 'br' <Predicate = (!or_cond34)> <Delay = 0.00>
ST_1246 : Operation 6889 [1/1] (1.76ns)   --->   "br label %._crit_edge.32" [combined_hls/top.cpp:57]   --->   Operation 6889 'br' <Predicate = (or_cond34)> <Delay = 1.76>

State 1247 <SV = 675> <Delay = 2.74>
ST_1247 : Operation 6890 [1/1] (0.00ns)   --->   "%j1_31 = phi i10 [ %j_4_31, %101 ], [ 0, %._crit_edge.32.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6890 'phi' 'j1_31' <Predicate = true> <Delay = 0.00>
ST_1247 : Operation 6891 [1/1] (1.77ns)   --->   "%exitcond5_31 = icmp eq i10 %j1_31, -240" [combined_hls/top.cpp:57]   --->   Operation 6891 'icmp' 'exitcond5_31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6892 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6892 'speclooptripcount' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_1247 : Operation 6893 [1/1] (1.73ns)   --->   "%j_4_31 = add i10 %j1_31, 1" [combined_hls/top.cpp:57]   --->   Operation 6893 'add' 'j_4_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6894 [1/1] (0.00ns)   --->   "br i1 %exitcond5_31, label %.preheader23.32.preheader, label %101" [combined_hls/top.cpp:57]   --->   Operation 6894 'br' <Predicate = true> <Delay = 0.00>
ST_1247 : Operation 6895 [2/2] (0.00ns)   --->   "%empty_202 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6895 'read' 'empty_202' <Predicate = (!exitcond5_31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1247 : Operation 6896 [1/1] (0.00ns)   --->   "%tmp_21_31_cast_cast = zext i10 %j1_31 to i14" [combined_hls/top.cpp:60]   --->   Operation 6896 'zext' 'tmp_21_31_cast_cast' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1247 : Operation 6897 [1/1] (1.81ns)   --->   "%tmp_414 = add i14 %tmp_21_31_cast_cast, -7680" [combined_hls/top.cpp:60]   --->   Operation 6897 'add' 'tmp_414' <Predicate = (!exitcond5_31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1248 <SV = 676> <Delay = 3.25>
ST_1248 : Operation 6898 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6898 'specloopname' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6899 [1/1] (0.00ns)   --->   "%tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6899 'specregionbegin' 'tmp_141' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6900 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6900 'specpipeline' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6901 [1/2] (0.00ns)   --->   "%empty_202 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6901 'read' 'empty_202' <Predicate = (!exitcond5_31)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1248 : Operation 6902 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_132 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_202, 0"   --->   Operation 6902 'extractvalue' 'in_stream_data_V_val_132' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6903 [1/1] (0.00ns)   --->   "%bitcast_31 = bitcast i32 %in_stream_data_V_val_132 to float"   --->   Operation 6903 'bitcast' 'bitcast_31' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6904 [1/1] (0.00ns)   --->   "%tmp_416_cast1 = sext i14 %tmp_414 to i15" [combined_hls/top.cpp:60]   --->   Operation 6904 'sext' 'tmp_416_cast1' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6905 [1/1] (0.00ns)   --->   "%tmp_416_cast = zext i15 %tmp_416_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 6905 'zext' 'tmp_416_cast' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6906 [1/1] (0.00ns)   --->   "%input_buf_addr_66 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_416_cast" [combined_hls/top.cpp:60]   --->   Operation 6906 'getelementptr' 'input_buf_addr_66' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6907 [1/1] (3.25ns)   --->   "store float %bitcast_31, float* %input_buf_addr_66, align 4" [combined_hls/top.cpp:60]   --->   Operation 6907 'store' <Predicate = (!exitcond5_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1248 : Operation 6908 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_141)" [combined_hls/top.cpp:61]   --->   Operation 6908 'specregionend' 'empty_203' <Predicate = (!exitcond5_31)> <Delay = 0.00>
ST_1248 : Operation 6909 [1/1] (0.00ns)   --->   "br label %._crit_edge.32" [combined_hls/top.cpp:57]   --->   Operation 6909 'br' <Predicate = (!exitcond5_31)> <Delay = 0.00>

State 1249 <SV = 676> <Delay = 1.76>
ST_1249 : Operation 6910 [1/1] (1.76ns)   --->   "br label %.preheader23.32" [combined_hls/top.cpp:64]   --->   Operation 6910 'br' <Predicate = true> <Delay = 1.76>

State 1250 <SV = 677> <Delay = 5.06>
ST_1250 : Operation 6911 [1/1] (0.00ns)   --->   "%q_32 = phi i10 [ %q_1_31, %100 ], [ 0, %.preheader23.32.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6911 'phi' 'q_32' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6912 [1/1] (0.00ns)   --->   "%sum_32 = phi float [ %sum_2_31, %100 ], [ 0.000000e+00, %.preheader23.32.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6912 'phi' 'sum_32' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6913 [1/1] (1.77ns)   --->   "%tmp_26_31 = icmp eq i10 %q_32, -240" [combined_hls/top.cpp:64]   --->   Operation 6913 'icmp' 'tmp_26_31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6914 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6914 'speclooptripcount' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6915 [1/1] (1.73ns)   --->   "%q_1_31 = add i10 %q_32, 1" [combined_hls/top.cpp:64]   --->   Operation 6915 'add' 'q_1_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6916 [1/1] (0.00ns)   --->   "br i1 %tmp_26_31, label %99, label %100" [combined_hls/top.cpp:64]   --->   Operation 6916 'br' <Predicate = true> <Delay = 0.00>
ST_1250 : Operation 6917 [1/1] (0.00ns)   --->   "%tmp_34_31 = zext i10 %q_32 to i64" [combined_hls/top.cpp:66]   --->   Operation 6917 'zext' 'tmp_34_31' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1250 : Operation 6918 [1/1] (0.00ns)   --->   "%tmp_34_31_cast_cast = zext i10 %q_32 to i14" [combined_hls/top.cpp:66]   --->   Operation 6918 'zext' 'tmp_34_31_cast_cast' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1250 : Operation 6919 [1/1] (1.81ns)   --->   "%tmp_415 = add i14 %tmp_34_31_cast_cast, -7680" [combined_hls/top.cpp:66]   --->   Operation 6919 'add' 'tmp_415' <Predicate = (!tmp_26_31)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6920 [1/1] (0.00ns)   --->   "%tmp_417_cast1 = sext i14 %tmp_415 to i15" [combined_hls/top.cpp:66]   --->   Operation 6920 'sext' 'tmp_417_cast1' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1250 : Operation 6921 [1/1] (0.00ns)   --->   "%tmp_417_cast = zext i15 %tmp_417_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 6921 'zext' 'tmp_417_cast' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1250 : Operation 6922 [1/1] (0.00ns)   --->   "%input_buf_addr_67 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_417_cast" [combined_hls/top.cpp:66]   --->   Operation 6922 'getelementptr' 'input_buf_addr_67' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1250 : Operation 6923 [1/1] (0.00ns)   --->   "%index_buf_addr_33 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_31" [combined_hls/top.cpp:66]   --->   Operation 6923 'getelementptr' 'index_buf_addr_33' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1250 : Operation 6924 [2/2] (3.25ns)   --->   "%index_buf_load_32 = load float* %index_buf_addr_33, align 4" [combined_hls/top.cpp:66]   --->   Operation 6924 'load' 'index_buf_load_32' <Predicate = (!tmp_26_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1250 : Operation 6925 [2/2] (3.25ns)   --->   "%input_buf_load_33 = load float* %input_buf_addr_67, align 4" [combined_hls/top.cpp:66]   --->   Operation 6925 'load' 'input_buf_load_33' <Predicate = (!tmp_26_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1251 <SV = 678> <Delay = 3.25>
ST_1251 : Operation 6926 [1/2] (3.25ns)   --->   "%index_buf_load_32 = load float* %index_buf_addr_33, align 4" [combined_hls/top.cpp:66]   --->   Operation 6926 'load' 'index_buf_load_32' <Predicate = (!tmp_26_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1251 : Operation 6927 [1/2] (3.25ns)   --->   "%input_buf_load_33 = load float* %input_buf_addr_67, align 4" [combined_hls/top.cpp:66]   --->   Operation 6927 'load' 'input_buf_load_33' <Predicate = (!tmp_26_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1252 <SV = 679> <Delay = 7.25>
ST_1252 : Operation 6928 [5/5] (7.25ns)   --->   "%tmp_35_31 = fsub float %index_buf_load_32, %input_buf_load_33" [combined_hls/top.cpp:66]   --->   Operation 6928 'fsub' 'tmp_35_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1253 <SV = 680> <Delay = 7.25>
ST_1253 : Operation 6929 [4/5] (7.25ns)   --->   "%tmp_35_31 = fsub float %index_buf_load_32, %input_buf_load_33" [combined_hls/top.cpp:66]   --->   Operation 6929 'fsub' 'tmp_35_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1254 <SV = 681> <Delay = 7.25>
ST_1254 : Operation 6930 [3/5] (7.25ns)   --->   "%tmp_35_31 = fsub float %index_buf_load_32, %input_buf_load_33" [combined_hls/top.cpp:66]   --->   Operation 6930 'fsub' 'tmp_35_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1255 <SV = 682> <Delay = 7.25>
ST_1255 : Operation 6931 [2/5] (7.25ns)   --->   "%tmp_35_31 = fsub float %index_buf_load_32, %input_buf_load_33" [combined_hls/top.cpp:66]   --->   Operation 6931 'fsub' 'tmp_35_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1256 <SV = 683> <Delay = 7.25>
ST_1256 : Operation 6932 [1/5] (7.25ns)   --->   "%tmp_35_31 = fsub float %index_buf_load_32, %input_buf_load_33" [combined_hls/top.cpp:66]   --->   Operation 6932 'fsub' 'tmp_35_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1257 <SV = 684> <Delay = 5.70>
ST_1257 : Operation 6933 [4/4] (5.70ns)   --->   "%tmp_36_31 = fmul float %tmp_35_31, %tmp_35_31" [combined_hls/top.cpp:67]   --->   Operation 6933 'fmul' 'tmp_36_31' <Predicate = (!tmp_26_31)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1258 <SV = 685> <Delay = 5.70>
ST_1258 : Operation 6934 [3/4] (5.70ns)   --->   "%tmp_36_31 = fmul float %tmp_35_31, %tmp_35_31" [combined_hls/top.cpp:67]   --->   Operation 6934 'fmul' 'tmp_36_31' <Predicate = (!tmp_26_31)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1259 <SV = 686> <Delay = 5.70>
ST_1259 : Operation 6935 [2/4] (5.70ns)   --->   "%tmp_36_31 = fmul float %tmp_35_31, %tmp_35_31" [combined_hls/top.cpp:67]   --->   Operation 6935 'fmul' 'tmp_36_31' <Predicate = (!tmp_26_31)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1260 <SV = 687> <Delay = 5.70>
ST_1260 : Operation 6936 [1/4] (5.70ns)   --->   "%tmp_36_31 = fmul float %tmp_35_31, %tmp_35_31" [combined_hls/top.cpp:67]   --->   Operation 6936 'fmul' 'tmp_36_31' <Predicate = (!tmp_26_31)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1261 <SV = 688> <Delay = 7.25>
ST_1261 : Operation 6937 [5/5] (7.25ns)   --->   "%sum_2_31 = fadd float %sum_32, %tmp_36_31" [combined_hls/top.cpp:67]   --->   Operation 6937 'fadd' 'sum_2_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1262 <SV = 689> <Delay = 7.25>
ST_1262 : Operation 6938 [4/5] (7.25ns)   --->   "%sum_2_31 = fadd float %sum_32, %tmp_36_31" [combined_hls/top.cpp:67]   --->   Operation 6938 'fadd' 'sum_2_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1263 <SV = 690> <Delay = 7.25>
ST_1263 : Operation 6939 [3/5] (7.25ns)   --->   "%sum_2_31 = fadd float %sum_32, %tmp_36_31" [combined_hls/top.cpp:67]   --->   Operation 6939 'fadd' 'sum_2_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1264 <SV = 691> <Delay = 7.25>
ST_1264 : Operation 6940 [2/5] (7.25ns)   --->   "%sum_2_31 = fadd float %sum_32, %tmp_36_31" [combined_hls/top.cpp:67]   --->   Operation 6940 'fadd' 'sum_2_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1265 <SV = 692> <Delay = 7.25>
ST_1265 : Operation 6941 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 6941 'specloopname' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1265 : Operation 6942 [1/1] (0.00ns)   --->   "%tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 6942 'specregionbegin' 'tmp_143' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1265 : Operation 6943 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 6943 'specpipeline' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1265 : Operation 6944 [1/5] (7.25ns)   --->   "%sum_2_31 = fadd float %sum_32, %tmp_36_31" [combined_hls/top.cpp:67]   --->   Operation 6944 'fadd' 'sum_2_31' <Predicate = (!tmp_26_31)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6945 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_143)" [combined_hls/top.cpp:68]   --->   Operation 6945 'specregionend' 'empty_200' <Predicate = (!tmp_26_31)> <Delay = 0.00>
ST_1265 : Operation 6946 [1/1] (0.00ns)   --->   "br label %.preheader23.32" [combined_hls/top.cpp:64]   --->   Operation 6946 'br' <Predicate = (!tmp_26_31)> <Delay = 0.00>

State 1266 <SV = 678> <Delay = 5.54>
ST_1266 : Operation 6947 [1/1] (5.54ns)   --->   "%tmp_29_31 = fpext float %sum_32 to double" [combined_hls/top.cpp:69]   --->   Operation 6947 'fpext' 'tmp_29_31' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1266 : Operation 6948 [1/1] (0.00ns)   --->   "%tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 6948 'specregionbegin' 'tmp_142' <Predicate = true> <Delay = 0.00>

State 1267 <SV = 679> <Delay = 7.78>
ST_1267 : Operation 6949 [6/6] (7.78ns)   --->   "%tmp_30_31 = fmul double %tmp_29_31, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6949 'dmul' 'tmp_30_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1268 <SV = 680> <Delay = 7.78>
ST_1268 : Operation 6950 [5/6] (7.78ns)   --->   "%tmp_30_31 = fmul double %tmp_29_31, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6950 'dmul' 'tmp_30_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1269 <SV = 681> <Delay = 7.78>
ST_1269 : Operation 6951 [4/6] (7.78ns)   --->   "%tmp_30_31 = fmul double %tmp_29_31, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6951 'dmul' 'tmp_30_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1270 <SV = 682> <Delay = 7.78>
ST_1270 : Operation 6952 [3/6] (7.78ns)   --->   "%tmp_30_31 = fmul double %tmp_29_31, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6952 'dmul' 'tmp_30_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1271 <SV = 683> <Delay = 7.78>
ST_1271 : Operation 6953 [2/6] (7.78ns)   --->   "%tmp_30_31 = fmul double %tmp_29_31, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6953 'dmul' 'tmp_30_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1272 <SV = 684> <Delay = 7.78>
ST_1272 : Operation 6954 [1/6] (7.78ns)   --->   "%tmp_30_31 = fmul double %tmp_29_31, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 6954 'dmul' 'tmp_30_31' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1273 <SV = 685> <Delay = 6.50>
ST_1273 : Operation 6955 [1/1] (6.50ns)   --->   "%tmp_31_31 = fptrunc double %tmp_30_31 to float" [combined_hls/top.cpp:69]   --->   Operation 6955 'fptrunc' 'tmp_31_31' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1274 <SV = 686> <Delay = 7.68>
ST_1274 : Operation 6956 [9/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6956 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1275 <SV = 687> <Delay = 7.68>
ST_1275 : Operation 6957 [8/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6957 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1276 <SV = 688> <Delay = 7.68>
ST_1276 : Operation 6958 [7/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6958 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1277 <SV = 689> <Delay = 7.68>
ST_1277 : Operation 6959 [6/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6959 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1278 <SV = 690> <Delay = 7.68>
ST_1278 : Operation 6960 [5/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6960 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1279 <SV = 691> <Delay = 7.68>
ST_1279 : Operation 6961 [4/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6961 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1280 <SV = 692> <Delay = 7.68>
ST_1280 : Operation 6962 [3/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6962 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1281 <SV = 693> <Delay = 7.68>
ST_1281 : Operation 6963 [2/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6963 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1282 <SV = 694> <Delay = 7.68>
ST_1282 : Operation 6964 [1/9] (7.68ns)   --->   "%tmp_32_31 = call float @llvm.exp.f32(float %tmp_31_31)" [combined_hls/top.cpp:69]   --->   Operation 6964 'fexp' 'tmp_32_31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1283 <SV = 695> <Delay = 5.91>
ST_1283 : Operation 6965 [1/1] (0.00ns)   --->   "%l_idx_load_33 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6965 'load' 'l_idx_load_33' <Predicate = true> <Delay = 0.00>
ST_1283 : Operation 6966 [1/1] (0.00ns)   --->   "%tmp_33_31 = sext i32 %l_idx_2_30 to i64" [combined_hls/top.cpp:69]   --->   Operation 6966 'sext' 'tmp_33_31' <Predicate = true> <Delay = 0.00>
ST_1283 : Operation 6967 [1/1] (0.00ns)   --->   "%result_buf_addr_36 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_31" [combined_hls/top.cpp:69]   --->   Operation 6967 'getelementptr' 'result_buf_addr_36' <Predicate = true> <Delay = 0.00>
ST_1283 : Operation 6968 [1/1] (3.25ns)   --->   "store float %tmp_32_31, float* %result_buf_addr_36, align 4" [combined_hls/top.cpp:69]   --->   Operation 6968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1283 : Operation 6969 [1/1] (2.55ns)   --->   "%l_idx_2_31 = add nsw i32 %l_idx_load_33, 33" [combined_hls/top.cpp:70]   --->   Operation 6969 'add' 'l_idx_2_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1283 : Operation 6970 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_139)" [combined_hls/top.cpp:72]   --->   Operation 6970 'specregionend' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_1283 : Operation 6971 [1/1] (0.97ns)   --->   "%or_cond35 = or i1 %tmp_16_27, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 6971 'or' 'or_cond35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1283 : Operation 6972 [1/1] (0.00ns)   --->   "br i1 %or_cond35, label %._crit_edge.33.preheader, label %..preheader24.backedge_crit_edge832" [combined_hls/top.cpp:54]   --->   Operation 6972 'br' <Predicate = true> <Delay = 0.00>
ST_1283 : Operation 6973 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_31, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 6973 'store' <Predicate = (!or_cond35)> <Delay = 3.36>
ST_1283 : Operation 6974 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 6974 'br' <Predicate = (!or_cond35)> <Delay = 0.00>
ST_1283 : Operation 6975 [1/1] (1.76ns)   --->   "br label %._crit_edge.33" [combined_hls/top.cpp:57]   --->   Operation 6975 'br' <Predicate = (or_cond35)> <Delay = 1.76>

State 1284 <SV = 696> <Delay = 2.74>
ST_1284 : Operation 6976 [1/1] (0.00ns)   --->   "%j1_32 = phi i10 [ %j_4_32, %104 ], [ 0, %._crit_edge.33.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 6976 'phi' 'j1_32' <Predicate = true> <Delay = 0.00>
ST_1284 : Operation 6977 [1/1] (1.77ns)   --->   "%exitcond5_32 = icmp eq i10 %j1_32, -240" [combined_hls/top.cpp:57]   --->   Operation 6977 'icmp' 'exitcond5_32' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1284 : Operation 6978 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 6978 'speclooptripcount' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_1284 : Operation 6979 [1/1] (1.73ns)   --->   "%j_4_32 = add i10 %j1_32, 1" [combined_hls/top.cpp:57]   --->   Operation 6979 'add' 'j_4_32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1284 : Operation 6980 [1/1] (0.00ns)   --->   "br i1 %exitcond5_32, label %.preheader23.33.preheader, label %104" [combined_hls/top.cpp:57]   --->   Operation 6980 'br' <Predicate = true> <Delay = 0.00>
ST_1284 : Operation 6981 [2/2] (0.00ns)   --->   "%empty_208 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6981 'read' 'empty_208' <Predicate = (!exitcond5_32)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1284 : Operation 6982 [1/1] (0.00ns)   --->   "%tmp_21_32_cast_cast = zext i10 %j1_32 to i14" [combined_hls/top.cpp:60]   --->   Operation 6982 'zext' 'tmp_21_32_cast_cast' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1284 : Operation 6983 [1/1] (1.81ns)   --->   "%tmp_416 = add i14 %tmp_21_32_cast_cast, -6896" [combined_hls/top.cpp:60]   --->   Operation 6983 'add' 'tmp_416' <Predicate = (!exitcond5_32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1285 <SV = 697> <Delay = 3.25>
ST_1285 : Operation 6984 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 6984 'specloopname' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6985 [1/1] (0.00ns)   --->   "%tmp_144 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 6985 'specregionbegin' 'tmp_144' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6986 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 6986 'specpipeline' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6987 [1/2] (0.00ns)   --->   "%empty_208 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 6987 'read' 'empty_208' <Predicate = (!exitcond5_32)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1285 : Operation 6988 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_133 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_208, 0"   --->   Operation 6988 'extractvalue' 'in_stream_data_V_val_133' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6989 [1/1] (0.00ns)   --->   "%bitcast_32 = bitcast i32 %in_stream_data_V_val_133 to float"   --->   Operation 6989 'bitcast' 'bitcast_32' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6990 [1/1] (0.00ns)   --->   "%tmp_418_cast1 = sext i14 %tmp_416 to i15" [combined_hls/top.cpp:60]   --->   Operation 6990 'sext' 'tmp_418_cast1' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6991 [1/1] (0.00ns)   --->   "%tmp_418_cast = zext i15 %tmp_418_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 6991 'zext' 'tmp_418_cast' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6992 [1/1] (0.00ns)   --->   "%input_buf_addr_68 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_418_cast" [combined_hls/top.cpp:60]   --->   Operation 6992 'getelementptr' 'input_buf_addr_68' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6993 [1/1] (3.25ns)   --->   "store float %bitcast_32, float* %input_buf_addr_68, align 4" [combined_hls/top.cpp:60]   --->   Operation 6993 'store' <Predicate = (!exitcond5_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1285 : Operation 6994 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_144)" [combined_hls/top.cpp:61]   --->   Operation 6994 'specregionend' 'empty_209' <Predicate = (!exitcond5_32)> <Delay = 0.00>
ST_1285 : Operation 6995 [1/1] (0.00ns)   --->   "br label %._crit_edge.33" [combined_hls/top.cpp:57]   --->   Operation 6995 'br' <Predicate = (!exitcond5_32)> <Delay = 0.00>

State 1286 <SV = 697> <Delay = 1.76>
ST_1286 : Operation 6996 [1/1] (1.76ns)   --->   "br label %.preheader23.33" [combined_hls/top.cpp:64]   --->   Operation 6996 'br' <Predicate = true> <Delay = 1.76>

State 1287 <SV = 698> <Delay = 5.06>
ST_1287 : Operation 6997 [1/1] (0.00ns)   --->   "%q_33 = phi i10 [ %q_1_32, %103 ], [ 0, %.preheader23.33.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 6997 'phi' 'q_33' <Predicate = true> <Delay = 0.00>
ST_1287 : Operation 6998 [1/1] (0.00ns)   --->   "%sum_33 = phi float [ %sum_2_32, %103 ], [ 0.000000e+00, %.preheader23.33.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 6998 'phi' 'sum_33' <Predicate = true> <Delay = 0.00>
ST_1287 : Operation 6999 [1/1] (1.77ns)   --->   "%tmp_26_32 = icmp eq i10 %q_33, -240" [combined_hls/top.cpp:64]   --->   Operation 6999 'icmp' 'tmp_26_32' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1287 : Operation 7000 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7000 'speclooptripcount' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_1287 : Operation 7001 [1/1] (1.73ns)   --->   "%q_1_32 = add i10 %q_33, 1" [combined_hls/top.cpp:64]   --->   Operation 7001 'add' 'q_1_32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1287 : Operation 7002 [1/1] (0.00ns)   --->   "br i1 %tmp_26_32, label %102, label %103" [combined_hls/top.cpp:64]   --->   Operation 7002 'br' <Predicate = true> <Delay = 0.00>
ST_1287 : Operation 7003 [1/1] (0.00ns)   --->   "%tmp_34_32 = zext i10 %q_33 to i64" [combined_hls/top.cpp:66]   --->   Operation 7003 'zext' 'tmp_34_32' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1287 : Operation 7004 [1/1] (0.00ns)   --->   "%tmp_34_32_cast_cast = zext i10 %q_33 to i14" [combined_hls/top.cpp:66]   --->   Operation 7004 'zext' 'tmp_34_32_cast_cast' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1287 : Operation 7005 [1/1] (1.81ns)   --->   "%tmp_417 = add i14 %tmp_34_32_cast_cast, -6896" [combined_hls/top.cpp:66]   --->   Operation 7005 'add' 'tmp_417' <Predicate = (!tmp_26_32)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1287 : Operation 7006 [1/1] (0.00ns)   --->   "%tmp_419_cast1 = sext i14 %tmp_417 to i15" [combined_hls/top.cpp:66]   --->   Operation 7006 'sext' 'tmp_419_cast1' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1287 : Operation 7007 [1/1] (0.00ns)   --->   "%tmp_419_cast = zext i15 %tmp_419_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7007 'zext' 'tmp_419_cast' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1287 : Operation 7008 [1/1] (0.00ns)   --->   "%input_buf_addr_69 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_419_cast" [combined_hls/top.cpp:66]   --->   Operation 7008 'getelementptr' 'input_buf_addr_69' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1287 : Operation 7009 [1/1] (0.00ns)   --->   "%index_buf_addr_34 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_32" [combined_hls/top.cpp:66]   --->   Operation 7009 'getelementptr' 'index_buf_addr_34' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1287 : Operation 7010 [2/2] (3.25ns)   --->   "%index_buf_load_33 = load float* %index_buf_addr_34, align 4" [combined_hls/top.cpp:66]   --->   Operation 7010 'load' 'index_buf_load_33' <Predicate = (!tmp_26_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1287 : Operation 7011 [2/2] (3.25ns)   --->   "%input_buf_load_34 = load float* %input_buf_addr_69, align 4" [combined_hls/top.cpp:66]   --->   Operation 7011 'load' 'input_buf_load_34' <Predicate = (!tmp_26_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1288 <SV = 699> <Delay = 3.25>
ST_1288 : Operation 7012 [1/2] (3.25ns)   --->   "%index_buf_load_33 = load float* %index_buf_addr_34, align 4" [combined_hls/top.cpp:66]   --->   Operation 7012 'load' 'index_buf_load_33' <Predicate = (!tmp_26_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1288 : Operation 7013 [1/2] (3.25ns)   --->   "%input_buf_load_34 = load float* %input_buf_addr_69, align 4" [combined_hls/top.cpp:66]   --->   Operation 7013 'load' 'input_buf_load_34' <Predicate = (!tmp_26_32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1289 <SV = 700> <Delay = 7.25>
ST_1289 : Operation 7014 [5/5] (7.25ns)   --->   "%tmp_35_32 = fsub float %index_buf_load_33, %input_buf_load_34" [combined_hls/top.cpp:66]   --->   Operation 7014 'fsub' 'tmp_35_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1290 <SV = 701> <Delay = 7.25>
ST_1290 : Operation 7015 [4/5] (7.25ns)   --->   "%tmp_35_32 = fsub float %index_buf_load_33, %input_buf_load_34" [combined_hls/top.cpp:66]   --->   Operation 7015 'fsub' 'tmp_35_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1291 <SV = 702> <Delay = 7.25>
ST_1291 : Operation 7016 [3/5] (7.25ns)   --->   "%tmp_35_32 = fsub float %index_buf_load_33, %input_buf_load_34" [combined_hls/top.cpp:66]   --->   Operation 7016 'fsub' 'tmp_35_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1292 <SV = 703> <Delay = 7.25>
ST_1292 : Operation 7017 [2/5] (7.25ns)   --->   "%tmp_35_32 = fsub float %index_buf_load_33, %input_buf_load_34" [combined_hls/top.cpp:66]   --->   Operation 7017 'fsub' 'tmp_35_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1293 <SV = 704> <Delay = 7.25>
ST_1293 : Operation 7018 [1/5] (7.25ns)   --->   "%tmp_35_32 = fsub float %index_buf_load_33, %input_buf_load_34" [combined_hls/top.cpp:66]   --->   Operation 7018 'fsub' 'tmp_35_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1294 <SV = 705> <Delay = 5.70>
ST_1294 : Operation 7019 [4/4] (5.70ns)   --->   "%tmp_36_32 = fmul float %tmp_35_32, %tmp_35_32" [combined_hls/top.cpp:67]   --->   Operation 7019 'fmul' 'tmp_36_32' <Predicate = (!tmp_26_32)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1295 <SV = 706> <Delay = 5.70>
ST_1295 : Operation 7020 [3/4] (5.70ns)   --->   "%tmp_36_32 = fmul float %tmp_35_32, %tmp_35_32" [combined_hls/top.cpp:67]   --->   Operation 7020 'fmul' 'tmp_36_32' <Predicate = (!tmp_26_32)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1296 <SV = 707> <Delay = 5.70>
ST_1296 : Operation 7021 [2/4] (5.70ns)   --->   "%tmp_36_32 = fmul float %tmp_35_32, %tmp_35_32" [combined_hls/top.cpp:67]   --->   Operation 7021 'fmul' 'tmp_36_32' <Predicate = (!tmp_26_32)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1297 <SV = 708> <Delay = 5.70>
ST_1297 : Operation 7022 [1/4] (5.70ns)   --->   "%tmp_36_32 = fmul float %tmp_35_32, %tmp_35_32" [combined_hls/top.cpp:67]   --->   Operation 7022 'fmul' 'tmp_36_32' <Predicate = (!tmp_26_32)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1298 <SV = 709> <Delay = 7.25>
ST_1298 : Operation 7023 [5/5] (7.25ns)   --->   "%sum_2_32 = fadd float %sum_33, %tmp_36_32" [combined_hls/top.cpp:67]   --->   Operation 7023 'fadd' 'sum_2_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1299 <SV = 710> <Delay = 7.25>
ST_1299 : Operation 7024 [4/5] (7.25ns)   --->   "%sum_2_32 = fadd float %sum_33, %tmp_36_32" [combined_hls/top.cpp:67]   --->   Operation 7024 'fadd' 'sum_2_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1300 <SV = 711> <Delay = 7.25>
ST_1300 : Operation 7025 [3/5] (7.25ns)   --->   "%sum_2_32 = fadd float %sum_33, %tmp_36_32" [combined_hls/top.cpp:67]   --->   Operation 7025 'fadd' 'sum_2_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1301 <SV = 712> <Delay = 7.25>
ST_1301 : Operation 7026 [2/5] (7.25ns)   --->   "%sum_2_32 = fadd float %sum_33, %tmp_36_32" [combined_hls/top.cpp:67]   --->   Operation 7026 'fadd' 'sum_2_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1302 <SV = 713> <Delay = 7.25>
ST_1302 : Operation 7027 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7027 'specloopname' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1302 : Operation 7028 [1/1] (0.00ns)   --->   "%tmp_146 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7028 'specregionbegin' 'tmp_146' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1302 : Operation 7029 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7029 'specpipeline' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1302 : Operation 7030 [1/5] (7.25ns)   --->   "%sum_2_32 = fadd float %sum_33, %tmp_36_32" [combined_hls/top.cpp:67]   --->   Operation 7030 'fadd' 'sum_2_32' <Predicate = (!tmp_26_32)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1302 : Operation 7031 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_146)" [combined_hls/top.cpp:68]   --->   Operation 7031 'specregionend' 'empty_206' <Predicate = (!tmp_26_32)> <Delay = 0.00>
ST_1302 : Operation 7032 [1/1] (0.00ns)   --->   "br label %.preheader23.33" [combined_hls/top.cpp:64]   --->   Operation 7032 'br' <Predicate = (!tmp_26_32)> <Delay = 0.00>

State 1303 <SV = 699> <Delay = 5.54>
ST_1303 : Operation 7033 [1/1] (5.54ns)   --->   "%tmp_29_32 = fpext float %sum_33 to double" [combined_hls/top.cpp:69]   --->   Operation 7033 'fpext' 'tmp_29_32' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1304 <SV = 700> <Delay = 7.78>
ST_1304 : Operation 7034 [6/6] (7.78ns)   --->   "%tmp_30_32 = fmul double %tmp_29_32, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7034 'dmul' 'tmp_30_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1305 <SV = 701> <Delay = 7.78>
ST_1305 : Operation 7035 [5/6] (7.78ns)   --->   "%tmp_30_32 = fmul double %tmp_29_32, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7035 'dmul' 'tmp_30_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1306 <SV = 702> <Delay = 7.78>
ST_1306 : Operation 7036 [4/6] (7.78ns)   --->   "%tmp_30_32 = fmul double %tmp_29_32, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7036 'dmul' 'tmp_30_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1307 <SV = 703> <Delay = 7.78>
ST_1307 : Operation 7037 [3/6] (7.78ns)   --->   "%tmp_30_32 = fmul double %tmp_29_32, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7037 'dmul' 'tmp_30_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1308 <SV = 704> <Delay = 7.78>
ST_1308 : Operation 7038 [2/6] (7.78ns)   --->   "%tmp_30_32 = fmul double %tmp_29_32, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7038 'dmul' 'tmp_30_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1309 <SV = 705> <Delay = 7.78>
ST_1309 : Operation 7039 [1/6] (7.78ns)   --->   "%tmp_30_32 = fmul double %tmp_29_32, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7039 'dmul' 'tmp_30_32' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1310 <SV = 706> <Delay = 6.50>
ST_1310 : Operation 7040 [1/1] (6.50ns)   --->   "%tmp_31_32 = fptrunc double %tmp_30_32 to float" [combined_hls/top.cpp:69]   --->   Operation 7040 'fptrunc' 'tmp_31_32' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1311 <SV = 707> <Delay = 7.68>
ST_1311 : Operation 7041 [9/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7041 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1312 <SV = 708> <Delay = 7.68>
ST_1312 : Operation 7042 [8/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7042 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1313 <SV = 709> <Delay = 7.68>
ST_1313 : Operation 7043 [7/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7043 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1314 <SV = 710> <Delay = 7.68>
ST_1314 : Operation 7044 [6/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7044 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1315 <SV = 711> <Delay = 7.68>
ST_1315 : Operation 7045 [5/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7045 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1316 <SV = 712> <Delay = 7.68>
ST_1316 : Operation 7046 [4/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7046 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1317 <SV = 713> <Delay = 7.68>
ST_1317 : Operation 7047 [3/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7047 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1318 <SV = 714> <Delay = 7.68>
ST_1318 : Operation 7048 [2/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7048 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1319 <SV = 715> <Delay = 7.68>
ST_1319 : Operation 7049 [1/9] (7.68ns)   --->   "%tmp_32_32 = call float @llvm.exp.f32(float %tmp_31_32)" [combined_hls/top.cpp:69]   --->   Operation 7049 'fexp' 'tmp_32_32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1320 <SV = 716> <Delay = 5.91>
ST_1320 : Operation 7050 [1/1] (0.00ns)   --->   "%l_idx_load_34 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7050 'load' 'l_idx_load_34' <Predicate = true> <Delay = 0.00>
ST_1320 : Operation 7051 [1/1] (0.00ns)   --->   "%tmp_33_32 = sext i32 %l_idx_2_31 to i64" [combined_hls/top.cpp:69]   --->   Operation 7051 'sext' 'tmp_33_32' <Predicate = true> <Delay = 0.00>
ST_1320 : Operation 7052 [1/1] (0.00ns)   --->   "%result_buf_addr_37 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_32" [combined_hls/top.cpp:69]   --->   Operation 7052 'getelementptr' 'result_buf_addr_37' <Predicate = true> <Delay = 0.00>
ST_1320 : Operation 7053 [1/1] (3.25ns)   --->   "store float %tmp_32_32, float* %result_buf_addr_37, align 4" [combined_hls/top.cpp:69]   --->   Operation 7053 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1320 : Operation 7054 [1/1] (2.55ns)   --->   "%l_idx_2_32 = add nsw i32 %l_idx_load_34, 34" [combined_hls/top.cpp:70]   --->   Operation 7054 'add' 'l_idx_2_32' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1320 : Operation 7055 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_142)" [combined_hls/top.cpp:72]   --->   Operation 7055 'specregionend' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_1320 : Operation 7056 [1/1] (0.00ns)   --->   "%tmp_145 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7056 'specregionbegin' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_1320 : Operation 7057 [1/1] (0.97ns)   --->   "%or_cond36 = or i1 %tmp_16_28, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7057 'or' 'or_cond36' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1320 : Operation 7058 [1/1] (0.00ns)   --->   "br i1 %or_cond36, label %._crit_edge.34.preheader, label %..preheader24.backedge_crit_edge833" [combined_hls/top.cpp:54]   --->   Operation 7058 'br' <Predicate = true> <Delay = 0.00>
ST_1320 : Operation 7059 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_32, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7059 'store' <Predicate = (!or_cond36)> <Delay = 3.36>
ST_1320 : Operation 7060 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7060 'br' <Predicate = (!or_cond36)> <Delay = 0.00>
ST_1320 : Operation 7061 [1/1] (1.76ns)   --->   "br label %._crit_edge.34" [combined_hls/top.cpp:57]   --->   Operation 7061 'br' <Predicate = (or_cond36)> <Delay = 1.76>

State 1321 <SV = 717> <Delay = 2.74>
ST_1321 : Operation 7062 [1/1] (0.00ns)   --->   "%j1_33 = phi i10 [ %j_4_33, %107 ], [ 0, %._crit_edge.34.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7062 'phi' 'j1_33' <Predicate = true> <Delay = 0.00>
ST_1321 : Operation 7063 [1/1] (1.77ns)   --->   "%exitcond5_33 = icmp eq i10 %j1_33, -240" [combined_hls/top.cpp:57]   --->   Operation 7063 'icmp' 'exitcond5_33' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1321 : Operation 7064 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7064 'speclooptripcount' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_1321 : Operation 7065 [1/1] (1.73ns)   --->   "%j_4_33 = add i10 %j1_33, 1" [combined_hls/top.cpp:57]   --->   Operation 7065 'add' 'j_4_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1321 : Operation 7066 [1/1] (0.00ns)   --->   "br i1 %exitcond5_33, label %.preheader23.34.preheader, label %107" [combined_hls/top.cpp:57]   --->   Operation 7066 'br' <Predicate = true> <Delay = 0.00>
ST_1321 : Operation 7067 [2/2] (0.00ns)   --->   "%empty_214 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7067 'read' 'empty_214' <Predicate = (!exitcond5_33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1321 : Operation 7068 [1/1] (0.00ns)   --->   "%tmp_21_33_cast_cast = zext i10 %j1_33 to i14" [combined_hls/top.cpp:60]   --->   Operation 7068 'zext' 'tmp_21_33_cast_cast' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1321 : Operation 7069 [1/1] (1.81ns)   --->   "%tmp_418 = add i14 %tmp_21_33_cast_cast, -6112" [combined_hls/top.cpp:60]   --->   Operation 7069 'add' 'tmp_418' <Predicate = (!exitcond5_33)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1322 <SV = 718> <Delay = 3.25>
ST_1322 : Operation 7070 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7070 'specloopname' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7071 [1/1] (0.00ns)   --->   "%tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7071 'specregionbegin' 'tmp_147' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7072 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7072 'specpipeline' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7073 [1/2] (0.00ns)   --->   "%empty_214 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7073 'read' 'empty_214' <Predicate = (!exitcond5_33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1322 : Operation 7074 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_134 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_214, 0"   --->   Operation 7074 'extractvalue' 'in_stream_data_V_val_134' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7075 [1/1] (0.00ns)   --->   "%bitcast_33 = bitcast i32 %in_stream_data_V_val_134 to float"   --->   Operation 7075 'bitcast' 'bitcast_33' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7076 [1/1] (0.00ns)   --->   "%tmp_420_cast1 = sext i14 %tmp_418 to i15" [combined_hls/top.cpp:60]   --->   Operation 7076 'sext' 'tmp_420_cast1' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7077 [1/1] (0.00ns)   --->   "%tmp_420_cast = zext i15 %tmp_420_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7077 'zext' 'tmp_420_cast' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7078 [1/1] (0.00ns)   --->   "%input_buf_addr_70 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_420_cast" [combined_hls/top.cpp:60]   --->   Operation 7078 'getelementptr' 'input_buf_addr_70' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7079 [1/1] (3.25ns)   --->   "store float %bitcast_33, float* %input_buf_addr_70, align 4" [combined_hls/top.cpp:60]   --->   Operation 7079 'store' <Predicate = (!exitcond5_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1322 : Operation 7080 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_147)" [combined_hls/top.cpp:61]   --->   Operation 7080 'specregionend' 'empty_215' <Predicate = (!exitcond5_33)> <Delay = 0.00>
ST_1322 : Operation 7081 [1/1] (0.00ns)   --->   "br label %._crit_edge.34" [combined_hls/top.cpp:57]   --->   Operation 7081 'br' <Predicate = (!exitcond5_33)> <Delay = 0.00>

State 1323 <SV = 718> <Delay = 1.76>
ST_1323 : Operation 7082 [1/1] (1.76ns)   --->   "br label %.preheader23.34" [combined_hls/top.cpp:64]   --->   Operation 7082 'br' <Predicate = true> <Delay = 1.76>

State 1324 <SV = 719> <Delay = 5.06>
ST_1324 : Operation 7083 [1/1] (0.00ns)   --->   "%q_34 = phi i10 [ %q_1_33, %106 ], [ 0, %.preheader23.34.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7083 'phi' 'q_34' <Predicate = true> <Delay = 0.00>
ST_1324 : Operation 7084 [1/1] (0.00ns)   --->   "%sum_34 = phi float [ %sum_2_33, %106 ], [ 0.000000e+00, %.preheader23.34.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7084 'phi' 'sum_34' <Predicate = true> <Delay = 0.00>
ST_1324 : Operation 7085 [1/1] (1.77ns)   --->   "%tmp_26_33 = icmp eq i10 %q_34, -240" [combined_hls/top.cpp:64]   --->   Operation 7085 'icmp' 'tmp_26_33' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1324 : Operation 7086 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7086 'speclooptripcount' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_1324 : Operation 7087 [1/1] (1.73ns)   --->   "%q_1_33 = add i10 %q_34, 1" [combined_hls/top.cpp:64]   --->   Operation 7087 'add' 'q_1_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1324 : Operation 7088 [1/1] (0.00ns)   --->   "br i1 %tmp_26_33, label %105, label %106" [combined_hls/top.cpp:64]   --->   Operation 7088 'br' <Predicate = true> <Delay = 0.00>
ST_1324 : Operation 7089 [1/1] (0.00ns)   --->   "%tmp_34_33 = zext i10 %q_34 to i64" [combined_hls/top.cpp:66]   --->   Operation 7089 'zext' 'tmp_34_33' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1324 : Operation 7090 [1/1] (0.00ns)   --->   "%tmp_34_33_cast_cast = zext i10 %q_34 to i14" [combined_hls/top.cpp:66]   --->   Operation 7090 'zext' 'tmp_34_33_cast_cast' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1324 : Operation 7091 [1/1] (1.81ns)   --->   "%tmp_419 = add i14 %tmp_34_33_cast_cast, -6112" [combined_hls/top.cpp:66]   --->   Operation 7091 'add' 'tmp_419' <Predicate = (!tmp_26_33)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1324 : Operation 7092 [1/1] (0.00ns)   --->   "%tmp_421_cast1 = sext i14 %tmp_419 to i15" [combined_hls/top.cpp:66]   --->   Operation 7092 'sext' 'tmp_421_cast1' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1324 : Operation 7093 [1/1] (0.00ns)   --->   "%tmp_421_cast = zext i15 %tmp_421_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7093 'zext' 'tmp_421_cast' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1324 : Operation 7094 [1/1] (0.00ns)   --->   "%input_buf_addr_71 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_421_cast" [combined_hls/top.cpp:66]   --->   Operation 7094 'getelementptr' 'input_buf_addr_71' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1324 : Operation 7095 [1/1] (0.00ns)   --->   "%index_buf_addr_35 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_33" [combined_hls/top.cpp:66]   --->   Operation 7095 'getelementptr' 'index_buf_addr_35' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1324 : Operation 7096 [2/2] (3.25ns)   --->   "%index_buf_load_34 = load float* %index_buf_addr_35, align 4" [combined_hls/top.cpp:66]   --->   Operation 7096 'load' 'index_buf_load_34' <Predicate = (!tmp_26_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1324 : Operation 7097 [2/2] (3.25ns)   --->   "%input_buf_load_35 = load float* %input_buf_addr_71, align 4" [combined_hls/top.cpp:66]   --->   Operation 7097 'load' 'input_buf_load_35' <Predicate = (!tmp_26_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1325 <SV = 720> <Delay = 3.25>
ST_1325 : Operation 7098 [1/2] (3.25ns)   --->   "%index_buf_load_34 = load float* %index_buf_addr_35, align 4" [combined_hls/top.cpp:66]   --->   Operation 7098 'load' 'index_buf_load_34' <Predicate = (!tmp_26_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1325 : Operation 7099 [1/2] (3.25ns)   --->   "%input_buf_load_35 = load float* %input_buf_addr_71, align 4" [combined_hls/top.cpp:66]   --->   Operation 7099 'load' 'input_buf_load_35' <Predicate = (!tmp_26_33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1326 <SV = 721> <Delay = 7.25>
ST_1326 : Operation 7100 [5/5] (7.25ns)   --->   "%tmp_35_33 = fsub float %index_buf_load_34, %input_buf_load_35" [combined_hls/top.cpp:66]   --->   Operation 7100 'fsub' 'tmp_35_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1327 <SV = 722> <Delay = 7.25>
ST_1327 : Operation 7101 [4/5] (7.25ns)   --->   "%tmp_35_33 = fsub float %index_buf_load_34, %input_buf_load_35" [combined_hls/top.cpp:66]   --->   Operation 7101 'fsub' 'tmp_35_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1328 <SV = 723> <Delay = 7.25>
ST_1328 : Operation 7102 [3/5] (7.25ns)   --->   "%tmp_35_33 = fsub float %index_buf_load_34, %input_buf_load_35" [combined_hls/top.cpp:66]   --->   Operation 7102 'fsub' 'tmp_35_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1329 <SV = 724> <Delay = 7.25>
ST_1329 : Operation 7103 [2/5] (7.25ns)   --->   "%tmp_35_33 = fsub float %index_buf_load_34, %input_buf_load_35" [combined_hls/top.cpp:66]   --->   Operation 7103 'fsub' 'tmp_35_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1330 <SV = 725> <Delay = 7.25>
ST_1330 : Operation 7104 [1/5] (7.25ns)   --->   "%tmp_35_33 = fsub float %index_buf_load_34, %input_buf_load_35" [combined_hls/top.cpp:66]   --->   Operation 7104 'fsub' 'tmp_35_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1331 <SV = 726> <Delay = 5.70>
ST_1331 : Operation 7105 [4/4] (5.70ns)   --->   "%tmp_36_33 = fmul float %tmp_35_33, %tmp_35_33" [combined_hls/top.cpp:67]   --->   Operation 7105 'fmul' 'tmp_36_33' <Predicate = (!tmp_26_33)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1332 <SV = 727> <Delay = 5.70>
ST_1332 : Operation 7106 [3/4] (5.70ns)   --->   "%tmp_36_33 = fmul float %tmp_35_33, %tmp_35_33" [combined_hls/top.cpp:67]   --->   Operation 7106 'fmul' 'tmp_36_33' <Predicate = (!tmp_26_33)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1333 <SV = 728> <Delay = 5.70>
ST_1333 : Operation 7107 [2/4] (5.70ns)   --->   "%tmp_36_33 = fmul float %tmp_35_33, %tmp_35_33" [combined_hls/top.cpp:67]   --->   Operation 7107 'fmul' 'tmp_36_33' <Predicate = (!tmp_26_33)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1334 <SV = 729> <Delay = 5.70>
ST_1334 : Operation 7108 [1/4] (5.70ns)   --->   "%tmp_36_33 = fmul float %tmp_35_33, %tmp_35_33" [combined_hls/top.cpp:67]   --->   Operation 7108 'fmul' 'tmp_36_33' <Predicate = (!tmp_26_33)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1335 <SV = 730> <Delay = 7.25>
ST_1335 : Operation 7109 [5/5] (7.25ns)   --->   "%sum_2_33 = fadd float %sum_34, %tmp_36_33" [combined_hls/top.cpp:67]   --->   Operation 7109 'fadd' 'sum_2_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1336 <SV = 731> <Delay = 7.25>
ST_1336 : Operation 7110 [4/5] (7.25ns)   --->   "%sum_2_33 = fadd float %sum_34, %tmp_36_33" [combined_hls/top.cpp:67]   --->   Operation 7110 'fadd' 'sum_2_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1337 <SV = 732> <Delay = 7.25>
ST_1337 : Operation 7111 [3/5] (7.25ns)   --->   "%sum_2_33 = fadd float %sum_34, %tmp_36_33" [combined_hls/top.cpp:67]   --->   Operation 7111 'fadd' 'sum_2_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1338 <SV = 733> <Delay = 7.25>
ST_1338 : Operation 7112 [2/5] (7.25ns)   --->   "%sum_2_33 = fadd float %sum_34, %tmp_36_33" [combined_hls/top.cpp:67]   --->   Operation 7112 'fadd' 'sum_2_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1339 <SV = 734> <Delay = 7.25>
ST_1339 : Operation 7113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7113 'specloopname' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1339 : Operation 7114 [1/1] (0.00ns)   --->   "%tmp_149 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7114 'specregionbegin' 'tmp_149' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1339 : Operation 7115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7115 'specpipeline' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1339 : Operation 7116 [1/5] (7.25ns)   --->   "%sum_2_33 = fadd float %sum_34, %tmp_36_33" [combined_hls/top.cpp:67]   --->   Operation 7116 'fadd' 'sum_2_33' <Predicate = (!tmp_26_33)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1339 : Operation 7117 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_149)" [combined_hls/top.cpp:68]   --->   Operation 7117 'specregionend' 'empty_212' <Predicate = (!tmp_26_33)> <Delay = 0.00>
ST_1339 : Operation 7118 [1/1] (0.00ns)   --->   "br label %.preheader23.34" [combined_hls/top.cpp:64]   --->   Operation 7118 'br' <Predicate = (!tmp_26_33)> <Delay = 0.00>

State 1340 <SV = 720> <Delay = 5.54>
ST_1340 : Operation 7119 [1/1] (5.54ns)   --->   "%tmp_29_33 = fpext float %sum_34 to double" [combined_hls/top.cpp:69]   --->   Operation 7119 'fpext' 'tmp_29_33' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1340 : Operation 7120 [1/1] (0.00ns)   --->   "%tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7120 'specregionbegin' 'tmp_148' <Predicate = true> <Delay = 0.00>

State 1341 <SV = 721> <Delay = 7.78>
ST_1341 : Operation 7121 [6/6] (7.78ns)   --->   "%tmp_30_33 = fmul double %tmp_29_33, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7121 'dmul' 'tmp_30_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1342 <SV = 722> <Delay = 7.78>
ST_1342 : Operation 7122 [5/6] (7.78ns)   --->   "%tmp_30_33 = fmul double %tmp_29_33, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7122 'dmul' 'tmp_30_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1343 <SV = 723> <Delay = 7.78>
ST_1343 : Operation 7123 [4/6] (7.78ns)   --->   "%tmp_30_33 = fmul double %tmp_29_33, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7123 'dmul' 'tmp_30_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1344 <SV = 724> <Delay = 7.78>
ST_1344 : Operation 7124 [3/6] (7.78ns)   --->   "%tmp_30_33 = fmul double %tmp_29_33, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7124 'dmul' 'tmp_30_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1345 <SV = 725> <Delay = 7.78>
ST_1345 : Operation 7125 [2/6] (7.78ns)   --->   "%tmp_30_33 = fmul double %tmp_29_33, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7125 'dmul' 'tmp_30_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1346 <SV = 726> <Delay = 7.78>
ST_1346 : Operation 7126 [1/6] (7.78ns)   --->   "%tmp_30_33 = fmul double %tmp_29_33, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7126 'dmul' 'tmp_30_33' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1347 <SV = 727> <Delay = 6.50>
ST_1347 : Operation 7127 [1/1] (6.50ns)   --->   "%tmp_31_33 = fptrunc double %tmp_30_33 to float" [combined_hls/top.cpp:69]   --->   Operation 7127 'fptrunc' 'tmp_31_33' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1348 <SV = 728> <Delay = 7.68>
ST_1348 : Operation 7128 [9/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7128 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1349 <SV = 729> <Delay = 7.68>
ST_1349 : Operation 7129 [8/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7129 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1350 <SV = 730> <Delay = 7.68>
ST_1350 : Operation 7130 [7/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7130 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1351 <SV = 731> <Delay = 7.68>
ST_1351 : Operation 7131 [6/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7131 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1352 <SV = 732> <Delay = 7.68>
ST_1352 : Operation 7132 [5/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7132 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1353 <SV = 733> <Delay = 7.68>
ST_1353 : Operation 7133 [4/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7133 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1354 <SV = 734> <Delay = 7.68>
ST_1354 : Operation 7134 [3/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7134 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1355 <SV = 735> <Delay = 7.68>
ST_1355 : Operation 7135 [2/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7135 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1356 <SV = 736> <Delay = 7.68>
ST_1356 : Operation 7136 [1/9] (7.68ns)   --->   "%tmp_32_33 = call float @llvm.exp.f32(float %tmp_31_33)" [combined_hls/top.cpp:69]   --->   Operation 7136 'fexp' 'tmp_32_33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1357 <SV = 737> <Delay = 5.91>
ST_1357 : Operation 7137 [1/1] (0.00ns)   --->   "%l_idx_load_35 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7137 'load' 'l_idx_load_35' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 7138 [1/1] (0.00ns)   --->   "%tmp_33_33 = sext i32 %l_idx_2_32 to i64" [combined_hls/top.cpp:69]   --->   Operation 7138 'sext' 'tmp_33_33' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 7139 [1/1] (0.00ns)   --->   "%result_buf_addr_38 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_33" [combined_hls/top.cpp:69]   --->   Operation 7139 'getelementptr' 'result_buf_addr_38' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 7140 [1/1] (3.25ns)   --->   "store float %tmp_32_33, float* %result_buf_addr_38, align 4" [combined_hls/top.cpp:69]   --->   Operation 7140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1357 : Operation 7141 [1/1] (2.55ns)   --->   "%l_idx_2_33 = add nsw i32 %l_idx_load_35, 35" [combined_hls/top.cpp:70]   --->   Operation 7141 'add' 'l_idx_2_33' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1357 : Operation 7142 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_145)" [combined_hls/top.cpp:72]   --->   Operation 7142 'specregionend' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 7143 [1/1] (0.97ns)   --->   "%or_cond37 = or i1 %tmp_16_29, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7143 'or' 'or_cond37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1357 : Operation 7144 [1/1] (0.00ns)   --->   "br i1 %or_cond37, label %._crit_edge.35.preheader, label %..preheader24.backedge_crit_edge834" [combined_hls/top.cpp:54]   --->   Operation 7144 'br' <Predicate = true> <Delay = 0.00>
ST_1357 : Operation 7145 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_33, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7145 'store' <Predicate = (!or_cond37)> <Delay = 3.36>
ST_1357 : Operation 7146 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7146 'br' <Predicate = (!or_cond37)> <Delay = 0.00>
ST_1357 : Operation 7147 [1/1] (1.76ns)   --->   "br label %._crit_edge.35" [combined_hls/top.cpp:57]   --->   Operation 7147 'br' <Predicate = (or_cond37)> <Delay = 1.76>

State 1358 <SV = 738> <Delay = 2.74>
ST_1358 : Operation 7148 [1/1] (0.00ns)   --->   "%j1_34 = phi i10 [ %j_4_34, %110 ], [ 0, %._crit_edge.35.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7148 'phi' 'j1_34' <Predicate = true> <Delay = 0.00>
ST_1358 : Operation 7149 [1/1] (1.77ns)   --->   "%exitcond5_34 = icmp eq i10 %j1_34, -240" [combined_hls/top.cpp:57]   --->   Operation 7149 'icmp' 'exitcond5_34' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1358 : Operation 7150 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7150 'speclooptripcount' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_1358 : Operation 7151 [1/1] (1.73ns)   --->   "%j_4_34 = add i10 %j1_34, 1" [combined_hls/top.cpp:57]   --->   Operation 7151 'add' 'j_4_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1358 : Operation 7152 [1/1] (0.00ns)   --->   "br i1 %exitcond5_34, label %.preheader23.35.preheader, label %110" [combined_hls/top.cpp:57]   --->   Operation 7152 'br' <Predicate = true> <Delay = 0.00>
ST_1358 : Operation 7153 [2/2] (0.00ns)   --->   "%empty_220 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7153 'read' 'empty_220' <Predicate = (!exitcond5_34)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1358 : Operation 7154 [1/1] (0.00ns)   --->   "%tmp_21_34_cast_cast = zext i10 %j1_34 to i14" [combined_hls/top.cpp:60]   --->   Operation 7154 'zext' 'tmp_21_34_cast_cast' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1358 : Operation 7155 [1/1] (1.81ns)   --->   "%tmp_420 = add i14 %tmp_21_34_cast_cast, -5328" [combined_hls/top.cpp:60]   --->   Operation 7155 'add' 'tmp_420' <Predicate = (!exitcond5_34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1359 <SV = 739> <Delay = 3.25>
ST_1359 : Operation 7156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7156 'specloopname' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7157 [1/1] (0.00ns)   --->   "%tmp_150 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7157 'specregionbegin' 'tmp_150' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7158 'specpipeline' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7159 [1/2] (0.00ns)   --->   "%empty_220 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7159 'read' 'empty_220' <Predicate = (!exitcond5_34)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1359 : Operation 7160 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_135 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_220, 0"   --->   Operation 7160 'extractvalue' 'in_stream_data_V_val_135' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7161 [1/1] (0.00ns)   --->   "%bitcast_34 = bitcast i32 %in_stream_data_V_val_135 to float"   --->   Operation 7161 'bitcast' 'bitcast_34' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7162 [1/1] (0.00ns)   --->   "%tmp_422_cast1 = sext i14 %tmp_420 to i15" [combined_hls/top.cpp:60]   --->   Operation 7162 'sext' 'tmp_422_cast1' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7163 [1/1] (0.00ns)   --->   "%tmp_422_cast = zext i15 %tmp_422_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7163 'zext' 'tmp_422_cast' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7164 [1/1] (0.00ns)   --->   "%input_buf_addr_72 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_422_cast" [combined_hls/top.cpp:60]   --->   Operation 7164 'getelementptr' 'input_buf_addr_72' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7165 [1/1] (3.25ns)   --->   "store float %bitcast_34, float* %input_buf_addr_72, align 4" [combined_hls/top.cpp:60]   --->   Operation 7165 'store' <Predicate = (!exitcond5_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1359 : Operation 7166 [1/1] (0.00ns)   --->   "%empty_221 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_150)" [combined_hls/top.cpp:61]   --->   Operation 7166 'specregionend' 'empty_221' <Predicate = (!exitcond5_34)> <Delay = 0.00>
ST_1359 : Operation 7167 [1/1] (0.00ns)   --->   "br label %._crit_edge.35" [combined_hls/top.cpp:57]   --->   Operation 7167 'br' <Predicate = (!exitcond5_34)> <Delay = 0.00>

State 1360 <SV = 739> <Delay = 1.76>
ST_1360 : Operation 7168 [1/1] (1.76ns)   --->   "br label %.preheader23.35" [combined_hls/top.cpp:64]   --->   Operation 7168 'br' <Predicate = true> <Delay = 1.76>

State 1361 <SV = 740> <Delay = 5.06>
ST_1361 : Operation 7169 [1/1] (0.00ns)   --->   "%q_35 = phi i10 [ %q_1_34, %109 ], [ 0, %.preheader23.35.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7169 'phi' 'q_35' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 7170 [1/1] (0.00ns)   --->   "%sum_35 = phi float [ %sum_2_34, %109 ], [ 0.000000e+00, %.preheader23.35.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7170 'phi' 'sum_35' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 7171 [1/1] (1.77ns)   --->   "%tmp_26_34 = icmp eq i10 %q_35, -240" [combined_hls/top.cpp:64]   --->   Operation 7171 'icmp' 'tmp_26_34' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1361 : Operation 7172 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7172 'speclooptripcount' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 7173 [1/1] (1.73ns)   --->   "%q_1_34 = add i10 %q_35, 1" [combined_hls/top.cpp:64]   --->   Operation 7173 'add' 'q_1_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1361 : Operation 7174 [1/1] (0.00ns)   --->   "br i1 %tmp_26_34, label %108, label %109" [combined_hls/top.cpp:64]   --->   Operation 7174 'br' <Predicate = true> <Delay = 0.00>
ST_1361 : Operation 7175 [1/1] (0.00ns)   --->   "%tmp_34_34 = zext i10 %q_35 to i64" [combined_hls/top.cpp:66]   --->   Operation 7175 'zext' 'tmp_34_34' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1361 : Operation 7176 [1/1] (0.00ns)   --->   "%tmp_34_34_cast_cast = zext i10 %q_35 to i14" [combined_hls/top.cpp:66]   --->   Operation 7176 'zext' 'tmp_34_34_cast_cast' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1361 : Operation 7177 [1/1] (1.81ns)   --->   "%tmp_421 = add i14 %tmp_34_34_cast_cast, -5328" [combined_hls/top.cpp:66]   --->   Operation 7177 'add' 'tmp_421' <Predicate = (!tmp_26_34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1361 : Operation 7178 [1/1] (0.00ns)   --->   "%tmp_423_cast1 = sext i14 %tmp_421 to i15" [combined_hls/top.cpp:66]   --->   Operation 7178 'sext' 'tmp_423_cast1' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1361 : Operation 7179 [1/1] (0.00ns)   --->   "%tmp_423_cast = zext i15 %tmp_423_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7179 'zext' 'tmp_423_cast' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1361 : Operation 7180 [1/1] (0.00ns)   --->   "%input_buf_addr_73 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_423_cast" [combined_hls/top.cpp:66]   --->   Operation 7180 'getelementptr' 'input_buf_addr_73' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1361 : Operation 7181 [1/1] (0.00ns)   --->   "%index_buf_addr_36 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_34" [combined_hls/top.cpp:66]   --->   Operation 7181 'getelementptr' 'index_buf_addr_36' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1361 : Operation 7182 [2/2] (3.25ns)   --->   "%index_buf_load_35 = load float* %index_buf_addr_36, align 4" [combined_hls/top.cpp:66]   --->   Operation 7182 'load' 'index_buf_load_35' <Predicate = (!tmp_26_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1361 : Operation 7183 [2/2] (3.25ns)   --->   "%input_buf_load_36 = load float* %input_buf_addr_73, align 4" [combined_hls/top.cpp:66]   --->   Operation 7183 'load' 'input_buf_load_36' <Predicate = (!tmp_26_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1362 <SV = 741> <Delay = 3.25>
ST_1362 : Operation 7184 [1/2] (3.25ns)   --->   "%index_buf_load_35 = load float* %index_buf_addr_36, align 4" [combined_hls/top.cpp:66]   --->   Operation 7184 'load' 'index_buf_load_35' <Predicate = (!tmp_26_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1362 : Operation 7185 [1/2] (3.25ns)   --->   "%input_buf_load_36 = load float* %input_buf_addr_73, align 4" [combined_hls/top.cpp:66]   --->   Operation 7185 'load' 'input_buf_load_36' <Predicate = (!tmp_26_34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1363 <SV = 742> <Delay = 7.25>
ST_1363 : Operation 7186 [5/5] (7.25ns)   --->   "%tmp_35_34 = fsub float %index_buf_load_35, %input_buf_load_36" [combined_hls/top.cpp:66]   --->   Operation 7186 'fsub' 'tmp_35_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1364 <SV = 743> <Delay = 7.25>
ST_1364 : Operation 7187 [4/5] (7.25ns)   --->   "%tmp_35_34 = fsub float %index_buf_load_35, %input_buf_load_36" [combined_hls/top.cpp:66]   --->   Operation 7187 'fsub' 'tmp_35_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1365 <SV = 744> <Delay = 7.25>
ST_1365 : Operation 7188 [3/5] (7.25ns)   --->   "%tmp_35_34 = fsub float %index_buf_load_35, %input_buf_load_36" [combined_hls/top.cpp:66]   --->   Operation 7188 'fsub' 'tmp_35_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1366 <SV = 745> <Delay = 7.25>
ST_1366 : Operation 7189 [2/5] (7.25ns)   --->   "%tmp_35_34 = fsub float %index_buf_load_35, %input_buf_load_36" [combined_hls/top.cpp:66]   --->   Operation 7189 'fsub' 'tmp_35_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1367 <SV = 746> <Delay = 7.25>
ST_1367 : Operation 7190 [1/5] (7.25ns)   --->   "%tmp_35_34 = fsub float %index_buf_load_35, %input_buf_load_36" [combined_hls/top.cpp:66]   --->   Operation 7190 'fsub' 'tmp_35_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1368 <SV = 747> <Delay = 5.70>
ST_1368 : Operation 7191 [4/4] (5.70ns)   --->   "%tmp_36_34 = fmul float %tmp_35_34, %tmp_35_34" [combined_hls/top.cpp:67]   --->   Operation 7191 'fmul' 'tmp_36_34' <Predicate = (!tmp_26_34)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1369 <SV = 748> <Delay = 5.70>
ST_1369 : Operation 7192 [3/4] (5.70ns)   --->   "%tmp_36_34 = fmul float %tmp_35_34, %tmp_35_34" [combined_hls/top.cpp:67]   --->   Operation 7192 'fmul' 'tmp_36_34' <Predicate = (!tmp_26_34)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1370 <SV = 749> <Delay = 5.70>
ST_1370 : Operation 7193 [2/4] (5.70ns)   --->   "%tmp_36_34 = fmul float %tmp_35_34, %tmp_35_34" [combined_hls/top.cpp:67]   --->   Operation 7193 'fmul' 'tmp_36_34' <Predicate = (!tmp_26_34)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1371 <SV = 750> <Delay = 5.70>
ST_1371 : Operation 7194 [1/4] (5.70ns)   --->   "%tmp_36_34 = fmul float %tmp_35_34, %tmp_35_34" [combined_hls/top.cpp:67]   --->   Operation 7194 'fmul' 'tmp_36_34' <Predicate = (!tmp_26_34)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1372 <SV = 751> <Delay = 7.25>
ST_1372 : Operation 7195 [5/5] (7.25ns)   --->   "%sum_2_34 = fadd float %sum_35, %tmp_36_34" [combined_hls/top.cpp:67]   --->   Operation 7195 'fadd' 'sum_2_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1373 <SV = 752> <Delay = 7.25>
ST_1373 : Operation 7196 [4/5] (7.25ns)   --->   "%sum_2_34 = fadd float %sum_35, %tmp_36_34" [combined_hls/top.cpp:67]   --->   Operation 7196 'fadd' 'sum_2_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1374 <SV = 753> <Delay = 7.25>
ST_1374 : Operation 7197 [3/5] (7.25ns)   --->   "%sum_2_34 = fadd float %sum_35, %tmp_36_34" [combined_hls/top.cpp:67]   --->   Operation 7197 'fadd' 'sum_2_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1375 <SV = 754> <Delay = 7.25>
ST_1375 : Operation 7198 [2/5] (7.25ns)   --->   "%sum_2_34 = fadd float %sum_35, %tmp_36_34" [combined_hls/top.cpp:67]   --->   Operation 7198 'fadd' 'sum_2_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1376 <SV = 755> <Delay = 7.25>
ST_1376 : Operation 7199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7199 'specloopname' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1376 : Operation 7200 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7200 'specregionbegin' 'tmp_152' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1376 : Operation 7201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7201 'specpipeline' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1376 : Operation 7202 [1/5] (7.25ns)   --->   "%sum_2_34 = fadd float %sum_35, %tmp_36_34" [combined_hls/top.cpp:67]   --->   Operation 7202 'fadd' 'sum_2_34' <Predicate = (!tmp_26_34)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1376 : Operation 7203 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_152)" [combined_hls/top.cpp:68]   --->   Operation 7203 'specregionend' 'empty_218' <Predicate = (!tmp_26_34)> <Delay = 0.00>
ST_1376 : Operation 7204 [1/1] (0.00ns)   --->   "br label %.preheader23.35" [combined_hls/top.cpp:64]   --->   Operation 7204 'br' <Predicate = (!tmp_26_34)> <Delay = 0.00>

State 1377 <SV = 741> <Delay = 5.54>
ST_1377 : Operation 7205 [1/1] (5.54ns)   --->   "%tmp_29_34 = fpext float %sum_35 to double" [combined_hls/top.cpp:69]   --->   Operation 7205 'fpext' 'tmp_29_34' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1378 <SV = 742> <Delay = 7.78>
ST_1378 : Operation 7206 [6/6] (7.78ns)   --->   "%tmp_30_34 = fmul double %tmp_29_34, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7206 'dmul' 'tmp_30_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1379 <SV = 743> <Delay = 7.78>
ST_1379 : Operation 7207 [5/6] (7.78ns)   --->   "%tmp_30_34 = fmul double %tmp_29_34, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7207 'dmul' 'tmp_30_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1380 <SV = 744> <Delay = 7.78>
ST_1380 : Operation 7208 [4/6] (7.78ns)   --->   "%tmp_30_34 = fmul double %tmp_29_34, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7208 'dmul' 'tmp_30_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1381 <SV = 745> <Delay = 7.78>
ST_1381 : Operation 7209 [3/6] (7.78ns)   --->   "%tmp_30_34 = fmul double %tmp_29_34, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7209 'dmul' 'tmp_30_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1382 <SV = 746> <Delay = 7.78>
ST_1382 : Operation 7210 [2/6] (7.78ns)   --->   "%tmp_30_34 = fmul double %tmp_29_34, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7210 'dmul' 'tmp_30_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1383 <SV = 747> <Delay = 7.78>
ST_1383 : Operation 7211 [1/6] (7.78ns)   --->   "%tmp_30_34 = fmul double %tmp_29_34, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7211 'dmul' 'tmp_30_34' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1384 <SV = 748> <Delay = 6.50>
ST_1384 : Operation 7212 [1/1] (6.50ns)   --->   "%tmp_31_34 = fptrunc double %tmp_30_34 to float" [combined_hls/top.cpp:69]   --->   Operation 7212 'fptrunc' 'tmp_31_34' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1385 <SV = 749> <Delay = 7.68>
ST_1385 : Operation 7213 [9/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7213 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1386 <SV = 750> <Delay = 7.68>
ST_1386 : Operation 7214 [8/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7214 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1387 <SV = 751> <Delay = 7.68>
ST_1387 : Operation 7215 [7/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7215 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1388 <SV = 752> <Delay = 7.68>
ST_1388 : Operation 7216 [6/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7216 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1389 <SV = 753> <Delay = 7.68>
ST_1389 : Operation 7217 [5/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7217 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1390 <SV = 754> <Delay = 7.68>
ST_1390 : Operation 7218 [4/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7218 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1391 <SV = 755> <Delay = 7.68>
ST_1391 : Operation 7219 [3/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7219 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1392 <SV = 756> <Delay = 7.68>
ST_1392 : Operation 7220 [2/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7220 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1393 <SV = 757> <Delay = 7.68>
ST_1393 : Operation 7221 [1/9] (7.68ns)   --->   "%tmp_32_34 = call float @llvm.exp.f32(float %tmp_31_34)" [combined_hls/top.cpp:69]   --->   Operation 7221 'fexp' 'tmp_32_34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1394 <SV = 758> <Delay = 5.91>
ST_1394 : Operation 7222 [1/1] (0.00ns)   --->   "%l_idx_load_36 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7222 'load' 'l_idx_load_36' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 7223 [1/1] (0.00ns)   --->   "%tmp_33_34 = sext i32 %l_idx_2_33 to i64" [combined_hls/top.cpp:69]   --->   Operation 7223 'sext' 'tmp_33_34' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 7224 [1/1] (0.00ns)   --->   "%result_buf_addr_39 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_34" [combined_hls/top.cpp:69]   --->   Operation 7224 'getelementptr' 'result_buf_addr_39' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 7225 [1/1] (3.25ns)   --->   "store float %tmp_32_34, float* %result_buf_addr_39, align 4" [combined_hls/top.cpp:69]   --->   Operation 7225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1394 : Operation 7226 [1/1] (2.55ns)   --->   "%l_idx_2_34 = add nsw i32 %l_idx_load_36, 36" [combined_hls/top.cpp:70]   --->   Operation 7226 'add' 'l_idx_2_34' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1394 : Operation 7227 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_148)" [combined_hls/top.cpp:72]   --->   Operation 7227 'specregionend' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 7228 [1/1] (0.00ns)   --->   "%tmp_151 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7228 'specregionbegin' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 7229 [1/1] (0.97ns)   --->   "%or_cond38 = or i1 %tmp_16_30, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7229 'or' 'or_cond38' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1394 : Operation 7230 [1/1] (0.00ns)   --->   "br i1 %or_cond38, label %._crit_edge.36.preheader, label %..preheader24.backedge_crit_edge835" [combined_hls/top.cpp:54]   --->   Operation 7230 'br' <Predicate = true> <Delay = 0.00>
ST_1394 : Operation 7231 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_34, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7231 'store' <Predicate = (!or_cond38)> <Delay = 3.36>
ST_1394 : Operation 7232 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7232 'br' <Predicate = (!or_cond38)> <Delay = 0.00>
ST_1394 : Operation 7233 [1/1] (1.76ns)   --->   "br label %._crit_edge.36" [combined_hls/top.cpp:57]   --->   Operation 7233 'br' <Predicate = (or_cond38)> <Delay = 1.76>

State 1395 <SV = 759> <Delay = 2.74>
ST_1395 : Operation 7234 [1/1] (0.00ns)   --->   "%j1_35 = phi i10 [ %j_4_35, %113 ], [ 0, %._crit_edge.36.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7234 'phi' 'j1_35' <Predicate = true> <Delay = 0.00>
ST_1395 : Operation 7235 [1/1] (1.77ns)   --->   "%exitcond5_35 = icmp eq i10 %j1_35, -240" [combined_hls/top.cpp:57]   --->   Operation 7235 'icmp' 'exitcond5_35' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1395 : Operation 7236 [1/1] (0.00ns)   --->   "%empty_225 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7236 'speclooptripcount' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_1395 : Operation 7237 [1/1] (1.73ns)   --->   "%j_4_35 = add i10 %j1_35, 1" [combined_hls/top.cpp:57]   --->   Operation 7237 'add' 'j_4_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1395 : Operation 7238 [1/1] (0.00ns)   --->   "br i1 %exitcond5_35, label %.preheader23.36.preheader, label %113" [combined_hls/top.cpp:57]   --->   Operation 7238 'br' <Predicate = true> <Delay = 0.00>
ST_1395 : Operation 7239 [2/2] (0.00ns)   --->   "%empty_226 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7239 'read' 'empty_226' <Predicate = (!exitcond5_35)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1395 : Operation 7240 [1/1] (0.00ns)   --->   "%tmp_21_35_cast_cast = zext i10 %j1_35 to i14" [combined_hls/top.cpp:60]   --->   Operation 7240 'zext' 'tmp_21_35_cast_cast' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1395 : Operation 7241 [1/1] (1.81ns)   --->   "%tmp_422 = add i14 %tmp_21_35_cast_cast, -4544" [combined_hls/top.cpp:60]   --->   Operation 7241 'add' 'tmp_422' <Predicate = (!exitcond5_35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1396 <SV = 760> <Delay = 3.25>
ST_1396 : Operation 7242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7242 'specloopname' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7243 [1/1] (0.00ns)   --->   "%tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7243 'specregionbegin' 'tmp_153' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7244 'specpipeline' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7245 [1/2] (0.00ns)   --->   "%empty_226 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7245 'read' 'empty_226' <Predicate = (!exitcond5_35)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1396 : Operation 7246 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_136 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_226, 0"   --->   Operation 7246 'extractvalue' 'in_stream_data_V_val_136' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7247 [1/1] (0.00ns)   --->   "%bitcast_35 = bitcast i32 %in_stream_data_V_val_136 to float"   --->   Operation 7247 'bitcast' 'bitcast_35' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7248 [1/1] (0.00ns)   --->   "%tmp_424_cast1 = sext i14 %tmp_422 to i15" [combined_hls/top.cpp:60]   --->   Operation 7248 'sext' 'tmp_424_cast1' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7249 [1/1] (0.00ns)   --->   "%tmp_424_cast = zext i15 %tmp_424_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7249 'zext' 'tmp_424_cast' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7250 [1/1] (0.00ns)   --->   "%input_buf_addr_74 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_424_cast" [combined_hls/top.cpp:60]   --->   Operation 7250 'getelementptr' 'input_buf_addr_74' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7251 [1/1] (3.25ns)   --->   "store float %bitcast_35, float* %input_buf_addr_74, align 4" [combined_hls/top.cpp:60]   --->   Operation 7251 'store' <Predicate = (!exitcond5_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1396 : Operation 7252 [1/1] (0.00ns)   --->   "%empty_227 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_153)" [combined_hls/top.cpp:61]   --->   Operation 7252 'specregionend' 'empty_227' <Predicate = (!exitcond5_35)> <Delay = 0.00>
ST_1396 : Operation 7253 [1/1] (0.00ns)   --->   "br label %._crit_edge.36" [combined_hls/top.cpp:57]   --->   Operation 7253 'br' <Predicate = (!exitcond5_35)> <Delay = 0.00>

State 1397 <SV = 760> <Delay = 1.76>
ST_1397 : Operation 7254 [1/1] (1.76ns)   --->   "br label %.preheader23.36" [combined_hls/top.cpp:64]   --->   Operation 7254 'br' <Predicate = true> <Delay = 1.76>

State 1398 <SV = 761> <Delay = 5.06>
ST_1398 : Operation 7255 [1/1] (0.00ns)   --->   "%q_36 = phi i10 [ %q_1_35, %112 ], [ 0, %.preheader23.36.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7255 'phi' 'q_36' <Predicate = true> <Delay = 0.00>
ST_1398 : Operation 7256 [1/1] (0.00ns)   --->   "%sum_36 = phi float [ %sum_2_35, %112 ], [ 0.000000e+00, %.preheader23.36.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7256 'phi' 'sum_36' <Predicate = true> <Delay = 0.00>
ST_1398 : Operation 7257 [1/1] (1.77ns)   --->   "%tmp_26_35 = icmp eq i10 %q_36, -240" [combined_hls/top.cpp:64]   --->   Operation 7257 'icmp' 'tmp_26_35' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1398 : Operation 7258 [1/1] (0.00ns)   --->   "%empty_223 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7258 'speclooptripcount' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_1398 : Operation 7259 [1/1] (1.73ns)   --->   "%q_1_35 = add i10 %q_36, 1" [combined_hls/top.cpp:64]   --->   Operation 7259 'add' 'q_1_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1398 : Operation 7260 [1/1] (0.00ns)   --->   "br i1 %tmp_26_35, label %111, label %112" [combined_hls/top.cpp:64]   --->   Operation 7260 'br' <Predicate = true> <Delay = 0.00>
ST_1398 : Operation 7261 [1/1] (0.00ns)   --->   "%tmp_34_35 = zext i10 %q_36 to i64" [combined_hls/top.cpp:66]   --->   Operation 7261 'zext' 'tmp_34_35' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1398 : Operation 7262 [1/1] (0.00ns)   --->   "%tmp_34_35_cast_cast = zext i10 %q_36 to i14" [combined_hls/top.cpp:66]   --->   Operation 7262 'zext' 'tmp_34_35_cast_cast' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1398 : Operation 7263 [1/1] (1.81ns)   --->   "%tmp_423 = add i14 %tmp_34_35_cast_cast, -4544" [combined_hls/top.cpp:66]   --->   Operation 7263 'add' 'tmp_423' <Predicate = (!tmp_26_35)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1398 : Operation 7264 [1/1] (0.00ns)   --->   "%tmp_425_cast1 = sext i14 %tmp_423 to i15" [combined_hls/top.cpp:66]   --->   Operation 7264 'sext' 'tmp_425_cast1' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1398 : Operation 7265 [1/1] (0.00ns)   --->   "%tmp_425_cast = zext i15 %tmp_425_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7265 'zext' 'tmp_425_cast' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1398 : Operation 7266 [1/1] (0.00ns)   --->   "%input_buf_addr_75 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_425_cast" [combined_hls/top.cpp:66]   --->   Operation 7266 'getelementptr' 'input_buf_addr_75' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1398 : Operation 7267 [1/1] (0.00ns)   --->   "%index_buf_addr_37 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_35" [combined_hls/top.cpp:66]   --->   Operation 7267 'getelementptr' 'index_buf_addr_37' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1398 : Operation 7268 [2/2] (3.25ns)   --->   "%index_buf_load_36 = load float* %index_buf_addr_37, align 4" [combined_hls/top.cpp:66]   --->   Operation 7268 'load' 'index_buf_load_36' <Predicate = (!tmp_26_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1398 : Operation 7269 [2/2] (3.25ns)   --->   "%input_buf_load_37 = load float* %input_buf_addr_75, align 4" [combined_hls/top.cpp:66]   --->   Operation 7269 'load' 'input_buf_load_37' <Predicate = (!tmp_26_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1399 <SV = 762> <Delay = 3.25>
ST_1399 : Operation 7270 [1/2] (3.25ns)   --->   "%index_buf_load_36 = load float* %index_buf_addr_37, align 4" [combined_hls/top.cpp:66]   --->   Operation 7270 'load' 'index_buf_load_36' <Predicate = (!tmp_26_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1399 : Operation 7271 [1/2] (3.25ns)   --->   "%input_buf_load_37 = load float* %input_buf_addr_75, align 4" [combined_hls/top.cpp:66]   --->   Operation 7271 'load' 'input_buf_load_37' <Predicate = (!tmp_26_35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1400 <SV = 763> <Delay = 7.25>
ST_1400 : Operation 7272 [5/5] (7.25ns)   --->   "%tmp_35_35 = fsub float %index_buf_load_36, %input_buf_load_37" [combined_hls/top.cpp:66]   --->   Operation 7272 'fsub' 'tmp_35_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1401 <SV = 764> <Delay = 7.25>
ST_1401 : Operation 7273 [4/5] (7.25ns)   --->   "%tmp_35_35 = fsub float %index_buf_load_36, %input_buf_load_37" [combined_hls/top.cpp:66]   --->   Operation 7273 'fsub' 'tmp_35_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1402 <SV = 765> <Delay = 7.25>
ST_1402 : Operation 7274 [3/5] (7.25ns)   --->   "%tmp_35_35 = fsub float %index_buf_load_36, %input_buf_load_37" [combined_hls/top.cpp:66]   --->   Operation 7274 'fsub' 'tmp_35_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1403 <SV = 766> <Delay = 7.25>
ST_1403 : Operation 7275 [2/5] (7.25ns)   --->   "%tmp_35_35 = fsub float %index_buf_load_36, %input_buf_load_37" [combined_hls/top.cpp:66]   --->   Operation 7275 'fsub' 'tmp_35_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1404 <SV = 767> <Delay = 7.25>
ST_1404 : Operation 7276 [1/5] (7.25ns)   --->   "%tmp_35_35 = fsub float %index_buf_load_36, %input_buf_load_37" [combined_hls/top.cpp:66]   --->   Operation 7276 'fsub' 'tmp_35_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1405 <SV = 768> <Delay = 5.70>
ST_1405 : Operation 7277 [4/4] (5.70ns)   --->   "%tmp_36_35 = fmul float %tmp_35_35, %tmp_35_35" [combined_hls/top.cpp:67]   --->   Operation 7277 'fmul' 'tmp_36_35' <Predicate = (!tmp_26_35)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1406 <SV = 769> <Delay = 5.70>
ST_1406 : Operation 7278 [3/4] (5.70ns)   --->   "%tmp_36_35 = fmul float %tmp_35_35, %tmp_35_35" [combined_hls/top.cpp:67]   --->   Operation 7278 'fmul' 'tmp_36_35' <Predicate = (!tmp_26_35)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1407 <SV = 770> <Delay = 5.70>
ST_1407 : Operation 7279 [2/4] (5.70ns)   --->   "%tmp_36_35 = fmul float %tmp_35_35, %tmp_35_35" [combined_hls/top.cpp:67]   --->   Operation 7279 'fmul' 'tmp_36_35' <Predicate = (!tmp_26_35)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1408 <SV = 771> <Delay = 5.70>
ST_1408 : Operation 7280 [1/4] (5.70ns)   --->   "%tmp_36_35 = fmul float %tmp_35_35, %tmp_35_35" [combined_hls/top.cpp:67]   --->   Operation 7280 'fmul' 'tmp_36_35' <Predicate = (!tmp_26_35)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1409 <SV = 772> <Delay = 7.25>
ST_1409 : Operation 7281 [5/5] (7.25ns)   --->   "%sum_2_35 = fadd float %sum_36, %tmp_36_35" [combined_hls/top.cpp:67]   --->   Operation 7281 'fadd' 'sum_2_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1410 <SV = 773> <Delay = 7.25>
ST_1410 : Operation 7282 [4/5] (7.25ns)   --->   "%sum_2_35 = fadd float %sum_36, %tmp_36_35" [combined_hls/top.cpp:67]   --->   Operation 7282 'fadd' 'sum_2_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1411 <SV = 774> <Delay = 7.25>
ST_1411 : Operation 7283 [3/5] (7.25ns)   --->   "%sum_2_35 = fadd float %sum_36, %tmp_36_35" [combined_hls/top.cpp:67]   --->   Operation 7283 'fadd' 'sum_2_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1412 <SV = 775> <Delay = 7.25>
ST_1412 : Operation 7284 [2/5] (7.25ns)   --->   "%sum_2_35 = fadd float %sum_36, %tmp_36_35" [combined_hls/top.cpp:67]   --->   Operation 7284 'fadd' 'sum_2_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1413 <SV = 776> <Delay = 7.25>
ST_1413 : Operation 7285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7285 'specloopname' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1413 : Operation 7286 [1/1] (0.00ns)   --->   "%tmp_155 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7286 'specregionbegin' 'tmp_155' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1413 : Operation 7287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7287 'specpipeline' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1413 : Operation 7288 [1/5] (7.25ns)   --->   "%sum_2_35 = fadd float %sum_36, %tmp_36_35" [combined_hls/top.cpp:67]   --->   Operation 7288 'fadd' 'sum_2_35' <Predicate = (!tmp_26_35)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1413 : Operation 7289 [1/1] (0.00ns)   --->   "%empty_224 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_155)" [combined_hls/top.cpp:68]   --->   Operation 7289 'specregionend' 'empty_224' <Predicate = (!tmp_26_35)> <Delay = 0.00>
ST_1413 : Operation 7290 [1/1] (0.00ns)   --->   "br label %.preheader23.36" [combined_hls/top.cpp:64]   --->   Operation 7290 'br' <Predicate = (!tmp_26_35)> <Delay = 0.00>

State 1414 <SV = 762> <Delay = 5.54>
ST_1414 : Operation 7291 [1/1] (5.54ns)   --->   "%tmp_29_35 = fpext float %sum_36 to double" [combined_hls/top.cpp:69]   --->   Operation 7291 'fpext' 'tmp_29_35' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1414 : Operation 7292 [1/1] (0.00ns)   --->   "%tmp_154 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7292 'specregionbegin' 'tmp_154' <Predicate = true> <Delay = 0.00>

State 1415 <SV = 763> <Delay = 7.78>
ST_1415 : Operation 7293 [6/6] (7.78ns)   --->   "%tmp_30_35 = fmul double %tmp_29_35, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7293 'dmul' 'tmp_30_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1416 <SV = 764> <Delay = 7.78>
ST_1416 : Operation 7294 [5/6] (7.78ns)   --->   "%tmp_30_35 = fmul double %tmp_29_35, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7294 'dmul' 'tmp_30_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1417 <SV = 765> <Delay = 7.78>
ST_1417 : Operation 7295 [4/6] (7.78ns)   --->   "%tmp_30_35 = fmul double %tmp_29_35, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7295 'dmul' 'tmp_30_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1418 <SV = 766> <Delay = 7.78>
ST_1418 : Operation 7296 [3/6] (7.78ns)   --->   "%tmp_30_35 = fmul double %tmp_29_35, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7296 'dmul' 'tmp_30_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1419 <SV = 767> <Delay = 7.78>
ST_1419 : Operation 7297 [2/6] (7.78ns)   --->   "%tmp_30_35 = fmul double %tmp_29_35, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7297 'dmul' 'tmp_30_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1420 <SV = 768> <Delay = 7.78>
ST_1420 : Operation 7298 [1/6] (7.78ns)   --->   "%tmp_30_35 = fmul double %tmp_29_35, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7298 'dmul' 'tmp_30_35' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1421 <SV = 769> <Delay = 6.50>
ST_1421 : Operation 7299 [1/1] (6.50ns)   --->   "%tmp_31_35 = fptrunc double %tmp_30_35 to float" [combined_hls/top.cpp:69]   --->   Operation 7299 'fptrunc' 'tmp_31_35' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1422 <SV = 770> <Delay = 7.68>
ST_1422 : Operation 7300 [9/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7300 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1423 <SV = 771> <Delay = 7.68>
ST_1423 : Operation 7301 [8/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7301 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1424 <SV = 772> <Delay = 7.68>
ST_1424 : Operation 7302 [7/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7302 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1425 <SV = 773> <Delay = 7.68>
ST_1425 : Operation 7303 [6/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7303 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1426 <SV = 774> <Delay = 7.68>
ST_1426 : Operation 7304 [5/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7304 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1427 <SV = 775> <Delay = 7.68>
ST_1427 : Operation 7305 [4/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7305 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1428 <SV = 776> <Delay = 7.68>
ST_1428 : Operation 7306 [3/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7306 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1429 <SV = 777> <Delay = 7.68>
ST_1429 : Operation 7307 [2/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7307 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1430 <SV = 778> <Delay = 7.68>
ST_1430 : Operation 7308 [1/9] (7.68ns)   --->   "%tmp_32_35 = call float @llvm.exp.f32(float %tmp_31_35)" [combined_hls/top.cpp:69]   --->   Operation 7308 'fexp' 'tmp_32_35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1431 <SV = 779> <Delay = 5.91>
ST_1431 : Operation 7309 [1/1] (0.00ns)   --->   "%l_idx_load_37 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7309 'load' 'l_idx_load_37' <Predicate = true> <Delay = 0.00>
ST_1431 : Operation 7310 [1/1] (0.00ns)   --->   "%tmp_33_35 = sext i32 %l_idx_2_34 to i64" [combined_hls/top.cpp:69]   --->   Operation 7310 'sext' 'tmp_33_35' <Predicate = true> <Delay = 0.00>
ST_1431 : Operation 7311 [1/1] (0.00ns)   --->   "%result_buf_addr_40 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_35" [combined_hls/top.cpp:69]   --->   Operation 7311 'getelementptr' 'result_buf_addr_40' <Predicate = true> <Delay = 0.00>
ST_1431 : Operation 7312 [1/1] (3.25ns)   --->   "store float %tmp_32_35, float* %result_buf_addr_40, align 4" [combined_hls/top.cpp:69]   --->   Operation 7312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1431 : Operation 7313 [1/1] (2.55ns)   --->   "%l_idx_2_35 = add nsw i32 %l_idx_load_37, 37" [combined_hls/top.cpp:70]   --->   Operation 7313 'add' 'l_idx_2_35' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1431 : Operation 7314 [1/1] (0.00ns)   --->   "%empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_151)" [combined_hls/top.cpp:72]   --->   Operation 7314 'specregionend' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_1431 : Operation 7315 [1/1] (0.97ns)   --->   "%or_cond39 = or i1 %tmp_16_31, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7315 'or' 'or_cond39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1431 : Operation 7316 [1/1] (0.00ns)   --->   "br i1 %or_cond39, label %._crit_edge.37.preheader, label %..preheader24.backedge_crit_edge836" [combined_hls/top.cpp:54]   --->   Operation 7316 'br' <Predicate = true> <Delay = 0.00>
ST_1431 : Operation 7317 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_35, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7317 'store' <Predicate = (!or_cond39)> <Delay = 3.36>
ST_1431 : Operation 7318 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7318 'br' <Predicate = (!or_cond39)> <Delay = 0.00>
ST_1431 : Operation 7319 [1/1] (1.76ns)   --->   "br label %._crit_edge.37" [combined_hls/top.cpp:57]   --->   Operation 7319 'br' <Predicate = (or_cond39)> <Delay = 1.76>

State 1432 <SV = 780> <Delay = 2.74>
ST_1432 : Operation 7320 [1/1] (0.00ns)   --->   "%j1_36 = phi i10 [ %j_4_36, %116 ], [ 0, %._crit_edge.37.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7320 'phi' 'j1_36' <Predicate = true> <Delay = 0.00>
ST_1432 : Operation 7321 [1/1] (1.77ns)   --->   "%exitcond5_36 = icmp eq i10 %j1_36, -240" [combined_hls/top.cpp:57]   --->   Operation 7321 'icmp' 'exitcond5_36' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1432 : Operation 7322 [1/1] (0.00ns)   --->   "%empty_231 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7322 'speclooptripcount' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_1432 : Operation 7323 [1/1] (1.73ns)   --->   "%j_4_36 = add i10 %j1_36, 1" [combined_hls/top.cpp:57]   --->   Operation 7323 'add' 'j_4_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1432 : Operation 7324 [1/1] (0.00ns)   --->   "br i1 %exitcond5_36, label %.preheader23.37.preheader, label %116" [combined_hls/top.cpp:57]   --->   Operation 7324 'br' <Predicate = true> <Delay = 0.00>
ST_1432 : Operation 7325 [2/2] (0.00ns)   --->   "%empty_232 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7325 'read' 'empty_232' <Predicate = (!exitcond5_36)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1432 : Operation 7326 [1/1] (0.00ns)   --->   "%tmp_21_36_cast_cast = zext i10 %j1_36 to i13" [combined_hls/top.cpp:60]   --->   Operation 7326 'zext' 'tmp_21_36_cast_cast' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1432 : Operation 7327 [1/1] (1.67ns)   --->   "%tmp_424 = add i13 %tmp_21_36_cast_cast, -3760" [combined_hls/top.cpp:60]   --->   Operation 7327 'add' 'tmp_424' <Predicate = (!exitcond5_36)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1433 <SV = 781> <Delay = 3.25>
ST_1433 : Operation 7328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7328 'specloopname' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7329 [1/1] (0.00ns)   --->   "%tmp_156 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7329 'specregionbegin' 'tmp_156' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7330 'specpipeline' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7331 [1/2] (0.00ns)   --->   "%empty_232 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7331 'read' 'empty_232' <Predicate = (!exitcond5_36)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1433 : Operation 7332 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_137 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_232, 0"   --->   Operation 7332 'extractvalue' 'in_stream_data_V_val_137' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7333 [1/1] (0.00ns)   --->   "%bitcast_36 = bitcast i32 %in_stream_data_V_val_137 to float"   --->   Operation 7333 'bitcast' 'bitcast_36' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7334 [1/1] (0.00ns)   --->   "%tmp_426_cast1 = sext i13 %tmp_424 to i15" [combined_hls/top.cpp:60]   --->   Operation 7334 'sext' 'tmp_426_cast1' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7335 [1/1] (0.00ns)   --->   "%tmp_426_cast = zext i15 %tmp_426_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7335 'zext' 'tmp_426_cast' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7336 [1/1] (0.00ns)   --->   "%input_buf_addr_76 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_426_cast" [combined_hls/top.cpp:60]   --->   Operation 7336 'getelementptr' 'input_buf_addr_76' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7337 [1/1] (3.25ns)   --->   "store float %bitcast_36, float* %input_buf_addr_76, align 4" [combined_hls/top.cpp:60]   --->   Operation 7337 'store' <Predicate = (!exitcond5_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1433 : Operation 7338 [1/1] (0.00ns)   --->   "%empty_233 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_156)" [combined_hls/top.cpp:61]   --->   Operation 7338 'specregionend' 'empty_233' <Predicate = (!exitcond5_36)> <Delay = 0.00>
ST_1433 : Operation 7339 [1/1] (0.00ns)   --->   "br label %._crit_edge.37" [combined_hls/top.cpp:57]   --->   Operation 7339 'br' <Predicate = (!exitcond5_36)> <Delay = 0.00>

State 1434 <SV = 781> <Delay = 1.76>
ST_1434 : Operation 7340 [1/1] (1.76ns)   --->   "br label %.preheader23.37" [combined_hls/top.cpp:64]   --->   Operation 7340 'br' <Predicate = true> <Delay = 1.76>

State 1435 <SV = 782> <Delay = 4.93>
ST_1435 : Operation 7341 [1/1] (0.00ns)   --->   "%q_37 = phi i10 [ %q_1_36, %115 ], [ 0, %.preheader23.37.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7341 'phi' 'q_37' <Predicate = true> <Delay = 0.00>
ST_1435 : Operation 7342 [1/1] (0.00ns)   --->   "%sum_37 = phi float [ %sum_2_36, %115 ], [ 0.000000e+00, %.preheader23.37.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7342 'phi' 'sum_37' <Predicate = true> <Delay = 0.00>
ST_1435 : Operation 7343 [1/1] (1.77ns)   --->   "%tmp_26_36 = icmp eq i10 %q_37, -240" [combined_hls/top.cpp:64]   --->   Operation 7343 'icmp' 'tmp_26_36' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1435 : Operation 7344 [1/1] (0.00ns)   --->   "%empty_229 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7344 'speclooptripcount' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_1435 : Operation 7345 [1/1] (1.73ns)   --->   "%q_1_36 = add i10 %q_37, 1" [combined_hls/top.cpp:64]   --->   Operation 7345 'add' 'q_1_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1435 : Operation 7346 [1/1] (0.00ns)   --->   "br i1 %tmp_26_36, label %114, label %115" [combined_hls/top.cpp:64]   --->   Operation 7346 'br' <Predicate = true> <Delay = 0.00>
ST_1435 : Operation 7347 [1/1] (0.00ns)   --->   "%tmp_34_36 = zext i10 %q_37 to i64" [combined_hls/top.cpp:66]   --->   Operation 7347 'zext' 'tmp_34_36' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1435 : Operation 7348 [1/1] (0.00ns)   --->   "%tmp_34_36_cast_cast = zext i10 %q_37 to i13" [combined_hls/top.cpp:66]   --->   Operation 7348 'zext' 'tmp_34_36_cast_cast' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1435 : Operation 7349 [1/1] (1.67ns)   --->   "%tmp_425 = add i13 %tmp_34_36_cast_cast, -3760" [combined_hls/top.cpp:66]   --->   Operation 7349 'add' 'tmp_425' <Predicate = (!tmp_26_36)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1435 : Operation 7350 [1/1] (0.00ns)   --->   "%tmp_427_cast1 = sext i13 %tmp_425 to i15" [combined_hls/top.cpp:66]   --->   Operation 7350 'sext' 'tmp_427_cast1' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1435 : Operation 7351 [1/1] (0.00ns)   --->   "%tmp_427_cast = zext i15 %tmp_427_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7351 'zext' 'tmp_427_cast' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1435 : Operation 7352 [1/1] (0.00ns)   --->   "%input_buf_addr_77 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_427_cast" [combined_hls/top.cpp:66]   --->   Operation 7352 'getelementptr' 'input_buf_addr_77' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1435 : Operation 7353 [1/1] (0.00ns)   --->   "%index_buf_addr_38 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_36" [combined_hls/top.cpp:66]   --->   Operation 7353 'getelementptr' 'index_buf_addr_38' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1435 : Operation 7354 [2/2] (3.25ns)   --->   "%index_buf_load_37 = load float* %index_buf_addr_38, align 4" [combined_hls/top.cpp:66]   --->   Operation 7354 'load' 'index_buf_load_37' <Predicate = (!tmp_26_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1435 : Operation 7355 [2/2] (3.25ns)   --->   "%input_buf_load_38 = load float* %input_buf_addr_77, align 4" [combined_hls/top.cpp:66]   --->   Operation 7355 'load' 'input_buf_load_38' <Predicate = (!tmp_26_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1436 <SV = 783> <Delay = 3.25>
ST_1436 : Operation 7356 [1/2] (3.25ns)   --->   "%index_buf_load_37 = load float* %index_buf_addr_38, align 4" [combined_hls/top.cpp:66]   --->   Operation 7356 'load' 'index_buf_load_37' <Predicate = (!tmp_26_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1436 : Operation 7357 [1/2] (3.25ns)   --->   "%input_buf_load_38 = load float* %input_buf_addr_77, align 4" [combined_hls/top.cpp:66]   --->   Operation 7357 'load' 'input_buf_load_38' <Predicate = (!tmp_26_36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1437 <SV = 784> <Delay = 7.25>
ST_1437 : Operation 7358 [5/5] (7.25ns)   --->   "%tmp_35_36 = fsub float %index_buf_load_37, %input_buf_load_38" [combined_hls/top.cpp:66]   --->   Operation 7358 'fsub' 'tmp_35_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1438 <SV = 785> <Delay = 7.25>
ST_1438 : Operation 7359 [4/5] (7.25ns)   --->   "%tmp_35_36 = fsub float %index_buf_load_37, %input_buf_load_38" [combined_hls/top.cpp:66]   --->   Operation 7359 'fsub' 'tmp_35_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1439 <SV = 786> <Delay = 7.25>
ST_1439 : Operation 7360 [3/5] (7.25ns)   --->   "%tmp_35_36 = fsub float %index_buf_load_37, %input_buf_load_38" [combined_hls/top.cpp:66]   --->   Operation 7360 'fsub' 'tmp_35_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1440 <SV = 787> <Delay = 7.25>
ST_1440 : Operation 7361 [2/5] (7.25ns)   --->   "%tmp_35_36 = fsub float %index_buf_load_37, %input_buf_load_38" [combined_hls/top.cpp:66]   --->   Operation 7361 'fsub' 'tmp_35_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1441 <SV = 788> <Delay = 7.25>
ST_1441 : Operation 7362 [1/5] (7.25ns)   --->   "%tmp_35_36 = fsub float %index_buf_load_37, %input_buf_load_38" [combined_hls/top.cpp:66]   --->   Operation 7362 'fsub' 'tmp_35_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1442 <SV = 789> <Delay = 5.70>
ST_1442 : Operation 7363 [4/4] (5.70ns)   --->   "%tmp_36_36 = fmul float %tmp_35_36, %tmp_35_36" [combined_hls/top.cpp:67]   --->   Operation 7363 'fmul' 'tmp_36_36' <Predicate = (!tmp_26_36)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1443 <SV = 790> <Delay = 5.70>
ST_1443 : Operation 7364 [3/4] (5.70ns)   --->   "%tmp_36_36 = fmul float %tmp_35_36, %tmp_35_36" [combined_hls/top.cpp:67]   --->   Operation 7364 'fmul' 'tmp_36_36' <Predicate = (!tmp_26_36)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1444 <SV = 791> <Delay = 5.70>
ST_1444 : Operation 7365 [2/4] (5.70ns)   --->   "%tmp_36_36 = fmul float %tmp_35_36, %tmp_35_36" [combined_hls/top.cpp:67]   --->   Operation 7365 'fmul' 'tmp_36_36' <Predicate = (!tmp_26_36)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1445 <SV = 792> <Delay = 5.70>
ST_1445 : Operation 7366 [1/4] (5.70ns)   --->   "%tmp_36_36 = fmul float %tmp_35_36, %tmp_35_36" [combined_hls/top.cpp:67]   --->   Operation 7366 'fmul' 'tmp_36_36' <Predicate = (!tmp_26_36)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1446 <SV = 793> <Delay = 7.25>
ST_1446 : Operation 7367 [5/5] (7.25ns)   --->   "%sum_2_36 = fadd float %sum_37, %tmp_36_36" [combined_hls/top.cpp:67]   --->   Operation 7367 'fadd' 'sum_2_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1447 <SV = 794> <Delay = 7.25>
ST_1447 : Operation 7368 [4/5] (7.25ns)   --->   "%sum_2_36 = fadd float %sum_37, %tmp_36_36" [combined_hls/top.cpp:67]   --->   Operation 7368 'fadd' 'sum_2_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1448 <SV = 795> <Delay = 7.25>
ST_1448 : Operation 7369 [3/5] (7.25ns)   --->   "%sum_2_36 = fadd float %sum_37, %tmp_36_36" [combined_hls/top.cpp:67]   --->   Operation 7369 'fadd' 'sum_2_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1449 <SV = 796> <Delay = 7.25>
ST_1449 : Operation 7370 [2/5] (7.25ns)   --->   "%sum_2_36 = fadd float %sum_37, %tmp_36_36" [combined_hls/top.cpp:67]   --->   Operation 7370 'fadd' 'sum_2_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1450 <SV = 797> <Delay = 7.25>
ST_1450 : Operation 7371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7371 'specloopname' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1450 : Operation 7372 [1/1] (0.00ns)   --->   "%tmp_158 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7372 'specregionbegin' 'tmp_158' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1450 : Operation 7373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7373 'specpipeline' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1450 : Operation 7374 [1/5] (7.25ns)   --->   "%sum_2_36 = fadd float %sum_37, %tmp_36_36" [combined_hls/top.cpp:67]   --->   Operation 7374 'fadd' 'sum_2_36' <Predicate = (!tmp_26_36)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1450 : Operation 7375 [1/1] (0.00ns)   --->   "%empty_230 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_158)" [combined_hls/top.cpp:68]   --->   Operation 7375 'specregionend' 'empty_230' <Predicate = (!tmp_26_36)> <Delay = 0.00>
ST_1450 : Operation 7376 [1/1] (0.00ns)   --->   "br label %.preheader23.37" [combined_hls/top.cpp:64]   --->   Operation 7376 'br' <Predicate = (!tmp_26_36)> <Delay = 0.00>

State 1451 <SV = 783> <Delay = 5.54>
ST_1451 : Operation 7377 [1/1] (5.54ns)   --->   "%tmp_29_36 = fpext float %sum_37 to double" [combined_hls/top.cpp:69]   --->   Operation 7377 'fpext' 'tmp_29_36' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1452 <SV = 784> <Delay = 7.78>
ST_1452 : Operation 7378 [6/6] (7.78ns)   --->   "%tmp_30_36 = fmul double %tmp_29_36, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7378 'dmul' 'tmp_30_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1453 <SV = 785> <Delay = 7.78>
ST_1453 : Operation 7379 [5/6] (7.78ns)   --->   "%tmp_30_36 = fmul double %tmp_29_36, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7379 'dmul' 'tmp_30_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1454 <SV = 786> <Delay = 7.78>
ST_1454 : Operation 7380 [4/6] (7.78ns)   --->   "%tmp_30_36 = fmul double %tmp_29_36, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7380 'dmul' 'tmp_30_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1455 <SV = 787> <Delay = 7.78>
ST_1455 : Operation 7381 [3/6] (7.78ns)   --->   "%tmp_30_36 = fmul double %tmp_29_36, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7381 'dmul' 'tmp_30_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1456 <SV = 788> <Delay = 7.78>
ST_1456 : Operation 7382 [2/6] (7.78ns)   --->   "%tmp_30_36 = fmul double %tmp_29_36, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7382 'dmul' 'tmp_30_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1457 <SV = 789> <Delay = 7.78>
ST_1457 : Operation 7383 [1/6] (7.78ns)   --->   "%tmp_30_36 = fmul double %tmp_29_36, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7383 'dmul' 'tmp_30_36' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1458 <SV = 790> <Delay = 6.50>
ST_1458 : Operation 7384 [1/1] (6.50ns)   --->   "%tmp_31_36 = fptrunc double %tmp_30_36 to float" [combined_hls/top.cpp:69]   --->   Operation 7384 'fptrunc' 'tmp_31_36' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1459 <SV = 791> <Delay = 7.68>
ST_1459 : Operation 7385 [9/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7385 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1460 <SV = 792> <Delay = 7.68>
ST_1460 : Operation 7386 [8/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7386 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1461 <SV = 793> <Delay = 7.68>
ST_1461 : Operation 7387 [7/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7387 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1462 <SV = 794> <Delay = 7.68>
ST_1462 : Operation 7388 [6/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7388 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1463 <SV = 795> <Delay = 7.68>
ST_1463 : Operation 7389 [5/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7389 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1464 <SV = 796> <Delay = 7.68>
ST_1464 : Operation 7390 [4/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7390 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1465 <SV = 797> <Delay = 7.68>
ST_1465 : Operation 7391 [3/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7391 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1466 <SV = 798> <Delay = 7.68>
ST_1466 : Operation 7392 [2/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7392 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1467 <SV = 799> <Delay = 7.68>
ST_1467 : Operation 7393 [1/9] (7.68ns)   --->   "%tmp_32_36 = call float @llvm.exp.f32(float %tmp_31_36)" [combined_hls/top.cpp:69]   --->   Operation 7393 'fexp' 'tmp_32_36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1468 <SV = 800> <Delay = 5.91>
ST_1468 : Operation 7394 [1/1] (0.00ns)   --->   "%l_idx_load_38 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7394 'load' 'l_idx_load_38' <Predicate = true> <Delay = 0.00>
ST_1468 : Operation 7395 [1/1] (0.00ns)   --->   "%tmp_33_36 = sext i32 %l_idx_2_35 to i64" [combined_hls/top.cpp:69]   --->   Operation 7395 'sext' 'tmp_33_36' <Predicate = true> <Delay = 0.00>
ST_1468 : Operation 7396 [1/1] (0.00ns)   --->   "%result_buf_addr_41 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_36" [combined_hls/top.cpp:69]   --->   Operation 7396 'getelementptr' 'result_buf_addr_41' <Predicate = true> <Delay = 0.00>
ST_1468 : Operation 7397 [1/1] (3.25ns)   --->   "store float %tmp_32_36, float* %result_buf_addr_41, align 4" [combined_hls/top.cpp:69]   --->   Operation 7397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1468 : Operation 7398 [1/1] (2.55ns)   --->   "%l_idx_2_36 = add nsw i32 %l_idx_load_38, 38" [combined_hls/top.cpp:70]   --->   Operation 7398 'add' 'l_idx_2_36' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1468 : Operation 7399 [1/1] (0.00ns)   --->   "%empty_228 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_154)" [combined_hls/top.cpp:72]   --->   Operation 7399 'specregionend' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_1468 : Operation 7400 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7400 'specregionbegin' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_1468 : Operation 7401 [1/1] (0.97ns)   --->   "%or_cond40 = or i1 %tmp_16_32, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7401 'or' 'or_cond40' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1468 : Operation 7402 [1/1] (0.00ns)   --->   "br i1 %or_cond40, label %._crit_edge.38.preheader, label %..preheader24.backedge_crit_edge837" [combined_hls/top.cpp:54]   --->   Operation 7402 'br' <Predicate = true> <Delay = 0.00>
ST_1468 : Operation 7403 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_36, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7403 'store' <Predicate = (!or_cond40)> <Delay = 3.36>
ST_1468 : Operation 7404 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7404 'br' <Predicate = (!or_cond40)> <Delay = 0.00>
ST_1468 : Operation 7405 [1/1] (1.76ns)   --->   "br label %._crit_edge.38" [combined_hls/top.cpp:57]   --->   Operation 7405 'br' <Predicate = (or_cond40)> <Delay = 1.76>

State 1469 <SV = 801> <Delay = 2.74>
ST_1469 : Operation 7406 [1/1] (0.00ns)   --->   "%j1_37 = phi i10 [ %j_4_37, %119 ], [ 0, %._crit_edge.38.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7406 'phi' 'j1_37' <Predicate = true> <Delay = 0.00>
ST_1469 : Operation 7407 [1/1] (1.77ns)   --->   "%exitcond5_37 = icmp eq i10 %j1_37, -240" [combined_hls/top.cpp:57]   --->   Operation 7407 'icmp' 'exitcond5_37' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1469 : Operation 7408 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7408 'speclooptripcount' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_1469 : Operation 7409 [1/1] (1.73ns)   --->   "%j_4_37 = add i10 %j1_37, 1" [combined_hls/top.cpp:57]   --->   Operation 7409 'add' 'j_4_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1469 : Operation 7410 [1/1] (0.00ns)   --->   "br i1 %exitcond5_37, label %.preheader23.38.preheader, label %119" [combined_hls/top.cpp:57]   --->   Operation 7410 'br' <Predicate = true> <Delay = 0.00>
ST_1469 : Operation 7411 [2/2] (0.00ns)   --->   "%empty_238 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7411 'read' 'empty_238' <Predicate = (!exitcond5_37)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1469 : Operation 7412 [1/1] (0.00ns)   --->   "%tmp_21_37_cast_cast = zext i10 %j1_37 to i13" [combined_hls/top.cpp:60]   --->   Operation 7412 'zext' 'tmp_21_37_cast_cast' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1469 : Operation 7413 [1/1] (1.67ns)   --->   "%tmp_426 = add i13 %tmp_21_37_cast_cast, -2976" [combined_hls/top.cpp:60]   --->   Operation 7413 'add' 'tmp_426' <Predicate = (!exitcond5_37)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1470 <SV = 802> <Delay = 3.25>
ST_1470 : Operation 7414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7414 'specloopname' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7415 [1/1] (0.00ns)   --->   "%tmp_159 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7415 'specregionbegin' 'tmp_159' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7416 'specpipeline' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7417 [1/2] (0.00ns)   --->   "%empty_238 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7417 'read' 'empty_238' <Predicate = (!exitcond5_37)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1470 : Operation 7418 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_138 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_238, 0"   --->   Operation 7418 'extractvalue' 'in_stream_data_V_val_138' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7419 [1/1] (0.00ns)   --->   "%bitcast_37 = bitcast i32 %in_stream_data_V_val_138 to float"   --->   Operation 7419 'bitcast' 'bitcast_37' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7420 [1/1] (0.00ns)   --->   "%tmp_428_cast1 = sext i13 %tmp_426 to i15" [combined_hls/top.cpp:60]   --->   Operation 7420 'sext' 'tmp_428_cast1' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7421 [1/1] (0.00ns)   --->   "%tmp_428_cast = zext i15 %tmp_428_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7421 'zext' 'tmp_428_cast' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7422 [1/1] (0.00ns)   --->   "%input_buf_addr_78 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_428_cast" [combined_hls/top.cpp:60]   --->   Operation 7422 'getelementptr' 'input_buf_addr_78' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7423 [1/1] (3.25ns)   --->   "store float %bitcast_37, float* %input_buf_addr_78, align 4" [combined_hls/top.cpp:60]   --->   Operation 7423 'store' <Predicate = (!exitcond5_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1470 : Operation 7424 [1/1] (0.00ns)   --->   "%empty_239 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_159)" [combined_hls/top.cpp:61]   --->   Operation 7424 'specregionend' 'empty_239' <Predicate = (!exitcond5_37)> <Delay = 0.00>
ST_1470 : Operation 7425 [1/1] (0.00ns)   --->   "br label %._crit_edge.38" [combined_hls/top.cpp:57]   --->   Operation 7425 'br' <Predicate = (!exitcond5_37)> <Delay = 0.00>

State 1471 <SV = 802> <Delay = 1.76>
ST_1471 : Operation 7426 [1/1] (1.76ns)   --->   "br label %.preheader23.38" [combined_hls/top.cpp:64]   --->   Operation 7426 'br' <Predicate = true> <Delay = 1.76>

State 1472 <SV = 803> <Delay = 4.93>
ST_1472 : Operation 7427 [1/1] (0.00ns)   --->   "%q_38 = phi i10 [ %q_1_37, %118 ], [ 0, %.preheader23.38.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7427 'phi' 'q_38' <Predicate = true> <Delay = 0.00>
ST_1472 : Operation 7428 [1/1] (0.00ns)   --->   "%sum_38 = phi float [ %sum_2_37, %118 ], [ 0.000000e+00, %.preheader23.38.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7428 'phi' 'sum_38' <Predicate = true> <Delay = 0.00>
ST_1472 : Operation 7429 [1/1] (1.77ns)   --->   "%tmp_26_37 = icmp eq i10 %q_38, -240" [combined_hls/top.cpp:64]   --->   Operation 7429 'icmp' 'tmp_26_37' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1472 : Operation 7430 [1/1] (0.00ns)   --->   "%empty_235 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7430 'speclooptripcount' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_1472 : Operation 7431 [1/1] (1.73ns)   --->   "%q_1_37 = add i10 %q_38, 1" [combined_hls/top.cpp:64]   --->   Operation 7431 'add' 'q_1_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1472 : Operation 7432 [1/1] (0.00ns)   --->   "br i1 %tmp_26_37, label %117, label %118" [combined_hls/top.cpp:64]   --->   Operation 7432 'br' <Predicate = true> <Delay = 0.00>
ST_1472 : Operation 7433 [1/1] (0.00ns)   --->   "%tmp_34_37 = zext i10 %q_38 to i64" [combined_hls/top.cpp:66]   --->   Operation 7433 'zext' 'tmp_34_37' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1472 : Operation 7434 [1/1] (0.00ns)   --->   "%tmp_34_37_cast_cast = zext i10 %q_38 to i13" [combined_hls/top.cpp:66]   --->   Operation 7434 'zext' 'tmp_34_37_cast_cast' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1472 : Operation 7435 [1/1] (1.67ns)   --->   "%tmp_427 = add i13 %tmp_34_37_cast_cast, -2976" [combined_hls/top.cpp:66]   --->   Operation 7435 'add' 'tmp_427' <Predicate = (!tmp_26_37)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1472 : Operation 7436 [1/1] (0.00ns)   --->   "%tmp_429_cast1 = sext i13 %tmp_427 to i15" [combined_hls/top.cpp:66]   --->   Operation 7436 'sext' 'tmp_429_cast1' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1472 : Operation 7437 [1/1] (0.00ns)   --->   "%tmp_429_cast = zext i15 %tmp_429_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7437 'zext' 'tmp_429_cast' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1472 : Operation 7438 [1/1] (0.00ns)   --->   "%input_buf_addr_79 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_429_cast" [combined_hls/top.cpp:66]   --->   Operation 7438 'getelementptr' 'input_buf_addr_79' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1472 : Operation 7439 [1/1] (0.00ns)   --->   "%index_buf_addr_39 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_37" [combined_hls/top.cpp:66]   --->   Operation 7439 'getelementptr' 'index_buf_addr_39' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1472 : Operation 7440 [2/2] (3.25ns)   --->   "%index_buf_load_38 = load float* %index_buf_addr_39, align 4" [combined_hls/top.cpp:66]   --->   Operation 7440 'load' 'index_buf_load_38' <Predicate = (!tmp_26_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1472 : Operation 7441 [2/2] (3.25ns)   --->   "%input_buf_load_39 = load float* %input_buf_addr_79, align 4" [combined_hls/top.cpp:66]   --->   Operation 7441 'load' 'input_buf_load_39' <Predicate = (!tmp_26_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1473 <SV = 804> <Delay = 3.25>
ST_1473 : Operation 7442 [1/2] (3.25ns)   --->   "%index_buf_load_38 = load float* %index_buf_addr_39, align 4" [combined_hls/top.cpp:66]   --->   Operation 7442 'load' 'index_buf_load_38' <Predicate = (!tmp_26_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1473 : Operation 7443 [1/2] (3.25ns)   --->   "%input_buf_load_39 = load float* %input_buf_addr_79, align 4" [combined_hls/top.cpp:66]   --->   Operation 7443 'load' 'input_buf_load_39' <Predicate = (!tmp_26_37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1474 <SV = 805> <Delay = 7.25>
ST_1474 : Operation 7444 [5/5] (7.25ns)   --->   "%tmp_35_37 = fsub float %index_buf_load_38, %input_buf_load_39" [combined_hls/top.cpp:66]   --->   Operation 7444 'fsub' 'tmp_35_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1475 <SV = 806> <Delay = 7.25>
ST_1475 : Operation 7445 [4/5] (7.25ns)   --->   "%tmp_35_37 = fsub float %index_buf_load_38, %input_buf_load_39" [combined_hls/top.cpp:66]   --->   Operation 7445 'fsub' 'tmp_35_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1476 <SV = 807> <Delay = 7.25>
ST_1476 : Operation 7446 [3/5] (7.25ns)   --->   "%tmp_35_37 = fsub float %index_buf_load_38, %input_buf_load_39" [combined_hls/top.cpp:66]   --->   Operation 7446 'fsub' 'tmp_35_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1477 <SV = 808> <Delay = 7.25>
ST_1477 : Operation 7447 [2/5] (7.25ns)   --->   "%tmp_35_37 = fsub float %index_buf_load_38, %input_buf_load_39" [combined_hls/top.cpp:66]   --->   Operation 7447 'fsub' 'tmp_35_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1478 <SV = 809> <Delay = 7.25>
ST_1478 : Operation 7448 [1/5] (7.25ns)   --->   "%tmp_35_37 = fsub float %index_buf_load_38, %input_buf_load_39" [combined_hls/top.cpp:66]   --->   Operation 7448 'fsub' 'tmp_35_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1479 <SV = 810> <Delay = 5.70>
ST_1479 : Operation 7449 [4/4] (5.70ns)   --->   "%tmp_36_37 = fmul float %tmp_35_37, %tmp_35_37" [combined_hls/top.cpp:67]   --->   Operation 7449 'fmul' 'tmp_36_37' <Predicate = (!tmp_26_37)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1480 <SV = 811> <Delay = 5.70>
ST_1480 : Operation 7450 [3/4] (5.70ns)   --->   "%tmp_36_37 = fmul float %tmp_35_37, %tmp_35_37" [combined_hls/top.cpp:67]   --->   Operation 7450 'fmul' 'tmp_36_37' <Predicate = (!tmp_26_37)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1481 <SV = 812> <Delay = 5.70>
ST_1481 : Operation 7451 [2/4] (5.70ns)   --->   "%tmp_36_37 = fmul float %tmp_35_37, %tmp_35_37" [combined_hls/top.cpp:67]   --->   Operation 7451 'fmul' 'tmp_36_37' <Predicate = (!tmp_26_37)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1482 <SV = 813> <Delay = 5.70>
ST_1482 : Operation 7452 [1/4] (5.70ns)   --->   "%tmp_36_37 = fmul float %tmp_35_37, %tmp_35_37" [combined_hls/top.cpp:67]   --->   Operation 7452 'fmul' 'tmp_36_37' <Predicate = (!tmp_26_37)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1483 <SV = 814> <Delay = 7.25>
ST_1483 : Operation 7453 [5/5] (7.25ns)   --->   "%sum_2_37 = fadd float %sum_38, %tmp_36_37" [combined_hls/top.cpp:67]   --->   Operation 7453 'fadd' 'sum_2_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1484 <SV = 815> <Delay = 7.25>
ST_1484 : Operation 7454 [4/5] (7.25ns)   --->   "%sum_2_37 = fadd float %sum_38, %tmp_36_37" [combined_hls/top.cpp:67]   --->   Operation 7454 'fadd' 'sum_2_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1485 <SV = 816> <Delay = 7.25>
ST_1485 : Operation 7455 [3/5] (7.25ns)   --->   "%sum_2_37 = fadd float %sum_38, %tmp_36_37" [combined_hls/top.cpp:67]   --->   Operation 7455 'fadd' 'sum_2_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1486 <SV = 817> <Delay = 7.25>
ST_1486 : Operation 7456 [2/5] (7.25ns)   --->   "%sum_2_37 = fadd float %sum_38, %tmp_36_37" [combined_hls/top.cpp:67]   --->   Operation 7456 'fadd' 'sum_2_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1487 <SV = 818> <Delay = 7.25>
ST_1487 : Operation 7457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7457 'specloopname' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1487 : Operation 7458 [1/1] (0.00ns)   --->   "%tmp_161 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7458 'specregionbegin' 'tmp_161' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1487 : Operation 7459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7459 'specpipeline' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1487 : Operation 7460 [1/5] (7.25ns)   --->   "%sum_2_37 = fadd float %sum_38, %tmp_36_37" [combined_hls/top.cpp:67]   --->   Operation 7460 'fadd' 'sum_2_37' <Predicate = (!tmp_26_37)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1487 : Operation 7461 [1/1] (0.00ns)   --->   "%empty_236 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_161)" [combined_hls/top.cpp:68]   --->   Operation 7461 'specregionend' 'empty_236' <Predicate = (!tmp_26_37)> <Delay = 0.00>
ST_1487 : Operation 7462 [1/1] (0.00ns)   --->   "br label %.preheader23.38" [combined_hls/top.cpp:64]   --->   Operation 7462 'br' <Predicate = (!tmp_26_37)> <Delay = 0.00>

State 1488 <SV = 804> <Delay = 5.54>
ST_1488 : Operation 7463 [1/1] (5.54ns)   --->   "%tmp_29_37 = fpext float %sum_38 to double" [combined_hls/top.cpp:69]   --->   Operation 7463 'fpext' 'tmp_29_37' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1488 : Operation 7464 [1/1] (0.00ns)   --->   "%tmp_160 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7464 'specregionbegin' 'tmp_160' <Predicate = true> <Delay = 0.00>

State 1489 <SV = 805> <Delay = 7.78>
ST_1489 : Operation 7465 [6/6] (7.78ns)   --->   "%tmp_30_37 = fmul double %tmp_29_37, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7465 'dmul' 'tmp_30_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1490 <SV = 806> <Delay = 7.78>
ST_1490 : Operation 7466 [5/6] (7.78ns)   --->   "%tmp_30_37 = fmul double %tmp_29_37, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7466 'dmul' 'tmp_30_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1491 <SV = 807> <Delay = 7.78>
ST_1491 : Operation 7467 [4/6] (7.78ns)   --->   "%tmp_30_37 = fmul double %tmp_29_37, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7467 'dmul' 'tmp_30_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1492 <SV = 808> <Delay = 7.78>
ST_1492 : Operation 7468 [3/6] (7.78ns)   --->   "%tmp_30_37 = fmul double %tmp_29_37, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7468 'dmul' 'tmp_30_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1493 <SV = 809> <Delay = 7.78>
ST_1493 : Operation 7469 [2/6] (7.78ns)   --->   "%tmp_30_37 = fmul double %tmp_29_37, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7469 'dmul' 'tmp_30_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1494 <SV = 810> <Delay = 7.78>
ST_1494 : Operation 7470 [1/6] (7.78ns)   --->   "%tmp_30_37 = fmul double %tmp_29_37, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7470 'dmul' 'tmp_30_37' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1495 <SV = 811> <Delay = 6.50>
ST_1495 : Operation 7471 [1/1] (6.50ns)   --->   "%tmp_31_37 = fptrunc double %tmp_30_37 to float" [combined_hls/top.cpp:69]   --->   Operation 7471 'fptrunc' 'tmp_31_37' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1496 <SV = 812> <Delay = 7.68>
ST_1496 : Operation 7472 [9/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7472 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1497 <SV = 813> <Delay = 7.68>
ST_1497 : Operation 7473 [8/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7473 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1498 <SV = 814> <Delay = 7.68>
ST_1498 : Operation 7474 [7/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7474 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1499 <SV = 815> <Delay = 7.68>
ST_1499 : Operation 7475 [6/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7475 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1500 <SV = 816> <Delay = 7.68>
ST_1500 : Operation 7476 [5/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7476 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1501 <SV = 817> <Delay = 7.68>
ST_1501 : Operation 7477 [4/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7477 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1502 <SV = 818> <Delay = 7.68>
ST_1502 : Operation 7478 [3/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7478 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1503 <SV = 819> <Delay = 7.68>
ST_1503 : Operation 7479 [2/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7479 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1504 <SV = 820> <Delay = 7.68>
ST_1504 : Operation 7480 [1/9] (7.68ns)   --->   "%tmp_32_37 = call float @llvm.exp.f32(float %tmp_31_37)" [combined_hls/top.cpp:69]   --->   Operation 7480 'fexp' 'tmp_32_37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1505 <SV = 821> <Delay = 5.91>
ST_1505 : Operation 7481 [1/1] (0.00ns)   --->   "%l_idx_load_39 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7481 'load' 'l_idx_load_39' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 7482 [1/1] (0.00ns)   --->   "%tmp_33_37 = sext i32 %l_idx_2_36 to i64" [combined_hls/top.cpp:69]   --->   Operation 7482 'sext' 'tmp_33_37' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 7483 [1/1] (0.00ns)   --->   "%result_buf_addr_42 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_37" [combined_hls/top.cpp:69]   --->   Operation 7483 'getelementptr' 'result_buf_addr_42' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 7484 [1/1] (3.25ns)   --->   "store float %tmp_32_37, float* %result_buf_addr_42, align 4" [combined_hls/top.cpp:69]   --->   Operation 7484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1505 : Operation 7485 [1/1] (2.55ns)   --->   "%l_idx_2_37 = add nsw i32 %l_idx_load_39, 39" [combined_hls/top.cpp:70]   --->   Operation 7485 'add' 'l_idx_2_37' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1505 : Operation 7486 [1/1] (0.00ns)   --->   "%empty_234 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_157)" [combined_hls/top.cpp:72]   --->   Operation 7486 'specregionend' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 7487 [1/1] (0.97ns)   --->   "%or_cond41 = or i1 %tmp_16_33, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7487 'or' 'or_cond41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1505 : Operation 7488 [1/1] (0.00ns)   --->   "br i1 %or_cond41, label %._crit_edge.39.preheader, label %..preheader24.backedge_crit_edge838" [combined_hls/top.cpp:54]   --->   Operation 7488 'br' <Predicate = true> <Delay = 0.00>
ST_1505 : Operation 7489 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_37, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7489 'store' <Predicate = (!or_cond41)> <Delay = 3.36>
ST_1505 : Operation 7490 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7490 'br' <Predicate = (!or_cond41)> <Delay = 0.00>
ST_1505 : Operation 7491 [1/1] (1.76ns)   --->   "br label %._crit_edge.39" [combined_hls/top.cpp:57]   --->   Operation 7491 'br' <Predicate = (or_cond41)> <Delay = 1.76>

State 1506 <SV = 822> <Delay = 2.74>
ST_1506 : Operation 7492 [1/1] (0.00ns)   --->   "%j1_38 = phi i10 [ %j_4_38, %122 ], [ 0, %._crit_edge.39.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7492 'phi' 'j1_38' <Predicate = true> <Delay = 0.00>
ST_1506 : Operation 7493 [1/1] (1.77ns)   --->   "%exitcond5_38 = icmp eq i10 %j1_38, -240" [combined_hls/top.cpp:57]   --->   Operation 7493 'icmp' 'exitcond5_38' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1506 : Operation 7494 [1/1] (0.00ns)   --->   "%empty_243 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7494 'speclooptripcount' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_1506 : Operation 7495 [1/1] (1.73ns)   --->   "%j_4_38 = add i10 %j1_38, 1" [combined_hls/top.cpp:57]   --->   Operation 7495 'add' 'j_4_38' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1506 : Operation 7496 [1/1] (0.00ns)   --->   "br i1 %exitcond5_38, label %.preheader23.39.preheader, label %122" [combined_hls/top.cpp:57]   --->   Operation 7496 'br' <Predicate = true> <Delay = 0.00>
ST_1506 : Operation 7497 [2/2] (0.00ns)   --->   "%empty_244 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7497 'read' 'empty_244' <Predicate = (!exitcond5_38)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1506 : Operation 7498 [1/1] (0.00ns)   --->   "%tmp_21_38_cast_cast = zext i10 %j1_38 to i13" [combined_hls/top.cpp:60]   --->   Operation 7498 'zext' 'tmp_21_38_cast_cast' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1506 : Operation 7499 [1/1] (1.67ns)   --->   "%tmp_428 = add i13 %tmp_21_38_cast_cast, -2192" [combined_hls/top.cpp:60]   --->   Operation 7499 'add' 'tmp_428' <Predicate = (!exitcond5_38)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1507 <SV = 823> <Delay = 3.25>
ST_1507 : Operation 7500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7500 'specloopname' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7501 [1/1] (0.00ns)   --->   "%tmp_162 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7501 'specregionbegin' 'tmp_162' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7502 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7502 'specpipeline' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7503 [1/2] (0.00ns)   --->   "%empty_244 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7503 'read' 'empty_244' <Predicate = (!exitcond5_38)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1507 : Operation 7504 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_139 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_244, 0"   --->   Operation 7504 'extractvalue' 'in_stream_data_V_val_139' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7505 [1/1] (0.00ns)   --->   "%bitcast_38 = bitcast i32 %in_stream_data_V_val_139 to float"   --->   Operation 7505 'bitcast' 'bitcast_38' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7506 [1/1] (0.00ns)   --->   "%tmp_430_cast1 = sext i13 %tmp_428 to i15" [combined_hls/top.cpp:60]   --->   Operation 7506 'sext' 'tmp_430_cast1' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7507 [1/1] (0.00ns)   --->   "%tmp_430_cast = zext i15 %tmp_430_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7507 'zext' 'tmp_430_cast' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7508 [1/1] (0.00ns)   --->   "%input_buf_addr_80 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_430_cast" [combined_hls/top.cpp:60]   --->   Operation 7508 'getelementptr' 'input_buf_addr_80' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7509 [1/1] (3.25ns)   --->   "store float %bitcast_38, float* %input_buf_addr_80, align 4" [combined_hls/top.cpp:60]   --->   Operation 7509 'store' <Predicate = (!exitcond5_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1507 : Operation 7510 [1/1] (0.00ns)   --->   "%empty_245 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_162)" [combined_hls/top.cpp:61]   --->   Operation 7510 'specregionend' 'empty_245' <Predicate = (!exitcond5_38)> <Delay = 0.00>
ST_1507 : Operation 7511 [1/1] (0.00ns)   --->   "br label %._crit_edge.39" [combined_hls/top.cpp:57]   --->   Operation 7511 'br' <Predicate = (!exitcond5_38)> <Delay = 0.00>

State 1508 <SV = 823> <Delay = 1.76>
ST_1508 : Operation 7512 [1/1] (1.76ns)   --->   "br label %.preheader23.39" [combined_hls/top.cpp:64]   --->   Operation 7512 'br' <Predicate = true> <Delay = 1.76>

State 1509 <SV = 824> <Delay = 4.93>
ST_1509 : Operation 7513 [1/1] (0.00ns)   --->   "%q_39 = phi i10 [ %q_1_38, %121 ], [ 0, %.preheader23.39.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7513 'phi' 'q_39' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 7514 [1/1] (0.00ns)   --->   "%sum_39 = phi float [ %sum_2_38, %121 ], [ 0.000000e+00, %.preheader23.39.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7514 'phi' 'sum_39' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 7515 [1/1] (1.77ns)   --->   "%tmp_26_38 = icmp eq i10 %q_39, -240" [combined_hls/top.cpp:64]   --->   Operation 7515 'icmp' 'tmp_26_38' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1509 : Operation 7516 [1/1] (0.00ns)   --->   "%empty_241 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7516 'speclooptripcount' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 7517 [1/1] (1.73ns)   --->   "%q_1_38 = add i10 %q_39, 1" [combined_hls/top.cpp:64]   --->   Operation 7517 'add' 'q_1_38' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1509 : Operation 7518 [1/1] (0.00ns)   --->   "br i1 %tmp_26_38, label %120, label %121" [combined_hls/top.cpp:64]   --->   Operation 7518 'br' <Predicate = true> <Delay = 0.00>
ST_1509 : Operation 7519 [1/1] (0.00ns)   --->   "%tmp_34_38 = zext i10 %q_39 to i64" [combined_hls/top.cpp:66]   --->   Operation 7519 'zext' 'tmp_34_38' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1509 : Operation 7520 [1/1] (0.00ns)   --->   "%tmp_34_38_cast_cast = zext i10 %q_39 to i13" [combined_hls/top.cpp:66]   --->   Operation 7520 'zext' 'tmp_34_38_cast_cast' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1509 : Operation 7521 [1/1] (1.67ns)   --->   "%tmp_429 = add i13 %tmp_34_38_cast_cast, -2192" [combined_hls/top.cpp:66]   --->   Operation 7521 'add' 'tmp_429' <Predicate = (!tmp_26_38)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1509 : Operation 7522 [1/1] (0.00ns)   --->   "%tmp_431_cast1 = sext i13 %tmp_429 to i15" [combined_hls/top.cpp:66]   --->   Operation 7522 'sext' 'tmp_431_cast1' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1509 : Operation 7523 [1/1] (0.00ns)   --->   "%tmp_431_cast = zext i15 %tmp_431_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7523 'zext' 'tmp_431_cast' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1509 : Operation 7524 [1/1] (0.00ns)   --->   "%input_buf_addr_81 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_431_cast" [combined_hls/top.cpp:66]   --->   Operation 7524 'getelementptr' 'input_buf_addr_81' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1509 : Operation 7525 [1/1] (0.00ns)   --->   "%index_buf_addr_40 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_38" [combined_hls/top.cpp:66]   --->   Operation 7525 'getelementptr' 'index_buf_addr_40' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1509 : Operation 7526 [2/2] (3.25ns)   --->   "%index_buf_load_39 = load float* %index_buf_addr_40, align 4" [combined_hls/top.cpp:66]   --->   Operation 7526 'load' 'index_buf_load_39' <Predicate = (!tmp_26_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1509 : Operation 7527 [2/2] (3.25ns)   --->   "%input_buf_load_40 = load float* %input_buf_addr_81, align 4" [combined_hls/top.cpp:66]   --->   Operation 7527 'load' 'input_buf_load_40' <Predicate = (!tmp_26_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1510 <SV = 825> <Delay = 3.25>
ST_1510 : Operation 7528 [1/2] (3.25ns)   --->   "%index_buf_load_39 = load float* %index_buf_addr_40, align 4" [combined_hls/top.cpp:66]   --->   Operation 7528 'load' 'index_buf_load_39' <Predicate = (!tmp_26_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1510 : Operation 7529 [1/2] (3.25ns)   --->   "%input_buf_load_40 = load float* %input_buf_addr_81, align 4" [combined_hls/top.cpp:66]   --->   Operation 7529 'load' 'input_buf_load_40' <Predicate = (!tmp_26_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1511 <SV = 826> <Delay = 7.25>
ST_1511 : Operation 7530 [5/5] (7.25ns)   --->   "%tmp_35_38 = fsub float %index_buf_load_39, %input_buf_load_40" [combined_hls/top.cpp:66]   --->   Operation 7530 'fsub' 'tmp_35_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1512 <SV = 827> <Delay = 7.25>
ST_1512 : Operation 7531 [4/5] (7.25ns)   --->   "%tmp_35_38 = fsub float %index_buf_load_39, %input_buf_load_40" [combined_hls/top.cpp:66]   --->   Operation 7531 'fsub' 'tmp_35_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1513 <SV = 828> <Delay = 7.25>
ST_1513 : Operation 7532 [3/5] (7.25ns)   --->   "%tmp_35_38 = fsub float %index_buf_load_39, %input_buf_load_40" [combined_hls/top.cpp:66]   --->   Operation 7532 'fsub' 'tmp_35_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1514 <SV = 829> <Delay = 7.25>
ST_1514 : Operation 7533 [2/5] (7.25ns)   --->   "%tmp_35_38 = fsub float %index_buf_load_39, %input_buf_load_40" [combined_hls/top.cpp:66]   --->   Operation 7533 'fsub' 'tmp_35_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1515 <SV = 830> <Delay = 7.25>
ST_1515 : Operation 7534 [1/5] (7.25ns)   --->   "%tmp_35_38 = fsub float %index_buf_load_39, %input_buf_load_40" [combined_hls/top.cpp:66]   --->   Operation 7534 'fsub' 'tmp_35_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1516 <SV = 831> <Delay = 5.70>
ST_1516 : Operation 7535 [4/4] (5.70ns)   --->   "%tmp_36_38 = fmul float %tmp_35_38, %tmp_35_38" [combined_hls/top.cpp:67]   --->   Operation 7535 'fmul' 'tmp_36_38' <Predicate = (!tmp_26_38)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1517 <SV = 832> <Delay = 5.70>
ST_1517 : Operation 7536 [3/4] (5.70ns)   --->   "%tmp_36_38 = fmul float %tmp_35_38, %tmp_35_38" [combined_hls/top.cpp:67]   --->   Operation 7536 'fmul' 'tmp_36_38' <Predicate = (!tmp_26_38)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1518 <SV = 833> <Delay = 5.70>
ST_1518 : Operation 7537 [2/4] (5.70ns)   --->   "%tmp_36_38 = fmul float %tmp_35_38, %tmp_35_38" [combined_hls/top.cpp:67]   --->   Operation 7537 'fmul' 'tmp_36_38' <Predicate = (!tmp_26_38)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1519 <SV = 834> <Delay = 5.70>
ST_1519 : Operation 7538 [1/4] (5.70ns)   --->   "%tmp_36_38 = fmul float %tmp_35_38, %tmp_35_38" [combined_hls/top.cpp:67]   --->   Operation 7538 'fmul' 'tmp_36_38' <Predicate = (!tmp_26_38)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1520 <SV = 835> <Delay = 7.25>
ST_1520 : Operation 7539 [5/5] (7.25ns)   --->   "%sum_2_38 = fadd float %sum_39, %tmp_36_38" [combined_hls/top.cpp:67]   --->   Operation 7539 'fadd' 'sum_2_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1521 <SV = 836> <Delay = 7.25>
ST_1521 : Operation 7540 [4/5] (7.25ns)   --->   "%sum_2_38 = fadd float %sum_39, %tmp_36_38" [combined_hls/top.cpp:67]   --->   Operation 7540 'fadd' 'sum_2_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1522 <SV = 837> <Delay = 7.25>
ST_1522 : Operation 7541 [3/5] (7.25ns)   --->   "%sum_2_38 = fadd float %sum_39, %tmp_36_38" [combined_hls/top.cpp:67]   --->   Operation 7541 'fadd' 'sum_2_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1523 <SV = 838> <Delay = 7.25>
ST_1523 : Operation 7542 [2/5] (7.25ns)   --->   "%sum_2_38 = fadd float %sum_39, %tmp_36_38" [combined_hls/top.cpp:67]   --->   Operation 7542 'fadd' 'sum_2_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1524 <SV = 839> <Delay = 7.25>
ST_1524 : Operation 7543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7543 'specloopname' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1524 : Operation 7544 [1/1] (0.00ns)   --->   "%tmp_164 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7544 'specregionbegin' 'tmp_164' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1524 : Operation 7545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7545 'specpipeline' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1524 : Operation 7546 [1/5] (7.25ns)   --->   "%sum_2_38 = fadd float %sum_39, %tmp_36_38" [combined_hls/top.cpp:67]   --->   Operation 7546 'fadd' 'sum_2_38' <Predicate = (!tmp_26_38)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1524 : Operation 7547 [1/1] (0.00ns)   --->   "%empty_242 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_164)" [combined_hls/top.cpp:68]   --->   Operation 7547 'specregionend' 'empty_242' <Predicate = (!tmp_26_38)> <Delay = 0.00>
ST_1524 : Operation 7548 [1/1] (0.00ns)   --->   "br label %.preheader23.39" [combined_hls/top.cpp:64]   --->   Operation 7548 'br' <Predicate = (!tmp_26_38)> <Delay = 0.00>

State 1525 <SV = 825> <Delay = 5.54>
ST_1525 : Operation 7549 [1/1] (5.54ns)   --->   "%tmp_29_38 = fpext float %sum_39 to double" [combined_hls/top.cpp:69]   --->   Operation 7549 'fpext' 'tmp_29_38' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1526 <SV = 826> <Delay = 7.78>
ST_1526 : Operation 7550 [6/6] (7.78ns)   --->   "%tmp_30_38 = fmul double %tmp_29_38, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7550 'dmul' 'tmp_30_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1527 <SV = 827> <Delay = 7.78>
ST_1527 : Operation 7551 [5/6] (7.78ns)   --->   "%tmp_30_38 = fmul double %tmp_29_38, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7551 'dmul' 'tmp_30_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1528 <SV = 828> <Delay = 7.78>
ST_1528 : Operation 7552 [4/6] (7.78ns)   --->   "%tmp_30_38 = fmul double %tmp_29_38, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7552 'dmul' 'tmp_30_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1529 <SV = 829> <Delay = 7.78>
ST_1529 : Operation 7553 [3/6] (7.78ns)   --->   "%tmp_30_38 = fmul double %tmp_29_38, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7553 'dmul' 'tmp_30_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1530 <SV = 830> <Delay = 7.78>
ST_1530 : Operation 7554 [2/6] (7.78ns)   --->   "%tmp_30_38 = fmul double %tmp_29_38, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7554 'dmul' 'tmp_30_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1531 <SV = 831> <Delay = 7.78>
ST_1531 : Operation 7555 [1/6] (7.78ns)   --->   "%tmp_30_38 = fmul double %tmp_29_38, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7555 'dmul' 'tmp_30_38' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1532 <SV = 832> <Delay = 6.50>
ST_1532 : Operation 7556 [1/1] (6.50ns)   --->   "%tmp_31_38 = fptrunc double %tmp_30_38 to float" [combined_hls/top.cpp:69]   --->   Operation 7556 'fptrunc' 'tmp_31_38' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1533 <SV = 833> <Delay = 7.68>
ST_1533 : Operation 7557 [9/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7557 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1534 <SV = 834> <Delay = 7.68>
ST_1534 : Operation 7558 [8/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7558 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1535 <SV = 835> <Delay = 7.68>
ST_1535 : Operation 7559 [7/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7559 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1536 <SV = 836> <Delay = 7.68>
ST_1536 : Operation 7560 [6/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7560 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1537 <SV = 837> <Delay = 7.68>
ST_1537 : Operation 7561 [5/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7561 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1538 <SV = 838> <Delay = 7.68>
ST_1538 : Operation 7562 [4/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7562 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1539 <SV = 839> <Delay = 7.68>
ST_1539 : Operation 7563 [3/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7563 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1540 <SV = 840> <Delay = 7.68>
ST_1540 : Operation 7564 [2/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7564 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1541 <SV = 841> <Delay = 7.68>
ST_1541 : Operation 7565 [1/9] (7.68ns)   --->   "%tmp_32_38 = call float @llvm.exp.f32(float %tmp_31_38)" [combined_hls/top.cpp:69]   --->   Operation 7565 'fexp' 'tmp_32_38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1542 <SV = 842> <Delay = 5.91>
ST_1542 : Operation 7566 [1/1] (0.00ns)   --->   "%l_idx_load_40 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7566 'load' 'l_idx_load_40' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7567 [1/1] (0.00ns)   --->   "%tmp_33_38 = sext i32 %l_idx_2_37 to i64" [combined_hls/top.cpp:69]   --->   Operation 7567 'sext' 'tmp_33_38' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7568 [1/1] (0.00ns)   --->   "%result_buf_addr_43 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_38" [combined_hls/top.cpp:69]   --->   Operation 7568 'getelementptr' 'result_buf_addr_43' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7569 [1/1] (3.25ns)   --->   "store float %tmp_32_38, float* %result_buf_addr_43, align 4" [combined_hls/top.cpp:69]   --->   Operation 7569 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1542 : Operation 7570 [1/1] (2.55ns)   --->   "%l_idx_2_38 = add nsw i32 %l_idx_load_40, 40" [combined_hls/top.cpp:70]   --->   Operation 7570 'add' 'l_idx_2_38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1542 : Operation 7571 [1/1] (0.00ns)   --->   "%empty_240 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_160)" [combined_hls/top.cpp:72]   --->   Operation 7571 'specregionend' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7572 [1/1] (0.00ns)   --->   "%tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7572 'specregionbegin' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7573 [1/1] (0.97ns)   --->   "%or_cond42 = or i1 %tmp_16_34, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7573 'or' 'or_cond42' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1542 : Operation 7574 [1/1] (0.00ns)   --->   "br i1 %or_cond42, label %._crit_edge.40.preheader, label %..preheader24.backedge_crit_edge839" [combined_hls/top.cpp:54]   --->   Operation 7574 'br' <Predicate = true> <Delay = 0.00>
ST_1542 : Operation 7575 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_38, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7575 'store' <Predicate = (!or_cond42)> <Delay = 3.36>
ST_1542 : Operation 7576 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7576 'br' <Predicate = (!or_cond42)> <Delay = 0.00>
ST_1542 : Operation 7577 [1/1] (1.76ns)   --->   "br label %._crit_edge.40" [combined_hls/top.cpp:57]   --->   Operation 7577 'br' <Predicate = (or_cond42)> <Delay = 1.76>

State 1543 <SV = 843> <Delay = 2.74>
ST_1543 : Operation 7578 [1/1] (0.00ns)   --->   "%j1_39 = phi i10 [ %j_4_39, %125 ], [ 0, %._crit_edge.40.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7578 'phi' 'j1_39' <Predicate = true> <Delay = 0.00>
ST_1543 : Operation 7579 [1/1] (1.77ns)   --->   "%exitcond5_39 = icmp eq i10 %j1_39, -240" [combined_hls/top.cpp:57]   --->   Operation 7579 'icmp' 'exitcond5_39' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1543 : Operation 7580 [1/1] (0.00ns)   --->   "%empty_249 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7580 'speclooptripcount' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_1543 : Operation 7581 [1/1] (1.73ns)   --->   "%j_4_39 = add i10 %j1_39, 1" [combined_hls/top.cpp:57]   --->   Operation 7581 'add' 'j_4_39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1543 : Operation 7582 [1/1] (0.00ns)   --->   "br i1 %exitcond5_39, label %.preheader23.40.preheader, label %125" [combined_hls/top.cpp:57]   --->   Operation 7582 'br' <Predicate = true> <Delay = 0.00>
ST_1543 : Operation 7583 [2/2] (0.00ns)   --->   "%empty_250 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7583 'read' 'empty_250' <Predicate = (!exitcond5_39)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1543 : Operation 7584 [1/1] (0.00ns)   --->   "%tmp_21_39_cast_cast = zext i10 %j1_39 to i12" [combined_hls/top.cpp:60]   --->   Operation 7584 'zext' 'tmp_21_39_cast_cast' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1543 : Operation 7585 [1/1] (1.54ns)   --->   "%tmp_430 = add i12 %tmp_21_39_cast_cast, -1408" [combined_hls/top.cpp:60]   --->   Operation 7585 'add' 'tmp_430' <Predicate = (!exitcond5_39)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1544 <SV = 844> <Delay = 3.25>
ST_1544 : Operation 7586 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7586 'specloopname' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7587 [1/1] (0.00ns)   --->   "%tmp_165 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7587 'specregionbegin' 'tmp_165' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7588 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7588 'specpipeline' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7589 [1/2] (0.00ns)   --->   "%empty_250 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7589 'read' 'empty_250' <Predicate = (!exitcond5_39)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1544 : Operation 7590 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_140 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_250, 0"   --->   Operation 7590 'extractvalue' 'in_stream_data_V_val_140' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7591 [1/1] (0.00ns)   --->   "%bitcast_39 = bitcast i32 %in_stream_data_V_val_140 to float"   --->   Operation 7591 'bitcast' 'bitcast_39' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7592 [1/1] (0.00ns)   --->   "%tmp_432_cast1 = sext i12 %tmp_430 to i15" [combined_hls/top.cpp:60]   --->   Operation 7592 'sext' 'tmp_432_cast1' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7593 [1/1] (0.00ns)   --->   "%tmp_432_cast = zext i15 %tmp_432_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 7593 'zext' 'tmp_432_cast' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7594 [1/1] (0.00ns)   --->   "%input_buf_addr_82 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_432_cast" [combined_hls/top.cpp:60]   --->   Operation 7594 'getelementptr' 'input_buf_addr_82' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7595 [1/1] (3.25ns)   --->   "store float %bitcast_39, float* %input_buf_addr_82, align 4" [combined_hls/top.cpp:60]   --->   Operation 7595 'store' <Predicate = (!exitcond5_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1544 : Operation 7596 [1/1] (0.00ns)   --->   "%empty_251 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_165)" [combined_hls/top.cpp:61]   --->   Operation 7596 'specregionend' 'empty_251' <Predicate = (!exitcond5_39)> <Delay = 0.00>
ST_1544 : Operation 7597 [1/1] (0.00ns)   --->   "br label %._crit_edge.40" [combined_hls/top.cpp:57]   --->   Operation 7597 'br' <Predicate = (!exitcond5_39)> <Delay = 0.00>

State 1545 <SV = 844> <Delay = 1.76>
ST_1545 : Operation 7598 [1/1] (1.76ns)   --->   "br label %.preheader23.40" [combined_hls/top.cpp:64]   --->   Operation 7598 'br' <Predicate = true> <Delay = 1.76>

State 1546 <SV = 845> <Delay = 4.80>
ST_1546 : Operation 7599 [1/1] (0.00ns)   --->   "%q_40 = phi i10 [ %q_1_39, %124 ], [ 0, %.preheader23.40.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7599 'phi' 'q_40' <Predicate = true> <Delay = 0.00>
ST_1546 : Operation 7600 [1/1] (0.00ns)   --->   "%sum_40 = phi float [ %sum_2_39, %124 ], [ 0.000000e+00, %.preheader23.40.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7600 'phi' 'sum_40' <Predicate = true> <Delay = 0.00>
ST_1546 : Operation 7601 [1/1] (1.77ns)   --->   "%tmp_26_39 = icmp eq i10 %q_40, -240" [combined_hls/top.cpp:64]   --->   Operation 7601 'icmp' 'tmp_26_39' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1546 : Operation 7602 [1/1] (0.00ns)   --->   "%empty_247 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7602 'speclooptripcount' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_1546 : Operation 7603 [1/1] (1.73ns)   --->   "%q_1_39 = add i10 %q_40, 1" [combined_hls/top.cpp:64]   --->   Operation 7603 'add' 'q_1_39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1546 : Operation 7604 [1/1] (0.00ns)   --->   "br i1 %tmp_26_39, label %123, label %124" [combined_hls/top.cpp:64]   --->   Operation 7604 'br' <Predicate = true> <Delay = 0.00>
ST_1546 : Operation 7605 [1/1] (0.00ns)   --->   "%tmp_34_39 = zext i10 %q_40 to i64" [combined_hls/top.cpp:66]   --->   Operation 7605 'zext' 'tmp_34_39' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1546 : Operation 7606 [1/1] (0.00ns)   --->   "%tmp_34_39_cast_cast = zext i10 %q_40 to i12" [combined_hls/top.cpp:66]   --->   Operation 7606 'zext' 'tmp_34_39_cast_cast' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1546 : Operation 7607 [1/1] (1.54ns)   --->   "%tmp_431 = add i12 %tmp_34_39_cast_cast, -1408" [combined_hls/top.cpp:66]   --->   Operation 7607 'add' 'tmp_431' <Predicate = (!tmp_26_39)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1546 : Operation 7608 [1/1] (0.00ns)   --->   "%tmp_433_cast1 = sext i12 %tmp_431 to i15" [combined_hls/top.cpp:66]   --->   Operation 7608 'sext' 'tmp_433_cast1' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1546 : Operation 7609 [1/1] (0.00ns)   --->   "%tmp_433_cast = zext i15 %tmp_433_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 7609 'zext' 'tmp_433_cast' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1546 : Operation 7610 [1/1] (0.00ns)   --->   "%input_buf_addr_83 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_433_cast" [combined_hls/top.cpp:66]   --->   Operation 7610 'getelementptr' 'input_buf_addr_83' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1546 : Operation 7611 [1/1] (0.00ns)   --->   "%index_buf_addr_41 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_39" [combined_hls/top.cpp:66]   --->   Operation 7611 'getelementptr' 'index_buf_addr_41' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1546 : Operation 7612 [2/2] (3.25ns)   --->   "%index_buf_load_40 = load float* %index_buf_addr_41, align 4" [combined_hls/top.cpp:66]   --->   Operation 7612 'load' 'index_buf_load_40' <Predicate = (!tmp_26_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1546 : Operation 7613 [2/2] (3.25ns)   --->   "%input_buf_load_41 = load float* %input_buf_addr_83, align 4" [combined_hls/top.cpp:66]   --->   Operation 7613 'load' 'input_buf_load_41' <Predicate = (!tmp_26_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1547 <SV = 846> <Delay = 3.25>
ST_1547 : Operation 7614 [1/2] (3.25ns)   --->   "%index_buf_load_40 = load float* %index_buf_addr_41, align 4" [combined_hls/top.cpp:66]   --->   Operation 7614 'load' 'index_buf_load_40' <Predicate = (!tmp_26_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1547 : Operation 7615 [1/2] (3.25ns)   --->   "%input_buf_load_41 = load float* %input_buf_addr_83, align 4" [combined_hls/top.cpp:66]   --->   Operation 7615 'load' 'input_buf_load_41' <Predicate = (!tmp_26_39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1548 <SV = 847> <Delay = 7.25>
ST_1548 : Operation 7616 [5/5] (7.25ns)   --->   "%tmp_35_39 = fsub float %index_buf_load_40, %input_buf_load_41" [combined_hls/top.cpp:66]   --->   Operation 7616 'fsub' 'tmp_35_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1549 <SV = 848> <Delay = 7.25>
ST_1549 : Operation 7617 [4/5] (7.25ns)   --->   "%tmp_35_39 = fsub float %index_buf_load_40, %input_buf_load_41" [combined_hls/top.cpp:66]   --->   Operation 7617 'fsub' 'tmp_35_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1550 <SV = 849> <Delay = 7.25>
ST_1550 : Operation 7618 [3/5] (7.25ns)   --->   "%tmp_35_39 = fsub float %index_buf_load_40, %input_buf_load_41" [combined_hls/top.cpp:66]   --->   Operation 7618 'fsub' 'tmp_35_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1551 <SV = 850> <Delay = 7.25>
ST_1551 : Operation 7619 [2/5] (7.25ns)   --->   "%tmp_35_39 = fsub float %index_buf_load_40, %input_buf_load_41" [combined_hls/top.cpp:66]   --->   Operation 7619 'fsub' 'tmp_35_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1552 <SV = 851> <Delay = 7.25>
ST_1552 : Operation 7620 [1/5] (7.25ns)   --->   "%tmp_35_39 = fsub float %index_buf_load_40, %input_buf_load_41" [combined_hls/top.cpp:66]   --->   Operation 7620 'fsub' 'tmp_35_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1553 <SV = 852> <Delay = 5.70>
ST_1553 : Operation 7621 [4/4] (5.70ns)   --->   "%tmp_36_39 = fmul float %tmp_35_39, %tmp_35_39" [combined_hls/top.cpp:67]   --->   Operation 7621 'fmul' 'tmp_36_39' <Predicate = (!tmp_26_39)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1554 <SV = 853> <Delay = 5.70>
ST_1554 : Operation 7622 [3/4] (5.70ns)   --->   "%tmp_36_39 = fmul float %tmp_35_39, %tmp_35_39" [combined_hls/top.cpp:67]   --->   Operation 7622 'fmul' 'tmp_36_39' <Predicate = (!tmp_26_39)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1555 <SV = 854> <Delay = 5.70>
ST_1555 : Operation 7623 [2/4] (5.70ns)   --->   "%tmp_36_39 = fmul float %tmp_35_39, %tmp_35_39" [combined_hls/top.cpp:67]   --->   Operation 7623 'fmul' 'tmp_36_39' <Predicate = (!tmp_26_39)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1556 <SV = 855> <Delay = 5.70>
ST_1556 : Operation 7624 [1/4] (5.70ns)   --->   "%tmp_36_39 = fmul float %tmp_35_39, %tmp_35_39" [combined_hls/top.cpp:67]   --->   Operation 7624 'fmul' 'tmp_36_39' <Predicate = (!tmp_26_39)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1557 <SV = 856> <Delay = 7.25>
ST_1557 : Operation 7625 [5/5] (7.25ns)   --->   "%sum_2_39 = fadd float %sum_40, %tmp_36_39" [combined_hls/top.cpp:67]   --->   Operation 7625 'fadd' 'sum_2_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1558 <SV = 857> <Delay = 7.25>
ST_1558 : Operation 7626 [4/5] (7.25ns)   --->   "%sum_2_39 = fadd float %sum_40, %tmp_36_39" [combined_hls/top.cpp:67]   --->   Operation 7626 'fadd' 'sum_2_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1559 <SV = 858> <Delay = 7.25>
ST_1559 : Operation 7627 [3/5] (7.25ns)   --->   "%sum_2_39 = fadd float %sum_40, %tmp_36_39" [combined_hls/top.cpp:67]   --->   Operation 7627 'fadd' 'sum_2_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1560 <SV = 859> <Delay = 7.25>
ST_1560 : Operation 7628 [2/5] (7.25ns)   --->   "%sum_2_39 = fadd float %sum_40, %tmp_36_39" [combined_hls/top.cpp:67]   --->   Operation 7628 'fadd' 'sum_2_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1561 <SV = 860> <Delay = 7.25>
ST_1561 : Operation 7629 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7629 'specloopname' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1561 : Operation 7630 [1/1] (0.00ns)   --->   "%tmp_167 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7630 'specregionbegin' 'tmp_167' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1561 : Operation 7631 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7631 'specpipeline' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1561 : Operation 7632 [1/5] (7.25ns)   --->   "%sum_2_39 = fadd float %sum_40, %tmp_36_39" [combined_hls/top.cpp:67]   --->   Operation 7632 'fadd' 'sum_2_39' <Predicate = (!tmp_26_39)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1561 : Operation 7633 [1/1] (0.00ns)   --->   "%empty_248 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_167)" [combined_hls/top.cpp:68]   --->   Operation 7633 'specregionend' 'empty_248' <Predicate = (!tmp_26_39)> <Delay = 0.00>
ST_1561 : Operation 7634 [1/1] (0.00ns)   --->   "br label %.preheader23.40" [combined_hls/top.cpp:64]   --->   Operation 7634 'br' <Predicate = (!tmp_26_39)> <Delay = 0.00>

State 1562 <SV = 846> <Delay = 5.54>
ST_1562 : Operation 7635 [1/1] (5.54ns)   --->   "%tmp_29_39 = fpext float %sum_40 to double" [combined_hls/top.cpp:69]   --->   Operation 7635 'fpext' 'tmp_29_39' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1562 : Operation 7636 [1/1] (0.00ns)   --->   "%tmp_166 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7636 'specregionbegin' 'tmp_166' <Predicate = true> <Delay = 0.00>

State 1563 <SV = 847> <Delay = 7.78>
ST_1563 : Operation 7637 [6/6] (7.78ns)   --->   "%tmp_30_39 = fmul double %tmp_29_39, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7637 'dmul' 'tmp_30_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1564 <SV = 848> <Delay = 7.78>
ST_1564 : Operation 7638 [5/6] (7.78ns)   --->   "%tmp_30_39 = fmul double %tmp_29_39, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7638 'dmul' 'tmp_30_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1565 <SV = 849> <Delay = 7.78>
ST_1565 : Operation 7639 [4/6] (7.78ns)   --->   "%tmp_30_39 = fmul double %tmp_29_39, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7639 'dmul' 'tmp_30_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1566 <SV = 850> <Delay = 7.78>
ST_1566 : Operation 7640 [3/6] (7.78ns)   --->   "%tmp_30_39 = fmul double %tmp_29_39, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7640 'dmul' 'tmp_30_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1567 <SV = 851> <Delay = 7.78>
ST_1567 : Operation 7641 [2/6] (7.78ns)   --->   "%tmp_30_39 = fmul double %tmp_29_39, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7641 'dmul' 'tmp_30_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1568 <SV = 852> <Delay = 7.78>
ST_1568 : Operation 7642 [1/6] (7.78ns)   --->   "%tmp_30_39 = fmul double %tmp_29_39, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7642 'dmul' 'tmp_30_39' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1569 <SV = 853> <Delay = 6.50>
ST_1569 : Operation 7643 [1/1] (6.50ns)   --->   "%tmp_31_39 = fptrunc double %tmp_30_39 to float" [combined_hls/top.cpp:69]   --->   Operation 7643 'fptrunc' 'tmp_31_39' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1570 <SV = 854> <Delay = 7.68>
ST_1570 : Operation 7644 [9/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7644 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1571 <SV = 855> <Delay = 7.68>
ST_1571 : Operation 7645 [8/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7645 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1572 <SV = 856> <Delay = 7.68>
ST_1572 : Operation 7646 [7/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7646 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1573 <SV = 857> <Delay = 7.68>
ST_1573 : Operation 7647 [6/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7647 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1574 <SV = 858> <Delay = 7.68>
ST_1574 : Operation 7648 [5/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7648 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1575 <SV = 859> <Delay = 7.68>
ST_1575 : Operation 7649 [4/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7649 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1576 <SV = 860> <Delay = 7.68>
ST_1576 : Operation 7650 [3/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7650 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1577 <SV = 861> <Delay = 7.68>
ST_1577 : Operation 7651 [2/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7651 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1578 <SV = 862> <Delay = 7.68>
ST_1578 : Operation 7652 [1/9] (7.68ns)   --->   "%tmp_32_39 = call float @llvm.exp.f32(float %tmp_31_39)" [combined_hls/top.cpp:69]   --->   Operation 7652 'fexp' 'tmp_32_39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1579 <SV = 863> <Delay = 5.91>
ST_1579 : Operation 7653 [1/1] (0.00ns)   --->   "%l_idx_load_41 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7653 'load' 'l_idx_load_41' <Predicate = true> <Delay = 0.00>
ST_1579 : Operation 7654 [1/1] (0.00ns)   --->   "%tmp_33_39 = sext i32 %l_idx_2_38 to i64" [combined_hls/top.cpp:69]   --->   Operation 7654 'sext' 'tmp_33_39' <Predicate = true> <Delay = 0.00>
ST_1579 : Operation 7655 [1/1] (0.00ns)   --->   "%result_buf_addr_44 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_39" [combined_hls/top.cpp:69]   --->   Operation 7655 'getelementptr' 'result_buf_addr_44' <Predicate = true> <Delay = 0.00>
ST_1579 : Operation 7656 [1/1] (3.25ns)   --->   "store float %tmp_32_39, float* %result_buf_addr_44, align 4" [combined_hls/top.cpp:69]   --->   Operation 7656 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1579 : Operation 7657 [1/1] (2.55ns)   --->   "%l_idx_2_39 = add nsw i32 %l_idx_load_41, 41" [combined_hls/top.cpp:70]   --->   Operation 7657 'add' 'l_idx_2_39' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7658 [1/1] (0.00ns)   --->   "%empty_246 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_163)" [combined_hls/top.cpp:72]   --->   Operation 7658 'specregionend' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_1579 : Operation 7659 [1/1] (0.97ns)   --->   "%or_cond43 = or i1 %tmp_16_35, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7659 'or' 'or_cond43' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7660 [1/1] (0.00ns)   --->   "br i1 %or_cond43, label %._crit_edge.41.preheader, label %..preheader24.backedge_crit_edge840" [combined_hls/top.cpp:54]   --->   Operation 7660 'br' <Predicate = true> <Delay = 0.00>
ST_1579 : Operation 7661 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_39, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7661 'store' <Predicate = (!or_cond43)> <Delay = 3.36>
ST_1579 : Operation 7662 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7662 'br' <Predicate = (!or_cond43)> <Delay = 0.00>
ST_1579 : Operation 7663 [1/1] (1.76ns)   --->   "br label %._crit_edge.41" [combined_hls/top.cpp:57]   --->   Operation 7663 'br' <Predicate = (or_cond43)> <Delay = 1.76>

State 1580 <SV = 864> <Delay = 2.74>
ST_1580 : Operation 7664 [1/1] (0.00ns)   --->   "%j1_40 = phi i10 [ %j_4_40, %128 ], [ 0, %._crit_edge.41.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7664 'phi' 'j1_40' <Predicate = true> <Delay = 0.00>
ST_1580 : Operation 7665 [1/1] (1.77ns)   --->   "%exitcond5_40 = icmp eq i10 %j1_40, -240" [combined_hls/top.cpp:57]   --->   Operation 7665 'icmp' 'exitcond5_40' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7666 [1/1] (0.00ns)   --->   "%empty_255 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7666 'speclooptripcount' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_1580 : Operation 7667 [1/1] (1.73ns)   --->   "%j_4_40 = add i10 %j1_40, 1" [combined_hls/top.cpp:57]   --->   Operation 7667 'add' 'j_4_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7668 [1/1] (0.00ns)   --->   "br i1 %exitcond5_40, label %.preheader23.41.preheader, label %128" [combined_hls/top.cpp:57]   --->   Operation 7668 'br' <Predicate = true> <Delay = 0.00>
ST_1580 : Operation 7669 [2/2] (0.00ns)   --->   "%empty_256 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7669 'read' 'empty_256' <Predicate = (!exitcond5_40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1580 : Operation 7670 [1/1] (0.00ns)   --->   "%tmp_21_40_cast = zext i10 %j1_40 to i16" [combined_hls/top.cpp:60]   --->   Operation 7670 'zext' 'tmp_21_40_cast' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1580 : Operation 7671 [1/1] (2.07ns)   --->   "%tmp_432 = add i16 %tmp_21_40_cast, 32144" [combined_hls/top.cpp:60]   --->   Operation 7671 'add' 'tmp_432' <Predicate = (!exitcond5_40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1581 <SV = 865> <Delay = 3.25>
ST_1581 : Operation 7672 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7672 'specloopname' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7673 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7673 'specregionbegin' 'tmp_168' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7674 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7674 'specpipeline' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7675 [1/2] (0.00ns)   --->   "%empty_256 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7675 'read' 'empty_256' <Predicate = (!exitcond5_40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1581 : Operation 7676 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_141 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_256, 0"   --->   Operation 7676 'extractvalue' 'in_stream_data_V_val_141' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7677 [1/1] (0.00ns)   --->   "%bitcast_40 = bitcast i32 %in_stream_data_V_val_141 to float"   --->   Operation 7677 'bitcast' 'bitcast_40' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7678 [1/1] (0.00ns)   --->   "%tmp_434_cast = zext i16 %tmp_432 to i64" [combined_hls/top.cpp:60]   --->   Operation 7678 'zext' 'tmp_434_cast' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7679 [1/1] (0.00ns)   --->   "%input_buf_addr_84 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_434_cast" [combined_hls/top.cpp:60]   --->   Operation 7679 'getelementptr' 'input_buf_addr_84' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7680 [1/1] (3.25ns)   --->   "store float %bitcast_40, float* %input_buf_addr_84, align 4" [combined_hls/top.cpp:60]   --->   Operation 7680 'store' <Predicate = (!exitcond5_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1581 : Operation 7681 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_168)" [combined_hls/top.cpp:61]   --->   Operation 7681 'specregionend' 'empty_257' <Predicate = (!exitcond5_40)> <Delay = 0.00>
ST_1581 : Operation 7682 [1/1] (0.00ns)   --->   "br label %._crit_edge.41" [combined_hls/top.cpp:57]   --->   Operation 7682 'br' <Predicate = (!exitcond5_40)> <Delay = 0.00>

State 1582 <SV = 865> <Delay = 1.76>
ST_1582 : Operation 7683 [1/1] (1.76ns)   --->   "br label %.preheader23.41" [combined_hls/top.cpp:64]   --->   Operation 7683 'br' <Predicate = true> <Delay = 1.76>

State 1583 <SV = 866> <Delay = 5.33>
ST_1583 : Operation 7684 [1/1] (0.00ns)   --->   "%q_41 = phi i10 [ %q_1_40, %127 ], [ 0, %.preheader23.41.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7684 'phi' 'q_41' <Predicate = true> <Delay = 0.00>
ST_1583 : Operation 7685 [1/1] (0.00ns)   --->   "%sum_41 = phi float [ %sum_2_40, %127 ], [ 0.000000e+00, %.preheader23.41.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7685 'phi' 'sum_41' <Predicate = true> <Delay = 0.00>
ST_1583 : Operation 7686 [1/1] (1.77ns)   --->   "%tmp_26_40 = icmp eq i10 %q_41, -240" [combined_hls/top.cpp:64]   --->   Operation 7686 'icmp' 'tmp_26_40' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7687 [1/1] (0.00ns)   --->   "%empty_253 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7687 'speclooptripcount' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_1583 : Operation 7688 [1/1] (1.73ns)   --->   "%q_1_40 = add i10 %q_41, 1" [combined_hls/top.cpp:64]   --->   Operation 7688 'add' 'q_1_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7689 [1/1] (0.00ns)   --->   "br i1 %tmp_26_40, label %126, label %127" [combined_hls/top.cpp:64]   --->   Operation 7689 'br' <Predicate = true> <Delay = 0.00>
ST_1583 : Operation 7690 [1/1] (0.00ns)   --->   "%tmp_34_40 = zext i10 %q_41 to i64" [combined_hls/top.cpp:66]   --->   Operation 7690 'zext' 'tmp_34_40' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1583 : Operation 7691 [1/1] (0.00ns)   --->   "%tmp_34_40_cast = zext i10 %q_41 to i16" [combined_hls/top.cpp:66]   --->   Operation 7691 'zext' 'tmp_34_40_cast' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1583 : Operation 7692 [1/1] (2.07ns)   --->   "%tmp_433 = add i16 %tmp_34_40_cast, 32144" [combined_hls/top.cpp:66]   --->   Operation 7692 'add' 'tmp_433' <Predicate = (!tmp_26_40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7693 [1/1] (0.00ns)   --->   "%tmp_435_cast = zext i16 %tmp_433 to i64" [combined_hls/top.cpp:66]   --->   Operation 7693 'zext' 'tmp_435_cast' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1583 : Operation 7694 [1/1] (0.00ns)   --->   "%input_buf_addr_85 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_435_cast" [combined_hls/top.cpp:66]   --->   Operation 7694 'getelementptr' 'input_buf_addr_85' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1583 : Operation 7695 [1/1] (0.00ns)   --->   "%index_buf_addr_42 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_40" [combined_hls/top.cpp:66]   --->   Operation 7695 'getelementptr' 'index_buf_addr_42' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1583 : Operation 7696 [2/2] (3.25ns)   --->   "%index_buf_load_41 = load float* %index_buf_addr_42, align 4" [combined_hls/top.cpp:66]   --->   Operation 7696 'load' 'index_buf_load_41' <Predicate = (!tmp_26_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1583 : Operation 7697 [2/2] (3.25ns)   --->   "%input_buf_load_42 = load float* %input_buf_addr_85, align 4" [combined_hls/top.cpp:66]   --->   Operation 7697 'load' 'input_buf_load_42' <Predicate = (!tmp_26_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1584 <SV = 867> <Delay = 3.25>
ST_1584 : Operation 7698 [1/2] (3.25ns)   --->   "%index_buf_load_41 = load float* %index_buf_addr_42, align 4" [combined_hls/top.cpp:66]   --->   Operation 7698 'load' 'index_buf_load_41' <Predicate = (!tmp_26_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1584 : Operation 7699 [1/2] (3.25ns)   --->   "%input_buf_load_42 = load float* %input_buf_addr_85, align 4" [combined_hls/top.cpp:66]   --->   Operation 7699 'load' 'input_buf_load_42' <Predicate = (!tmp_26_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1585 <SV = 868> <Delay = 7.25>
ST_1585 : Operation 7700 [5/5] (7.25ns)   --->   "%tmp_35_40 = fsub float %index_buf_load_41, %input_buf_load_42" [combined_hls/top.cpp:66]   --->   Operation 7700 'fsub' 'tmp_35_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1586 <SV = 869> <Delay = 7.25>
ST_1586 : Operation 7701 [4/5] (7.25ns)   --->   "%tmp_35_40 = fsub float %index_buf_load_41, %input_buf_load_42" [combined_hls/top.cpp:66]   --->   Operation 7701 'fsub' 'tmp_35_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1587 <SV = 870> <Delay = 7.25>
ST_1587 : Operation 7702 [3/5] (7.25ns)   --->   "%tmp_35_40 = fsub float %index_buf_load_41, %input_buf_load_42" [combined_hls/top.cpp:66]   --->   Operation 7702 'fsub' 'tmp_35_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1588 <SV = 871> <Delay = 7.25>
ST_1588 : Operation 7703 [2/5] (7.25ns)   --->   "%tmp_35_40 = fsub float %index_buf_load_41, %input_buf_load_42" [combined_hls/top.cpp:66]   --->   Operation 7703 'fsub' 'tmp_35_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1589 <SV = 872> <Delay = 7.25>
ST_1589 : Operation 7704 [1/5] (7.25ns)   --->   "%tmp_35_40 = fsub float %index_buf_load_41, %input_buf_load_42" [combined_hls/top.cpp:66]   --->   Operation 7704 'fsub' 'tmp_35_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1590 <SV = 873> <Delay = 5.70>
ST_1590 : Operation 7705 [4/4] (5.70ns)   --->   "%tmp_36_40 = fmul float %tmp_35_40, %tmp_35_40" [combined_hls/top.cpp:67]   --->   Operation 7705 'fmul' 'tmp_36_40' <Predicate = (!tmp_26_40)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1591 <SV = 874> <Delay = 5.70>
ST_1591 : Operation 7706 [3/4] (5.70ns)   --->   "%tmp_36_40 = fmul float %tmp_35_40, %tmp_35_40" [combined_hls/top.cpp:67]   --->   Operation 7706 'fmul' 'tmp_36_40' <Predicate = (!tmp_26_40)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1592 <SV = 875> <Delay = 5.70>
ST_1592 : Operation 7707 [2/4] (5.70ns)   --->   "%tmp_36_40 = fmul float %tmp_35_40, %tmp_35_40" [combined_hls/top.cpp:67]   --->   Operation 7707 'fmul' 'tmp_36_40' <Predicate = (!tmp_26_40)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1593 <SV = 876> <Delay = 5.70>
ST_1593 : Operation 7708 [1/4] (5.70ns)   --->   "%tmp_36_40 = fmul float %tmp_35_40, %tmp_35_40" [combined_hls/top.cpp:67]   --->   Operation 7708 'fmul' 'tmp_36_40' <Predicate = (!tmp_26_40)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1594 <SV = 877> <Delay = 7.25>
ST_1594 : Operation 7709 [5/5] (7.25ns)   --->   "%sum_2_40 = fadd float %sum_41, %tmp_36_40" [combined_hls/top.cpp:67]   --->   Operation 7709 'fadd' 'sum_2_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1595 <SV = 878> <Delay = 7.25>
ST_1595 : Operation 7710 [4/5] (7.25ns)   --->   "%sum_2_40 = fadd float %sum_41, %tmp_36_40" [combined_hls/top.cpp:67]   --->   Operation 7710 'fadd' 'sum_2_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1596 <SV = 879> <Delay = 7.25>
ST_1596 : Operation 7711 [3/5] (7.25ns)   --->   "%sum_2_40 = fadd float %sum_41, %tmp_36_40" [combined_hls/top.cpp:67]   --->   Operation 7711 'fadd' 'sum_2_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1597 <SV = 880> <Delay = 7.25>
ST_1597 : Operation 7712 [2/5] (7.25ns)   --->   "%sum_2_40 = fadd float %sum_41, %tmp_36_40" [combined_hls/top.cpp:67]   --->   Operation 7712 'fadd' 'sum_2_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1598 <SV = 881> <Delay = 7.25>
ST_1598 : Operation 7713 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7713 'specloopname' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1598 : Operation 7714 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7714 'specregionbegin' 'tmp_170' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1598 : Operation 7715 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7715 'specpipeline' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1598 : Operation 7716 [1/5] (7.25ns)   --->   "%sum_2_40 = fadd float %sum_41, %tmp_36_40" [combined_hls/top.cpp:67]   --->   Operation 7716 'fadd' 'sum_2_40' <Predicate = (!tmp_26_40)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7717 [1/1] (0.00ns)   --->   "%empty_254 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_170)" [combined_hls/top.cpp:68]   --->   Operation 7717 'specregionend' 'empty_254' <Predicate = (!tmp_26_40)> <Delay = 0.00>
ST_1598 : Operation 7718 [1/1] (0.00ns)   --->   "br label %.preheader23.41" [combined_hls/top.cpp:64]   --->   Operation 7718 'br' <Predicate = (!tmp_26_40)> <Delay = 0.00>

State 1599 <SV = 867> <Delay = 5.54>
ST_1599 : Operation 7719 [1/1] (5.54ns)   --->   "%tmp_29_40 = fpext float %sum_41 to double" [combined_hls/top.cpp:69]   --->   Operation 7719 'fpext' 'tmp_29_40' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1599 : Operation 7720 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7720 'specregionbegin' 'tmp_169' <Predicate = true> <Delay = 0.00>

State 1600 <SV = 868> <Delay = 7.78>
ST_1600 : Operation 7721 [6/6] (7.78ns)   --->   "%tmp_30_40 = fmul double %tmp_29_40, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7721 'dmul' 'tmp_30_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1601 <SV = 869> <Delay = 7.78>
ST_1601 : Operation 7722 [5/6] (7.78ns)   --->   "%tmp_30_40 = fmul double %tmp_29_40, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7722 'dmul' 'tmp_30_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1602 <SV = 870> <Delay = 7.78>
ST_1602 : Operation 7723 [4/6] (7.78ns)   --->   "%tmp_30_40 = fmul double %tmp_29_40, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7723 'dmul' 'tmp_30_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1603 <SV = 871> <Delay = 7.78>
ST_1603 : Operation 7724 [3/6] (7.78ns)   --->   "%tmp_30_40 = fmul double %tmp_29_40, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7724 'dmul' 'tmp_30_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1604 <SV = 872> <Delay = 7.78>
ST_1604 : Operation 7725 [2/6] (7.78ns)   --->   "%tmp_30_40 = fmul double %tmp_29_40, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7725 'dmul' 'tmp_30_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1605 <SV = 873> <Delay = 7.78>
ST_1605 : Operation 7726 [1/6] (7.78ns)   --->   "%tmp_30_40 = fmul double %tmp_29_40, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7726 'dmul' 'tmp_30_40' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1606 <SV = 874> <Delay = 6.50>
ST_1606 : Operation 7727 [1/1] (6.50ns)   --->   "%tmp_31_40 = fptrunc double %tmp_30_40 to float" [combined_hls/top.cpp:69]   --->   Operation 7727 'fptrunc' 'tmp_31_40' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1607 <SV = 875> <Delay = 7.68>
ST_1607 : Operation 7728 [9/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7728 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1608 <SV = 876> <Delay = 7.68>
ST_1608 : Operation 7729 [8/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7729 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1609 <SV = 877> <Delay = 7.68>
ST_1609 : Operation 7730 [7/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7730 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1610 <SV = 878> <Delay = 7.68>
ST_1610 : Operation 7731 [6/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7731 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1611 <SV = 879> <Delay = 7.68>
ST_1611 : Operation 7732 [5/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7732 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1612 <SV = 880> <Delay = 7.68>
ST_1612 : Operation 7733 [4/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7733 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1613 <SV = 881> <Delay = 7.68>
ST_1613 : Operation 7734 [3/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7734 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1614 <SV = 882> <Delay = 7.68>
ST_1614 : Operation 7735 [2/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7735 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1615 <SV = 883> <Delay = 7.68>
ST_1615 : Operation 7736 [1/9] (7.68ns)   --->   "%tmp_32_40 = call float @llvm.exp.f32(float %tmp_31_40)" [combined_hls/top.cpp:69]   --->   Operation 7736 'fexp' 'tmp_32_40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1616 <SV = 884> <Delay = 5.91>
ST_1616 : Operation 7737 [1/1] (0.00ns)   --->   "%l_idx_load_42 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7737 'load' 'l_idx_load_42' <Predicate = true> <Delay = 0.00>
ST_1616 : Operation 7738 [1/1] (0.00ns)   --->   "%tmp_33_40 = sext i32 %l_idx_2_39 to i64" [combined_hls/top.cpp:69]   --->   Operation 7738 'sext' 'tmp_33_40' <Predicate = true> <Delay = 0.00>
ST_1616 : Operation 7739 [1/1] (0.00ns)   --->   "%result_buf_addr_45 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_40" [combined_hls/top.cpp:69]   --->   Operation 7739 'getelementptr' 'result_buf_addr_45' <Predicate = true> <Delay = 0.00>
ST_1616 : Operation 7740 [1/1] (3.25ns)   --->   "store float %tmp_32_40, float* %result_buf_addr_45, align 4" [combined_hls/top.cpp:69]   --->   Operation 7740 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1616 : Operation 7741 [1/1] (2.55ns)   --->   "%l_idx_2_40 = add nsw i32 %l_idx_load_42, 42" [combined_hls/top.cpp:70]   --->   Operation 7741 'add' 'l_idx_2_40' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1616 : Operation 7742 [1/1] (0.00ns)   --->   "%empty_252 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_166)" [combined_hls/top.cpp:72]   --->   Operation 7742 'specregionend' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_1616 : Operation 7743 [1/1] (0.97ns)   --->   "%or_cond44 = or i1 %tmp_16_36, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7743 'or' 'or_cond44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1616 : Operation 7744 [1/1] (0.00ns)   --->   "br i1 %or_cond44, label %._crit_edge.42.preheader, label %..preheader24.backedge_crit_edge841" [combined_hls/top.cpp:54]   --->   Operation 7744 'br' <Predicate = true> <Delay = 0.00>
ST_1616 : Operation 7745 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_40, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7745 'store' <Predicate = (!or_cond44)> <Delay = 3.36>
ST_1616 : Operation 7746 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7746 'br' <Predicate = (!or_cond44)> <Delay = 0.00>
ST_1616 : Operation 7747 [1/1] (1.76ns)   --->   "br label %._crit_edge.42" [combined_hls/top.cpp:57]   --->   Operation 7747 'br' <Predicate = (or_cond44)> <Delay = 1.76>

State 1617 <SV = 885> <Delay = 2.74>
ST_1617 : Operation 7748 [1/1] (0.00ns)   --->   "%j1_41 = phi i10 [ %j_4_41, %131 ], [ 0, %._crit_edge.42.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7748 'phi' 'j1_41' <Predicate = true> <Delay = 0.00>
ST_1617 : Operation 7749 [1/1] (1.77ns)   --->   "%exitcond5_41 = icmp eq i10 %j1_41, -240" [combined_hls/top.cpp:57]   --->   Operation 7749 'icmp' 'exitcond5_41' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1617 : Operation 7750 [1/1] (0.00ns)   --->   "%empty_261 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7750 'speclooptripcount' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_1617 : Operation 7751 [1/1] (1.73ns)   --->   "%j_4_41 = add i10 %j1_41, 1" [combined_hls/top.cpp:57]   --->   Operation 7751 'add' 'j_4_41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1617 : Operation 7752 [1/1] (0.00ns)   --->   "br i1 %exitcond5_41, label %.preheader23.42.preheader, label %131" [combined_hls/top.cpp:57]   --->   Operation 7752 'br' <Predicate = true> <Delay = 0.00>
ST_1617 : Operation 7753 [2/2] (0.00ns)   --->   "%empty_262 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7753 'read' 'empty_262' <Predicate = (!exitcond5_41)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1617 : Operation 7754 [1/1] (0.00ns)   --->   "%tmp_21_41_cast = zext i10 %j1_41 to i16" [combined_hls/top.cpp:60]   --->   Operation 7754 'zext' 'tmp_21_41_cast' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1617 : Operation 7755 [1/1] (2.07ns)   --->   "%tmp_434 = add i16 %tmp_21_41_cast, -32608" [combined_hls/top.cpp:60]   --->   Operation 7755 'add' 'tmp_434' <Predicate = (!exitcond5_41)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1618 <SV = 886> <Delay = 3.25>
ST_1618 : Operation 7756 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7756 'specloopname' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7757 [1/1] (0.00ns)   --->   "%tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7757 'specregionbegin' 'tmp_171' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7758 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7758 'specpipeline' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7759 [1/2] (0.00ns)   --->   "%empty_262 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7759 'read' 'empty_262' <Predicate = (!exitcond5_41)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1618 : Operation 7760 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_142 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_262, 0"   --->   Operation 7760 'extractvalue' 'in_stream_data_V_val_142' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7761 [1/1] (0.00ns)   --->   "%bitcast_41 = bitcast i32 %in_stream_data_V_val_142 to float"   --->   Operation 7761 'bitcast' 'bitcast_41' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7762 [1/1] (0.00ns)   --->   "%tmp_436_cast = zext i16 %tmp_434 to i64" [combined_hls/top.cpp:60]   --->   Operation 7762 'zext' 'tmp_436_cast' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7763 [1/1] (0.00ns)   --->   "%input_buf_addr_86 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_436_cast" [combined_hls/top.cpp:60]   --->   Operation 7763 'getelementptr' 'input_buf_addr_86' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7764 [1/1] (3.25ns)   --->   "store float %bitcast_41, float* %input_buf_addr_86, align 4" [combined_hls/top.cpp:60]   --->   Operation 7764 'store' <Predicate = (!exitcond5_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1618 : Operation 7765 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_171)" [combined_hls/top.cpp:61]   --->   Operation 7765 'specregionend' 'empty_263' <Predicate = (!exitcond5_41)> <Delay = 0.00>
ST_1618 : Operation 7766 [1/1] (0.00ns)   --->   "br label %._crit_edge.42" [combined_hls/top.cpp:57]   --->   Operation 7766 'br' <Predicate = (!exitcond5_41)> <Delay = 0.00>

State 1619 <SV = 886> <Delay = 1.76>
ST_1619 : Operation 7767 [1/1] (1.76ns)   --->   "br label %.preheader23.42" [combined_hls/top.cpp:64]   --->   Operation 7767 'br' <Predicate = true> <Delay = 1.76>

State 1620 <SV = 887> <Delay = 5.33>
ST_1620 : Operation 7768 [1/1] (0.00ns)   --->   "%q_42 = phi i10 [ %q_1_41, %130 ], [ 0, %.preheader23.42.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7768 'phi' 'q_42' <Predicate = true> <Delay = 0.00>
ST_1620 : Operation 7769 [1/1] (0.00ns)   --->   "%sum_42 = phi float [ %sum_2_41, %130 ], [ 0.000000e+00, %.preheader23.42.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7769 'phi' 'sum_42' <Predicate = true> <Delay = 0.00>
ST_1620 : Operation 7770 [1/1] (1.77ns)   --->   "%tmp_26_41 = icmp eq i10 %q_42, -240" [combined_hls/top.cpp:64]   --->   Operation 7770 'icmp' 'tmp_26_41' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1620 : Operation 7771 [1/1] (0.00ns)   --->   "%empty_259 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7771 'speclooptripcount' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_1620 : Operation 7772 [1/1] (1.73ns)   --->   "%q_1_41 = add i10 %q_42, 1" [combined_hls/top.cpp:64]   --->   Operation 7772 'add' 'q_1_41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1620 : Operation 7773 [1/1] (0.00ns)   --->   "br i1 %tmp_26_41, label %129, label %130" [combined_hls/top.cpp:64]   --->   Operation 7773 'br' <Predicate = true> <Delay = 0.00>
ST_1620 : Operation 7774 [1/1] (0.00ns)   --->   "%tmp_34_41 = zext i10 %q_42 to i64" [combined_hls/top.cpp:66]   --->   Operation 7774 'zext' 'tmp_34_41' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1620 : Operation 7775 [1/1] (0.00ns)   --->   "%tmp_34_41_cast = zext i10 %q_42 to i16" [combined_hls/top.cpp:66]   --->   Operation 7775 'zext' 'tmp_34_41_cast' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1620 : Operation 7776 [1/1] (2.07ns)   --->   "%tmp_435 = add i16 %tmp_34_41_cast, -32608" [combined_hls/top.cpp:66]   --->   Operation 7776 'add' 'tmp_435' <Predicate = (!tmp_26_41)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1620 : Operation 7777 [1/1] (0.00ns)   --->   "%tmp_437_cast = zext i16 %tmp_435 to i64" [combined_hls/top.cpp:66]   --->   Operation 7777 'zext' 'tmp_437_cast' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1620 : Operation 7778 [1/1] (0.00ns)   --->   "%input_buf_addr_87 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_437_cast" [combined_hls/top.cpp:66]   --->   Operation 7778 'getelementptr' 'input_buf_addr_87' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1620 : Operation 7779 [1/1] (0.00ns)   --->   "%index_buf_addr_43 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_41" [combined_hls/top.cpp:66]   --->   Operation 7779 'getelementptr' 'index_buf_addr_43' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1620 : Operation 7780 [2/2] (3.25ns)   --->   "%index_buf_load_42 = load float* %index_buf_addr_43, align 4" [combined_hls/top.cpp:66]   --->   Operation 7780 'load' 'index_buf_load_42' <Predicate = (!tmp_26_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1620 : Operation 7781 [2/2] (3.25ns)   --->   "%input_buf_load_43 = load float* %input_buf_addr_87, align 4" [combined_hls/top.cpp:66]   --->   Operation 7781 'load' 'input_buf_load_43' <Predicate = (!tmp_26_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1621 <SV = 888> <Delay = 3.25>
ST_1621 : Operation 7782 [1/2] (3.25ns)   --->   "%index_buf_load_42 = load float* %index_buf_addr_43, align 4" [combined_hls/top.cpp:66]   --->   Operation 7782 'load' 'index_buf_load_42' <Predicate = (!tmp_26_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1621 : Operation 7783 [1/2] (3.25ns)   --->   "%input_buf_load_43 = load float* %input_buf_addr_87, align 4" [combined_hls/top.cpp:66]   --->   Operation 7783 'load' 'input_buf_load_43' <Predicate = (!tmp_26_41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1622 <SV = 889> <Delay = 7.25>
ST_1622 : Operation 7784 [5/5] (7.25ns)   --->   "%tmp_35_41 = fsub float %index_buf_load_42, %input_buf_load_43" [combined_hls/top.cpp:66]   --->   Operation 7784 'fsub' 'tmp_35_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1623 <SV = 890> <Delay = 7.25>
ST_1623 : Operation 7785 [4/5] (7.25ns)   --->   "%tmp_35_41 = fsub float %index_buf_load_42, %input_buf_load_43" [combined_hls/top.cpp:66]   --->   Operation 7785 'fsub' 'tmp_35_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1624 <SV = 891> <Delay = 7.25>
ST_1624 : Operation 7786 [3/5] (7.25ns)   --->   "%tmp_35_41 = fsub float %index_buf_load_42, %input_buf_load_43" [combined_hls/top.cpp:66]   --->   Operation 7786 'fsub' 'tmp_35_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1625 <SV = 892> <Delay = 7.25>
ST_1625 : Operation 7787 [2/5] (7.25ns)   --->   "%tmp_35_41 = fsub float %index_buf_load_42, %input_buf_load_43" [combined_hls/top.cpp:66]   --->   Operation 7787 'fsub' 'tmp_35_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1626 <SV = 893> <Delay = 7.25>
ST_1626 : Operation 7788 [1/5] (7.25ns)   --->   "%tmp_35_41 = fsub float %index_buf_load_42, %input_buf_load_43" [combined_hls/top.cpp:66]   --->   Operation 7788 'fsub' 'tmp_35_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1627 <SV = 894> <Delay = 5.70>
ST_1627 : Operation 7789 [4/4] (5.70ns)   --->   "%tmp_36_41 = fmul float %tmp_35_41, %tmp_35_41" [combined_hls/top.cpp:67]   --->   Operation 7789 'fmul' 'tmp_36_41' <Predicate = (!tmp_26_41)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1628 <SV = 895> <Delay = 5.70>
ST_1628 : Operation 7790 [3/4] (5.70ns)   --->   "%tmp_36_41 = fmul float %tmp_35_41, %tmp_35_41" [combined_hls/top.cpp:67]   --->   Operation 7790 'fmul' 'tmp_36_41' <Predicate = (!tmp_26_41)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1629 <SV = 896> <Delay = 5.70>
ST_1629 : Operation 7791 [2/4] (5.70ns)   --->   "%tmp_36_41 = fmul float %tmp_35_41, %tmp_35_41" [combined_hls/top.cpp:67]   --->   Operation 7791 'fmul' 'tmp_36_41' <Predicate = (!tmp_26_41)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1630 <SV = 897> <Delay = 5.70>
ST_1630 : Operation 7792 [1/4] (5.70ns)   --->   "%tmp_36_41 = fmul float %tmp_35_41, %tmp_35_41" [combined_hls/top.cpp:67]   --->   Operation 7792 'fmul' 'tmp_36_41' <Predicate = (!tmp_26_41)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1631 <SV = 898> <Delay = 7.25>
ST_1631 : Operation 7793 [5/5] (7.25ns)   --->   "%sum_2_41 = fadd float %sum_42, %tmp_36_41" [combined_hls/top.cpp:67]   --->   Operation 7793 'fadd' 'sum_2_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1632 <SV = 899> <Delay = 7.25>
ST_1632 : Operation 7794 [4/5] (7.25ns)   --->   "%sum_2_41 = fadd float %sum_42, %tmp_36_41" [combined_hls/top.cpp:67]   --->   Operation 7794 'fadd' 'sum_2_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1633 <SV = 900> <Delay = 7.25>
ST_1633 : Operation 7795 [3/5] (7.25ns)   --->   "%sum_2_41 = fadd float %sum_42, %tmp_36_41" [combined_hls/top.cpp:67]   --->   Operation 7795 'fadd' 'sum_2_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1634 <SV = 901> <Delay = 7.25>
ST_1634 : Operation 7796 [2/5] (7.25ns)   --->   "%sum_2_41 = fadd float %sum_42, %tmp_36_41" [combined_hls/top.cpp:67]   --->   Operation 7796 'fadd' 'sum_2_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1635 <SV = 902> <Delay = 7.25>
ST_1635 : Operation 7797 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7797 'specloopname' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1635 : Operation 7798 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7798 'specregionbegin' 'tmp_173' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1635 : Operation 7799 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7799 'specpipeline' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1635 : Operation 7800 [1/5] (7.25ns)   --->   "%sum_2_41 = fadd float %sum_42, %tmp_36_41" [combined_hls/top.cpp:67]   --->   Operation 7800 'fadd' 'sum_2_41' <Predicate = (!tmp_26_41)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1635 : Operation 7801 [1/1] (0.00ns)   --->   "%empty_260 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_173)" [combined_hls/top.cpp:68]   --->   Operation 7801 'specregionend' 'empty_260' <Predicate = (!tmp_26_41)> <Delay = 0.00>
ST_1635 : Operation 7802 [1/1] (0.00ns)   --->   "br label %.preheader23.42" [combined_hls/top.cpp:64]   --->   Operation 7802 'br' <Predicate = (!tmp_26_41)> <Delay = 0.00>

State 1636 <SV = 888> <Delay = 5.54>
ST_1636 : Operation 7803 [1/1] (5.54ns)   --->   "%tmp_29_41 = fpext float %sum_42 to double" [combined_hls/top.cpp:69]   --->   Operation 7803 'fpext' 'tmp_29_41' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1636 : Operation 7804 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7804 'specregionbegin' 'tmp_172' <Predicate = true> <Delay = 0.00>

State 1637 <SV = 889> <Delay = 7.78>
ST_1637 : Operation 7805 [6/6] (7.78ns)   --->   "%tmp_30_41 = fmul double %tmp_29_41, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7805 'dmul' 'tmp_30_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1638 <SV = 890> <Delay = 7.78>
ST_1638 : Operation 7806 [5/6] (7.78ns)   --->   "%tmp_30_41 = fmul double %tmp_29_41, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7806 'dmul' 'tmp_30_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1639 <SV = 891> <Delay = 7.78>
ST_1639 : Operation 7807 [4/6] (7.78ns)   --->   "%tmp_30_41 = fmul double %tmp_29_41, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7807 'dmul' 'tmp_30_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1640 <SV = 892> <Delay = 7.78>
ST_1640 : Operation 7808 [3/6] (7.78ns)   --->   "%tmp_30_41 = fmul double %tmp_29_41, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7808 'dmul' 'tmp_30_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1641 <SV = 893> <Delay = 7.78>
ST_1641 : Operation 7809 [2/6] (7.78ns)   --->   "%tmp_30_41 = fmul double %tmp_29_41, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7809 'dmul' 'tmp_30_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1642 <SV = 894> <Delay = 7.78>
ST_1642 : Operation 7810 [1/6] (7.78ns)   --->   "%tmp_30_41 = fmul double %tmp_29_41, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7810 'dmul' 'tmp_30_41' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1643 <SV = 895> <Delay = 6.50>
ST_1643 : Operation 7811 [1/1] (6.50ns)   --->   "%tmp_31_41 = fptrunc double %tmp_30_41 to float" [combined_hls/top.cpp:69]   --->   Operation 7811 'fptrunc' 'tmp_31_41' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1644 <SV = 896> <Delay = 7.68>
ST_1644 : Operation 7812 [9/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7812 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1645 <SV = 897> <Delay = 7.68>
ST_1645 : Operation 7813 [8/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7813 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1646 <SV = 898> <Delay = 7.68>
ST_1646 : Operation 7814 [7/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7814 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1647 <SV = 899> <Delay = 7.68>
ST_1647 : Operation 7815 [6/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7815 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1648 <SV = 900> <Delay = 7.68>
ST_1648 : Operation 7816 [5/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7816 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1649 <SV = 901> <Delay = 7.68>
ST_1649 : Operation 7817 [4/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7817 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1650 <SV = 902> <Delay = 7.68>
ST_1650 : Operation 7818 [3/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7818 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1651 <SV = 903> <Delay = 7.68>
ST_1651 : Operation 7819 [2/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7819 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1652 <SV = 904> <Delay = 7.68>
ST_1652 : Operation 7820 [1/9] (7.68ns)   --->   "%tmp_32_41 = call float @llvm.exp.f32(float %tmp_31_41)" [combined_hls/top.cpp:69]   --->   Operation 7820 'fexp' 'tmp_32_41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1653 <SV = 905> <Delay = 5.91>
ST_1653 : Operation 7821 [1/1] (0.00ns)   --->   "%l_idx_load_43 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7821 'load' 'l_idx_load_43' <Predicate = true> <Delay = 0.00>
ST_1653 : Operation 7822 [1/1] (0.00ns)   --->   "%tmp_33_41 = sext i32 %l_idx_2_40 to i64" [combined_hls/top.cpp:69]   --->   Operation 7822 'sext' 'tmp_33_41' <Predicate = true> <Delay = 0.00>
ST_1653 : Operation 7823 [1/1] (0.00ns)   --->   "%result_buf_addr_46 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_41" [combined_hls/top.cpp:69]   --->   Operation 7823 'getelementptr' 'result_buf_addr_46' <Predicate = true> <Delay = 0.00>
ST_1653 : Operation 7824 [1/1] (3.25ns)   --->   "store float %tmp_32_41, float* %result_buf_addr_46, align 4" [combined_hls/top.cpp:69]   --->   Operation 7824 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1653 : Operation 7825 [1/1] (2.55ns)   --->   "%l_idx_2_41 = add nsw i32 %l_idx_load_43, 43" [combined_hls/top.cpp:70]   --->   Operation 7825 'add' 'l_idx_2_41' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1653 : Operation 7826 [1/1] (0.00ns)   --->   "%empty_258 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_169)" [combined_hls/top.cpp:72]   --->   Operation 7826 'specregionend' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_1653 : Operation 7827 [1/1] (0.97ns)   --->   "%or_cond45 = or i1 %tmp_16_37, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7827 'or' 'or_cond45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1653 : Operation 7828 [1/1] (0.00ns)   --->   "br i1 %or_cond45, label %._crit_edge.43.preheader, label %..preheader24.backedge_crit_edge842" [combined_hls/top.cpp:54]   --->   Operation 7828 'br' <Predicate = true> <Delay = 0.00>
ST_1653 : Operation 7829 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_41, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7829 'store' <Predicate = (!or_cond45)> <Delay = 3.36>
ST_1653 : Operation 7830 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7830 'br' <Predicate = (!or_cond45)> <Delay = 0.00>
ST_1653 : Operation 7831 [1/1] (1.76ns)   --->   "br label %._crit_edge.43" [combined_hls/top.cpp:57]   --->   Operation 7831 'br' <Predicate = (or_cond45)> <Delay = 1.76>

State 1654 <SV = 906> <Delay = 2.74>
ST_1654 : Operation 7832 [1/1] (0.00ns)   --->   "%j1_42 = phi i10 [ %j_4_42, %134 ], [ 0, %._crit_edge.43.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7832 'phi' 'j1_42' <Predicate = true> <Delay = 0.00>
ST_1654 : Operation 7833 [1/1] (1.77ns)   --->   "%exitcond5_42 = icmp eq i10 %j1_42, -240" [combined_hls/top.cpp:57]   --->   Operation 7833 'icmp' 'exitcond5_42' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1654 : Operation 7834 [1/1] (0.00ns)   --->   "%empty_267 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7834 'speclooptripcount' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_1654 : Operation 7835 [1/1] (1.73ns)   --->   "%j_4_42 = add i10 %j1_42, 1" [combined_hls/top.cpp:57]   --->   Operation 7835 'add' 'j_4_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1654 : Operation 7836 [1/1] (0.00ns)   --->   "br i1 %exitcond5_42, label %.preheader23.43.preheader, label %134" [combined_hls/top.cpp:57]   --->   Operation 7836 'br' <Predicate = true> <Delay = 0.00>
ST_1654 : Operation 7837 [2/2] (0.00ns)   --->   "%empty_268 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7837 'read' 'empty_268' <Predicate = (!exitcond5_42)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1654 : Operation 7838 [1/1] (0.00ns)   --->   "%tmp_21_42_cast = zext i10 %j1_42 to i16" [combined_hls/top.cpp:60]   --->   Operation 7838 'zext' 'tmp_21_42_cast' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1654 : Operation 7839 [1/1] (2.07ns)   --->   "%tmp_436 = add i16 %tmp_21_42_cast, -31824" [combined_hls/top.cpp:60]   --->   Operation 7839 'add' 'tmp_436' <Predicate = (!exitcond5_42)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1655 <SV = 907> <Delay = 3.25>
ST_1655 : Operation 7840 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7840 'specloopname' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7841 [1/1] (0.00ns)   --->   "%tmp_174 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7841 'specregionbegin' 'tmp_174' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7842 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7842 'specpipeline' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7843 [1/2] (0.00ns)   --->   "%empty_268 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7843 'read' 'empty_268' <Predicate = (!exitcond5_42)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1655 : Operation 7844 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_143 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_268, 0"   --->   Operation 7844 'extractvalue' 'in_stream_data_V_val_143' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7845 [1/1] (0.00ns)   --->   "%bitcast_42 = bitcast i32 %in_stream_data_V_val_143 to float"   --->   Operation 7845 'bitcast' 'bitcast_42' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7846 [1/1] (0.00ns)   --->   "%tmp_438_cast = zext i16 %tmp_436 to i64" [combined_hls/top.cpp:60]   --->   Operation 7846 'zext' 'tmp_438_cast' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7847 [1/1] (0.00ns)   --->   "%input_buf_addr_88 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_438_cast" [combined_hls/top.cpp:60]   --->   Operation 7847 'getelementptr' 'input_buf_addr_88' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7848 [1/1] (3.25ns)   --->   "store float %bitcast_42, float* %input_buf_addr_88, align 4" [combined_hls/top.cpp:60]   --->   Operation 7848 'store' <Predicate = (!exitcond5_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1655 : Operation 7849 [1/1] (0.00ns)   --->   "%empty_269 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_174)" [combined_hls/top.cpp:61]   --->   Operation 7849 'specregionend' 'empty_269' <Predicate = (!exitcond5_42)> <Delay = 0.00>
ST_1655 : Operation 7850 [1/1] (0.00ns)   --->   "br label %._crit_edge.43" [combined_hls/top.cpp:57]   --->   Operation 7850 'br' <Predicate = (!exitcond5_42)> <Delay = 0.00>

State 1656 <SV = 907> <Delay = 1.76>
ST_1656 : Operation 7851 [1/1] (1.76ns)   --->   "br label %.preheader23.43" [combined_hls/top.cpp:64]   --->   Operation 7851 'br' <Predicate = true> <Delay = 1.76>

State 1657 <SV = 908> <Delay = 5.33>
ST_1657 : Operation 7852 [1/1] (0.00ns)   --->   "%q_43 = phi i10 [ %q_1_42, %133 ], [ 0, %.preheader23.43.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7852 'phi' 'q_43' <Predicate = true> <Delay = 0.00>
ST_1657 : Operation 7853 [1/1] (0.00ns)   --->   "%sum_43 = phi float [ %sum_2_42, %133 ], [ 0.000000e+00, %.preheader23.43.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7853 'phi' 'sum_43' <Predicate = true> <Delay = 0.00>
ST_1657 : Operation 7854 [1/1] (1.77ns)   --->   "%tmp_26_42 = icmp eq i10 %q_43, -240" [combined_hls/top.cpp:64]   --->   Operation 7854 'icmp' 'tmp_26_42' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1657 : Operation 7855 [1/1] (0.00ns)   --->   "%empty_265 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7855 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_1657 : Operation 7856 [1/1] (1.73ns)   --->   "%q_1_42 = add i10 %q_43, 1" [combined_hls/top.cpp:64]   --->   Operation 7856 'add' 'q_1_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1657 : Operation 7857 [1/1] (0.00ns)   --->   "br i1 %tmp_26_42, label %132, label %133" [combined_hls/top.cpp:64]   --->   Operation 7857 'br' <Predicate = true> <Delay = 0.00>
ST_1657 : Operation 7858 [1/1] (0.00ns)   --->   "%tmp_34_42 = zext i10 %q_43 to i64" [combined_hls/top.cpp:66]   --->   Operation 7858 'zext' 'tmp_34_42' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1657 : Operation 7859 [1/1] (0.00ns)   --->   "%tmp_34_42_cast = zext i10 %q_43 to i16" [combined_hls/top.cpp:66]   --->   Operation 7859 'zext' 'tmp_34_42_cast' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1657 : Operation 7860 [1/1] (2.07ns)   --->   "%tmp_437 = add i16 %tmp_34_42_cast, -31824" [combined_hls/top.cpp:66]   --->   Operation 7860 'add' 'tmp_437' <Predicate = (!tmp_26_42)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1657 : Operation 7861 [1/1] (0.00ns)   --->   "%tmp_439_cast = zext i16 %tmp_437 to i64" [combined_hls/top.cpp:66]   --->   Operation 7861 'zext' 'tmp_439_cast' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1657 : Operation 7862 [1/1] (0.00ns)   --->   "%input_buf_addr_89 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_439_cast" [combined_hls/top.cpp:66]   --->   Operation 7862 'getelementptr' 'input_buf_addr_89' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1657 : Operation 7863 [1/1] (0.00ns)   --->   "%index_buf_addr_44 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_42" [combined_hls/top.cpp:66]   --->   Operation 7863 'getelementptr' 'index_buf_addr_44' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1657 : Operation 7864 [2/2] (3.25ns)   --->   "%index_buf_load_43 = load float* %index_buf_addr_44, align 4" [combined_hls/top.cpp:66]   --->   Operation 7864 'load' 'index_buf_load_43' <Predicate = (!tmp_26_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1657 : Operation 7865 [2/2] (3.25ns)   --->   "%input_buf_load_44 = load float* %input_buf_addr_89, align 4" [combined_hls/top.cpp:66]   --->   Operation 7865 'load' 'input_buf_load_44' <Predicate = (!tmp_26_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1658 <SV = 909> <Delay = 3.25>
ST_1658 : Operation 7866 [1/2] (3.25ns)   --->   "%index_buf_load_43 = load float* %index_buf_addr_44, align 4" [combined_hls/top.cpp:66]   --->   Operation 7866 'load' 'index_buf_load_43' <Predicate = (!tmp_26_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1658 : Operation 7867 [1/2] (3.25ns)   --->   "%input_buf_load_44 = load float* %input_buf_addr_89, align 4" [combined_hls/top.cpp:66]   --->   Operation 7867 'load' 'input_buf_load_44' <Predicate = (!tmp_26_42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1659 <SV = 910> <Delay = 7.25>
ST_1659 : Operation 7868 [5/5] (7.25ns)   --->   "%tmp_35_42 = fsub float %index_buf_load_43, %input_buf_load_44" [combined_hls/top.cpp:66]   --->   Operation 7868 'fsub' 'tmp_35_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1660 <SV = 911> <Delay = 7.25>
ST_1660 : Operation 7869 [4/5] (7.25ns)   --->   "%tmp_35_42 = fsub float %index_buf_load_43, %input_buf_load_44" [combined_hls/top.cpp:66]   --->   Operation 7869 'fsub' 'tmp_35_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1661 <SV = 912> <Delay = 7.25>
ST_1661 : Operation 7870 [3/5] (7.25ns)   --->   "%tmp_35_42 = fsub float %index_buf_load_43, %input_buf_load_44" [combined_hls/top.cpp:66]   --->   Operation 7870 'fsub' 'tmp_35_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1662 <SV = 913> <Delay = 7.25>
ST_1662 : Operation 7871 [2/5] (7.25ns)   --->   "%tmp_35_42 = fsub float %index_buf_load_43, %input_buf_load_44" [combined_hls/top.cpp:66]   --->   Operation 7871 'fsub' 'tmp_35_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1663 <SV = 914> <Delay = 7.25>
ST_1663 : Operation 7872 [1/5] (7.25ns)   --->   "%tmp_35_42 = fsub float %index_buf_load_43, %input_buf_load_44" [combined_hls/top.cpp:66]   --->   Operation 7872 'fsub' 'tmp_35_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1664 <SV = 915> <Delay = 5.70>
ST_1664 : Operation 7873 [4/4] (5.70ns)   --->   "%tmp_36_42 = fmul float %tmp_35_42, %tmp_35_42" [combined_hls/top.cpp:67]   --->   Operation 7873 'fmul' 'tmp_36_42' <Predicate = (!tmp_26_42)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1665 <SV = 916> <Delay = 5.70>
ST_1665 : Operation 7874 [3/4] (5.70ns)   --->   "%tmp_36_42 = fmul float %tmp_35_42, %tmp_35_42" [combined_hls/top.cpp:67]   --->   Operation 7874 'fmul' 'tmp_36_42' <Predicate = (!tmp_26_42)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1666 <SV = 917> <Delay = 5.70>
ST_1666 : Operation 7875 [2/4] (5.70ns)   --->   "%tmp_36_42 = fmul float %tmp_35_42, %tmp_35_42" [combined_hls/top.cpp:67]   --->   Operation 7875 'fmul' 'tmp_36_42' <Predicate = (!tmp_26_42)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1667 <SV = 918> <Delay = 5.70>
ST_1667 : Operation 7876 [1/4] (5.70ns)   --->   "%tmp_36_42 = fmul float %tmp_35_42, %tmp_35_42" [combined_hls/top.cpp:67]   --->   Operation 7876 'fmul' 'tmp_36_42' <Predicate = (!tmp_26_42)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1668 <SV = 919> <Delay = 7.25>
ST_1668 : Operation 7877 [5/5] (7.25ns)   --->   "%sum_2_42 = fadd float %sum_43, %tmp_36_42" [combined_hls/top.cpp:67]   --->   Operation 7877 'fadd' 'sum_2_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1669 <SV = 920> <Delay = 7.25>
ST_1669 : Operation 7878 [4/5] (7.25ns)   --->   "%sum_2_42 = fadd float %sum_43, %tmp_36_42" [combined_hls/top.cpp:67]   --->   Operation 7878 'fadd' 'sum_2_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1670 <SV = 921> <Delay = 7.25>
ST_1670 : Operation 7879 [3/5] (7.25ns)   --->   "%sum_2_42 = fadd float %sum_43, %tmp_36_42" [combined_hls/top.cpp:67]   --->   Operation 7879 'fadd' 'sum_2_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1671 <SV = 922> <Delay = 7.25>
ST_1671 : Operation 7880 [2/5] (7.25ns)   --->   "%sum_2_42 = fadd float %sum_43, %tmp_36_42" [combined_hls/top.cpp:67]   --->   Operation 7880 'fadd' 'sum_2_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1672 <SV = 923> <Delay = 7.25>
ST_1672 : Operation 7881 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7881 'specloopname' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1672 : Operation 7882 [1/1] (0.00ns)   --->   "%tmp_176 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7882 'specregionbegin' 'tmp_176' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1672 : Operation 7883 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7883 'specpipeline' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1672 : Operation 7884 [1/5] (7.25ns)   --->   "%sum_2_42 = fadd float %sum_43, %tmp_36_42" [combined_hls/top.cpp:67]   --->   Operation 7884 'fadd' 'sum_2_42' <Predicate = (!tmp_26_42)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1672 : Operation 7885 [1/1] (0.00ns)   --->   "%empty_266 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_176)" [combined_hls/top.cpp:68]   --->   Operation 7885 'specregionend' 'empty_266' <Predicate = (!tmp_26_42)> <Delay = 0.00>
ST_1672 : Operation 7886 [1/1] (0.00ns)   --->   "br label %.preheader23.43" [combined_hls/top.cpp:64]   --->   Operation 7886 'br' <Predicate = (!tmp_26_42)> <Delay = 0.00>

State 1673 <SV = 909> <Delay = 5.54>
ST_1673 : Operation 7887 [1/1] (5.54ns)   --->   "%tmp_29_42 = fpext float %sum_43 to double" [combined_hls/top.cpp:69]   --->   Operation 7887 'fpext' 'tmp_29_42' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1673 : Operation 7888 [1/1] (0.00ns)   --->   "%tmp_175 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7888 'specregionbegin' 'tmp_175' <Predicate = true> <Delay = 0.00>

State 1674 <SV = 910> <Delay = 7.78>
ST_1674 : Operation 7889 [6/6] (7.78ns)   --->   "%tmp_30_42 = fmul double %tmp_29_42, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7889 'dmul' 'tmp_30_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1675 <SV = 911> <Delay = 7.78>
ST_1675 : Operation 7890 [5/6] (7.78ns)   --->   "%tmp_30_42 = fmul double %tmp_29_42, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7890 'dmul' 'tmp_30_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1676 <SV = 912> <Delay = 7.78>
ST_1676 : Operation 7891 [4/6] (7.78ns)   --->   "%tmp_30_42 = fmul double %tmp_29_42, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7891 'dmul' 'tmp_30_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1677 <SV = 913> <Delay = 7.78>
ST_1677 : Operation 7892 [3/6] (7.78ns)   --->   "%tmp_30_42 = fmul double %tmp_29_42, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7892 'dmul' 'tmp_30_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1678 <SV = 914> <Delay = 7.78>
ST_1678 : Operation 7893 [2/6] (7.78ns)   --->   "%tmp_30_42 = fmul double %tmp_29_42, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7893 'dmul' 'tmp_30_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1679 <SV = 915> <Delay = 7.78>
ST_1679 : Operation 7894 [1/6] (7.78ns)   --->   "%tmp_30_42 = fmul double %tmp_29_42, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7894 'dmul' 'tmp_30_42' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1680 <SV = 916> <Delay = 6.50>
ST_1680 : Operation 7895 [1/1] (6.50ns)   --->   "%tmp_31_42 = fptrunc double %tmp_30_42 to float" [combined_hls/top.cpp:69]   --->   Operation 7895 'fptrunc' 'tmp_31_42' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1681 <SV = 917> <Delay = 7.68>
ST_1681 : Operation 7896 [9/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7896 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1682 <SV = 918> <Delay = 7.68>
ST_1682 : Operation 7897 [8/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7897 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1683 <SV = 919> <Delay = 7.68>
ST_1683 : Operation 7898 [7/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7898 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1684 <SV = 920> <Delay = 7.68>
ST_1684 : Operation 7899 [6/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7899 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1685 <SV = 921> <Delay = 7.68>
ST_1685 : Operation 7900 [5/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7900 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1686 <SV = 922> <Delay = 7.68>
ST_1686 : Operation 7901 [4/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7901 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1687 <SV = 923> <Delay = 7.68>
ST_1687 : Operation 7902 [3/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7902 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1688 <SV = 924> <Delay = 7.68>
ST_1688 : Operation 7903 [2/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7903 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1689 <SV = 925> <Delay = 7.68>
ST_1689 : Operation 7904 [1/9] (7.68ns)   --->   "%tmp_32_42 = call float @llvm.exp.f32(float %tmp_31_42)" [combined_hls/top.cpp:69]   --->   Operation 7904 'fexp' 'tmp_32_42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1690 <SV = 926> <Delay = 5.91>
ST_1690 : Operation 7905 [1/1] (0.00ns)   --->   "%l_idx_load_44 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7905 'load' 'l_idx_load_44' <Predicate = true> <Delay = 0.00>
ST_1690 : Operation 7906 [1/1] (0.00ns)   --->   "%tmp_33_42 = sext i32 %l_idx_2_41 to i64" [combined_hls/top.cpp:69]   --->   Operation 7906 'sext' 'tmp_33_42' <Predicate = true> <Delay = 0.00>
ST_1690 : Operation 7907 [1/1] (0.00ns)   --->   "%result_buf_addr_47 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_42" [combined_hls/top.cpp:69]   --->   Operation 7907 'getelementptr' 'result_buf_addr_47' <Predicate = true> <Delay = 0.00>
ST_1690 : Operation 7908 [1/1] (3.25ns)   --->   "store float %tmp_32_42, float* %result_buf_addr_47, align 4" [combined_hls/top.cpp:69]   --->   Operation 7908 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1690 : Operation 7909 [1/1] (2.55ns)   --->   "%l_idx_2_42 = add nsw i32 %l_idx_load_44, 44" [combined_hls/top.cpp:70]   --->   Operation 7909 'add' 'l_idx_2_42' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1690 : Operation 7910 [1/1] (0.00ns)   --->   "%empty_264 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_172)" [combined_hls/top.cpp:72]   --->   Operation 7910 'specregionend' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_1690 : Operation 7911 [1/1] (0.97ns)   --->   "%or_cond46 = or i1 %tmp_16_38, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7911 'or' 'or_cond46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1690 : Operation 7912 [1/1] (0.00ns)   --->   "br i1 %or_cond46, label %._crit_edge.44.preheader, label %..preheader24.backedge_crit_edge843" [combined_hls/top.cpp:54]   --->   Operation 7912 'br' <Predicate = true> <Delay = 0.00>
ST_1690 : Operation 7913 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_42, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7913 'store' <Predicate = (!or_cond46)> <Delay = 3.36>
ST_1690 : Operation 7914 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7914 'br' <Predicate = (!or_cond46)> <Delay = 0.00>
ST_1690 : Operation 7915 [1/1] (1.76ns)   --->   "br label %._crit_edge.44" [combined_hls/top.cpp:57]   --->   Operation 7915 'br' <Predicate = (or_cond46)> <Delay = 1.76>

State 1691 <SV = 927> <Delay = 2.74>
ST_1691 : Operation 7916 [1/1] (0.00ns)   --->   "%j1_43 = phi i10 [ %j_4_43, %137 ], [ 0, %._crit_edge.44.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 7916 'phi' 'j1_43' <Predicate = true> <Delay = 0.00>
ST_1691 : Operation 7917 [1/1] (1.77ns)   --->   "%exitcond5_43 = icmp eq i10 %j1_43, -240" [combined_hls/top.cpp:57]   --->   Operation 7917 'icmp' 'exitcond5_43' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1691 : Operation 7918 [1/1] (0.00ns)   --->   "%empty_273 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7918 'speclooptripcount' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_1691 : Operation 7919 [1/1] (1.73ns)   --->   "%j_4_43 = add i10 %j1_43, 1" [combined_hls/top.cpp:57]   --->   Operation 7919 'add' 'j_4_43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1691 : Operation 7920 [1/1] (0.00ns)   --->   "br i1 %exitcond5_43, label %.preheader23.44.preheader, label %137" [combined_hls/top.cpp:57]   --->   Operation 7920 'br' <Predicate = true> <Delay = 0.00>
ST_1691 : Operation 7921 [2/2] (0.00ns)   --->   "%empty_274 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7921 'read' 'empty_274' <Predicate = (!exitcond5_43)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1691 : Operation 7922 [1/1] (0.00ns)   --->   "%tmp_21_43_cast = zext i10 %j1_43 to i16" [combined_hls/top.cpp:60]   --->   Operation 7922 'zext' 'tmp_21_43_cast' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1691 : Operation 7923 [1/1] (2.07ns)   --->   "%tmp_438 = add i16 %tmp_21_43_cast, -31040" [combined_hls/top.cpp:60]   --->   Operation 7923 'add' 'tmp_438' <Predicate = (!exitcond5_43)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1692 <SV = 928> <Delay = 3.25>
ST_1692 : Operation 7924 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 7924 'specloopname' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7925 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 7925 'specregionbegin' 'tmp_177' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7926 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 7926 'specpipeline' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7927 [1/2] (0.00ns)   --->   "%empty_274 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 7927 'read' 'empty_274' <Predicate = (!exitcond5_43)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1692 : Operation 7928 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_144 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_274, 0"   --->   Operation 7928 'extractvalue' 'in_stream_data_V_val_144' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7929 [1/1] (0.00ns)   --->   "%bitcast_43 = bitcast i32 %in_stream_data_V_val_144 to float"   --->   Operation 7929 'bitcast' 'bitcast_43' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7930 [1/1] (0.00ns)   --->   "%tmp_440_cast = zext i16 %tmp_438 to i64" [combined_hls/top.cpp:60]   --->   Operation 7930 'zext' 'tmp_440_cast' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7931 [1/1] (0.00ns)   --->   "%input_buf_addr_90 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_440_cast" [combined_hls/top.cpp:60]   --->   Operation 7931 'getelementptr' 'input_buf_addr_90' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7932 [1/1] (3.25ns)   --->   "store float %bitcast_43, float* %input_buf_addr_90, align 4" [combined_hls/top.cpp:60]   --->   Operation 7932 'store' <Predicate = (!exitcond5_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1692 : Operation 7933 [1/1] (0.00ns)   --->   "%empty_275 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_177)" [combined_hls/top.cpp:61]   --->   Operation 7933 'specregionend' 'empty_275' <Predicate = (!exitcond5_43)> <Delay = 0.00>
ST_1692 : Operation 7934 [1/1] (0.00ns)   --->   "br label %._crit_edge.44" [combined_hls/top.cpp:57]   --->   Operation 7934 'br' <Predicate = (!exitcond5_43)> <Delay = 0.00>

State 1693 <SV = 928> <Delay = 1.76>
ST_1693 : Operation 7935 [1/1] (1.76ns)   --->   "br label %.preheader23.44" [combined_hls/top.cpp:64]   --->   Operation 7935 'br' <Predicate = true> <Delay = 1.76>

State 1694 <SV = 929> <Delay = 5.33>
ST_1694 : Operation 7936 [1/1] (0.00ns)   --->   "%q_44 = phi i10 [ %q_1_43, %136 ], [ 0, %.preheader23.44.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 7936 'phi' 'q_44' <Predicate = true> <Delay = 0.00>
ST_1694 : Operation 7937 [1/1] (0.00ns)   --->   "%sum_44 = phi float [ %sum_2_43, %136 ], [ 0.000000e+00, %.preheader23.44.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 7937 'phi' 'sum_44' <Predicate = true> <Delay = 0.00>
ST_1694 : Operation 7938 [1/1] (1.77ns)   --->   "%tmp_26_43 = icmp eq i10 %q_44, -240" [combined_hls/top.cpp:64]   --->   Operation 7938 'icmp' 'tmp_26_43' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1694 : Operation 7939 [1/1] (0.00ns)   --->   "%empty_271 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 7939 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_1694 : Operation 7940 [1/1] (1.73ns)   --->   "%q_1_43 = add i10 %q_44, 1" [combined_hls/top.cpp:64]   --->   Operation 7940 'add' 'q_1_43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1694 : Operation 7941 [1/1] (0.00ns)   --->   "br i1 %tmp_26_43, label %135, label %136" [combined_hls/top.cpp:64]   --->   Operation 7941 'br' <Predicate = true> <Delay = 0.00>
ST_1694 : Operation 7942 [1/1] (0.00ns)   --->   "%tmp_34_43 = zext i10 %q_44 to i64" [combined_hls/top.cpp:66]   --->   Operation 7942 'zext' 'tmp_34_43' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1694 : Operation 7943 [1/1] (0.00ns)   --->   "%tmp_34_43_cast = zext i10 %q_44 to i16" [combined_hls/top.cpp:66]   --->   Operation 7943 'zext' 'tmp_34_43_cast' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1694 : Operation 7944 [1/1] (2.07ns)   --->   "%tmp_439 = add i16 %tmp_34_43_cast, -31040" [combined_hls/top.cpp:66]   --->   Operation 7944 'add' 'tmp_439' <Predicate = (!tmp_26_43)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1694 : Operation 7945 [1/1] (0.00ns)   --->   "%tmp_441_cast = zext i16 %tmp_439 to i64" [combined_hls/top.cpp:66]   --->   Operation 7945 'zext' 'tmp_441_cast' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1694 : Operation 7946 [1/1] (0.00ns)   --->   "%input_buf_addr_91 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_441_cast" [combined_hls/top.cpp:66]   --->   Operation 7946 'getelementptr' 'input_buf_addr_91' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1694 : Operation 7947 [1/1] (0.00ns)   --->   "%index_buf_addr_45 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_43" [combined_hls/top.cpp:66]   --->   Operation 7947 'getelementptr' 'index_buf_addr_45' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1694 : Operation 7948 [2/2] (3.25ns)   --->   "%index_buf_load_44 = load float* %index_buf_addr_45, align 4" [combined_hls/top.cpp:66]   --->   Operation 7948 'load' 'index_buf_load_44' <Predicate = (!tmp_26_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1694 : Operation 7949 [2/2] (3.25ns)   --->   "%input_buf_load_45 = load float* %input_buf_addr_91, align 4" [combined_hls/top.cpp:66]   --->   Operation 7949 'load' 'input_buf_load_45' <Predicate = (!tmp_26_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1695 <SV = 930> <Delay = 3.25>
ST_1695 : Operation 7950 [1/2] (3.25ns)   --->   "%index_buf_load_44 = load float* %index_buf_addr_45, align 4" [combined_hls/top.cpp:66]   --->   Operation 7950 'load' 'index_buf_load_44' <Predicate = (!tmp_26_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1695 : Operation 7951 [1/2] (3.25ns)   --->   "%input_buf_load_45 = load float* %input_buf_addr_91, align 4" [combined_hls/top.cpp:66]   --->   Operation 7951 'load' 'input_buf_load_45' <Predicate = (!tmp_26_43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1696 <SV = 931> <Delay = 7.25>
ST_1696 : Operation 7952 [5/5] (7.25ns)   --->   "%tmp_35_43 = fsub float %index_buf_load_44, %input_buf_load_45" [combined_hls/top.cpp:66]   --->   Operation 7952 'fsub' 'tmp_35_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1697 <SV = 932> <Delay = 7.25>
ST_1697 : Operation 7953 [4/5] (7.25ns)   --->   "%tmp_35_43 = fsub float %index_buf_load_44, %input_buf_load_45" [combined_hls/top.cpp:66]   --->   Operation 7953 'fsub' 'tmp_35_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1698 <SV = 933> <Delay = 7.25>
ST_1698 : Operation 7954 [3/5] (7.25ns)   --->   "%tmp_35_43 = fsub float %index_buf_load_44, %input_buf_load_45" [combined_hls/top.cpp:66]   --->   Operation 7954 'fsub' 'tmp_35_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1699 <SV = 934> <Delay = 7.25>
ST_1699 : Operation 7955 [2/5] (7.25ns)   --->   "%tmp_35_43 = fsub float %index_buf_load_44, %input_buf_load_45" [combined_hls/top.cpp:66]   --->   Operation 7955 'fsub' 'tmp_35_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1700 <SV = 935> <Delay = 7.25>
ST_1700 : Operation 7956 [1/5] (7.25ns)   --->   "%tmp_35_43 = fsub float %index_buf_load_44, %input_buf_load_45" [combined_hls/top.cpp:66]   --->   Operation 7956 'fsub' 'tmp_35_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1701 <SV = 936> <Delay = 5.70>
ST_1701 : Operation 7957 [4/4] (5.70ns)   --->   "%tmp_36_43 = fmul float %tmp_35_43, %tmp_35_43" [combined_hls/top.cpp:67]   --->   Operation 7957 'fmul' 'tmp_36_43' <Predicate = (!tmp_26_43)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1702 <SV = 937> <Delay = 5.70>
ST_1702 : Operation 7958 [3/4] (5.70ns)   --->   "%tmp_36_43 = fmul float %tmp_35_43, %tmp_35_43" [combined_hls/top.cpp:67]   --->   Operation 7958 'fmul' 'tmp_36_43' <Predicate = (!tmp_26_43)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1703 <SV = 938> <Delay = 5.70>
ST_1703 : Operation 7959 [2/4] (5.70ns)   --->   "%tmp_36_43 = fmul float %tmp_35_43, %tmp_35_43" [combined_hls/top.cpp:67]   --->   Operation 7959 'fmul' 'tmp_36_43' <Predicate = (!tmp_26_43)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1704 <SV = 939> <Delay = 5.70>
ST_1704 : Operation 7960 [1/4] (5.70ns)   --->   "%tmp_36_43 = fmul float %tmp_35_43, %tmp_35_43" [combined_hls/top.cpp:67]   --->   Operation 7960 'fmul' 'tmp_36_43' <Predicate = (!tmp_26_43)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1705 <SV = 940> <Delay = 7.25>
ST_1705 : Operation 7961 [5/5] (7.25ns)   --->   "%sum_2_43 = fadd float %sum_44, %tmp_36_43" [combined_hls/top.cpp:67]   --->   Operation 7961 'fadd' 'sum_2_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1706 <SV = 941> <Delay = 7.25>
ST_1706 : Operation 7962 [4/5] (7.25ns)   --->   "%sum_2_43 = fadd float %sum_44, %tmp_36_43" [combined_hls/top.cpp:67]   --->   Operation 7962 'fadd' 'sum_2_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1707 <SV = 942> <Delay = 7.25>
ST_1707 : Operation 7963 [3/5] (7.25ns)   --->   "%sum_2_43 = fadd float %sum_44, %tmp_36_43" [combined_hls/top.cpp:67]   --->   Operation 7963 'fadd' 'sum_2_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1708 <SV = 943> <Delay = 7.25>
ST_1708 : Operation 7964 [2/5] (7.25ns)   --->   "%sum_2_43 = fadd float %sum_44, %tmp_36_43" [combined_hls/top.cpp:67]   --->   Operation 7964 'fadd' 'sum_2_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1709 <SV = 944> <Delay = 7.25>
ST_1709 : Operation 7965 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 7965 'specloopname' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1709 : Operation 7966 [1/1] (0.00ns)   --->   "%tmp_179 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 7966 'specregionbegin' 'tmp_179' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1709 : Operation 7967 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 7967 'specpipeline' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1709 : Operation 7968 [1/5] (7.25ns)   --->   "%sum_2_43 = fadd float %sum_44, %tmp_36_43" [combined_hls/top.cpp:67]   --->   Operation 7968 'fadd' 'sum_2_43' <Predicate = (!tmp_26_43)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1709 : Operation 7969 [1/1] (0.00ns)   --->   "%empty_272 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_179)" [combined_hls/top.cpp:68]   --->   Operation 7969 'specregionend' 'empty_272' <Predicate = (!tmp_26_43)> <Delay = 0.00>
ST_1709 : Operation 7970 [1/1] (0.00ns)   --->   "br label %.preheader23.44" [combined_hls/top.cpp:64]   --->   Operation 7970 'br' <Predicate = (!tmp_26_43)> <Delay = 0.00>

State 1710 <SV = 930> <Delay = 5.54>
ST_1710 : Operation 7971 [1/1] (5.54ns)   --->   "%tmp_29_43 = fpext float %sum_44 to double" [combined_hls/top.cpp:69]   --->   Operation 7971 'fpext' 'tmp_29_43' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1710 : Operation 7972 [1/1] (0.00ns)   --->   "%tmp_178 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 7972 'specregionbegin' 'tmp_178' <Predicate = true> <Delay = 0.00>

State 1711 <SV = 931> <Delay = 7.78>
ST_1711 : Operation 7973 [6/6] (7.78ns)   --->   "%tmp_30_43 = fmul double %tmp_29_43, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7973 'dmul' 'tmp_30_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1712 <SV = 932> <Delay = 7.78>
ST_1712 : Operation 7974 [5/6] (7.78ns)   --->   "%tmp_30_43 = fmul double %tmp_29_43, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7974 'dmul' 'tmp_30_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1713 <SV = 933> <Delay = 7.78>
ST_1713 : Operation 7975 [4/6] (7.78ns)   --->   "%tmp_30_43 = fmul double %tmp_29_43, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7975 'dmul' 'tmp_30_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1714 <SV = 934> <Delay = 7.78>
ST_1714 : Operation 7976 [3/6] (7.78ns)   --->   "%tmp_30_43 = fmul double %tmp_29_43, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7976 'dmul' 'tmp_30_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1715 <SV = 935> <Delay = 7.78>
ST_1715 : Operation 7977 [2/6] (7.78ns)   --->   "%tmp_30_43 = fmul double %tmp_29_43, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7977 'dmul' 'tmp_30_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1716 <SV = 936> <Delay = 7.78>
ST_1716 : Operation 7978 [1/6] (7.78ns)   --->   "%tmp_30_43 = fmul double %tmp_29_43, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 7978 'dmul' 'tmp_30_43' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1717 <SV = 937> <Delay = 6.50>
ST_1717 : Operation 7979 [1/1] (6.50ns)   --->   "%tmp_31_43 = fptrunc double %tmp_30_43 to float" [combined_hls/top.cpp:69]   --->   Operation 7979 'fptrunc' 'tmp_31_43' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1718 <SV = 938> <Delay = 7.68>
ST_1718 : Operation 7980 [9/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7980 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1719 <SV = 939> <Delay = 7.68>
ST_1719 : Operation 7981 [8/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7981 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1720 <SV = 940> <Delay = 7.68>
ST_1720 : Operation 7982 [7/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7982 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1721 <SV = 941> <Delay = 7.68>
ST_1721 : Operation 7983 [6/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7983 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1722 <SV = 942> <Delay = 7.68>
ST_1722 : Operation 7984 [5/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7984 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1723 <SV = 943> <Delay = 7.68>
ST_1723 : Operation 7985 [4/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7985 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1724 <SV = 944> <Delay = 7.68>
ST_1724 : Operation 7986 [3/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7986 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1725 <SV = 945> <Delay = 7.68>
ST_1725 : Operation 7987 [2/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7987 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1726 <SV = 946> <Delay = 7.68>
ST_1726 : Operation 7988 [1/9] (7.68ns)   --->   "%tmp_32_43 = call float @llvm.exp.f32(float %tmp_31_43)" [combined_hls/top.cpp:69]   --->   Operation 7988 'fexp' 'tmp_32_43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1727 <SV = 947> <Delay = 5.91>
ST_1727 : Operation 7989 [1/1] (0.00ns)   --->   "%l_idx_load_45 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7989 'load' 'l_idx_load_45' <Predicate = true> <Delay = 0.00>
ST_1727 : Operation 7990 [1/1] (0.00ns)   --->   "%tmp_33_43 = sext i32 %l_idx_2_42 to i64" [combined_hls/top.cpp:69]   --->   Operation 7990 'sext' 'tmp_33_43' <Predicate = true> <Delay = 0.00>
ST_1727 : Operation 7991 [1/1] (0.00ns)   --->   "%result_buf_addr_48 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_43" [combined_hls/top.cpp:69]   --->   Operation 7991 'getelementptr' 'result_buf_addr_48' <Predicate = true> <Delay = 0.00>
ST_1727 : Operation 7992 [1/1] (3.25ns)   --->   "store float %tmp_32_43, float* %result_buf_addr_48, align 4" [combined_hls/top.cpp:69]   --->   Operation 7992 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1727 : Operation 7993 [1/1] (2.55ns)   --->   "%l_idx_2_43 = add nsw i32 %l_idx_load_45, 45" [combined_hls/top.cpp:70]   --->   Operation 7993 'add' 'l_idx_2_43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1727 : Operation 7994 [1/1] (0.00ns)   --->   "%empty_270 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_175)" [combined_hls/top.cpp:72]   --->   Operation 7994 'specregionend' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_1727 : Operation 7995 [1/1] (0.97ns)   --->   "%or_cond47 = or i1 %tmp_16_39, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 7995 'or' 'or_cond47' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1727 : Operation 7996 [1/1] (0.00ns)   --->   "br i1 %or_cond47, label %._crit_edge.45.preheader, label %..preheader24.backedge_crit_edge844" [combined_hls/top.cpp:54]   --->   Operation 7996 'br' <Predicate = true> <Delay = 0.00>
ST_1727 : Operation 7997 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_43, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 7997 'store' <Predicate = (!or_cond47)> <Delay = 3.36>
ST_1727 : Operation 7998 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 7998 'br' <Predicate = (!or_cond47)> <Delay = 0.00>
ST_1727 : Operation 7999 [1/1] (1.76ns)   --->   "br label %._crit_edge.45" [combined_hls/top.cpp:57]   --->   Operation 7999 'br' <Predicate = (or_cond47)> <Delay = 1.76>

State 1728 <SV = 948> <Delay = 2.74>
ST_1728 : Operation 8000 [1/1] (0.00ns)   --->   "%j1_44 = phi i10 [ %j_4_44, %140 ], [ 0, %._crit_edge.45.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8000 'phi' 'j1_44' <Predicate = true> <Delay = 0.00>
ST_1728 : Operation 8001 [1/1] (1.77ns)   --->   "%exitcond5_44 = icmp eq i10 %j1_44, -240" [combined_hls/top.cpp:57]   --->   Operation 8001 'icmp' 'exitcond5_44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1728 : Operation 8002 [1/1] (0.00ns)   --->   "%empty_279 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8002 'speclooptripcount' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_1728 : Operation 8003 [1/1] (1.73ns)   --->   "%j_4_44 = add i10 %j1_44, 1" [combined_hls/top.cpp:57]   --->   Operation 8003 'add' 'j_4_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1728 : Operation 8004 [1/1] (0.00ns)   --->   "br i1 %exitcond5_44, label %.preheader23.45.preheader, label %140" [combined_hls/top.cpp:57]   --->   Operation 8004 'br' <Predicate = true> <Delay = 0.00>
ST_1728 : Operation 8005 [2/2] (0.00ns)   --->   "%empty_280 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8005 'read' 'empty_280' <Predicate = (!exitcond5_44)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1728 : Operation 8006 [1/1] (0.00ns)   --->   "%tmp_21_44_cast = zext i10 %j1_44 to i16" [combined_hls/top.cpp:60]   --->   Operation 8006 'zext' 'tmp_21_44_cast' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1728 : Operation 8007 [1/1] (2.07ns)   --->   "%tmp_440 = add i16 %tmp_21_44_cast, -30256" [combined_hls/top.cpp:60]   --->   Operation 8007 'add' 'tmp_440' <Predicate = (!exitcond5_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1729 <SV = 949> <Delay = 3.25>
ST_1729 : Operation 8008 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8008 'specloopname' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8009 [1/1] (0.00ns)   --->   "%tmp_180 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8009 'specregionbegin' 'tmp_180' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8010 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8010 'specpipeline' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8011 [1/2] (0.00ns)   --->   "%empty_280 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8011 'read' 'empty_280' <Predicate = (!exitcond5_44)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1729 : Operation 8012 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_145 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_280, 0"   --->   Operation 8012 'extractvalue' 'in_stream_data_V_val_145' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8013 [1/1] (0.00ns)   --->   "%bitcast_44 = bitcast i32 %in_stream_data_V_val_145 to float"   --->   Operation 8013 'bitcast' 'bitcast_44' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8014 [1/1] (0.00ns)   --->   "%tmp_442_cast = zext i16 %tmp_440 to i64" [combined_hls/top.cpp:60]   --->   Operation 8014 'zext' 'tmp_442_cast' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8015 [1/1] (0.00ns)   --->   "%input_buf_addr_92 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_442_cast" [combined_hls/top.cpp:60]   --->   Operation 8015 'getelementptr' 'input_buf_addr_92' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8016 [1/1] (3.25ns)   --->   "store float %bitcast_44, float* %input_buf_addr_92, align 4" [combined_hls/top.cpp:60]   --->   Operation 8016 'store' <Predicate = (!exitcond5_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1729 : Operation 8017 [1/1] (0.00ns)   --->   "%empty_281 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_180)" [combined_hls/top.cpp:61]   --->   Operation 8017 'specregionend' 'empty_281' <Predicate = (!exitcond5_44)> <Delay = 0.00>
ST_1729 : Operation 8018 [1/1] (0.00ns)   --->   "br label %._crit_edge.45" [combined_hls/top.cpp:57]   --->   Operation 8018 'br' <Predicate = (!exitcond5_44)> <Delay = 0.00>

State 1730 <SV = 949> <Delay = 1.76>
ST_1730 : Operation 8019 [1/1] (1.76ns)   --->   "br label %.preheader23.45" [combined_hls/top.cpp:64]   --->   Operation 8019 'br' <Predicate = true> <Delay = 1.76>

State 1731 <SV = 950> <Delay = 5.33>
ST_1731 : Operation 8020 [1/1] (0.00ns)   --->   "%q_45 = phi i10 [ %q_1_44, %139 ], [ 0, %.preheader23.45.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8020 'phi' 'q_45' <Predicate = true> <Delay = 0.00>
ST_1731 : Operation 8021 [1/1] (0.00ns)   --->   "%sum_45 = phi float [ %sum_2_44, %139 ], [ 0.000000e+00, %.preheader23.45.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8021 'phi' 'sum_45' <Predicate = true> <Delay = 0.00>
ST_1731 : Operation 8022 [1/1] (1.77ns)   --->   "%tmp_26_44 = icmp eq i10 %q_45, -240" [combined_hls/top.cpp:64]   --->   Operation 8022 'icmp' 'tmp_26_44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1731 : Operation 8023 [1/1] (0.00ns)   --->   "%empty_277 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8023 'speclooptripcount' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_1731 : Operation 8024 [1/1] (1.73ns)   --->   "%q_1_44 = add i10 %q_45, 1" [combined_hls/top.cpp:64]   --->   Operation 8024 'add' 'q_1_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1731 : Operation 8025 [1/1] (0.00ns)   --->   "br i1 %tmp_26_44, label %138, label %139" [combined_hls/top.cpp:64]   --->   Operation 8025 'br' <Predicate = true> <Delay = 0.00>
ST_1731 : Operation 8026 [1/1] (0.00ns)   --->   "%tmp_34_44 = zext i10 %q_45 to i64" [combined_hls/top.cpp:66]   --->   Operation 8026 'zext' 'tmp_34_44' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1731 : Operation 8027 [1/1] (0.00ns)   --->   "%tmp_34_44_cast = zext i10 %q_45 to i16" [combined_hls/top.cpp:66]   --->   Operation 8027 'zext' 'tmp_34_44_cast' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1731 : Operation 8028 [1/1] (2.07ns)   --->   "%tmp_441 = add i16 %tmp_34_44_cast, -30256" [combined_hls/top.cpp:66]   --->   Operation 8028 'add' 'tmp_441' <Predicate = (!tmp_26_44)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1731 : Operation 8029 [1/1] (0.00ns)   --->   "%tmp_443_cast = zext i16 %tmp_441 to i64" [combined_hls/top.cpp:66]   --->   Operation 8029 'zext' 'tmp_443_cast' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1731 : Operation 8030 [1/1] (0.00ns)   --->   "%input_buf_addr_93 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_443_cast" [combined_hls/top.cpp:66]   --->   Operation 8030 'getelementptr' 'input_buf_addr_93' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1731 : Operation 8031 [1/1] (0.00ns)   --->   "%index_buf_addr_46 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_44" [combined_hls/top.cpp:66]   --->   Operation 8031 'getelementptr' 'index_buf_addr_46' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1731 : Operation 8032 [2/2] (3.25ns)   --->   "%index_buf_load_45 = load float* %index_buf_addr_46, align 4" [combined_hls/top.cpp:66]   --->   Operation 8032 'load' 'index_buf_load_45' <Predicate = (!tmp_26_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1731 : Operation 8033 [2/2] (3.25ns)   --->   "%input_buf_load_46 = load float* %input_buf_addr_93, align 4" [combined_hls/top.cpp:66]   --->   Operation 8033 'load' 'input_buf_load_46' <Predicate = (!tmp_26_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1732 <SV = 951> <Delay = 3.25>
ST_1732 : Operation 8034 [1/2] (3.25ns)   --->   "%index_buf_load_45 = load float* %index_buf_addr_46, align 4" [combined_hls/top.cpp:66]   --->   Operation 8034 'load' 'index_buf_load_45' <Predicate = (!tmp_26_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1732 : Operation 8035 [1/2] (3.25ns)   --->   "%input_buf_load_46 = load float* %input_buf_addr_93, align 4" [combined_hls/top.cpp:66]   --->   Operation 8035 'load' 'input_buf_load_46' <Predicate = (!tmp_26_44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1733 <SV = 952> <Delay = 7.25>
ST_1733 : Operation 8036 [5/5] (7.25ns)   --->   "%tmp_35_44 = fsub float %index_buf_load_45, %input_buf_load_46" [combined_hls/top.cpp:66]   --->   Operation 8036 'fsub' 'tmp_35_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1734 <SV = 953> <Delay = 7.25>
ST_1734 : Operation 8037 [4/5] (7.25ns)   --->   "%tmp_35_44 = fsub float %index_buf_load_45, %input_buf_load_46" [combined_hls/top.cpp:66]   --->   Operation 8037 'fsub' 'tmp_35_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1735 <SV = 954> <Delay = 7.25>
ST_1735 : Operation 8038 [3/5] (7.25ns)   --->   "%tmp_35_44 = fsub float %index_buf_load_45, %input_buf_load_46" [combined_hls/top.cpp:66]   --->   Operation 8038 'fsub' 'tmp_35_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1736 <SV = 955> <Delay = 7.25>
ST_1736 : Operation 8039 [2/5] (7.25ns)   --->   "%tmp_35_44 = fsub float %index_buf_load_45, %input_buf_load_46" [combined_hls/top.cpp:66]   --->   Operation 8039 'fsub' 'tmp_35_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1737 <SV = 956> <Delay = 7.25>
ST_1737 : Operation 8040 [1/5] (7.25ns)   --->   "%tmp_35_44 = fsub float %index_buf_load_45, %input_buf_load_46" [combined_hls/top.cpp:66]   --->   Operation 8040 'fsub' 'tmp_35_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1738 <SV = 957> <Delay = 5.70>
ST_1738 : Operation 8041 [4/4] (5.70ns)   --->   "%tmp_36_44 = fmul float %tmp_35_44, %tmp_35_44" [combined_hls/top.cpp:67]   --->   Operation 8041 'fmul' 'tmp_36_44' <Predicate = (!tmp_26_44)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1739 <SV = 958> <Delay = 5.70>
ST_1739 : Operation 8042 [3/4] (5.70ns)   --->   "%tmp_36_44 = fmul float %tmp_35_44, %tmp_35_44" [combined_hls/top.cpp:67]   --->   Operation 8042 'fmul' 'tmp_36_44' <Predicate = (!tmp_26_44)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1740 <SV = 959> <Delay = 5.70>
ST_1740 : Operation 8043 [2/4] (5.70ns)   --->   "%tmp_36_44 = fmul float %tmp_35_44, %tmp_35_44" [combined_hls/top.cpp:67]   --->   Operation 8043 'fmul' 'tmp_36_44' <Predicate = (!tmp_26_44)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1741 <SV = 960> <Delay = 5.70>
ST_1741 : Operation 8044 [1/4] (5.70ns)   --->   "%tmp_36_44 = fmul float %tmp_35_44, %tmp_35_44" [combined_hls/top.cpp:67]   --->   Operation 8044 'fmul' 'tmp_36_44' <Predicate = (!tmp_26_44)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1742 <SV = 961> <Delay = 7.25>
ST_1742 : Operation 8045 [5/5] (7.25ns)   --->   "%sum_2_44 = fadd float %sum_45, %tmp_36_44" [combined_hls/top.cpp:67]   --->   Operation 8045 'fadd' 'sum_2_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1743 <SV = 962> <Delay = 7.25>
ST_1743 : Operation 8046 [4/5] (7.25ns)   --->   "%sum_2_44 = fadd float %sum_45, %tmp_36_44" [combined_hls/top.cpp:67]   --->   Operation 8046 'fadd' 'sum_2_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1744 <SV = 963> <Delay = 7.25>
ST_1744 : Operation 8047 [3/5] (7.25ns)   --->   "%sum_2_44 = fadd float %sum_45, %tmp_36_44" [combined_hls/top.cpp:67]   --->   Operation 8047 'fadd' 'sum_2_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1745 <SV = 964> <Delay = 7.25>
ST_1745 : Operation 8048 [2/5] (7.25ns)   --->   "%sum_2_44 = fadd float %sum_45, %tmp_36_44" [combined_hls/top.cpp:67]   --->   Operation 8048 'fadd' 'sum_2_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1746 <SV = 965> <Delay = 7.25>
ST_1746 : Operation 8049 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8049 'specloopname' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1746 : Operation 8050 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8050 'specregionbegin' 'tmp_182' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1746 : Operation 8051 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8051 'specpipeline' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1746 : Operation 8052 [1/5] (7.25ns)   --->   "%sum_2_44 = fadd float %sum_45, %tmp_36_44" [combined_hls/top.cpp:67]   --->   Operation 8052 'fadd' 'sum_2_44' <Predicate = (!tmp_26_44)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1746 : Operation 8053 [1/1] (0.00ns)   --->   "%empty_278 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_182)" [combined_hls/top.cpp:68]   --->   Operation 8053 'specregionend' 'empty_278' <Predicate = (!tmp_26_44)> <Delay = 0.00>
ST_1746 : Operation 8054 [1/1] (0.00ns)   --->   "br label %.preheader23.45" [combined_hls/top.cpp:64]   --->   Operation 8054 'br' <Predicate = (!tmp_26_44)> <Delay = 0.00>

State 1747 <SV = 951> <Delay = 5.54>
ST_1747 : Operation 8055 [1/1] (5.54ns)   --->   "%tmp_29_44 = fpext float %sum_45 to double" [combined_hls/top.cpp:69]   --->   Operation 8055 'fpext' 'tmp_29_44' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1747 : Operation 8056 [1/1] (0.00ns)   --->   "%tmp_181 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8056 'specregionbegin' 'tmp_181' <Predicate = true> <Delay = 0.00>

State 1748 <SV = 952> <Delay = 7.78>
ST_1748 : Operation 8057 [6/6] (7.78ns)   --->   "%tmp_30_44 = fmul double %tmp_29_44, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8057 'dmul' 'tmp_30_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1749 <SV = 953> <Delay = 7.78>
ST_1749 : Operation 8058 [5/6] (7.78ns)   --->   "%tmp_30_44 = fmul double %tmp_29_44, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8058 'dmul' 'tmp_30_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1750 <SV = 954> <Delay = 7.78>
ST_1750 : Operation 8059 [4/6] (7.78ns)   --->   "%tmp_30_44 = fmul double %tmp_29_44, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8059 'dmul' 'tmp_30_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1751 <SV = 955> <Delay = 7.78>
ST_1751 : Operation 8060 [3/6] (7.78ns)   --->   "%tmp_30_44 = fmul double %tmp_29_44, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8060 'dmul' 'tmp_30_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1752 <SV = 956> <Delay = 7.78>
ST_1752 : Operation 8061 [2/6] (7.78ns)   --->   "%tmp_30_44 = fmul double %tmp_29_44, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8061 'dmul' 'tmp_30_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1753 <SV = 957> <Delay = 7.78>
ST_1753 : Operation 8062 [1/6] (7.78ns)   --->   "%tmp_30_44 = fmul double %tmp_29_44, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8062 'dmul' 'tmp_30_44' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1754 <SV = 958> <Delay = 6.50>
ST_1754 : Operation 8063 [1/1] (6.50ns)   --->   "%tmp_31_44 = fptrunc double %tmp_30_44 to float" [combined_hls/top.cpp:69]   --->   Operation 8063 'fptrunc' 'tmp_31_44' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1755 <SV = 959> <Delay = 7.68>
ST_1755 : Operation 8064 [9/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8064 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1756 <SV = 960> <Delay = 7.68>
ST_1756 : Operation 8065 [8/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8065 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1757 <SV = 961> <Delay = 7.68>
ST_1757 : Operation 8066 [7/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8066 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1758 <SV = 962> <Delay = 7.68>
ST_1758 : Operation 8067 [6/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8067 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1759 <SV = 963> <Delay = 7.68>
ST_1759 : Operation 8068 [5/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8068 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1760 <SV = 964> <Delay = 7.68>
ST_1760 : Operation 8069 [4/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8069 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1761 <SV = 965> <Delay = 7.68>
ST_1761 : Operation 8070 [3/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8070 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1762 <SV = 966> <Delay = 7.68>
ST_1762 : Operation 8071 [2/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8071 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1763 <SV = 967> <Delay = 7.68>
ST_1763 : Operation 8072 [1/9] (7.68ns)   --->   "%tmp_32_44 = call float @llvm.exp.f32(float %tmp_31_44)" [combined_hls/top.cpp:69]   --->   Operation 8072 'fexp' 'tmp_32_44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1764 <SV = 968> <Delay = 5.91>
ST_1764 : Operation 8073 [1/1] (0.00ns)   --->   "%l_idx_load_46 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8073 'load' 'l_idx_load_46' <Predicate = true> <Delay = 0.00>
ST_1764 : Operation 8074 [1/1] (0.00ns)   --->   "%tmp_33_44 = sext i32 %l_idx_2_43 to i64" [combined_hls/top.cpp:69]   --->   Operation 8074 'sext' 'tmp_33_44' <Predicate = true> <Delay = 0.00>
ST_1764 : Operation 8075 [1/1] (0.00ns)   --->   "%result_buf_addr_49 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_44" [combined_hls/top.cpp:69]   --->   Operation 8075 'getelementptr' 'result_buf_addr_49' <Predicate = true> <Delay = 0.00>
ST_1764 : Operation 8076 [1/1] (3.25ns)   --->   "store float %tmp_32_44, float* %result_buf_addr_49, align 4" [combined_hls/top.cpp:69]   --->   Operation 8076 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1764 : Operation 8077 [1/1] (2.55ns)   --->   "%l_idx_2_44 = add nsw i32 %l_idx_load_46, 46" [combined_hls/top.cpp:70]   --->   Operation 8077 'add' 'l_idx_2_44' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1764 : Operation 8078 [1/1] (0.00ns)   --->   "%empty_276 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_178)" [combined_hls/top.cpp:72]   --->   Operation 8078 'specregionend' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_1764 : Operation 8079 [1/1] (0.97ns)   --->   "%or_cond48 = or i1 %tmp_16_40, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8079 'or' 'or_cond48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1764 : Operation 8080 [1/1] (0.00ns)   --->   "br i1 %or_cond48, label %._crit_edge.46.preheader, label %..preheader24.backedge_crit_edge845" [combined_hls/top.cpp:54]   --->   Operation 8080 'br' <Predicate = true> <Delay = 0.00>
ST_1764 : Operation 8081 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_44, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8081 'store' <Predicate = (!or_cond48)> <Delay = 3.36>
ST_1764 : Operation 8082 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8082 'br' <Predicate = (!or_cond48)> <Delay = 0.00>
ST_1764 : Operation 8083 [1/1] (1.76ns)   --->   "br label %._crit_edge.46" [combined_hls/top.cpp:57]   --->   Operation 8083 'br' <Predicate = (or_cond48)> <Delay = 1.76>

State 1765 <SV = 969> <Delay = 2.74>
ST_1765 : Operation 8084 [1/1] (0.00ns)   --->   "%j1_45 = phi i10 [ %j_4_45, %143 ], [ 0, %._crit_edge.46.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8084 'phi' 'j1_45' <Predicate = true> <Delay = 0.00>
ST_1765 : Operation 8085 [1/1] (1.77ns)   --->   "%exitcond5_45 = icmp eq i10 %j1_45, -240" [combined_hls/top.cpp:57]   --->   Operation 8085 'icmp' 'exitcond5_45' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1765 : Operation 8086 [1/1] (0.00ns)   --->   "%empty_285 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8086 'speclooptripcount' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_1765 : Operation 8087 [1/1] (1.73ns)   --->   "%j_4_45 = add i10 %j1_45, 1" [combined_hls/top.cpp:57]   --->   Operation 8087 'add' 'j_4_45' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1765 : Operation 8088 [1/1] (0.00ns)   --->   "br i1 %exitcond5_45, label %.preheader23.46.preheader, label %143" [combined_hls/top.cpp:57]   --->   Operation 8088 'br' <Predicate = true> <Delay = 0.00>
ST_1765 : Operation 8089 [2/2] (0.00ns)   --->   "%empty_286 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8089 'read' 'empty_286' <Predicate = (!exitcond5_45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1765 : Operation 8090 [1/1] (0.00ns)   --->   "%tmp_21_45_cast = zext i10 %j1_45 to i16" [combined_hls/top.cpp:60]   --->   Operation 8090 'zext' 'tmp_21_45_cast' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1765 : Operation 8091 [1/1] (2.07ns)   --->   "%tmp_442 = add i16 %tmp_21_45_cast, -29472" [combined_hls/top.cpp:60]   --->   Operation 8091 'add' 'tmp_442' <Predicate = (!exitcond5_45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1766 <SV = 970> <Delay = 3.25>
ST_1766 : Operation 8092 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8092 'specloopname' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8093 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8093 'specregionbegin' 'tmp_183' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8094 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8094 'specpipeline' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8095 [1/2] (0.00ns)   --->   "%empty_286 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8095 'read' 'empty_286' <Predicate = (!exitcond5_45)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1766 : Operation 8096 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_146 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_286, 0"   --->   Operation 8096 'extractvalue' 'in_stream_data_V_val_146' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8097 [1/1] (0.00ns)   --->   "%bitcast_45 = bitcast i32 %in_stream_data_V_val_146 to float"   --->   Operation 8097 'bitcast' 'bitcast_45' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8098 [1/1] (0.00ns)   --->   "%tmp_444_cast = zext i16 %tmp_442 to i64" [combined_hls/top.cpp:60]   --->   Operation 8098 'zext' 'tmp_444_cast' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8099 [1/1] (0.00ns)   --->   "%input_buf_addr_94 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_444_cast" [combined_hls/top.cpp:60]   --->   Operation 8099 'getelementptr' 'input_buf_addr_94' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8100 [1/1] (3.25ns)   --->   "store float %bitcast_45, float* %input_buf_addr_94, align 4" [combined_hls/top.cpp:60]   --->   Operation 8100 'store' <Predicate = (!exitcond5_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1766 : Operation 8101 [1/1] (0.00ns)   --->   "%empty_287 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_183)" [combined_hls/top.cpp:61]   --->   Operation 8101 'specregionend' 'empty_287' <Predicate = (!exitcond5_45)> <Delay = 0.00>
ST_1766 : Operation 8102 [1/1] (0.00ns)   --->   "br label %._crit_edge.46" [combined_hls/top.cpp:57]   --->   Operation 8102 'br' <Predicate = (!exitcond5_45)> <Delay = 0.00>

State 1767 <SV = 970> <Delay = 1.76>
ST_1767 : Operation 8103 [1/1] (1.76ns)   --->   "br label %.preheader23.46" [combined_hls/top.cpp:64]   --->   Operation 8103 'br' <Predicate = true> <Delay = 1.76>

State 1768 <SV = 971> <Delay = 5.33>
ST_1768 : Operation 8104 [1/1] (0.00ns)   --->   "%q_46 = phi i10 [ %q_1_45, %142 ], [ 0, %.preheader23.46.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8104 'phi' 'q_46' <Predicate = true> <Delay = 0.00>
ST_1768 : Operation 8105 [1/1] (0.00ns)   --->   "%sum_46 = phi float [ %sum_2_45, %142 ], [ 0.000000e+00, %.preheader23.46.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8105 'phi' 'sum_46' <Predicate = true> <Delay = 0.00>
ST_1768 : Operation 8106 [1/1] (1.77ns)   --->   "%tmp_26_45 = icmp eq i10 %q_46, -240" [combined_hls/top.cpp:64]   --->   Operation 8106 'icmp' 'tmp_26_45' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1768 : Operation 8107 [1/1] (0.00ns)   --->   "%empty_283 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8107 'speclooptripcount' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_1768 : Operation 8108 [1/1] (1.73ns)   --->   "%q_1_45 = add i10 %q_46, 1" [combined_hls/top.cpp:64]   --->   Operation 8108 'add' 'q_1_45' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1768 : Operation 8109 [1/1] (0.00ns)   --->   "br i1 %tmp_26_45, label %141, label %142" [combined_hls/top.cpp:64]   --->   Operation 8109 'br' <Predicate = true> <Delay = 0.00>
ST_1768 : Operation 8110 [1/1] (0.00ns)   --->   "%tmp_34_45 = zext i10 %q_46 to i64" [combined_hls/top.cpp:66]   --->   Operation 8110 'zext' 'tmp_34_45' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1768 : Operation 8111 [1/1] (0.00ns)   --->   "%tmp_34_45_cast = zext i10 %q_46 to i16" [combined_hls/top.cpp:66]   --->   Operation 8111 'zext' 'tmp_34_45_cast' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1768 : Operation 8112 [1/1] (2.07ns)   --->   "%tmp_443 = add i16 %tmp_34_45_cast, -29472" [combined_hls/top.cpp:66]   --->   Operation 8112 'add' 'tmp_443' <Predicate = (!tmp_26_45)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1768 : Operation 8113 [1/1] (0.00ns)   --->   "%tmp_445_cast = zext i16 %tmp_443 to i64" [combined_hls/top.cpp:66]   --->   Operation 8113 'zext' 'tmp_445_cast' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1768 : Operation 8114 [1/1] (0.00ns)   --->   "%input_buf_addr_95 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_445_cast" [combined_hls/top.cpp:66]   --->   Operation 8114 'getelementptr' 'input_buf_addr_95' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1768 : Operation 8115 [1/1] (0.00ns)   --->   "%index_buf_addr_47 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_45" [combined_hls/top.cpp:66]   --->   Operation 8115 'getelementptr' 'index_buf_addr_47' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1768 : Operation 8116 [2/2] (3.25ns)   --->   "%index_buf_load_46 = load float* %index_buf_addr_47, align 4" [combined_hls/top.cpp:66]   --->   Operation 8116 'load' 'index_buf_load_46' <Predicate = (!tmp_26_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1768 : Operation 8117 [2/2] (3.25ns)   --->   "%input_buf_load_47 = load float* %input_buf_addr_95, align 4" [combined_hls/top.cpp:66]   --->   Operation 8117 'load' 'input_buf_load_47' <Predicate = (!tmp_26_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1769 <SV = 972> <Delay = 3.25>
ST_1769 : Operation 8118 [1/2] (3.25ns)   --->   "%index_buf_load_46 = load float* %index_buf_addr_47, align 4" [combined_hls/top.cpp:66]   --->   Operation 8118 'load' 'index_buf_load_46' <Predicate = (!tmp_26_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1769 : Operation 8119 [1/2] (3.25ns)   --->   "%input_buf_load_47 = load float* %input_buf_addr_95, align 4" [combined_hls/top.cpp:66]   --->   Operation 8119 'load' 'input_buf_load_47' <Predicate = (!tmp_26_45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1770 <SV = 973> <Delay = 7.25>
ST_1770 : Operation 8120 [5/5] (7.25ns)   --->   "%tmp_35_45 = fsub float %index_buf_load_46, %input_buf_load_47" [combined_hls/top.cpp:66]   --->   Operation 8120 'fsub' 'tmp_35_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1771 <SV = 974> <Delay = 7.25>
ST_1771 : Operation 8121 [4/5] (7.25ns)   --->   "%tmp_35_45 = fsub float %index_buf_load_46, %input_buf_load_47" [combined_hls/top.cpp:66]   --->   Operation 8121 'fsub' 'tmp_35_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1772 <SV = 975> <Delay = 7.25>
ST_1772 : Operation 8122 [3/5] (7.25ns)   --->   "%tmp_35_45 = fsub float %index_buf_load_46, %input_buf_load_47" [combined_hls/top.cpp:66]   --->   Operation 8122 'fsub' 'tmp_35_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1773 <SV = 976> <Delay = 7.25>
ST_1773 : Operation 8123 [2/5] (7.25ns)   --->   "%tmp_35_45 = fsub float %index_buf_load_46, %input_buf_load_47" [combined_hls/top.cpp:66]   --->   Operation 8123 'fsub' 'tmp_35_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1774 <SV = 977> <Delay = 7.25>
ST_1774 : Operation 8124 [1/5] (7.25ns)   --->   "%tmp_35_45 = fsub float %index_buf_load_46, %input_buf_load_47" [combined_hls/top.cpp:66]   --->   Operation 8124 'fsub' 'tmp_35_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1775 <SV = 978> <Delay = 5.70>
ST_1775 : Operation 8125 [4/4] (5.70ns)   --->   "%tmp_36_45 = fmul float %tmp_35_45, %tmp_35_45" [combined_hls/top.cpp:67]   --->   Operation 8125 'fmul' 'tmp_36_45' <Predicate = (!tmp_26_45)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1776 <SV = 979> <Delay = 5.70>
ST_1776 : Operation 8126 [3/4] (5.70ns)   --->   "%tmp_36_45 = fmul float %tmp_35_45, %tmp_35_45" [combined_hls/top.cpp:67]   --->   Operation 8126 'fmul' 'tmp_36_45' <Predicate = (!tmp_26_45)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1777 <SV = 980> <Delay = 5.70>
ST_1777 : Operation 8127 [2/4] (5.70ns)   --->   "%tmp_36_45 = fmul float %tmp_35_45, %tmp_35_45" [combined_hls/top.cpp:67]   --->   Operation 8127 'fmul' 'tmp_36_45' <Predicate = (!tmp_26_45)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1778 <SV = 981> <Delay = 5.70>
ST_1778 : Operation 8128 [1/4] (5.70ns)   --->   "%tmp_36_45 = fmul float %tmp_35_45, %tmp_35_45" [combined_hls/top.cpp:67]   --->   Operation 8128 'fmul' 'tmp_36_45' <Predicate = (!tmp_26_45)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1779 <SV = 982> <Delay = 7.25>
ST_1779 : Operation 8129 [5/5] (7.25ns)   --->   "%sum_2_45 = fadd float %sum_46, %tmp_36_45" [combined_hls/top.cpp:67]   --->   Operation 8129 'fadd' 'sum_2_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1780 <SV = 983> <Delay = 7.25>
ST_1780 : Operation 8130 [4/5] (7.25ns)   --->   "%sum_2_45 = fadd float %sum_46, %tmp_36_45" [combined_hls/top.cpp:67]   --->   Operation 8130 'fadd' 'sum_2_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1781 <SV = 984> <Delay = 7.25>
ST_1781 : Operation 8131 [3/5] (7.25ns)   --->   "%sum_2_45 = fadd float %sum_46, %tmp_36_45" [combined_hls/top.cpp:67]   --->   Operation 8131 'fadd' 'sum_2_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1782 <SV = 985> <Delay = 7.25>
ST_1782 : Operation 8132 [2/5] (7.25ns)   --->   "%sum_2_45 = fadd float %sum_46, %tmp_36_45" [combined_hls/top.cpp:67]   --->   Operation 8132 'fadd' 'sum_2_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1783 <SV = 986> <Delay = 7.25>
ST_1783 : Operation 8133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8133 'specloopname' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1783 : Operation 8134 [1/1] (0.00ns)   --->   "%tmp_185 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8134 'specregionbegin' 'tmp_185' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1783 : Operation 8135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8135 'specpipeline' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1783 : Operation 8136 [1/5] (7.25ns)   --->   "%sum_2_45 = fadd float %sum_46, %tmp_36_45" [combined_hls/top.cpp:67]   --->   Operation 8136 'fadd' 'sum_2_45' <Predicate = (!tmp_26_45)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1783 : Operation 8137 [1/1] (0.00ns)   --->   "%empty_284 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_185)" [combined_hls/top.cpp:68]   --->   Operation 8137 'specregionend' 'empty_284' <Predicate = (!tmp_26_45)> <Delay = 0.00>
ST_1783 : Operation 8138 [1/1] (0.00ns)   --->   "br label %.preheader23.46" [combined_hls/top.cpp:64]   --->   Operation 8138 'br' <Predicate = (!tmp_26_45)> <Delay = 0.00>

State 1784 <SV = 972> <Delay = 5.54>
ST_1784 : Operation 8139 [1/1] (5.54ns)   --->   "%tmp_29_45 = fpext float %sum_46 to double" [combined_hls/top.cpp:69]   --->   Operation 8139 'fpext' 'tmp_29_45' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1784 : Operation 8140 [1/1] (0.00ns)   --->   "%tmp_184 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8140 'specregionbegin' 'tmp_184' <Predicate = true> <Delay = 0.00>

State 1785 <SV = 973> <Delay = 7.78>
ST_1785 : Operation 8141 [6/6] (7.78ns)   --->   "%tmp_30_45 = fmul double %tmp_29_45, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8141 'dmul' 'tmp_30_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1786 <SV = 974> <Delay = 7.78>
ST_1786 : Operation 8142 [5/6] (7.78ns)   --->   "%tmp_30_45 = fmul double %tmp_29_45, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8142 'dmul' 'tmp_30_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1787 <SV = 975> <Delay = 7.78>
ST_1787 : Operation 8143 [4/6] (7.78ns)   --->   "%tmp_30_45 = fmul double %tmp_29_45, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8143 'dmul' 'tmp_30_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1788 <SV = 976> <Delay = 7.78>
ST_1788 : Operation 8144 [3/6] (7.78ns)   --->   "%tmp_30_45 = fmul double %tmp_29_45, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8144 'dmul' 'tmp_30_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1789 <SV = 977> <Delay = 7.78>
ST_1789 : Operation 8145 [2/6] (7.78ns)   --->   "%tmp_30_45 = fmul double %tmp_29_45, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8145 'dmul' 'tmp_30_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1790 <SV = 978> <Delay = 7.78>
ST_1790 : Operation 8146 [1/6] (7.78ns)   --->   "%tmp_30_45 = fmul double %tmp_29_45, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8146 'dmul' 'tmp_30_45' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1791 <SV = 979> <Delay = 6.50>
ST_1791 : Operation 8147 [1/1] (6.50ns)   --->   "%tmp_31_45 = fptrunc double %tmp_30_45 to float" [combined_hls/top.cpp:69]   --->   Operation 8147 'fptrunc' 'tmp_31_45' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1792 <SV = 980> <Delay = 7.68>
ST_1792 : Operation 8148 [9/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8148 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1793 <SV = 981> <Delay = 7.68>
ST_1793 : Operation 8149 [8/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8149 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1794 <SV = 982> <Delay = 7.68>
ST_1794 : Operation 8150 [7/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8150 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1795 <SV = 983> <Delay = 7.68>
ST_1795 : Operation 8151 [6/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8151 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1796 <SV = 984> <Delay = 7.68>
ST_1796 : Operation 8152 [5/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8152 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1797 <SV = 985> <Delay = 7.68>
ST_1797 : Operation 8153 [4/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8153 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1798 <SV = 986> <Delay = 7.68>
ST_1798 : Operation 8154 [3/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8154 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1799 <SV = 987> <Delay = 7.68>
ST_1799 : Operation 8155 [2/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8155 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1800 <SV = 988> <Delay = 7.68>
ST_1800 : Operation 8156 [1/9] (7.68ns)   --->   "%tmp_32_45 = call float @llvm.exp.f32(float %tmp_31_45)" [combined_hls/top.cpp:69]   --->   Operation 8156 'fexp' 'tmp_32_45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1801 <SV = 989> <Delay = 5.91>
ST_1801 : Operation 8157 [1/1] (0.00ns)   --->   "%l_idx_load_47 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8157 'load' 'l_idx_load_47' <Predicate = true> <Delay = 0.00>
ST_1801 : Operation 8158 [1/1] (0.00ns)   --->   "%tmp_33_45 = sext i32 %l_idx_2_44 to i64" [combined_hls/top.cpp:69]   --->   Operation 8158 'sext' 'tmp_33_45' <Predicate = true> <Delay = 0.00>
ST_1801 : Operation 8159 [1/1] (0.00ns)   --->   "%result_buf_addr_50 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_45" [combined_hls/top.cpp:69]   --->   Operation 8159 'getelementptr' 'result_buf_addr_50' <Predicate = true> <Delay = 0.00>
ST_1801 : Operation 8160 [1/1] (3.25ns)   --->   "store float %tmp_32_45, float* %result_buf_addr_50, align 4" [combined_hls/top.cpp:69]   --->   Operation 8160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1801 : Operation 8161 [1/1] (2.55ns)   --->   "%l_idx_2_45 = add nsw i32 %l_idx_load_47, 47" [combined_hls/top.cpp:70]   --->   Operation 8161 'add' 'l_idx_2_45' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1801 : Operation 8162 [1/1] (0.00ns)   --->   "%empty_282 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_181)" [combined_hls/top.cpp:72]   --->   Operation 8162 'specregionend' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_1801 : Operation 8163 [1/1] (0.97ns)   --->   "%or_cond49 = or i1 %tmp_16_41, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8163 'or' 'or_cond49' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1801 : Operation 8164 [1/1] (0.00ns)   --->   "br i1 %or_cond49, label %._crit_edge.47.preheader, label %..preheader24.backedge_crit_edge846" [combined_hls/top.cpp:54]   --->   Operation 8164 'br' <Predicate = true> <Delay = 0.00>
ST_1801 : Operation 8165 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_45, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8165 'store' <Predicate = (!or_cond49)> <Delay = 3.36>
ST_1801 : Operation 8166 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8166 'br' <Predicate = (!or_cond49)> <Delay = 0.00>
ST_1801 : Operation 8167 [1/1] (1.76ns)   --->   "br label %._crit_edge.47" [combined_hls/top.cpp:57]   --->   Operation 8167 'br' <Predicate = (or_cond49)> <Delay = 1.76>

State 1802 <SV = 990> <Delay = 2.74>
ST_1802 : Operation 8168 [1/1] (0.00ns)   --->   "%j1_46 = phi i10 [ %j_4_46, %146 ], [ 0, %._crit_edge.47.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8168 'phi' 'j1_46' <Predicate = true> <Delay = 0.00>
ST_1802 : Operation 8169 [1/1] (1.77ns)   --->   "%exitcond5_46 = icmp eq i10 %j1_46, -240" [combined_hls/top.cpp:57]   --->   Operation 8169 'icmp' 'exitcond5_46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1802 : Operation 8170 [1/1] (0.00ns)   --->   "%empty_291 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8170 'speclooptripcount' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_1802 : Operation 8171 [1/1] (1.73ns)   --->   "%j_4_46 = add i10 %j1_46, 1" [combined_hls/top.cpp:57]   --->   Operation 8171 'add' 'j_4_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1802 : Operation 8172 [1/1] (0.00ns)   --->   "br i1 %exitcond5_46, label %.preheader23.47.preheader, label %146" [combined_hls/top.cpp:57]   --->   Operation 8172 'br' <Predicate = true> <Delay = 0.00>
ST_1802 : Operation 8173 [2/2] (0.00ns)   --->   "%empty_292 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8173 'read' 'empty_292' <Predicate = (!exitcond5_46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1802 : Operation 8174 [1/1] (0.00ns)   --->   "%tmp_21_46_cast = zext i10 %j1_46 to i16" [combined_hls/top.cpp:60]   --->   Operation 8174 'zext' 'tmp_21_46_cast' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1802 : Operation 8175 [1/1] (2.07ns)   --->   "%tmp_444 = add i16 %tmp_21_46_cast, -28688" [combined_hls/top.cpp:60]   --->   Operation 8175 'add' 'tmp_444' <Predicate = (!exitcond5_46)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1803 <SV = 991> <Delay = 3.25>
ST_1803 : Operation 8176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8176 'specloopname' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8177 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8177 'specregionbegin' 'tmp_186' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8178 'specpipeline' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8179 [1/2] (0.00ns)   --->   "%empty_292 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8179 'read' 'empty_292' <Predicate = (!exitcond5_46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1803 : Operation 8180 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_147 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_292, 0"   --->   Operation 8180 'extractvalue' 'in_stream_data_V_val_147' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8181 [1/1] (0.00ns)   --->   "%bitcast_46 = bitcast i32 %in_stream_data_V_val_147 to float"   --->   Operation 8181 'bitcast' 'bitcast_46' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8182 [1/1] (0.00ns)   --->   "%tmp_446_cast = zext i16 %tmp_444 to i64" [combined_hls/top.cpp:60]   --->   Operation 8182 'zext' 'tmp_446_cast' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8183 [1/1] (0.00ns)   --->   "%input_buf_addr_96 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_446_cast" [combined_hls/top.cpp:60]   --->   Operation 8183 'getelementptr' 'input_buf_addr_96' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8184 [1/1] (3.25ns)   --->   "store float %bitcast_46, float* %input_buf_addr_96, align 4" [combined_hls/top.cpp:60]   --->   Operation 8184 'store' <Predicate = (!exitcond5_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1803 : Operation 8185 [1/1] (0.00ns)   --->   "%empty_293 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_186)" [combined_hls/top.cpp:61]   --->   Operation 8185 'specregionend' 'empty_293' <Predicate = (!exitcond5_46)> <Delay = 0.00>
ST_1803 : Operation 8186 [1/1] (0.00ns)   --->   "br label %._crit_edge.47" [combined_hls/top.cpp:57]   --->   Operation 8186 'br' <Predicate = (!exitcond5_46)> <Delay = 0.00>

State 1804 <SV = 991> <Delay = 1.76>
ST_1804 : Operation 8187 [1/1] (1.76ns)   --->   "br label %.preheader23.47" [combined_hls/top.cpp:64]   --->   Operation 8187 'br' <Predicate = true> <Delay = 1.76>

State 1805 <SV = 992> <Delay = 5.33>
ST_1805 : Operation 8188 [1/1] (0.00ns)   --->   "%q_47 = phi i10 [ %q_1_46, %145 ], [ 0, %.preheader23.47.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8188 'phi' 'q_47' <Predicate = true> <Delay = 0.00>
ST_1805 : Operation 8189 [1/1] (0.00ns)   --->   "%sum_47 = phi float [ %sum_2_46, %145 ], [ 0.000000e+00, %.preheader23.47.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8189 'phi' 'sum_47' <Predicate = true> <Delay = 0.00>
ST_1805 : Operation 8190 [1/1] (1.77ns)   --->   "%tmp_26_46 = icmp eq i10 %q_47, -240" [combined_hls/top.cpp:64]   --->   Operation 8190 'icmp' 'tmp_26_46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1805 : Operation 8191 [1/1] (0.00ns)   --->   "%empty_289 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8191 'speclooptripcount' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_1805 : Operation 8192 [1/1] (1.73ns)   --->   "%q_1_46 = add i10 %q_47, 1" [combined_hls/top.cpp:64]   --->   Operation 8192 'add' 'q_1_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1805 : Operation 8193 [1/1] (0.00ns)   --->   "br i1 %tmp_26_46, label %144, label %145" [combined_hls/top.cpp:64]   --->   Operation 8193 'br' <Predicate = true> <Delay = 0.00>
ST_1805 : Operation 8194 [1/1] (0.00ns)   --->   "%tmp_34_46 = zext i10 %q_47 to i64" [combined_hls/top.cpp:66]   --->   Operation 8194 'zext' 'tmp_34_46' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1805 : Operation 8195 [1/1] (0.00ns)   --->   "%tmp_34_46_cast = zext i10 %q_47 to i16" [combined_hls/top.cpp:66]   --->   Operation 8195 'zext' 'tmp_34_46_cast' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1805 : Operation 8196 [1/1] (2.07ns)   --->   "%tmp_445 = add i16 %tmp_34_46_cast, -28688" [combined_hls/top.cpp:66]   --->   Operation 8196 'add' 'tmp_445' <Predicate = (!tmp_26_46)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1805 : Operation 8197 [1/1] (0.00ns)   --->   "%tmp_447_cast = zext i16 %tmp_445 to i64" [combined_hls/top.cpp:66]   --->   Operation 8197 'zext' 'tmp_447_cast' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1805 : Operation 8198 [1/1] (0.00ns)   --->   "%input_buf_addr_97 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_447_cast" [combined_hls/top.cpp:66]   --->   Operation 8198 'getelementptr' 'input_buf_addr_97' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1805 : Operation 8199 [1/1] (0.00ns)   --->   "%index_buf_addr_48 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_46" [combined_hls/top.cpp:66]   --->   Operation 8199 'getelementptr' 'index_buf_addr_48' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1805 : Operation 8200 [2/2] (3.25ns)   --->   "%index_buf_load_47 = load float* %index_buf_addr_48, align 4" [combined_hls/top.cpp:66]   --->   Operation 8200 'load' 'index_buf_load_47' <Predicate = (!tmp_26_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1805 : Operation 8201 [2/2] (3.25ns)   --->   "%input_buf_load_48 = load float* %input_buf_addr_97, align 4" [combined_hls/top.cpp:66]   --->   Operation 8201 'load' 'input_buf_load_48' <Predicate = (!tmp_26_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1806 <SV = 993> <Delay = 3.25>
ST_1806 : Operation 8202 [1/2] (3.25ns)   --->   "%index_buf_load_47 = load float* %index_buf_addr_48, align 4" [combined_hls/top.cpp:66]   --->   Operation 8202 'load' 'index_buf_load_47' <Predicate = (!tmp_26_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1806 : Operation 8203 [1/2] (3.25ns)   --->   "%input_buf_load_48 = load float* %input_buf_addr_97, align 4" [combined_hls/top.cpp:66]   --->   Operation 8203 'load' 'input_buf_load_48' <Predicate = (!tmp_26_46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1807 <SV = 994> <Delay = 7.25>
ST_1807 : Operation 8204 [5/5] (7.25ns)   --->   "%tmp_35_46 = fsub float %index_buf_load_47, %input_buf_load_48" [combined_hls/top.cpp:66]   --->   Operation 8204 'fsub' 'tmp_35_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1808 <SV = 995> <Delay = 7.25>
ST_1808 : Operation 8205 [4/5] (7.25ns)   --->   "%tmp_35_46 = fsub float %index_buf_load_47, %input_buf_load_48" [combined_hls/top.cpp:66]   --->   Operation 8205 'fsub' 'tmp_35_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1809 <SV = 996> <Delay = 7.25>
ST_1809 : Operation 8206 [3/5] (7.25ns)   --->   "%tmp_35_46 = fsub float %index_buf_load_47, %input_buf_load_48" [combined_hls/top.cpp:66]   --->   Operation 8206 'fsub' 'tmp_35_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1810 <SV = 997> <Delay = 7.25>
ST_1810 : Operation 8207 [2/5] (7.25ns)   --->   "%tmp_35_46 = fsub float %index_buf_load_47, %input_buf_load_48" [combined_hls/top.cpp:66]   --->   Operation 8207 'fsub' 'tmp_35_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1811 <SV = 998> <Delay = 7.25>
ST_1811 : Operation 8208 [1/5] (7.25ns)   --->   "%tmp_35_46 = fsub float %index_buf_load_47, %input_buf_load_48" [combined_hls/top.cpp:66]   --->   Operation 8208 'fsub' 'tmp_35_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1812 <SV = 999> <Delay = 5.70>
ST_1812 : Operation 8209 [4/4] (5.70ns)   --->   "%tmp_36_46 = fmul float %tmp_35_46, %tmp_35_46" [combined_hls/top.cpp:67]   --->   Operation 8209 'fmul' 'tmp_36_46' <Predicate = (!tmp_26_46)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1813 <SV = 1000> <Delay = 5.70>
ST_1813 : Operation 8210 [3/4] (5.70ns)   --->   "%tmp_36_46 = fmul float %tmp_35_46, %tmp_35_46" [combined_hls/top.cpp:67]   --->   Operation 8210 'fmul' 'tmp_36_46' <Predicate = (!tmp_26_46)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1814 <SV = 1001> <Delay = 5.70>
ST_1814 : Operation 8211 [2/4] (5.70ns)   --->   "%tmp_36_46 = fmul float %tmp_35_46, %tmp_35_46" [combined_hls/top.cpp:67]   --->   Operation 8211 'fmul' 'tmp_36_46' <Predicate = (!tmp_26_46)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1815 <SV = 1002> <Delay = 5.70>
ST_1815 : Operation 8212 [1/4] (5.70ns)   --->   "%tmp_36_46 = fmul float %tmp_35_46, %tmp_35_46" [combined_hls/top.cpp:67]   --->   Operation 8212 'fmul' 'tmp_36_46' <Predicate = (!tmp_26_46)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1816 <SV = 1003> <Delay = 7.25>
ST_1816 : Operation 8213 [5/5] (7.25ns)   --->   "%sum_2_46 = fadd float %sum_47, %tmp_36_46" [combined_hls/top.cpp:67]   --->   Operation 8213 'fadd' 'sum_2_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1817 <SV = 1004> <Delay = 7.25>
ST_1817 : Operation 8214 [4/5] (7.25ns)   --->   "%sum_2_46 = fadd float %sum_47, %tmp_36_46" [combined_hls/top.cpp:67]   --->   Operation 8214 'fadd' 'sum_2_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1818 <SV = 1005> <Delay = 7.25>
ST_1818 : Operation 8215 [3/5] (7.25ns)   --->   "%sum_2_46 = fadd float %sum_47, %tmp_36_46" [combined_hls/top.cpp:67]   --->   Operation 8215 'fadd' 'sum_2_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1819 <SV = 1006> <Delay = 7.25>
ST_1819 : Operation 8216 [2/5] (7.25ns)   --->   "%sum_2_46 = fadd float %sum_47, %tmp_36_46" [combined_hls/top.cpp:67]   --->   Operation 8216 'fadd' 'sum_2_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1820 <SV = 1007> <Delay = 7.25>
ST_1820 : Operation 8217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8217 'specloopname' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1820 : Operation 8218 [1/1] (0.00ns)   --->   "%tmp_188 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8218 'specregionbegin' 'tmp_188' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1820 : Operation 8219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8219 'specpipeline' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1820 : Operation 8220 [1/5] (7.25ns)   --->   "%sum_2_46 = fadd float %sum_47, %tmp_36_46" [combined_hls/top.cpp:67]   --->   Operation 8220 'fadd' 'sum_2_46' <Predicate = (!tmp_26_46)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1820 : Operation 8221 [1/1] (0.00ns)   --->   "%empty_290 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_188)" [combined_hls/top.cpp:68]   --->   Operation 8221 'specregionend' 'empty_290' <Predicate = (!tmp_26_46)> <Delay = 0.00>
ST_1820 : Operation 8222 [1/1] (0.00ns)   --->   "br label %.preheader23.47" [combined_hls/top.cpp:64]   --->   Operation 8222 'br' <Predicate = (!tmp_26_46)> <Delay = 0.00>

State 1821 <SV = 993> <Delay = 5.54>
ST_1821 : Operation 8223 [1/1] (5.54ns)   --->   "%tmp_29_46 = fpext float %sum_47 to double" [combined_hls/top.cpp:69]   --->   Operation 8223 'fpext' 'tmp_29_46' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1822 <SV = 994> <Delay = 7.78>
ST_1822 : Operation 8224 [6/6] (7.78ns)   --->   "%tmp_30_46 = fmul double %tmp_29_46, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8224 'dmul' 'tmp_30_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1823 <SV = 995> <Delay = 7.78>
ST_1823 : Operation 8225 [5/6] (7.78ns)   --->   "%tmp_30_46 = fmul double %tmp_29_46, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8225 'dmul' 'tmp_30_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1824 <SV = 996> <Delay = 7.78>
ST_1824 : Operation 8226 [4/6] (7.78ns)   --->   "%tmp_30_46 = fmul double %tmp_29_46, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8226 'dmul' 'tmp_30_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1825 <SV = 997> <Delay = 7.78>
ST_1825 : Operation 8227 [3/6] (7.78ns)   --->   "%tmp_30_46 = fmul double %tmp_29_46, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8227 'dmul' 'tmp_30_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1826 <SV = 998> <Delay = 7.78>
ST_1826 : Operation 8228 [2/6] (7.78ns)   --->   "%tmp_30_46 = fmul double %tmp_29_46, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8228 'dmul' 'tmp_30_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1827 <SV = 999> <Delay = 7.78>
ST_1827 : Operation 8229 [1/6] (7.78ns)   --->   "%tmp_30_46 = fmul double %tmp_29_46, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8229 'dmul' 'tmp_30_46' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1828 <SV = 1000> <Delay = 6.50>
ST_1828 : Operation 8230 [1/1] (6.50ns)   --->   "%tmp_31_46 = fptrunc double %tmp_30_46 to float" [combined_hls/top.cpp:69]   --->   Operation 8230 'fptrunc' 'tmp_31_46' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1829 <SV = 1001> <Delay = 7.68>
ST_1829 : Operation 8231 [9/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8231 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1830 <SV = 1002> <Delay = 7.68>
ST_1830 : Operation 8232 [8/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8232 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1831 <SV = 1003> <Delay = 7.68>
ST_1831 : Operation 8233 [7/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8233 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1832 <SV = 1004> <Delay = 7.68>
ST_1832 : Operation 8234 [6/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8234 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1833 <SV = 1005> <Delay = 7.68>
ST_1833 : Operation 8235 [5/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8235 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1834 <SV = 1006> <Delay = 7.68>
ST_1834 : Operation 8236 [4/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8236 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1835 <SV = 1007> <Delay = 7.68>
ST_1835 : Operation 8237 [3/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8237 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1836 <SV = 1008> <Delay = 7.68>
ST_1836 : Operation 8238 [2/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8238 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1837 <SV = 1009> <Delay = 7.68>
ST_1837 : Operation 8239 [1/9] (7.68ns)   --->   "%tmp_32_46 = call float @llvm.exp.f32(float %tmp_31_46)" [combined_hls/top.cpp:69]   --->   Operation 8239 'fexp' 'tmp_32_46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1838 <SV = 1010> <Delay = 5.91>
ST_1838 : Operation 8240 [1/1] (0.00ns)   --->   "%l_idx_load_48 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8240 'load' 'l_idx_load_48' <Predicate = true> <Delay = 0.00>
ST_1838 : Operation 8241 [1/1] (0.00ns)   --->   "%tmp_33_46 = sext i32 %l_idx_2_45 to i64" [combined_hls/top.cpp:69]   --->   Operation 8241 'sext' 'tmp_33_46' <Predicate = true> <Delay = 0.00>
ST_1838 : Operation 8242 [1/1] (0.00ns)   --->   "%result_buf_addr_51 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_46" [combined_hls/top.cpp:69]   --->   Operation 8242 'getelementptr' 'result_buf_addr_51' <Predicate = true> <Delay = 0.00>
ST_1838 : Operation 8243 [1/1] (3.25ns)   --->   "store float %tmp_32_46, float* %result_buf_addr_51, align 4" [combined_hls/top.cpp:69]   --->   Operation 8243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1838 : Operation 8244 [1/1] (2.55ns)   --->   "%l_idx_2_46 = add nsw i32 %l_idx_load_48, 48" [combined_hls/top.cpp:70]   --->   Operation 8244 'add' 'l_idx_2_46' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1838 : Operation 8245 [1/1] (0.00ns)   --->   "%empty_288 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_184)" [combined_hls/top.cpp:72]   --->   Operation 8245 'specregionend' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_1838 : Operation 8246 [1/1] (0.00ns)   --->   "%tmp_187 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8246 'specregionbegin' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_1838 : Operation 8247 [1/1] (0.97ns)   --->   "%or_cond50 = or i1 %tmp_16_42, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8247 'or' 'or_cond50' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1838 : Operation 8248 [1/1] (0.00ns)   --->   "br i1 %or_cond50, label %._crit_edge.48.preheader, label %..preheader24.backedge_crit_edge847" [combined_hls/top.cpp:54]   --->   Operation 8248 'br' <Predicate = true> <Delay = 0.00>
ST_1838 : Operation 8249 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_46, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8249 'store' <Predicate = (!or_cond50)> <Delay = 3.36>
ST_1838 : Operation 8250 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8250 'br' <Predicate = (!or_cond50)> <Delay = 0.00>
ST_1838 : Operation 8251 [1/1] (1.76ns)   --->   "br label %._crit_edge.48" [combined_hls/top.cpp:57]   --->   Operation 8251 'br' <Predicate = (or_cond50)> <Delay = 1.76>

State 1839 <SV = 1011> <Delay = 2.74>
ST_1839 : Operation 8252 [1/1] (0.00ns)   --->   "%j1_47 = phi i10 [ %j_4_47, %149 ], [ 0, %._crit_edge.48.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8252 'phi' 'j1_47' <Predicate = true> <Delay = 0.00>
ST_1839 : Operation 8253 [1/1] (1.77ns)   --->   "%exitcond5_47 = icmp eq i10 %j1_47, -240" [combined_hls/top.cpp:57]   --->   Operation 8253 'icmp' 'exitcond5_47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1839 : Operation 8254 [1/1] (0.00ns)   --->   "%empty_297 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8254 'speclooptripcount' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_1839 : Operation 8255 [1/1] (1.73ns)   --->   "%j_4_47 = add i10 %j1_47, 1" [combined_hls/top.cpp:57]   --->   Operation 8255 'add' 'j_4_47' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1839 : Operation 8256 [1/1] (0.00ns)   --->   "br i1 %exitcond5_47, label %.preheader23.48.preheader, label %149" [combined_hls/top.cpp:57]   --->   Operation 8256 'br' <Predicate = true> <Delay = 0.00>
ST_1839 : Operation 8257 [2/2] (0.00ns)   --->   "%empty_298 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8257 'read' 'empty_298' <Predicate = (!exitcond5_47)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1839 : Operation 8258 [1/1] (0.00ns)   --->   "%tmp_21_47_cast = zext i10 %j1_47 to i16" [combined_hls/top.cpp:60]   --->   Operation 8258 'zext' 'tmp_21_47_cast' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1839 : Operation 8259 [1/1] (2.07ns)   --->   "%tmp_446 = add i16 %tmp_21_47_cast, -27904" [combined_hls/top.cpp:60]   --->   Operation 8259 'add' 'tmp_446' <Predicate = (!exitcond5_47)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1840 <SV = 1012> <Delay = 3.25>
ST_1840 : Operation 8260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8260 'specloopname' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8261 [1/1] (0.00ns)   --->   "%tmp_189 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8261 'specregionbegin' 'tmp_189' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8262 'specpipeline' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8263 [1/2] (0.00ns)   --->   "%empty_298 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8263 'read' 'empty_298' <Predicate = (!exitcond5_47)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1840 : Operation 8264 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_148 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_298, 0"   --->   Operation 8264 'extractvalue' 'in_stream_data_V_val_148' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8265 [1/1] (0.00ns)   --->   "%bitcast_47 = bitcast i32 %in_stream_data_V_val_148 to float"   --->   Operation 8265 'bitcast' 'bitcast_47' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8266 [1/1] (0.00ns)   --->   "%tmp_448_cast = zext i16 %tmp_446 to i64" [combined_hls/top.cpp:60]   --->   Operation 8266 'zext' 'tmp_448_cast' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8267 [1/1] (0.00ns)   --->   "%input_buf_addr_98 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_448_cast" [combined_hls/top.cpp:60]   --->   Operation 8267 'getelementptr' 'input_buf_addr_98' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8268 [1/1] (3.25ns)   --->   "store float %bitcast_47, float* %input_buf_addr_98, align 4" [combined_hls/top.cpp:60]   --->   Operation 8268 'store' <Predicate = (!exitcond5_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1840 : Operation 8269 [1/1] (0.00ns)   --->   "%empty_299 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_189)" [combined_hls/top.cpp:61]   --->   Operation 8269 'specregionend' 'empty_299' <Predicate = (!exitcond5_47)> <Delay = 0.00>
ST_1840 : Operation 8270 [1/1] (0.00ns)   --->   "br label %._crit_edge.48" [combined_hls/top.cpp:57]   --->   Operation 8270 'br' <Predicate = (!exitcond5_47)> <Delay = 0.00>

State 1841 <SV = 1012> <Delay = 1.76>
ST_1841 : Operation 8271 [1/1] (1.76ns)   --->   "br label %.preheader23.48" [combined_hls/top.cpp:64]   --->   Operation 8271 'br' <Predicate = true> <Delay = 1.76>

State 1842 <SV = 1013> <Delay = 5.33>
ST_1842 : Operation 8272 [1/1] (0.00ns)   --->   "%q_48 = phi i10 [ %q_1_47, %148 ], [ 0, %.preheader23.48.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8272 'phi' 'q_48' <Predicate = true> <Delay = 0.00>
ST_1842 : Operation 8273 [1/1] (0.00ns)   --->   "%sum_48 = phi float [ %sum_2_47, %148 ], [ 0.000000e+00, %.preheader23.48.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8273 'phi' 'sum_48' <Predicate = true> <Delay = 0.00>
ST_1842 : Operation 8274 [1/1] (1.77ns)   --->   "%tmp_26_47 = icmp eq i10 %q_48, -240" [combined_hls/top.cpp:64]   --->   Operation 8274 'icmp' 'tmp_26_47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1842 : Operation 8275 [1/1] (0.00ns)   --->   "%empty_295 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8275 'speclooptripcount' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_1842 : Operation 8276 [1/1] (1.73ns)   --->   "%q_1_47 = add i10 %q_48, 1" [combined_hls/top.cpp:64]   --->   Operation 8276 'add' 'q_1_47' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1842 : Operation 8277 [1/1] (0.00ns)   --->   "br i1 %tmp_26_47, label %147, label %148" [combined_hls/top.cpp:64]   --->   Operation 8277 'br' <Predicate = true> <Delay = 0.00>
ST_1842 : Operation 8278 [1/1] (0.00ns)   --->   "%tmp_34_47 = zext i10 %q_48 to i64" [combined_hls/top.cpp:66]   --->   Operation 8278 'zext' 'tmp_34_47' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1842 : Operation 8279 [1/1] (0.00ns)   --->   "%tmp_34_47_cast = zext i10 %q_48 to i16" [combined_hls/top.cpp:66]   --->   Operation 8279 'zext' 'tmp_34_47_cast' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1842 : Operation 8280 [1/1] (2.07ns)   --->   "%tmp_447 = add i16 %tmp_34_47_cast, -27904" [combined_hls/top.cpp:66]   --->   Operation 8280 'add' 'tmp_447' <Predicate = (!tmp_26_47)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1842 : Operation 8281 [1/1] (0.00ns)   --->   "%tmp_449_cast = zext i16 %tmp_447 to i64" [combined_hls/top.cpp:66]   --->   Operation 8281 'zext' 'tmp_449_cast' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1842 : Operation 8282 [1/1] (0.00ns)   --->   "%input_buf_addr_99 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_449_cast" [combined_hls/top.cpp:66]   --->   Operation 8282 'getelementptr' 'input_buf_addr_99' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1842 : Operation 8283 [1/1] (0.00ns)   --->   "%index_buf_addr_49 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_47" [combined_hls/top.cpp:66]   --->   Operation 8283 'getelementptr' 'index_buf_addr_49' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1842 : Operation 8284 [2/2] (3.25ns)   --->   "%index_buf_load_48 = load float* %index_buf_addr_49, align 4" [combined_hls/top.cpp:66]   --->   Operation 8284 'load' 'index_buf_load_48' <Predicate = (!tmp_26_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1842 : Operation 8285 [2/2] (3.25ns)   --->   "%input_buf_load_49 = load float* %input_buf_addr_99, align 4" [combined_hls/top.cpp:66]   --->   Operation 8285 'load' 'input_buf_load_49' <Predicate = (!tmp_26_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1843 <SV = 1014> <Delay = 3.25>
ST_1843 : Operation 8286 [1/2] (3.25ns)   --->   "%index_buf_load_48 = load float* %index_buf_addr_49, align 4" [combined_hls/top.cpp:66]   --->   Operation 8286 'load' 'index_buf_load_48' <Predicate = (!tmp_26_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1843 : Operation 8287 [1/2] (3.25ns)   --->   "%input_buf_load_49 = load float* %input_buf_addr_99, align 4" [combined_hls/top.cpp:66]   --->   Operation 8287 'load' 'input_buf_load_49' <Predicate = (!tmp_26_47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1844 <SV = 1015> <Delay = 7.25>
ST_1844 : Operation 8288 [5/5] (7.25ns)   --->   "%tmp_35_47 = fsub float %index_buf_load_48, %input_buf_load_49" [combined_hls/top.cpp:66]   --->   Operation 8288 'fsub' 'tmp_35_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1845 <SV = 1016> <Delay = 7.25>
ST_1845 : Operation 8289 [4/5] (7.25ns)   --->   "%tmp_35_47 = fsub float %index_buf_load_48, %input_buf_load_49" [combined_hls/top.cpp:66]   --->   Operation 8289 'fsub' 'tmp_35_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1846 <SV = 1017> <Delay = 7.25>
ST_1846 : Operation 8290 [3/5] (7.25ns)   --->   "%tmp_35_47 = fsub float %index_buf_load_48, %input_buf_load_49" [combined_hls/top.cpp:66]   --->   Operation 8290 'fsub' 'tmp_35_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1847 <SV = 1018> <Delay = 7.25>
ST_1847 : Operation 8291 [2/5] (7.25ns)   --->   "%tmp_35_47 = fsub float %index_buf_load_48, %input_buf_load_49" [combined_hls/top.cpp:66]   --->   Operation 8291 'fsub' 'tmp_35_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1848 <SV = 1019> <Delay = 7.25>
ST_1848 : Operation 8292 [1/5] (7.25ns)   --->   "%tmp_35_47 = fsub float %index_buf_load_48, %input_buf_load_49" [combined_hls/top.cpp:66]   --->   Operation 8292 'fsub' 'tmp_35_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1849 <SV = 1020> <Delay = 5.70>
ST_1849 : Operation 8293 [4/4] (5.70ns)   --->   "%tmp_36_47 = fmul float %tmp_35_47, %tmp_35_47" [combined_hls/top.cpp:67]   --->   Operation 8293 'fmul' 'tmp_36_47' <Predicate = (!tmp_26_47)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1850 <SV = 1021> <Delay = 5.70>
ST_1850 : Operation 8294 [3/4] (5.70ns)   --->   "%tmp_36_47 = fmul float %tmp_35_47, %tmp_35_47" [combined_hls/top.cpp:67]   --->   Operation 8294 'fmul' 'tmp_36_47' <Predicate = (!tmp_26_47)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1851 <SV = 1022> <Delay = 5.70>
ST_1851 : Operation 8295 [2/4] (5.70ns)   --->   "%tmp_36_47 = fmul float %tmp_35_47, %tmp_35_47" [combined_hls/top.cpp:67]   --->   Operation 8295 'fmul' 'tmp_36_47' <Predicate = (!tmp_26_47)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1852 <SV = 1023> <Delay = 5.70>
ST_1852 : Operation 8296 [1/4] (5.70ns)   --->   "%tmp_36_47 = fmul float %tmp_35_47, %tmp_35_47" [combined_hls/top.cpp:67]   --->   Operation 8296 'fmul' 'tmp_36_47' <Predicate = (!tmp_26_47)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1853 <SV = 1024> <Delay = 7.25>
ST_1853 : Operation 8297 [5/5] (7.25ns)   --->   "%sum_2_47 = fadd float %sum_48, %tmp_36_47" [combined_hls/top.cpp:67]   --->   Operation 8297 'fadd' 'sum_2_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1854 <SV = 1025> <Delay = 7.25>
ST_1854 : Operation 8298 [4/5] (7.25ns)   --->   "%sum_2_47 = fadd float %sum_48, %tmp_36_47" [combined_hls/top.cpp:67]   --->   Operation 8298 'fadd' 'sum_2_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1855 <SV = 1026> <Delay = 7.25>
ST_1855 : Operation 8299 [3/5] (7.25ns)   --->   "%sum_2_47 = fadd float %sum_48, %tmp_36_47" [combined_hls/top.cpp:67]   --->   Operation 8299 'fadd' 'sum_2_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1856 <SV = 1027> <Delay = 7.25>
ST_1856 : Operation 8300 [2/5] (7.25ns)   --->   "%sum_2_47 = fadd float %sum_48, %tmp_36_47" [combined_hls/top.cpp:67]   --->   Operation 8300 'fadd' 'sum_2_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1857 <SV = 1028> <Delay = 7.25>
ST_1857 : Operation 8301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8301 'specloopname' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1857 : Operation 8302 [1/1] (0.00ns)   --->   "%tmp_191 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8302 'specregionbegin' 'tmp_191' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1857 : Operation 8303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8303 'specpipeline' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1857 : Operation 8304 [1/5] (7.25ns)   --->   "%sum_2_47 = fadd float %sum_48, %tmp_36_47" [combined_hls/top.cpp:67]   --->   Operation 8304 'fadd' 'sum_2_47' <Predicate = (!tmp_26_47)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1857 : Operation 8305 [1/1] (0.00ns)   --->   "%empty_296 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_191)" [combined_hls/top.cpp:68]   --->   Operation 8305 'specregionend' 'empty_296' <Predicate = (!tmp_26_47)> <Delay = 0.00>
ST_1857 : Operation 8306 [1/1] (0.00ns)   --->   "br label %.preheader23.48" [combined_hls/top.cpp:64]   --->   Operation 8306 'br' <Predicate = (!tmp_26_47)> <Delay = 0.00>

State 1858 <SV = 1014> <Delay = 5.54>
ST_1858 : Operation 8307 [1/1] (5.54ns)   --->   "%tmp_29_47 = fpext float %sum_48 to double" [combined_hls/top.cpp:69]   --->   Operation 8307 'fpext' 'tmp_29_47' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1858 : Operation 8308 [1/1] (0.00ns)   --->   "%tmp_190 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8308 'specregionbegin' 'tmp_190' <Predicate = true> <Delay = 0.00>

State 1859 <SV = 1015> <Delay = 7.78>
ST_1859 : Operation 8309 [6/6] (7.78ns)   --->   "%tmp_30_47 = fmul double %tmp_29_47, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8309 'dmul' 'tmp_30_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1860 <SV = 1016> <Delay = 7.78>
ST_1860 : Operation 8310 [5/6] (7.78ns)   --->   "%tmp_30_47 = fmul double %tmp_29_47, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8310 'dmul' 'tmp_30_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1861 <SV = 1017> <Delay = 7.78>
ST_1861 : Operation 8311 [4/6] (7.78ns)   --->   "%tmp_30_47 = fmul double %tmp_29_47, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8311 'dmul' 'tmp_30_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1862 <SV = 1018> <Delay = 7.78>
ST_1862 : Operation 8312 [3/6] (7.78ns)   --->   "%tmp_30_47 = fmul double %tmp_29_47, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8312 'dmul' 'tmp_30_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1863 <SV = 1019> <Delay = 7.78>
ST_1863 : Operation 8313 [2/6] (7.78ns)   --->   "%tmp_30_47 = fmul double %tmp_29_47, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8313 'dmul' 'tmp_30_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1864 <SV = 1020> <Delay = 7.78>
ST_1864 : Operation 8314 [1/6] (7.78ns)   --->   "%tmp_30_47 = fmul double %tmp_29_47, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8314 'dmul' 'tmp_30_47' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1865 <SV = 1021> <Delay = 6.50>
ST_1865 : Operation 8315 [1/1] (6.50ns)   --->   "%tmp_31_47 = fptrunc double %tmp_30_47 to float" [combined_hls/top.cpp:69]   --->   Operation 8315 'fptrunc' 'tmp_31_47' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1866 <SV = 1022> <Delay = 7.68>
ST_1866 : Operation 8316 [9/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8316 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1867 <SV = 1023> <Delay = 7.68>
ST_1867 : Operation 8317 [8/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8317 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1868 <SV = 1024> <Delay = 7.68>
ST_1868 : Operation 8318 [7/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8318 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1869 <SV = 1025> <Delay = 7.68>
ST_1869 : Operation 8319 [6/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8319 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1870 <SV = 1026> <Delay = 7.68>
ST_1870 : Operation 8320 [5/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8320 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1871 <SV = 1027> <Delay = 7.68>
ST_1871 : Operation 8321 [4/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8321 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1872 <SV = 1028> <Delay = 7.68>
ST_1872 : Operation 8322 [3/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8322 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1873 <SV = 1029> <Delay = 7.68>
ST_1873 : Operation 8323 [2/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8323 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1874 <SV = 1030> <Delay = 7.68>
ST_1874 : Operation 8324 [1/9] (7.68ns)   --->   "%tmp_32_47 = call float @llvm.exp.f32(float %tmp_31_47)" [combined_hls/top.cpp:69]   --->   Operation 8324 'fexp' 'tmp_32_47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1875 <SV = 1031> <Delay = 5.91>
ST_1875 : Operation 8325 [1/1] (0.00ns)   --->   "%l_idx_load_49 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8325 'load' 'l_idx_load_49' <Predicate = true> <Delay = 0.00>
ST_1875 : Operation 8326 [1/1] (0.00ns)   --->   "%tmp_33_47 = sext i32 %l_idx_2_46 to i64" [combined_hls/top.cpp:69]   --->   Operation 8326 'sext' 'tmp_33_47' <Predicate = true> <Delay = 0.00>
ST_1875 : Operation 8327 [1/1] (0.00ns)   --->   "%result_buf_addr_52 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_47" [combined_hls/top.cpp:69]   --->   Operation 8327 'getelementptr' 'result_buf_addr_52' <Predicate = true> <Delay = 0.00>
ST_1875 : Operation 8328 [1/1] (3.25ns)   --->   "store float %tmp_32_47, float* %result_buf_addr_52, align 4" [combined_hls/top.cpp:69]   --->   Operation 8328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1875 : Operation 8329 [1/1] (2.55ns)   --->   "%l_idx_2_47 = add nsw i32 %l_idx_load_49, 49" [combined_hls/top.cpp:70]   --->   Operation 8329 'add' 'l_idx_2_47' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1875 : Operation 8330 [1/1] (0.00ns)   --->   "%empty_294 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_187)" [combined_hls/top.cpp:72]   --->   Operation 8330 'specregionend' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_1875 : Operation 8331 [1/1] (0.97ns)   --->   "%or_cond51 = or i1 %tmp_16_43, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8331 'or' 'or_cond51' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1875 : Operation 8332 [1/1] (0.00ns)   --->   "br i1 %or_cond51, label %._crit_edge.49.preheader, label %..preheader24.backedge_crit_edge848" [combined_hls/top.cpp:54]   --->   Operation 8332 'br' <Predicate = true> <Delay = 0.00>
ST_1875 : Operation 8333 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_47, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8333 'store' <Predicate = (!or_cond51)> <Delay = 3.36>
ST_1875 : Operation 8334 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8334 'br' <Predicate = (!or_cond51)> <Delay = 0.00>
ST_1875 : Operation 8335 [1/1] (1.76ns)   --->   "br label %._crit_edge.49" [combined_hls/top.cpp:57]   --->   Operation 8335 'br' <Predicate = (or_cond51)> <Delay = 1.76>

State 1876 <SV = 1032> <Delay = 2.74>
ST_1876 : Operation 8336 [1/1] (0.00ns)   --->   "%j1_48 = phi i10 [ %j_4_48, %152 ], [ 0, %._crit_edge.49.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8336 'phi' 'j1_48' <Predicate = true> <Delay = 0.00>
ST_1876 : Operation 8337 [1/1] (1.77ns)   --->   "%exitcond5_48 = icmp eq i10 %j1_48, -240" [combined_hls/top.cpp:57]   --->   Operation 8337 'icmp' 'exitcond5_48' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1876 : Operation 8338 [1/1] (0.00ns)   --->   "%empty_303 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8338 'speclooptripcount' 'empty_303' <Predicate = true> <Delay = 0.00>
ST_1876 : Operation 8339 [1/1] (1.73ns)   --->   "%j_4_48 = add i10 %j1_48, 1" [combined_hls/top.cpp:57]   --->   Operation 8339 'add' 'j_4_48' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1876 : Operation 8340 [1/1] (0.00ns)   --->   "br i1 %exitcond5_48, label %.preheader23.49.preheader, label %152" [combined_hls/top.cpp:57]   --->   Operation 8340 'br' <Predicate = true> <Delay = 0.00>
ST_1876 : Operation 8341 [2/2] (0.00ns)   --->   "%empty_304 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8341 'read' 'empty_304' <Predicate = (!exitcond5_48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1876 : Operation 8342 [1/1] (0.00ns)   --->   "%tmp_21_48_cast = zext i10 %j1_48 to i16" [combined_hls/top.cpp:60]   --->   Operation 8342 'zext' 'tmp_21_48_cast' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1876 : Operation 8343 [1/1] (2.07ns)   --->   "%tmp_448 = add i16 %tmp_21_48_cast, -27120" [combined_hls/top.cpp:60]   --->   Operation 8343 'add' 'tmp_448' <Predicate = (!exitcond5_48)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1877 <SV = 1033> <Delay = 3.25>
ST_1877 : Operation 8344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8344 'specloopname' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8345 [1/1] (0.00ns)   --->   "%tmp_192 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8345 'specregionbegin' 'tmp_192' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8346 'specpipeline' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8347 [1/2] (0.00ns)   --->   "%empty_304 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8347 'read' 'empty_304' <Predicate = (!exitcond5_48)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1877 : Operation 8348 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_149 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_304, 0"   --->   Operation 8348 'extractvalue' 'in_stream_data_V_val_149' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8349 [1/1] (0.00ns)   --->   "%bitcast_48 = bitcast i32 %in_stream_data_V_val_149 to float"   --->   Operation 8349 'bitcast' 'bitcast_48' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8350 [1/1] (0.00ns)   --->   "%tmp_450_cast = zext i16 %tmp_448 to i64" [combined_hls/top.cpp:60]   --->   Operation 8350 'zext' 'tmp_450_cast' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8351 [1/1] (0.00ns)   --->   "%input_buf_addr_100 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_450_cast" [combined_hls/top.cpp:60]   --->   Operation 8351 'getelementptr' 'input_buf_addr_100' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8352 [1/1] (3.25ns)   --->   "store float %bitcast_48, float* %input_buf_addr_100, align 4" [combined_hls/top.cpp:60]   --->   Operation 8352 'store' <Predicate = (!exitcond5_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1877 : Operation 8353 [1/1] (0.00ns)   --->   "%empty_305 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_192)" [combined_hls/top.cpp:61]   --->   Operation 8353 'specregionend' 'empty_305' <Predicate = (!exitcond5_48)> <Delay = 0.00>
ST_1877 : Operation 8354 [1/1] (0.00ns)   --->   "br label %._crit_edge.49" [combined_hls/top.cpp:57]   --->   Operation 8354 'br' <Predicate = (!exitcond5_48)> <Delay = 0.00>

State 1878 <SV = 1033> <Delay = 1.76>
ST_1878 : Operation 8355 [1/1] (1.76ns)   --->   "br label %.preheader23.49" [combined_hls/top.cpp:64]   --->   Operation 8355 'br' <Predicate = true> <Delay = 1.76>

State 1879 <SV = 1034> <Delay = 5.33>
ST_1879 : Operation 8356 [1/1] (0.00ns)   --->   "%q_49 = phi i10 [ %q_1_48, %151 ], [ 0, %.preheader23.49.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8356 'phi' 'q_49' <Predicate = true> <Delay = 0.00>
ST_1879 : Operation 8357 [1/1] (0.00ns)   --->   "%sum_49 = phi float [ %sum_2_48, %151 ], [ 0.000000e+00, %.preheader23.49.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8357 'phi' 'sum_49' <Predicate = true> <Delay = 0.00>
ST_1879 : Operation 8358 [1/1] (1.77ns)   --->   "%tmp_26_48 = icmp eq i10 %q_49, -240" [combined_hls/top.cpp:64]   --->   Operation 8358 'icmp' 'tmp_26_48' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1879 : Operation 8359 [1/1] (0.00ns)   --->   "%empty_301 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8359 'speclooptripcount' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_1879 : Operation 8360 [1/1] (1.73ns)   --->   "%q_1_48 = add i10 %q_49, 1" [combined_hls/top.cpp:64]   --->   Operation 8360 'add' 'q_1_48' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1879 : Operation 8361 [1/1] (0.00ns)   --->   "br i1 %tmp_26_48, label %150, label %151" [combined_hls/top.cpp:64]   --->   Operation 8361 'br' <Predicate = true> <Delay = 0.00>
ST_1879 : Operation 8362 [1/1] (0.00ns)   --->   "%tmp_34_48 = zext i10 %q_49 to i64" [combined_hls/top.cpp:66]   --->   Operation 8362 'zext' 'tmp_34_48' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1879 : Operation 8363 [1/1] (0.00ns)   --->   "%tmp_34_48_cast = zext i10 %q_49 to i16" [combined_hls/top.cpp:66]   --->   Operation 8363 'zext' 'tmp_34_48_cast' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1879 : Operation 8364 [1/1] (2.07ns)   --->   "%tmp_449 = add i16 %tmp_34_48_cast, -27120" [combined_hls/top.cpp:66]   --->   Operation 8364 'add' 'tmp_449' <Predicate = (!tmp_26_48)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1879 : Operation 8365 [1/1] (0.00ns)   --->   "%tmp_451_cast = zext i16 %tmp_449 to i64" [combined_hls/top.cpp:66]   --->   Operation 8365 'zext' 'tmp_451_cast' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1879 : Operation 8366 [1/1] (0.00ns)   --->   "%input_buf_addr_101 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_451_cast" [combined_hls/top.cpp:66]   --->   Operation 8366 'getelementptr' 'input_buf_addr_101' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1879 : Operation 8367 [1/1] (0.00ns)   --->   "%index_buf_addr_50 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_48" [combined_hls/top.cpp:66]   --->   Operation 8367 'getelementptr' 'index_buf_addr_50' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1879 : Operation 8368 [2/2] (3.25ns)   --->   "%index_buf_load_49 = load float* %index_buf_addr_50, align 4" [combined_hls/top.cpp:66]   --->   Operation 8368 'load' 'index_buf_load_49' <Predicate = (!tmp_26_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1879 : Operation 8369 [2/2] (3.25ns)   --->   "%input_buf_load_50 = load float* %input_buf_addr_101, align 4" [combined_hls/top.cpp:66]   --->   Operation 8369 'load' 'input_buf_load_50' <Predicate = (!tmp_26_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1880 <SV = 1035> <Delay = 3.25>
ST_1880 : Operation 8370 [1/2] (3.25ns)   --->   "%index_buf_load_49 = load float* %index_buf_addr_50, align 4" [combined_hls/top.cpp:66]   --->   Operation 8370 'load' 'index_buf_load_49' <Predicate = (!tmp_26_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1880 : Operation 8371 [1/2] (3.25ns)   --->   "%input_buf_load_50 = load float* %input_buf_addr_101, align 4" [combined_hls/top.cpp:66]   --->   Operation 8371 'load' 'input_buf_load_50' <Predicate = (!tmp_26_48)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1881 <SV = 1036> <Delay = 7.25>
ST_1881 : Operation 8372 [5/5] (7.25ns)   --->   "%tmp_35_48 = fsub float %index_buf_load_49, %input_buf_load_50" [combined_hls/top.cpp:66]   --->   Operation 8372 'fsub' 'tmp_35_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1882 <SV = 1037> <Delay = 7.25>
ST_1882 : Operation 8373 [4/5] (7.25ns)   --->   "%tmp_35_48 = fsub float %index_buf_load_49, %input_buf_load_50" [combined_hls/top.cpp:66]   --->   Operation 8373 'fsub' 'tmp_35_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1883 <SV = 1038> <Delay = 7.25>
ST_1883 : Operation 8374 [3/5] (7.25ns)   --->   "%tmp_35_48 = fsub float %index_buf_load_49, %input_buf_load_50" [combined_hls/top.cpp:66]   --->   Operation 8374 'fsub' 'tmp_35_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1884 <SV = 1039> <Delay = 7.25>
ST_1884 : Operation 8375 [2/5] (7.25ns)   --->   "%tmp_35_48 = fsub float %index_buf_load_49, %input_buf_load_50" [combined_hls/top.cpp:66]   --->   Operation 8375 'fsub' 'tmp_35_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1885 <SV = 1040> <Delay = 7.25>
ST_1885 : Operation 8376 [1/5] (7.25ns)   --->   "%tmp_35_48 = fsub float %index_buf_load_49, %input_buf_load_50" [combined_hls/top.cpp:66]   --->   Operation 8376 'fsub' 'tmp_35_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1886 <SV = 1041> <Delay = 5.70>
ST_1886 : Operation 8377 [4/4] (5.70ns)   --->   "%tmp_36_48 = fmul float %tmp_35_48, %tmp_35_48" [combined_hls/top.cpp:67]   --->   Operation 8377 'fmul' 'tmp_36_48' <Predicate = (!tmp_26_48)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1887 <SV = 1042> <Delay = 5.70>
ST_1887 : Operation 8378 [3/4] (5.70ns)   --->   "%tmp_36_48 = fmul float %tmp_35_48, %tmp_35_48" [combined_hls/top.cpp:67]   --->   Operation 8378 'fmul' 'tmp_36_48' <Predicate = (!tmp_26_48)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1888 <SV = 1043> <Delay = 5.70>
ST_1888 : Operation 8379 [2/4] (5.70ns)   --->   "%tmp_36_48 = fmul float %tmp_35_48, %tmp_35_48" [combined_hls/top.cpp:67]   --->   Operation 8379 'fmul' 'tmp_36_48' <Predicate = (!tmp_26_48)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1889 <SV = 1044> <Delay = 5.70>
ST_1889 : Operation 8380 [1/4] (5.70ns)   --->   "%tmp_36_48 = fmul float %tmp_35_48, %tmp_35_48" [combined_hls/top.cpp:67]   --->   Operation 8380 'fmul' 'tmp_36_48' <Predicate = (!tmp_26_48)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1890 <SV = 1045> <Delay = 7.25>
ST_1890 : Operation 8381 [5/5] (7.25ns)   --->   "%sum_2_48 = fadd float %sum_49, %tmp_36_48" [combined_hls/top.cpp:67]   --->   Operation 8381 'fadd' 'sum_2_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1891 <SV = 1046> <Delay = 7.25>
ST_1891 : Operation 8382 [4/5] (7.25ns)   --->   "%sum_2_48 = fadd float %sum_49, %tmp_36_48" [combined_hls/top.cpp:67]   --->   Operation 8382 'fadd' 'sum_2_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1892 <SV = 1047> <Delay = 7.25>
ST_1892 : Operation 8383 [3/5] (7.25ns)   --->   "%sum_2_48 = fadd float %sum_49, %tmp_36_48" [combined_hls/top.cpp:67]   --->   Operation 8383 'fadd' 'sum_2_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1893 <SV = 1048> <Delay = 7.25>
ST_1893 : Operation 8384 [2/5] (7.25ns)   --->   "%sum_2_48 = fadd float %sum_49, %tmp_36_48" [combined_hls/top.cpp:67]   --->   Operation 8384 'fadd' 'sum_2_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1894 <SV = 1049> <Delay = 7.25>
ST_1894 : Operation 8385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8385 'specloopname' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1894 : Operation 8386 [1/1] (0.00ns)   --->   "%tmp_194 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8386 'specregionbegin' 'tmp_194' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1894 : Operation 8387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8387 'specpipeline' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1894 : Operation 8388 [1/5] (7.25ns)   --->   "%sum_2_48 = fadd float %sum_49, %tmp_36_48" [combined_hls/top.cpp:67]   --->   Operation 8388 'fadd' 'sum_2_48' <Predicate = (!tmp_26_48)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1894 : Operation 8389 [1/1] (0.00ns)   --->   "%empty_302 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_194)" [combined_hls/top.cpp:68]   --->   Operation 8389 'specregionend' 'empty_302' <Predicate = (!tmp_26_48)> <Delay = 0.00>
ST_1894 : Operation 8390 [1/1] (0.00ns)   --->   "br label %.preheader23.49" [combined_hls/top.cpp:64]   --->   Operation 8390 'br' <Predicate = (!tmp_26_48)> <Delay = 0.00>

State 1895 <SV = 1035> <Delay = 5.54>
ST_1895 : Operation 8391 [1/1] (5.54ns)   --->   "%tmp_29_48 = fpext float %sum_49 to double" [combined_hls/top.cpp:69]   --->   Operation 8391 'fpext' 'tmp_29_48' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1895 : Operation 8392 [1/1] (0.00ns)   --->   "%tmp_193 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8392 'specregionbegin' 'tmp_193' <Predicate = true> <Delay = 0.00>

State 1896 <SV = 1036> <Delay = 7.78>
ST_1896 : Operation 8393 [6/6] (7.78ns)   --->   "%tmp_30_48 = fmul double %tmp_29_48, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8393 'dmul' 'tmp_30_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1897 <SV = 1037> <Delay = 7.78>
ST_1897 : Operation 8394 [5/6] (7.78ns)   --->   "%tmp_30_48 = fmul double %tmp_29_48, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8394 'dmul' 'tmp_30_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1898 <SV = 1038> <Delay = 7.78>
ST_1898 : Operation 8395 [4/6] (7.78ns)   --->   "%tmp_30_48 = fmul double %tmp_29_48, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8395 'dmul' 'tmp_30_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1899 <SV = 1039> <Delay = 7.78>
ST_1899 : Operation 8396 [3/6] (7.78ns)   --->   "%tmp_30_48 = fmul double %tmp_29_48, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8396 'dmul' 'tmp_30_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1900 <SV = 1040> <Delay = 7.78>
ST_1900 : Operation 8397 [2/6] (7.78ns)   --->   "%tmp_30_48 = fmul double %tmp_29_48, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8397 'dmul' 'tmp_30_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1901 <SV = 1041> <Delay = 7.78>
ST_1901 : Operation 8398 [1/6] (7.78ns)   --->   "%tmp_30_48 = fmul double %tmp_29_48, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8398 'dmul' 'tmp_30_48' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1902 <SV = 1042> <Delay = 6.50>
ST_1902 : Operation 8399 [1/1] (6.50ns)   --->   "%tmp_31_48 = fptrunc double %tmp_30_48 to float" [combined_hls/top.cpp:69]   --->   Operation 8399 'fptrunc' 'tmp_31_48' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1903 <SV = 1043> <Delay = 7.68>
ST_1903 : Operation 8400 [9/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8400 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1904 <SV = 1044> <Delay = 7.68>
ST_1904 : Operation 8401 [8/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8401 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1905 <SV = 1045> <Delay = 7.68>
ST_1905 : Operation 8402 [7/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8402 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1906 <SV = 1046> <Delay = 7.68>
ST_1906 : Operation 8403 [6/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8403 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1907 <SV = 1047> <Delay = 7.68>
ST_1907 : Operation 8404 [5/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8404 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1908 <SV = 1048> <Delay = 7.68>
ST_1908 : Operation 8405 [4/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8405 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1909 <SV = 1049> <Delay = 7.68>
ST_1909 : Operation 8406 [3/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8406 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1910 <SV = 1050> <Delay = 7.68>
ST_1910 : Operation 8407 [2/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8407 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1911 <SV = 1051> <Delay = 7.68>
ST_1911 : Operation 8408 [1/9] (7.68ns)   --->   "%tmp_32_48 = call float @llvm.exp.f32(float %tmp_31_48)" [combined_hls/top.cpp:69]   --->   Operation 8408 'fexp' 'tmp_32_48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1912 <SV = 1052> <Delay = 5.91>
ST_1912 : Operation 8409 [1/1] (0.00ns)   --->   "%l_idx_load948 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8409 'load' 'l_idx_load948' <Predicate = true> <Delay = 0.00>
ST_1912 : Operation 8410 [1/1] (0.00ns)   --->   "%tmp_33_48 = sext i32 %l_idx_2_47 to i64" [combined_hls/top.cpp:69]   --->   Operation 8410 'sext' 'tmp_33_48' <Predicate = true> <Delay = 0.00>
ST_1912 : Operation 8411 [1/1] (0.00ns)   --->   "%result_buf_addr_53 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_48" [combined_hls/top.cpp:69]   --->   Operation 8411 'getelementptr' 'result_buf_addr_53' <Predicate = true> <Delay = 0.00>
ST_1912 : Operation 8412 [1/1] (3.25ns)   --->   "store float %tmp_32_48, float* %result_buf_addr_53, align 4" [combined_hls/top.cpp:69]   --->   Operation 8412 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1912 : Operation 8413 [1/1] (2.55ns)   --->   "%l_idx_2_48 = add nsw i32 %l_idx_load948, 50" [combined_hls/top.cpp:70]   --->   Operation 8413 'add' 'l_idx_2_48' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1912 : Operation 8414 [1/1] (0.00ns)   --->   "%empty_300 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_190)" [combined_hls/top.cpp:72]   --->   Operation 8414 'specregionend' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_1912 : Operation 8415 [1/1] (0.97ns)   --->   "%or_cond52 = or i1 %tmp_16_44, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8415 'or' 'or_cond52' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1912 : Operation 8416 [1/1] (0.00ns)   --->   "br i1 %or_cond52, label %._crit_edge.50.preheader, label %..preheader24.backedge_crit_edge849" [combined_hls/top.cpp:54]   --->   Operation 8416 'br' <Predicate = true> <Delay = 0.00>
ST_1912 : Operation 8417 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_48, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8417 'store' <Predicate = (!or_cond52)> <Delay = 3.36>
ST_1912 : Operation 8418 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8418 'br' <Predicate = (!or_cond52)> <Delay = 0.00>
ST_1912 : Operation 8419 [1/1] (1.76ns)   --->   "br label %._crit_edge.50" [combined_hls/top.cpp:57]   --->   Operation 8419 'br' <Predicate = (or_cond52)> <Delay = 1.76>

State 1913 <SV = 1053> <Delay = 2.74>
ST_1913 : Operation 8420 [1/1] (0.00ns)   --->   "%j1_49 = phi i10 [ %j_4_49, %155 ], [ 0, %._crit_edge.50.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8420 'phi' 'j1_49' <Predicate = true> <Delay = 0.00>
ST_1913 : Operation 8421 [1/1] (1.77ns)   --->   "%exitcond5_49 = icmp eq i10 %j1_49, -240" [combined_hls/top.cpp:57]   --->   Operation 8421 'icmp' 'exitcond5_49' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1913 : Operation 8422 [1/1] (0.00ns)   --->   "%empty_309 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8422 'speclooptripcount' 'empty_309' <Predicate = true> <Delay = 0.00>
ST_1913 : Operation 8423 [1/1] (1.73ns)   --->   "%j_4_49 = add i10 %j1_49, 1" [combined_hls/top.cpp:57]   --->   Operation 8423 'add' 'j_4_49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1913 : Operation 8424 [1/1] (0.00ns)   --->   "br i1 %exitcond5_49, label %.preheader23.50.preheader, label %155" [combined_hls/top.cpp:57]   --->   Operation 8424 'br' <Predicate = true> <Delay = 0.00>
ST_1913 : Operation 8425 [2/2] (0.00ns)   --->   "%empty_310 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8425 'read' 'empty_310' <Predicate = (!exitcond5_49)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1913 : Operation 8426 [1/1] (0.00ns)   --->   "%tmp_21_49_cast = zext i10 %j1_49 to i16" [combined_hls/top.cpp:60]   --->   Operation 8426 'zext' 'tmp_21_49_cast' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1913 : Operation 8427 [1/1] (2.07ns)   --->   "%tmp_450 = add i16 %tmp_21_49_cast, -26336" [combined_hls/top.cpp:60]   --->   Operation 8427 'add' 'tmp_450' <Predicate = (!exitcond5_49)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1914 <SV = 1054> <Delay = 3.25>
ST_1914 : Operation 8428 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8428 'specloopname' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8429 [1/1] (0.00ns)   --->   "%tmp_195 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8429 'specregionbegin' 'tmp_195' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8430 'specpipeline' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8431 [1/2] (0.00ns)   --->   "%empty_310 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8431 'read' 'empty_310' <Predicate = (!exitcond5_49)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1914 : Operation 8432 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_150 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_310, 0"   --->   Operation 8432 'extractvalue' 'in_stream_data_V_val_150' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8433 [1/1] (0.00ns)   --->   "%bitcast_49 = bitcast i32 %in_stream_data_V_val_150 to float"   --->   Operation 8433 'bitcast' 'bitcast_49' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8434 [1/1] (0.00ns)   --->   "%tmp_452_cast = zext i16 %tmp_450 to i64" [combined_hls/top.cpp:60]   --->   Operation 8434 'zext' 'tmp_452_cast' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8435 [1/1] (0.00ns)   --->   "%input_buf_addr_102 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_452_cast" [combined_hls/top.cpp:60]   --->   Operation 8435 'getelementptr' 'input_buf_addr_102' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8436 [1/1] (3.25ns)   --->   "store float %bitcast_49, float* %input_buf_addr_102, align 4" [combined_hls/top.cpp:60]   --->   Operation 8436 'store' <Predicate = (!exitcond5_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1914 : Operation 8437 [1/1] (0.00ns)   --->   "%empty_311 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_195)" [combined_hls/top.cpp:61]   --->   Operation 8437 'specregionend' 'empty_311' <Predicate = (!exitcond5_49)> <Delay = 0.00>
ST_1914 : Operation 8438 [1/1] (0.00ns)   --->   "br label %._crit_edge.50" [combined_hls/top.cpp:57]   --->   Operation 8438 'br' <Predicate = (!exitcond5_49)> <Delay = 0.00>

State 1915 <SV = 1054> <Delay = 1.76>
ST_1915 : Operation 8439 [1/1] (1.76ns)   --->   "br label %.preheader23.50" [combined_hls/top.cpp:64]   --->   Operation 8439 'br' <Predicate = true> <Delay = 1.76>

State 1916 <SV = 1055> <Delay = 5.33>
ST_1916 : Operation 8440 [1/1] (0.00ns)   --->   "%q_50 = phi i10 [ %q_1_49, %154 ], [ 0, %.preheader23.50.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8440 'phi' 'q_50' <Predicate = true> <Delay = 0.00>
ST_1916 : Operation 8441 [1/1] (0.00ns)   --->   "%sum_50 = phi float [ %sum_2_49, %154 ], [ 0.000000e+00, %.preheader23.50.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8441 'phi' 'sum_50' <Predicate = true> <Delay = 0.00>
ST_1916 : Operation 8442 [1/1] (1.77ns)   --->   "%tmp_26_49 = icmp eq i10 %q_50, -240" [combined_hls/top.cpp:64]   --->   Operation 8442 'icmp' 'tmp_26_49' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1916 : Operation 8443 [1/1] (0.00ns)   --->   "%empty_307 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8443 'speclooptripcount' 'empty_307' <Predicate = true> <Delay = 0.00>
ST_1916 : Operation 8444 [1/1] (1.73ns)   --->   "%q_1_49 = add i10 %q_50, 1" [combined_hls/top.cpp:64]   --->   Operation 8444 'add' 'q_1_49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1916 : Operation 8445 [1/1] (0.00ns)   --->   "br i1 %tmp_26_49, label %153, label %154" [combined_hls/top.cpp:64]   --->   Operation 8445 'br' <Predicate = true> <Delay = 0.00>
ST_1916 : Operation 8446 [1/1] (0.00ns)   --->   "%tmp_34_49 = zext i10 %q_50 to i64" [combined_hls/top.cpp:66]   --->   Operation 8446 'zext' 'tmp_34_49' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1916 : Operation 8447 [1/1] (0.00ns)   --->   "%tmp_34_49_cast = zext i10 %q_50 to i16" [combined_hls/top.cpp:66]   --->   Operation 8447 'zext' 'tmp_34_49_cast' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1916 : Operation 8448 [1/1] (2.07ns)   --->   "%tmp_451 = add i16 %tmp_34_49_cast, -26336" [combined_hls/top.cpp:66]   --->   Operation 8448 'add' 'tmp_451' <Predicate = (!tmp_26_49)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1916 : Operation 8449 [1/1] (0.00ns)   --->   "%tmp_453_cast = zext i16 %tmp_451 to i64" [combined_hls/top.cpp:66]   --->   Operation 8449 'zext' 'tmp_453_cast' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1916 : Operation 8450 [1/1] (0.00ns)   --->   "%input_buf_addr_103 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_453_cast" [combined_hls/top.cpp:66]   --->   Operation 8450 'getelementptr' 'input_buf_addr_103' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1916 : Operation 8451 [1/1] (0.00ns)   --->   "%index_buf_addr_51 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_49" [combined_hls/top.cpp:66]   --->   Operation 8451 'getelementptr' 'index_buf_addr_51' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1916 : Operation 8452 [2/2] (3.25ns)   --->   "%index_buf_load_50 = load float* %index_buf_addr_51, align 4" [combined_hls/top.cpp:66]   --->   Operation 8452 'load' 'index_buf_load_50' <Predicate = (!tmp_26_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1916 : Operation 8453 [2/2] (3.25ns)   --->   "%input_buf_load_51 = load float* %input_buf_addr_103, align 4" [combined_hls/top.cpp:66]   --->   Operation 8453 'load' 'input_buf_load_51' <Predicate = (!tmp_26_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1917 <SV = 1056> <Delay = 3.25>
ST_1917 : Operation 8454 [1/2] (3.25ns)   --->   "%index_buf_load_50 = load float* %index_buf_addr_51, align 4" [combined_hls/top.cpp:66]   --->   Operation 8454 'load' 'index_buf_load_50' <Predicate = (!tmp_26_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1917 : Operation 8455 [1/2] (3.25ns)   --->   "%input_buf_load_51 = load float* %input_buf_addr_103, align 4" [combined_hls/top.cpp:66]   --->   Operation 8455 'load' 'input_buf_load_51' <Predicate = (!tmp_26_49)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1918 <SV = 1057> <Delay = 7.25>
ST_1918 : Operation 8456 [5/5] (7.25ns)   --->   "%tmp_35_49 = fsub float %index_buf_load_50, %input_buf_load_51" [combined_hls/top.cpp:66]   --->   Operation 8456 'fsub' 'tmp_35_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1919 <SV = 1058> <Delay = 7.25>
ST_1919 : Operation 8457 [4/5] (7.25ns)   --->   "%tmp_35_49 = fsub float %index_buf_load_50, %input_buf_load_51" [combined_hls/top.cpp:66]   --->   Operation 8457 'fsub' 'tmp_35_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1920 <SV = 1059> <Delay = 7.25>
ST_1920 : Operation 8458 [3/5] (7.25ns)   --->   "%tmp_35_49 = fsub float %index_buf_load_50, %input_buf_load_51" [combined_hls/top.cpp:66]   --->   Operation 8458 'fsub' 'tmp_35_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1921 <SV = 1060> <Delay = 7.25>
ST_1921 : Operation 8459 [2/5] (7.25ns)   --->   "%tmp_35_49 = fsub float %index_buf_load_50, %input_buf_load_51" [combined_hls/top.cpp:66]   --->   Operation 8459 'fsub' 'tmp_35_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1922 <SV = 1061> <Delay = 7.25>
ST_1922 : Operation 8460 [1/5] (7.25ns)   --->   "%tmp_35_49 = fsub float %index_buf_load_50, %input_buf_load_51" [combined_hls/top.cpp:66]   --->   Operation 8460 'fsub' 'tmp_35_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1923 <SV = 1062> <Delay = 5.70>
ST_1923 : Operation 8461 [4/4] (5.70ns)   --->   "%tmp_36_49 = fmul float %tmp_35_49, %tmp_35_49" [combined_hls/top.cpp:67]   --->   Operation 8461 'fmul' 'tmp_36_49' <Predicate = (!tmp_26_49)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1924 <SV = 1063> <Delay = 5.70>
ST_1924 : Operation 8462 [3/4] (5.70ns)   --->   "%tmp_36_49 = fmul float %tmp_35_49, %tmp_35_49" [combined_hls/top.cpp:67]   --->   Operation 8462 'fmul' 'tmp_36_49' <Predicate = (!tmp_26_49)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1925 <SV = 1064> <Delay = 5.70>
ST_1925 : Operation 8463 [2/4] (5.70ns)   --->   "%tmp_36_49 = fmul float %tmp_35_49, %tmp_35_49" [combined_hls/top.cpp:67]   --->   Operation 8463 'fmul' 'tmp_36_49' <Predicate = (!tmp_26_49)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1926 <SV = 1065> <Delay = 5.70>
ST_1926 : Operation 8464 [1/4] (5.70ns)   --->   "%tmp_36_49 = fmul float %tmp_35_49, %tmp_35_49" [combined_hls/top.cpp:67]   --->   Operation 8464 'fmul' 'tmp_36_49' <Predicate = (!tmp_26_49)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1927 <SV = 1066> <Delay = 7.25>
ST_1927 : Operation 8465 [5/5] (7.25ns)   --->   "%sum_2_49 = fadd float %sum_50, %tmp_36_49" [combined_hls/top.cpp:67]   --->   Operation 8465 'fadd' 'sum_2_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1928 <SV = 1067> <Delay = 7.25>
ST_1928 : Operation 8466 [4/5] (7.25ns)   --->   "%sum_2_49 = fadd float %sum_50, %tmp_36_49" [combined_hls/top.cpp:67]   --->   Operation 8466 'fadd' 'sum_2_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1929 <SV = 1068> <Delay = 7.25>
ST_1929 : Operation 8467 [3/5] (7.25ns)   --->   "%sum_2_49 = fadd float %sum_50, %tmp_36_49" [combined_hls/top.cpp:67]   --->   Operation 8467 'fadd' 'sum_2_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1930 <SV = 1069> <Delay = 7.25>
ST_1930 : Operation 8468 [2/5] (7.25ns)   --->   "%sum_2_49 = fadd float %sum_50, %tmp_36_49" [combined_hls/top.cpp:67]   --->   Operation 8468 'fadd' 'sum_2_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1931 <SV = 1070> <Delay = 7.25>
ST_1931 : Operation 8469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8469 'specloopname' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1931 : Operation 8470 [1/1] (0.00ns)   --->   "%tmp_197 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8470 'specregionbegin' 'tmp_197' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1931 : Operation 8471 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8471 'specpipeline' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1931 : Operation 8472 [1/5] (7.25ns)   --->   "%sum_2_49 = fadd float %sum_50, %tmp_36_49" [combined_hls/top.cpp:67]   --->   Operation 8472 'fadd' 'sum_2_49' <Predicate = (!tmp_26_49)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1931 : Operation 8473 [1/1] (0.00ns)   --->   "%empty_308 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_197)" [combined_hls/top.cpp:68]   --->   Operation 8473 'specregionend' 'empty_308' <Predicate = (!tmp_26_49)> <Delay = 0.00>
ST_1931 : Operation 8474 [1/1] (0.00ns)   --->   "br label %.preheader23.50" [combined_hls/top.cpp:64]   --->   Operation 8474 'br' <Predicate = (!tmp_26_49)> <Delay = 0.00>

State 1932 <SV = 1056> <Delay = 5.54>
ST_1932 : Operation 8475 [1/1] (5.54ns)   --->   "%tmp_29_49 = fpext float %sum_50 to double" [combined_hls/top.cpp:69]   --->   Operation 8475 'fpext' 'tmp_29_49' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1933 <SV = 1057> <Delay = 7.78>
ST_1933 : Operation 8476 [6/6] (7.78ns)   --->   "%tmp_30_49 = fmul double %tmp_29_49, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8476 'dmul' 'tmp_30_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1934 <SV = 1058> <Delay = 7.78>
ST_1934 : Operation 8477 [5/6] (7.78ns)   --->   "%tmp_30_49 = fmul double %tmp_29_49, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8477 'dmul' 'tmp_30_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1935 <SV = 1059> <Delay = 7.78>
ST_1935 : Operation 8478 [4/6] (7.78ns)   --->   "%tmp_30_49 = fmul double %tmp_29_49, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8478 'dmul' 'tmp_30_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1936 <SV = 1060> <Delay = 7.78>
ST_1936 : Operation 8479 [3/6] (7.78ns)   --->   "%tmp_30_49 = fmul double %tmp_29_49, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8479 'dmul' 'tmp_30_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1937 <SV = 1061> <Delay = 7.78>
ST_1937 : Operation 8480 [2/6] (7.78ns)   --->   "%tmp_30_49 = fmul double %tmp_29_49, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8480 'dmul' 'tmp_30_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1938 <SV = 1062> <Delay = 7.78>
ST_1938 : Operation 8481 [1/6] (7.78ns)   --->   "%tmp_30_49 = fmul double %tmp_29_49, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8481 'dmul' 'tmp_30_49' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1939 <SV = 1063> <Delay = 6.50>
ST_1939 : Operation 8482 [1/1] (6.50ns)   --->   "%tmp_31_49 = fptrunc double %tmp_30_49 to float" [combined_hls/top.cpp:69]   --->   Operation 8482 'fptrunc' 'tmp_31_49' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1940 <SV = 1064> <Delay = 7.68>
ST_1940 : Operation 8483 [9/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8483 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1941 <SV = 1065> <Delay = 7.68>
ST_1941 : Operation 8484 [8/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8484 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1942 <SV = 1066> <Delay = 7.68>
ST_1942 : Operation 8485 [7/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8485 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1943 <SV = 1067> <Delay = 7.68>
ST_1943 : Operation 8486 [6/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8486 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1944 <SV = 1068> <Delay = 7.68>
ST_1944 : Operation 8487 [5/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8487 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1945 <SV = 1069> <Delay = 7.68>
ST_1945 : Operation 8488 [4/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8488 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1946 <SV = 1070> <Delay = 7.68>
ST_1946 : Operation 8489 [3/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8489 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1947 <SV = 1071> <Delay = 7.68>
ST_1947 : Operation 8490 [2/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8490 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1948 <SV = 1072> <Delay = 7.68>
ST_1948 : Operation 8491 [1/9] (7.68ns)   --->   "%tmp_32_49 = call float @llvm.exp.f32(float %tmp_31_49)" [combined_hls/top.cpp:69]   --->   Operation 8491 'fexp' 'tmp_32_49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1949 <SV = 1073> <Delay = 5.91>
ST_1949 : Operation 8492 [1/1] (0.00ns)   --->   "%l_idx_load947 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8492 'load' 'l_idx_load947' <Predicate = true> <Delay = 0.00>
ST_1949 : Operation 8493 [1/1] (0.00ns)   --->   "%tmp_33_49 = sext i32 %l_idx_2_48 to i64" [combined_hls/top.cpp:69]   --->   Operation 8493 'sext' 'tmp_33_49' <Predicate = true> <Delay = 0.00>
ST_1949 : Operation 8494 [1/1] (0.00ns)   --->   "%result_buf_addr_54 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_49" [combined_hls/top.cpp:69]   --->   Operation 8494 'getelementptr' 'result_buf_addr_54' <Predicate = true> <Delay = 0.00>
ST_1949 : Operation 8495 [1/1] (3.25ns)   --->   "store float %tmp_32_49, float* %result_buf_addr_54, align 4" [combined_hls/top.cpp:69]   --->   Operation 8495 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1949 : Operation 8496 [1/1] (2.55ns)   --->   "%l_idx_2_49 = add nsw i32 %l_idx_load947, 51" [combined_hls/top.cpp:70]   --->   Operation 8496 'add' 'l_idx_2_49' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1949 : Operation 8497 [1/1] (0.00ns)   --->   "%empty_306 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_193)" [combined_hls/top.cpp:72]   --->   Operation 8497 'specregionend' 'empty_306' <Predicate = true> <Delay = 0.00>
ST_1949 : Operation 8498 [1/1] (0.00ns)   --->   "%tmp_196 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8498 'specregionbegin' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_1949 : Operation 8499 [1/1] (0.97ns)   --->   "%or_cond53 = or i1 %tmp_16_45, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8499 'or' 'or_cond53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1949 : Operation 8500 [1/1] (0.00ns)   --->   "br i1 %or_cond53, label %._crit_edge.51.preheader, label %..preheader24.backedge_crit_edge850" [combined_hls/top.cpp:54]   --->   Operation 8500 'br' <Predicate = true> <Delay = 0.00>
ST_1949 : Operation 8501 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_49, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8501 'store' <Predicate = (!or_cond53)> <Delay = 3.36>
ST_1949 : Operation 8502 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8502 'br' <Predicate = (!or_cond53)> <Delay = 0.00>
ST_1949 : Operation 8503 [1/1] (1.76ns)   --->   "br label %._crit_edge.51" [combined_hls/top.cpp:57]   --->   Operation 8503 'br' <Predicate = (or_cond53)> <Delay = 1.76>

State 1950 <SV = 1074> <Delay = 2.74>
ST_1950 : Operation 8504 [1/1] (0.00ns)   --->   "%j1_50 = phi i10 [ %j_4_50, %158 ], [ 0, %._crit_edge.51.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8504 'phi' 'j1_50' <Predicate = true> <Delay = 0.00>
ST_1950 : Operation 8505 [1/1] (1.77ns)   --->   "%exitcond5_50 = icmp eq i10 %j1_50, -240" [combined_hls/top.cpp:57]   --->   Operation 8505 'icmp' 'exitcond5_50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1950 : Operation 8506 [1/1] (0.00ns)   --->   "%empty_315 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8506 'speclooptripcount' 'empty_315' <Predicate = true> <Delay = 0.00>
ST_1950 : Operation 8507 [1/1] (1.73ns)   --->   "%j_4_50 = add i10 %j1_50, 1" [combined_hls/top.cpp:57]   --->   Operation 8507 'add' 'j_4_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1950 : Operation 8508 [1/1] (0.00ns)   --->   "br i1 %exitcond5_50, label %.preheader23.51.preheader, label %158" [combined_hls/top.cpp:57]   --->   Operation 8508 'br' <Predicate = true> <Delay = 0.00>
ST_1950 : Operation 8509 [2/2] (0.00ns)   --->   "%empty_316 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8509 'read' 'empty_316' <Predicate = (!exitcond5_50)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1950 : Operation 8510 [1/1] (0.00ns)   --->   "%tmp_21_50_cast = zext i10 %j1_50 to i16" [combined_hls/top.cpp:60]   --->   Operation 8510 'zext' 'tmp_21_50_cast' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1950 : Operation 8511 [1/1] (2.07ns)   --->   "%tmp_452 = add i16 %tmp_21_50_cast, -25552" [combined_hls/top.cpp:60]   --->   Operation 8511 'add' 'tmp_452' <Predicate = (!exitcond5_50)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1951 <SV = 1075> <Delay = 3.25>
ST_1951 : Operation 8512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8512 'specloopname' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8513 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8513 'specregionbegin' 'tmp_198' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8514 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8514 'specpipeline' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8515 [1/2] (0.00ns)   --->   "%empty_316 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8515 'read' 'empty_316' <Predicate = (!exitcond5_50)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1951 : Operation 8516 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_151 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_316, 0"   --->   Operation 8516 'extractvalue' 'in_stream_data_V_val_151' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8517 [1/1] (0.00ns)   --->   "%bitcast_50 = bitcast i32 %in_stream_data_V_val_151 to float"   --->   Operation 8517 'bitcast' 'bitcast_50' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8518 [1/1] (0.00ns)   --->   "%tmp_454_cast = zext i16 %tmp_452 to i64" [combined_hls/top.cpp:60]   --->   Operation 8518 'zext' 'tmp_454_cast' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8519 [1/1] (0.00ns)   --->   "%input_buf_addr_104 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_454_cast" [combined_hls/top.cpp:60]   --->   Operation 8519 'getelementptr' 'input_buf_addr_104' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8520 [1/1] (3.25ns)   --->   "store float %bitcast_50, float* %input_buf_addr_104, align 4" [combined_hls/top.cpp:60]   --->   Operation 8520 'store' <Predicate = (!exitcond5_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1951 : Operation 8521 [1/1] (0.00ns)   --->   "%empty_317 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_198)" [combined_hls/top.cpp:61]   --->   Operation 8521 'specregionend' 'empty_317' <Predicate = (!exitcond5_50)> <Delay = 0.00>
ST_1951 : Operation 8522 [1/1] (0.00ns)   --->   "br label %._crit_edge.51" [combined_hls/top.cpp:57]   --->   Operation 8522 'br' <Predicate = (!exitcond5_50)> <Delay = 0.00>

State 1952 <SV = 1075> <Delay = 1.76>
ST_1952 : Operation 8523 [1/1] (1.76ns)   --->   "br label %.preheader23.51" [combined_hls/top.cpp:64]   --->   Operation 8523 'br' <Predicate = true> <Delay = 1.76>

State 1953 <SV = 1076> <Delay = 5.33>
ST_1953 : Operation 8524 [1/1] (0.00ns)   --->   "%q_51 = phi i10 [ %q_1_50, %157 ], [ 0, %.preheader23.51.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8524 'phi' 'q_51' <Predicate = true> <Delay = 0.00>
ST_1953 : Operation 8525 [1/1] (0.00ns)   --->   "%sum_51 = phi float [ %sum_2_50, %157 ], [ 0.000000e+00, %.preheader23.51.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8525 'phi' 'sum_51' <Predicate = true> <Delay = 0.00>
ST_1953 : Operation 8526 [1/1] (1.77ns)   --->   "%tmp_26_50 = icmp eq i10 %q_51, -240" [combined_hls/top.cpp:64]   --->   Operation 8526 'icmp' 'tmp_26_50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1953 : Operation 8527 [1/1] (0.00ns)   --->   "%empty_313 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8527 'speclooptripcount' 'empty_313' <Predicate = true> <Delay = 0.00>
ST_1953 : Operation 8528 [1/1] (1.73ns)   --->   "%q_1_50 = add i10 %q_51, 1" [combined_hls/top.cpp:64]   --->   Operation 8528 'add' 'q_1_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1953 : Operation 8529 [1/1] (0.00ns)   --->   "br i1 %tmp_26_50, label %156, label %157" [combined_hls/top.cpp:64]   --->   Operation 8529 'br' <Predicate = true> <Delay = 0.00>
ST_1953 : Operation 8530 [1/1] (0.00ns)   --->   "%tmp_34_50 = zext i10 %q_51 to i64" [combined_hls/top.cpp:66]   --->   Operation 8530 'zext' 'tmp_34_50' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1953 : Operation 8531 [1/1] (0.00ns)   --->   "%tmp_34_50_cast = zext i10 %q_51 to i16" [combined_hls/top.cpp:66]   --->   Operation 8531 'zext' 'tmp_34_50_cast' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1953 : Operation 8532 [1/1] (2.07ns)   --->   "%tmp_453 = add i16 %tmp_34_50_cast, -25552" [combined_hls/top.cpp:66]   --->   Operation 8532 'add' 'tmp_453' <Predicate = (!tmp_26_50)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1953 : Operation 8533 [1/1] (0.00ns)   --->   "%tmp_455_cast = zext i16 %tmp_453 to i64" [combined_hls/top.cpp:66]   --->   Operation 8533 'zext' 'tmp_455_cast' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1953 : Operation 8534 [1/1] (0.00ns)   --->   "%input_buf_addr_105 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_455_cast" [combined_hls/top.cpp:66]   --->   Operation 8534 'getelementptr' 'input_buf_addr_105' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1953 : Operation 8535 [1/1] (0.00ns)   --->   "%index_buf_addr_52 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_50" [combined_hls/top.cpp:66]   --->   Operation 8535 'getelementptr' 'index_buf_addr_52' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1953 : Operation 8536 [2/2] (3.25ns)   --->   "%index_buf_load_51 = load float* %index_buf_addr_52, align 4" [combined_hls/top.cpp:66]   --->   Operation 8536 'load' 'index_buf_load_51' <Predicate = (!tmp_26_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1953 : Operation 8537 [2/2] (3.25ns)   --->   "%input_buf_load_52 = load float* %input_buf_addr_105, align 4" [combined_hls/top.cpp:66]   --->   Operation 8537 'load' 'input_buf_load_52' <Predicate = (!tmp_26_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1954 <SV = 1077> <Delay = 3.25>
ST_1954 : Operation 8538 [1/2] (3.25ns)   --->   "%index_buf_load_51 = load float* %index_buf_addr_52, align 4" [combined_hls/top.cpp:66]   --->   Operation 8538 'load' 'index_buf_load_51' <Predicate = (!tmp_26_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1954 : Operation 8539 [1/2] (3.25ns)   --->   "%input_buf_load_52 = load float* %input_buf_addr_105, align 4" [combined_hls/top.cpp:66]   --->   Operation 8539 'load' 'input_buf_load_52' <Predicate = (!tmp_26_50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1955 <SV = 1078> <Delay = 7.25>
ST_1955 : Operation 8540 [5/5] (7.25ns)   --->   "%tmp_35_50 = fsub float %index_buf_load_51, %input_buf_load_52" [combined_hls/top.cpp:66]   --->   Operation 8540 'fsub' 'tmp_35_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1956 <SV = 1079> <Delay = 7.25>
ST_1956 : Operation 8541 [4/5] (7.25ns)   --->   "%tmp_35_50 = fsub float %index_buf_load_51, %input_buf_load_52" [combined_hls/top.cpp:66]   --->   Operation 8541 'fsub' 'tmp_35_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1957 <SV = 1080> <Delay = 7.25>
ST_1957 : Operation 8542 [3/5] (7.25ns)   --->   "%tmp_35_50 = fsub float %index_buf_load_51, %input_buf_load_52" [combined_hls/top.cpp:66]   --->   Operation 8542 'fsub' 'tmp_35_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1958 <SV = 1081> <Delay = 7.25>
ST_1958 : Operation 8543 [2/5] (7.25ns)   --->   "%tmp_35_50 = fsub float %index_buf_load_51, %input_buf_load_52" [combined_hls/top.cpp:66]   --->   Operation 8543 'fsub' 'tmp_35_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1959 <SV = 1082> <Delay = 7.25>
ST_1959 : Operation 8544 [1/5] (7.25ns)   --->   "%tmp_35_50 = fsub float %index_buf_load_51, %input_buf_load_52" [combined_hls/top.cpp:66]   --->   Operation 8544 'fsub' 'tmp_35_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1960 <SV = 1083> <Delay = 5.70>
ST_1960 : Operation 8545 [4/4] (5.70ns)   --->   "%tmp_36_50 = fmul float %tmp_35_50, %tmp_35_50" [combined_hls/top.cpp:67]   --->   Operation 8545 'fmul' 'tmp_36_50' <Predicate = (!tmp_26_50)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1961 <SV = 1084> <Delay = 5.70>
ST_1961 : Operation 8546 [3/4] (5.70ns)   --->   "%tmp_36_50 = fmul float %tmp_35_50, %tmp_35_50" [combined_hls/top.cpp:67]   --->   Operation 8546 'fmul' 'tmp_36_50' <Predicate = (!tmp_26_50)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1962 <SV = 1085> <Delay = 5.70>
ST_1962 : Operation 8547 [2/4] (5.70ns)   --->   "%tmp_36_50 = fmul float %tmp_35_50, %tmp_35_50" [combined_hls/top.cpp:67]   --->   Operation 8547 'fmul' 'tmp_36_50' <Predicate = (!tmp_26_50)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1963 <SV = 1086> <Delay = 5.70>
ST_1963 : Operation 8548 [1/4] (5.70ns)   --->   "%tmp_36_50 = fmul float %tmp_35_50, %tmp_35_50" [combined_hls/top.cpp:67]   --->   Operation 8548 'fmul' 'tmp_36_50' <Predicate = (!tmp_26_50)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1964 <SV = 1087> <Delay = 7.25>
ST_1964 : Operation 8549 [5/5] (7.25ns)   --->   "%sum_2_50 = fadd float %sum_51, %tmp_36_50" [combined_hls/top.cpp:67]   --->   Operation 8549 'fadd' 'sum_2_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1965 <SV = 1088> <Delay = 7.25>
ST_1965 : Operation 8550 [4/5] (7.25ns)   --->   "%sum_2_50 = fadd float %sum_51, %tmp_36_50" [combined_hls/top.cpp:67]   --->   Operation 8550 'fadd' 'sum_2_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1966 <SV = 1089> <Delay = 7.25>
ST_1966 : Operation 8551 [3/5] (7.25ns)   --->   "%sum_2_50 = fadd float %sum_51, %tmp_36_50" [combined_hls/top.cpp:67]   --->   Operation 8551 'fadd' 'sum_2_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1967 <SV = 1090> <Delay = 7.25>
ST_1967 : Operation 8552 [2/5] (7.25ns)   --->   "%sum_2_50 = fadd float %sum_51, %tmp_36_50" [combined_hls/top.cpp:67]   --->   Operation 8552 'fadd' 'sum_2_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1968 <SV = 1091> <Delay = 7.25>
ST_1968 : Operation 8553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8553 'specloopname' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1968 : Operation 8554 [1/1] (0.00ns)   --->   "%tmp_200 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8554 'specregionbegin' 'tmp_200' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1968 : Operation 8555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8555 'specpipeline' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1968 : Operation 8556 [1/5] (7.25ns)   --->   "%sum_2_50 = fadd float %sum_51, %tmp_36_50" [combined_hls/top.cpp:67]   --->   Operation 8556 'fadd' 'sum_2_50' <Predicate = (!tmp_26_50)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1968 : Operation 8557 [1/1] (0.00ns)   --->   "%empty_314 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_200)" [combined_hls/top.cpp:68]   --->   Operation 8557 'specregionend' 'empty_314' <Predicate = (!tmp_26_50)> <Delay = 0.00>
ST_1968 : Operation 8558 [1/1] (0.00ns)   --->   "br label %.preheader23.51" [combined_hls/top.cpp:64]   --->   Operation 8558 'br' <Predicate = (!tmp_26_50)> <Delay = 0.00>

State 1969 <SV = 1077> <Delay = 5.54>
ST_1969 : Operation 8559 [1/1] (5.54ns)   --->   "%tmp_29_50 = fpext float %sum_51 to double" [combined_hls/top.cpp:69]   --->   Operation 8559 'fpext' 'tmp_29_50' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 1970 <SV = 1078> <Delay = 7.78>
ST_1970 : Operation 8560 [6/6] (7.78ns)   --->   "%tmp_30_50 = fmul double %tmp_29_50, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8560 'dmul' 'tmp_30_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1971 <SV = 1079> <Delay = 7.78>
ST_1971 : Operation 8561 [5/6] (7.78ns)   --->   "%tmp_30_50 = fmul double %tmp_29_50, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8561 'dmul' 'tmp_30_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1972 <SV = 1080> <Delay = 7.78>
ST_1972 : Operation 8562 [4/6] (7.78ns)   --->   "%tmp_30_50 = fmul double %tmp_29_50, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8562 'dmul' 'tmp_30_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1973 <SV = 1081> <Delay = 7.78>
ST_1973 : Operation 8563 [3/6] (7.78ns)   --->   "%tmp_30_50 = fmul double %tmp_29_50, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8563 'dmul' 'tmp_30_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1974 <SV = 1082> <Delay = 7.78>
ST_1974 : Operation 8564 [2/6] (7.78ns)   --->   "%tmp_30_50 = fmul double %tmp_29_50, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8564 'dmul' 'tmp_30_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1975 <SV = 1083> <Delay = 7.78>
ST_1975 : Operation 8565 [1/6] (7.78ns)   --->   "%tmp_30_50 = fmul double %tmp_29_50, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8565 'dmul' 'tmp_30_50' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1976 <SV = 1084> <Delay = 6.50>
ST_1976 : Operation 8566 [1/1] (6.50ns)   --->   "%tmp_31_50 = fptrunc double %tmp_30_50 to float" [combined_hls/top.cpp:69]   --->   Operation 8566 'fptrunc' 'tmp_31_50' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 1977 <SV = 1085> <Delay = 7.68>
ST_1977 : Operation 8567 [9/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8567 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1978 <SV = 1086> <Delay = 7.68>
ST_1978 : Operation 8568 [8/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8568 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1979 <SV = 1087> <Delay = 7.68>
ST_1979 : Operation 8569 [7/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8569 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1980 <SV = 1088> <Delay = 7.68>
ST_1980 : Operation 8570 [6/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8570 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1981 <SV = 1089> <Delay = 7.68>
ST_1981 : Operation 8571 [5/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8571 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1982 <SV = 1090> <Delay = 7.68>
ST_1982 : Operation 8572 [4/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8572 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1983 <SV = 1091> <Delay = 7.68>
ST_1983 : Operation 8573 [3/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8573 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1984 <SV = 1092> <Delay = 7.68>
ST_1984 : Operation 8574 [2/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8574 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1985 <SV = 1093> <Delay = 7.68>
ST_1985 : Operation 8575 [1/9] (7.68ns)   --->   "%tmp_32_50 = call float @llvm.exp.f32(float %tmp_31_50)" [combined_hls/top.cpp:69]   --->   Operation 8575 'fexp' 'tmp_32_50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 1986 <SV = 1094> <Delay = 5.91>
ST_1986 : Operation 8576 [1/1] (0.00ns)   --->   "%l_idx_load946 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8576 'load' 'l_idx_load946' <Predicate = true> <Delay = 0.00>
ST_1986 : Operation 8577 [1/1] (0.00ns)   --->   "%tmp_33_50 = sext i32 %l_idx_2_49 to i64" [combined_hls/top.cpp:69]   --->   Operation 8577 'sext' 'tmp_33_50' <Predicate = true> <Delay = 0.00>
ST_1986 : Operation 8578 [1/1] (0.00ns)   --->   "%result_buf_addr_55 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_50" [combined_hls/top.cpp:69]   --->   Operation 8578 'getelementptr' 'result_buf_addr_55' <Predicate = true> <Delay = 0.00>
ST_1986 : Operation 8579 [1/1] (3.25ns)   --->   "store float %tmp_32_50, float* %result_buf_addr_55, align 4" [combined_hls/top.cpp:69]   --->   Operation 8579 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1986 : Operation 8580 [1/1] (2.55ns)   --->   "%l_idx_2_50 = add nsw i32 %l_idx_load946, 52" [combined_hls/top.cpp:70]   --->   Operation 8580 'add' 'l_idx_2_50' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1986 : Operation 8581 [1/1] (0.00ns)   --->   "%empty_312 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_196)" [combined_hls/top.cpp:72]   --->   Operation 8581 'specregionend' 'empty_312' <Predicate = true> <Delay = 0.00>
ST_1986 : Operation 8582 [1/1] (0.00ns)   --->   "%tmp_199 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8582 'specregionbegin' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_1986 : Operation 8583 [1/1] (0.97ns)   --->   "%or_cond54 = or i1 %tmp_16_46, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8583 'or' 'or_cond54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1986 : Operation 8584 [1/1] (0.00ns)   --->   "br i1 %or_cond54, label %._crit_edge.52.preheader, label %..preheader24.backedge_crit_edge851" [combined_hls/top.cpp:54]   --->   Operation 8584 'br' <Predicate = true> <Delay = 0.00>
ST_1986 : Operation 8585 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_50, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8585 'store' <Predicate = (!or_cond54)> <Delay = 3.36>
ST_1986 : Operation 8586 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8586 'br' <Predicate = (!or_cond54)> <Delay = 0.00>
ST_1986 : Operation 8587 [1/1] (1.76ns)   --->   "br label %._crit_edge.52" [combined_hls/top.cpp:57]   --->   Operation 8587 'br' <Predicate = (or_cond54)> <Delay = 1.76>

State 1987 <SV = 1095> <Delay = 2.74>
ST_1987 : Operation 8588 [1/1] (0.00ns)   --->   "%j1_51 = phi i10 [ %j_4_51, %161 ], [ 0, %._crit_edge.52.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8588 'phi' 'j1_51' <Predicate = true> <Delay = 0.00>
ST_1987 : Operation 8589 [1/1] (1.77ns)   --->   "%exitcond5_51 = icmp eq i10 %j1_51, -240" [combined_hls/top.cpp:57]   --->   Operation 8589 'icmp' 'exitcond5_51' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1987 : Operation 8590 [1/1] (0.00ns)   --->   "%empty_321 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8590 'speclooptripcount' 'empty_321' <Predicate = true> <Delay = 0.00>
ST_1987 : Operation 8591 [1/1] (1.73ns)   --->   "%j_4_51 = add i10 %j1_51, 1" [combined_hls/top.cpp:57]   --->   Operation 8591 'add' 'j_4_51' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1987 : Operation 8592 [1/1] (0.00ns)   --->   "br i1 %exitcond5_51, label %.preheader23.52.preheader, label %161" [combined_hls/top.cpp:57]   --->   Operation 8592 'br' <Predicate = true> <Delay = 0.00>
ST_1987 : Operation 8593 [2/2] (0.00ns)   --->   "%empty_322 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8593 'read' 'empty_322' <Predicate = (!exitcond5_51)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1987 : Operation 8594 [1/1] (0.00ns)   --->   "%tmp_21_51_cast = zext i10 %j1_51 to i16" [combined_hls/top.cpp:60]   --->   Operation 8594 'zext' 'tmp_21_51_cast' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1987 : Operation 8595 [1/1] (2.07ns)   --->   "%tmp_454 = add i16 %tmp_21_51_cast, -24768" [combined_hls/top.cpp:60]   --->   Operation 8595 'add' 'tmp_454' <Predicate = (!exitcond5_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 1988 <SV = 1096> <Delay = 3.25>
ST_1988 : Operation 8596 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8596 'specloopname' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8597 [1/1] (0.00ns)   --->   "%tmp_201 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8597 'specregionbegin' 'tmp_201' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8598 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8598 'specpipeline' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8599 [1/2] (0.00ns)   --->   "%empty_322 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8599 'read' 'empty_322' <Predicate = (!exitcond5_51)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1988 : Operation 8600 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_152 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_322, 0"   --->   Operation 8600 'extractvalue' 'in_stream_data_V_val_152' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8601 [1/1] (0.00ns)   --->   "%bitcast_51 = bitcast i32 %in_stream_data_V_val_152 to float"   --->   Operation 8601 'bitcast' 'bitcast_51' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8602 [1/1] (0.00ns)   --->   "%tmp_456_cast = zext i16 %tmp_454 to i64" [combined_hls/top.cpp:60]   --->   Operation 8602 'zext' 'tmp_456_cast' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8603 [1/1] (0.00ns)   --->   "%input_buf_addr_106 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_456_cast" [combined_hls/top.cpp:60]   --->   Operation 8603 'getelementptr' 'input_buf_addr_106' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8604 [1/1] (3.25ns)   --->   "store float %bitcast_51, float* %input_buf_addr_106, align 4" [combined_hls/top.cpp:60]   --->   Operation 8604 'store' <Predicate = (!exitcond5_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1988 : Operation 8605 [1/1] (0.00ns)   --->   "%empty_323 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_201)" [combined_hls/top.cpp:61]   --->   Operation 8605 'specregionend' 'empty_323' <Predicate = (!exitcond5_51)> <Delay = 0.00>
ST_1988 : Operation 8606 [1/1] (0.00ns)   --->   "br label %._crit_edge.52" [combined_hls/top.cpp:57]   --->   Operation 8606 'br' <Predicate = (!exitcond5_51)> <Delay = 0.00>

State 1989 <SV = 1096> <Delay = 1.76>
ST_1989 : Operation 8607 [1/1] (1.76ns)   --->   "br label %.preheader23.52" [combined_hls/top.cpp:64]   --->   Operation 8607 'br' <Predicate = true> <Delay = 1.76>

State 1990 <SV = 1097> <Delay = 5.33>
ST_1990 : Operation 8608 [1/1] (0.00ns)   --->   "%q_52 = phi i10 [ %q_1_51, %160 ], [ 0, %.preheader23.52.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8608 'phi' 'q_52' <Predicate = true> <Delay = 0.00>
ST_1990 : Operation 8609 [1/1] (0.00ns)   --->   "%sum_52 = phi float [ %sum_2_51, %160 ], [ 0.000000e+00, %.preheader23.52.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8609 'phi' 'sum_52' <Predicate = true> <Delay = 0.00>
ST_1990 : Operation 8610 [1/1] (1.77ns)   --->   "%tmp_26_51 = icmp eq i10 %q_52, -240" [combined_hls/top.cpp:64]   --->   Operation 8610 'icmp' 'tmp_26_51' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1990 : Operation 8611 [1/1] (0.00ns)   --->   "%empty_319 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8611 'speclooptripcount' 'empty_319' <Predicate = true> <Delay = 0.00>
ST_1990 : Operation 8612 [1/1] (1.73ns)   --->   "%q_1_51 = add i10 %q_52, 1" [combined_hls/top.cpp:64]   --->   Operation 8612 'add' 'q_1_51' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1990 : Operation 8613 [1/1] (0.00ns)   --->   "br i1 %tmp_26_51, label %159, label %160" [combined_hls/top.cpp:64]   --->   Operation 8613 'br' <Predicate = true> <Delay = 0.00>
ST_1990 : Operation 8614 [1/1] (0.00ns)   --->   "%tmp_34_51 = zext i10 %q_52 to i64" [combined_hls/top.cpp:66]   --->   Operation 8614 'zext' 'tmp_34_51' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_1990 : Operation 8615 [1/1] (0.00ns)   --->   "%tmp_34_51_cast = zext i10 %q_52 to i16" [combined_hls/top.cpp:66]   --->   Operation 8615 'zext' 'tmp_34_51_cast' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_1990 : Operation 8616 [1/1] (2.07ns)   --->   "%tmp_455 = add i16 %tmp_34_51_cast, -24768" [combined_hls/top.cpp:66]   --->   Operation 8616 'add' 'tmp_455' <Predicate = (!tmp_26_51)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1990 : Operation 8617 [1/1] (0.00ns)   --->   "%tmp_457_cast = zext i16 %tmp_455 to i64" [combined_hls/top.cpp:66]   --->   Operation 8617 'zext' 'tmp_457_cast' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_1990 : Operation 8618 [1/1] (0.00ns)   --->   "%input_buf_addr_107 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_457_cast" [combined_hls/top.cpp:66]   --->   Operation 8618 'getelementptr' 'input_buf_addr_107' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_1990 : Operation 8619 [1/1] (0.00ns)   --->   "%index_buf_addr_53 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_51" [combined_hls/top.cpp:66]   --->   Operation 8619 'getelementptr' 'index_buf_addr_53' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_1990 : Operation 8620 [2/2] (3.25ns)   --->   "%index_buf_load_52 = load float* %index_buf_addr_53, align 4" [combined_hls/top.cpp:66]   --->   Operation 8620 'load' 'index_buf_load_52' <Predicate = (!tmp_26_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1990 : Operation 8621 [2/2] (3.25ns)   --->   "%input_buf_load_53 = load float* %input_buf_addr_107, align 4" [combined_hls/top.cpp:66]   --->   Operation 8621 'load' 'input_buf_load_53' <Predicate = (!tmp_26_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1991 <SV = 1098> <Delay = 3.25>
ST_1991 : Operation 8622 [1/2] (3.25ns)   --->   "%index_buf_load_52 = load float* %index_buf_addr_53, align 4" [combined_hls/top.cpp:66]   --->   Operation 8622 'load' 'index_buf_load_52' <Predicate = (!tmp_26_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1991 : Operation 8623 [1/2] (3.25ns)   --->   "%input_buf_load_53 = load float* %input_buf_addr_107, align 4" [combined_hls/top.cpp:66]   --->   Operation 8623 'load' 'input_buf_load_53' <Predicate = (!tmp_26_51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 1992 <SV = 1099> <Delay = 7.25>
ST_1992 : Operation 8624 [5/5] (7.25ns)   --->   "%tmp_35_51 = fsub float %index_buf_load_52, %input_buf_load_53" [combined_hls/top.cpp:66]   --->   Operation 8624 'fsub' 'tmp_35_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1993 <SV = 1100> <Delay = 7.25>
ST_1993 : Operation 8625 [4/5] (7.25ns)   --->   "%tmp_35_51 = fsub float %index_buf_load_52, %input_buf_load_53" [combined_hls/top.cpp:66]   --->   Operation 8625 'fsub' 'tmp_35_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1994 <SV = 1101> <Delay = 7.25>
ST_1994 : Operation 8626 [3/5] (7.25ns)   --->   "%tmp_35_51 = fsub float %index_buf_load_52, %input_buf_load_53" [combined_hls/top.cpp:66]   --->   Operation 8626 'fsub' 'tmp_35_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1995 <SV = 1102> <Delay = 7.25>
ST_1995 : Operation 8627 [2/5] (7.25ns)   --->   "%tmp_35_51 = fsub float %index_buf_load_52, %input_buf_load_53" [combined_hls/top.cpp:66]   --->   Operation 8627 'fsub' 'tmp_35_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1996 <SV = 1103> <Delay = 7.25>
ST_1996 : Operation 8628 [1/5] (7.25ns)   --->   "%tmp_35_51 = fsub float %index_buf_load_52, %input_buf_load_53" [combined_hls/top.cpp:66]   --->   Operation 8628 'fsub' 'tmp_35_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 1997 <SV = 1104> <Delay = 5.70>
ST_1997 : Operation 8629 [4/4] (5.70ns)   --->   "%tmp_36_51 = fmul float %tmp_35_51, %tmp_35_51" [combined_hls/top.cpp:67]   --->   Operation 8629 'fmul' 'tmp_36_51' <Predicate = (!tmp_26_51)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1998 <SV = 1105> <Delay = 5.70>
ST_1998 : Operation 8630 [3/4] (5.70ns)   --->   "%tmp_36_51 = fmul float %tmp_35_51, %tmp_35_51" [combined_hls/top.cpp:67]   --->   Operation 8630 'fmul' 'tmp_36_51' <Predicate = (!tmp_26_51)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 1999 <SV = 1106> <Delay = 5.70>
ST_1999 : Operation 8631 [2/4] (5.70ns)   --->   "%tmp_36_51 = fmul float %tmp_35_51, %tmp_35_51" [combined_hls/top.cpp:67]   --->   Operation 8631 'fmul' 'tmp_36_51' <Predicate = (!tmp_26_51)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2000 <SV = 1107> <Delay = 5.70>
ST_2000 : Operation 8632 [1/4] (5.70ns)   --->   "%tmp_36_51 = fmul float %tmp_35_51, %tmp_35_51" [combined_hls/top.cpp:67]   --->   Operation 8632 'fmul' 'tmp_36_51' <Predicate = (!tmp_26_51)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2001 <SV = 1108> <Delay = 7.25>
ST_2001 : Operation 8633 [5/5] (7.25ns)   --->   "%sum_2_51 = fadd float %sum_52, %tmp_36_51" [combined_hls/top.cpp:67]   --->   Operation 8633 'fadd' 'sum_2_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2002 <SV = 1109> <Delay = 7.25>
ST_2002 : Operation 8634 [4/5] (7.25ns)   --->   "%sum_2_51 = fadd float %sum_52, %tmp_36_51" [combined_hls/top.cpp:67]   --->   Operation 8634 'fadd' 'sum_2_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2003 <SV = 1110> <Delay = 7.25>
ST_2003 : Operation 8635 [3/5] (7.25ns)   --->   "%sum_2_51 = fadd float %sum_52, %tmp_36_51" [combined_hls/top.cpp:67]   --->   Operation 8635 'fadd' 'sum_2_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2004 <SV = 1111> <Delay = 7.25>
ST_2004 : Operation 8636 [2/5] (7.25ns)   --->   "%sum_2_51 = fadd float %sum_52, %tmp_36_51" [combined_hls/top.cpp:67]   --->   Operation 8636 'fadd' 'sum_2_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2005 <SV = 1112> <Delay = 7.25>
ST_2005 : Operation 8637 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8637 'specloopname' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_2005 : Operation 8638 [1/1] (0.00ns)   --->   "%tmp_203 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8638 'specregionbegin' 'tmp_203' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_2005 : Operation 8639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8639 'specpipeline' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_2005 : Operation 8640 [1/5] (7.25ns)   --->   "%sum_2_51 = fadd float %sum_52, %tmp_36_51" [combined_hls/top.cpp:67]   --->   Operation 8640 'fadd' 'sum_2_51' <Predicate = (!tmp_26_51)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2005 : Operation 8641 [1/1] (0.00ns)   --->   "%empty_320 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_203)" [combined_hls/top.cpp:68]   --->   Operation 8641 'specregionend' 'empty_320' <Predicate = (!tmp_26_51)> <Delay = 0.00>
ST_2005 : Operation 8642 [1/1] (0.00ns)   --->   "br label %.preheader23.52" [combined_hls/top.cpp:64]   --->   Operation 8642 'br' <Predicate = (!tmp_26_51)> <Delay = 0.00>

State 2006 <SV = 1098> <Delay = 5.54>
ST_2006 : Operation 8643 [1/1] (5.54ns)   --->   "%tmp_29_51 = fpext float %sum_52 to double" [combined_hls/top.cpp:69]   --->   Operation 8643 'fpext' 'tmp_29_51' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2006 : Operation 8644 [1/1] (0.00ns)   --->   "%tmp_202 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8644 'specregionbegin' 'tmp_202' <Predicate = true> <Delay = 0.00>

State 2007 <SV = 1099> <Delay = 7.78>
ST_2007 : Operation 8645 [6/6] (7.78ns)   --->   "%tmp_30_51 = fmul double %tmp_29_51, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8645 'dmul' 'tmp_30_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2008 <SV = 1100> <Delay = 7.78>
ST_2008 : Operation 8646 [5/6] (7.78ns)   --->   "%tmp_30_51 = fmul double %tmp_29_51, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8646 'dmul' 'tmp_30_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2009 <SV = 1101> <Delay = 7.78>
ST_2009 : Operation 8647 [4/6] (7.78ns)   --->   "%tmp_30_51 = fmul double %tmp_29_51, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8647 'dmul' 'tmp_30_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2010 <SV = 1102> <Delay = 7.78>
ST_2010 : Operation 8648 [3/6] (7.78ns)   --->   "%tmp_30_51 = fmul double %tmp_29_51, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8648 'dmul' 'tmp_30_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2011 <SV = 1103> <Delay = 7.78>
ST_2011 : Operation 8649 [2/6] (7.78ns)   --->   "%tmp_30_51 = fmul double %tmp_29_51, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8649 'dmul' 'tmp_30_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2012 <SV = 1104> <Delay = 7.78>
ST_2012 : Operation 8650 [1/6] (7.78ns)   --->   "%tmp_30_51 = fmul double %tmp_29_51, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8650 'dmul' 'tmp_30_51' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2013 <SV = 1105> <Delay = 6.50>
ST_2013 : Operation 8651 [1/1] (6.50ns)   --->   "%tmp_31_51 = fptrunc double %tmp_30_51 to float" [combined_hls/top.cpp:69]   --->   Operation 8651 'fptrunc' 'tmp_31_51' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2014 <SV = 1106> <Delay = 7.68>
ST_2014 : Operation 8652 [9/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8652 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2015 <SV = 1107> <Delay = 7.68>
ST_2015 : Operation 8653 [8/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8653 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2016 <SV = 1108> <Delay = 7.68>
ST_2016 : Operation 8654 [7/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8654 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2017 <SV = 1109> <Delay = 7.68>
ST_2017 : Operation 8655 [6/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8655 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2018 <SV = 1110> <Delay = 7.68>
ST_2018 : Operation 8656 [5/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8656 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2019 <SV = 1111> <Delay = 7.68>
ST_2019 : Operation 8657 [4/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8657 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2020 <SV = 1112> <Delay = 7.68>
ST_2020 : Operation 8658 [3/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8658 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2021 <SV = 1113> <Delay = 7.68>
ST_2021 : Operation 8659 [2/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8659 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2022 <SV = 1114> <Delay = 7.68>
ST_2022 : Operation 8660 [1/9] (7.68ns)   --->   "%tmp_32_51 = call float @llvm.exp.f32(float %tmp_31_51)" [combined_hls/top.cpp:69]   --->   Operation 8660 'fexp' 'tmp_32_51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2023 <SV = 1115> <Delay = 5.91>
ST_2023 : Operation 8661 [1/1] (0.00ns)   --->   "%l_idx_load945 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8661 'load' 'l_idx_load945' <Predicate = true> <Delay = 0.00>
ST_2023 : Operation 8662 [1/1] (0.00ns)   --->   "%tmp_33_51 = sext i32 %l_idx_2_50 to i64" [combined_hls/top.cpp:69]   --->   Operation 8662 'sext' 'tmp_33_51' <Predicate = true> <Delay = 0.00>
ST_2023 : Operation 8663 [1/1] (0.00ns)   --->   "%result_buf_addr_56 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_51" [combined_hls/top.cpp:69]   --->   Operation 8663 'getelementptr' 'result_buf_addr_56' <Predicate = true> <Delay = 0.00>
ST_2023 : Operation 8664 [1/1] (3.25ns)   --->   "store float %tmp_32_51, float* %result_buf_addr_56, align 4" [combined_hls/top.cpp:69]   --->   Operation 8664 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2023 : Operation 8665 [1/1] (2.55ns)   --->   "%l_idx_2_51 = add nsw i32 %l_idx_load945, 53" [combined_hls/top.cpp:70]   --->   Operation 8665 'add' 'l_idx_2_51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2023 : Operation 8666 [1/1] (0.00ns)   --->   "%empty_318 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_199)" [combined_hls/top.cpp:72]   --->   Operation 8666 'specregionend' 'empty_318' <Predicate = true> <Delay = 0.00>
ST_2023 : Operation 8667 [1/1] (0.97ns)   --->   "%or_cond55 = or i1 %tmp_16_47, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8667 'or' 'or_cond55' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2023 : Operation 8668 [1/1] (0.00ns)   --->   "br i1 %or_cond55, label %._crit_edge.53.preheader, label %..preheader24.backedge_crit_edge852" [combined_hls/top.cpp:54]   --->   Operation 8668 'br' <Predicate = true> <Delay = 0.00>
ST_2023 : Operation 8669 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_51, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8669 'store' <Predicate = (!or_cond55)> <Delay = 3.36>
ST_2023 : Operation 8670 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8670 'br' <Predicate = (!or_cond55)> <Delay = 0.00>
ST_2023 : Operation 8671 [1/1] (1.76ns)   --->   "br label %._crit_edge.53" [combined_hls/top.cpp:57]   --->   Operation 8671 'br' <Predicate = (or_cond55)> <Delay = 1.76>

State 2024 <SV = 1116> <Delay = 2.74>
ST_2024 : Operation 8672 [1/1] (0.00ns)   --->   "%j1_52 = phi i10 [ %j_4_52, %164 ], [ 0, %._crit_edge.53.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8672 'phi' 'j1_52' <Predicate = true> <Delay = 0.00>
ST_2024 : Operation 8673 [1/1] (1.77ns)   --->   "%exitcond5_52 = icmp eq i10 %j1_52, -240" [combined_hls/top.cpp:57]   --->   Operation 8673 'icmp' 'exitcond5_52' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2024 : Operation 8674 [1/1] (0.00ns)   --->   "%empty_327 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8674 'speclooptripcount' 'empty_327' <Predicate = true> <Delay = 0.00>
ST_2024 : Operation 8675 [1/1] (1.73ns)   --->   "%j_4_52 = add i10 %j1_52, 1" [combined_hls/top.cpp:57]   --->   Operation 8675 'add' 'j_4_52' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2024 : Operation 8676 [1/1] (0.00ns)   --->   "br i1 %exitcond5_52, label %.preheader23.53.preheader, label %164" [combined_hls/top.cpp:57]   --->   Operation 8676 'br' <Predicate = true> <Delay = 0.00>
ST_2024 : Operation 8677 [2/2] (0.00ns)   --->   "%empty_328 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8677 'read' 'empty_328' <Predicate = (!exitcond5_52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2024 : Operation 8678 [1/1] (0.00ns)   --->   "%tmp_21_52_cast = zext i10 %j1_52 to i16" [combined_hls/top.cpp:60]   --->   Operation 8678 'zext' 'tmp_21_52_cast' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2024 : Operation 8679 [1/1] (2.07ns)   --->   "%tmp_456 = add i16 %tmp_21_52_cast, -23984" [combined_hls/top.cpp:60]   --->   Operation 8679 'add' 'tmp_456' <Predicate = (!exitcond5_52)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2025 <SV = 1117> <Delay = 3.25>
ST_2025 : Operation 8680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8680 'specloopname' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8681 [1/1] (0.00ns)   --->   "%tmp_204 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8681 'specregionbegin' 'tmp_204' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8682 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8682 'specpipeline' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8683 [1/2] (0.00ns)   --->   "%empty_328 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8683 'read' 'empty_328' <Predicate = (!exitcond5_52)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2025 : Operation 8684 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_153 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_328, 0"   --->   Operation 8684 'extractvalue' 'in_stream_data_V_val_153' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8685 [1/1] (0.00ns)   --->   "%bitcast_52 = bitcast i32 %in_stream_data_V_val_153 to float"   --->   Operation 8685 'bitcast' 'bitcast_52' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8686 [1/1] (0.00ns)   --->   "%tmp_458_cast = zext i16 %tmp_456 to i64" [combined_hls/top.cpp:60]   --->   Operation 8686 'zext' 'tmp_458_cast' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8687 [1/1] (0.00ns)   --->   "%input_buf_addr_108 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_458_cast" [combined_hls/top.cpp:60]   --->   Operation 8687 'getelementptr' 'input_buf_addr_108' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8688 [1/1] (3.25ns)   --->   "store float %bitcast_52, float* %input_buf_addr_108, align 4" [combined_hls/top.cpp:60]   --->   Operation 8688 'store' <Predicate = (!exitcond5_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2025 : Operation 8689 [1/1] (0.00ns)   --->   "%empty_329 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_204)" [combined_hls/top.cpp:61]   --->   Operation 8689 'specregionend' 'empty_329' <Predicate = (!exitcond5_52)> <Delay = 0.00>
ST_2025 : Operation 8690 [1/1] (0.00ns)   --->   "br label %._crit_edge.53" [combined_hls/top.cpp:57]   --->   Operation 8690 'br' <Predicate = (!exitcond5_52)> <Delay = 0.00>

State 2026 <SV = 1117> <Delay = 1.76>
ST_2026 : Operation 8691 [1/1] (1.76ns)   --->   "br label %.preheader23.53" [combined_hls/top.cpp:64]   --->   Operation 8691 'br' <Predicate = true> <Delay = 1.76>

State 2027 <SV = 1118> <Delay = 5.33>
ST_2027 : Operation 8692 [1/1] (0.00ns)   --->   "%q_53 = phi i10 [ %q_1_52, %163 ], [ 0, %.preheader23.53.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8692 'phi' 'q_53' <Predicate = true> <Delay = 0.00>
ST_2027 : Operation 8693 [1/1] (0.00ns)   --->   "%sum_53 = phi float [ %sum_2_52, %163 ], [ 0.000000e+00, %.preheader23.53.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8693 'phi' 'sum_53' <Predicate = true> <Delay = 0.00>
ST_2027 : Operation 8694 [1/1] (1.77ns)   --->   "%tmp_26_52 = icmp eq i10 %q_53, -240" [combined_hls/top.cpp:64]   --->   Operation 8694 'icmp' 'tmp_26_52' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2027 : Operation 8695 [1/1] (0.00ns)   --->   "%empty_325 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8695 'speclooptripcount' 'empty_325' <Predicate = true> <Delay = 0.00>
ST_2027 : Operation 8696 [1/1] (1.73ns)   --->   "%q_1_52 = add i10 %q_53, 1" [combined_hls/top.cpp:64]   --->   Operation 8696 'add' 'q_1_52' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2027 : Operation 8697 [1/1] (0.00ns)   --->   "br i1 %tmp_26_52, label %162, label %163" [combined_hls/top.cpp:64]   --->   Operation 8697 'br' <Predicate = true> <Delay = 0.00>
ST_2027 : Operation 8698 [1/1] (0.00ns)   --->   "%tmp_34_52 = zext i10 %q_53 to i64" [combined_hls/top.cpp:66]   --->   Operation 8698 'zext' 'tmp_34_52' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2027 : Operation 8699 [1/1] (0.00ns)   --->   "%tmp_34_52_cast = zext i10 %q_53 to i16" [combined_hls/top.cpp:66]   --->   Operation 8699 'zext' 'tmp_34_52_cast' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2027 : Operation 8700 [1/1] (2.07ns)   --->   "%tmp_457 = add i16 %tmp_34_52_cast, -23984" [combined_hls/top.cpp:66]   --->   Operation 8700 'add' 'tmp_457' <Predicate = (!tmp_26_52)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2027 : Operation 8701 [1/1] (0.00ns)   --->   "%tmp_459_cast = zext i16 %tmp_457 to i64" [combined_hls/top.cpp:66]   --->   Operation 8701 'zext' 'tmp_459_cast' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2027 : Operation 8702 [1/1] (0.00ns)   --->   "%input_buf_addr_109 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_459_cast" [combined_hls/top.cpp:66]   --->   Operation 8702 'getelementptr' 'input_buf_addr_109' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2027 : Operation 8703 [1/1] (0.00ns)   --->   "%index_buf_addr_54 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_52" [combined_hls/top.cpp:66]   --->   Operation 8703 'getelementptr' 'index_buf_addr_54' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2027 : Operation 8704 [2/2] (3.25ns)   --->   "%index_buf_load_53 = load float* %index_buf_addr_54, align 4" [combined_hls/top.cpp:66]   --->   Operation 8704 'load' 'index_buf_load_53' <Predicate = (!tmp_26_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2027 : Operation 8705 [2/2] (3.25ns)   --->   "%input_buf_load_54 = load float* %input_buf_addr_109, align 4" [combined_hls/top.cpp:66]   --->   Operation 8705 'load' 'input_buf_load_54' <Predicate = (!tmp_26_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2028 <SV = 1119> <Delay = 3.25>
ST_2028 : Operation 8706 [1/2] (3.25ns)   --->   "%index_buf_load_53 = load float* %index_buf_addr_54, align 4" [combined_hls/top.cpp:66]   --->   Operation 8706 'load' 'index_buf_load_53' <Predicate = (!tmp_26_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2028 : Operation 8707 [1/2] (3.25ns)   --->   "%input_buf_load_54 = load float* %input_buf_addr_109, align 4" [combined_hls/top.cpp:66]   --->   Operation 8707 'load' 'input_buf_load_54' <Predicate = (!tmp_26_52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2029 <SV = 1120> <Delay = 7.25>
ST_2029 : Operation 8708 [5/5] (7.25ns)   --->   "%tmp_35_52 = fsub float %index_buf_load_53, %input_buf_load_54" [combined_hls/top.cpp:66]   --->   Operation 8708 'fsub' 'tmp_35_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2030 <SV = 1121> <Delay = 7.25>
ST_2030 : Operation 8709 [4/5] (7.25ns)   --->   "%tmp_35_52 = fsub float %index_buf_load_53, %input_buf_load_54" [combined_hls/top.cpp:66]   --->   Operation 8709 'fsub' 'tmp_35_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2031 <SV = 1122> <Delay = 7.25>
ST_2031 : Operation 8710 [3/5] (7.25ns)   --->   "%tmp_35_52 = fsub float %index_buf_load_53, %input_buf_load_54" [combined_hls/top.cpp:66]   --->   Operation 8710 'fsub' 'tmp_35_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2032 <SV = 1123> <Delay = 7.25>
ST_2032 : Operation 8711 [2/5] (7.25ns)   --->   "%tmp_35_52 = fsub float %index_buf_load_53, %input_buf_load_54" [combined_hls/top.cpp:66]   --->   Operation 8711 'fsub' 'tmp_35_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2033 <SV = 1124> <Delay = 7.25>
ST_2033 : Operation 8712 [1/5] (7.25ns)   --->   "%tmp_35_52 = fsub float %index_buf_load_53, %input_buf_load_54" [combined_hls/top.cpp:66]   --->   Operation 8712 'fsub' 'tmp_35_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2034 <SV = 1125> <Delay = 5.70>
ST_2034 : Operation 8713 [4/4] (5.70ns)   --->   "%tmp_36_52 = fmul float %tmp_35_52, %tmp_35_52" [combined_hls/top.cpp:67]   --->   Operation 8713 'fmul' 'tmp_36_52' <Predicate = (!tmp_26_52)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2035 <SV = 1126> <Delay = 5.70>
ST_2035 : Operation 8714 [3/4] (5.70ns)   --->   "%tmp_36_52 = fmul float %tmp_35_52, %tmp_35_52" [combined_hls/top.cpp:67]   --->   Operation 8714 'fmul' 'tmp_36_52' <Predicate = (!tmp_26_52)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2036 <SV = 1127> <Delay = 5.70>
ST_2036 : Operation 8715 [2/4] (5.70ns)   --->   "%tmp_36_52 = fmul float %tmp_35_52, %tmp_35_52" [combined_hls/top.cpp:67]   --->   Operation 8715 'fmul' 'tmp_36_52' <Predicate = (!tmp_26_52)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2037 <SV = 1128> <Delay = 5.70>
ST_2037 : Operation 8716 [1/4] (5.70ns)   --->   "%tmp_36_52 = fmul float %tmp_35_52, %tmp_35_52" [combined_hls/top.cpp:67]   --->   Operation 8716 'fmul' 'tmp_36_52' <Predicate = (!tmp_26_52)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2038 <SV = 1129> <Delay = 7.25>
ST_2038 : Operation 8717 [5/5] (7.25ns)   --->   "%sum_2_52 = fadd float %sum_53, %tmp_36_52" [combined_hls/top.cpp:67]   --->   Operation 8717 'fadd' 'sum_2_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2039 <SV = 1130> <Delay = 7.25>
ST_2039 : Operation 8718 [4/5] (7.25ns)   --->   "%sum_2_52 = fadd float %sum_53, %tmp_36_52" [combined_hls/top.cpp:67]   --->   Operation 8718 'fadd' 'sum_2_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2040 <SV = 1131> <Delay = 7.25>
ST_2040 : Operation 8719 [3/5] (7.25ns)   --->   "%sum_2_52 = fadd float %sum_53, %tmp_36_52" [combined_hls/top.cpp:67]   --->   Operation 8719 'fadd' 'sum_2_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2041 <SV = 1132> <Delay = 7.25>
ST_2041 : Operation 8720 [2/5] (7.25ns)   --->   "%sum_2_52 = fadd float %sum_53, %tmp_36_52" [combined_hls/top.cpp:67]   --->   Operation 8720 'fadd' 'sum_2_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2042 <SV = 1133> <Delay = 7.25>
ST_2042 : Operation 8721 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8721 'specloopname' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2042 : Operation 8722 [1/1] (0.00ns)   --->   "%tmp_206 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8722 'specregionbegin' 'tmp_206' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2042 : Operation 8723 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8723 'specpipeline' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2042 : Operation 8724 [1/5] (7.25ns)   --->   "%sum_2_52 = fadd float %sum_53, %tmp_36_52" [combined_hls/top.cpp:67]   --->   Operation 8724 'fadd' 'sum_2_52' <Predicate = (!tmp_26_52)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2042 : Operation 8725 [1/1] (0.00ns)   --->   "%empty_326 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_206)" [combined_hls/top.cpp:68]   --->   Operation 8725 'specregionend' 'empty_326' <Predicate = (!tmp_26_52)> <Delay = 0.00>
ST_2042 : Operation 8726 [1/1] (0.00ns)   --->   "br label %.preheader23.53" [combined_hls/top.cpp:64]   --->   Operation 8726 'br' <Predicate = (!tmp_26_52)> <Delay = 0.00>

State 2043 <SV = 1119> <Delay = 5.54>
ST_2043 : Operation 8727 [1/1] (5.54ns)   --->   "%tmp_29_52 = fpext float %sum_53 to double" [combined_hls/top.cpp:69]   --->   Operation 8727 'fpext' 'tmp_29_52' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2044 <SV = 1120> <Delay = 7.78>
ST_2044 : Operation 8728 [6/6] (7.78ns)   --->   "%tmp_30_52 = fmul double %tmp_29_52, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8728 'dmul' 'tmp_30_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2045 <SV = 1121> <Delay = 7.78>
ST_2045 : Operation 8729 [5/6] (7.78ns)   --->   "%tmp_30_52 = fmul double %tmp_29_52, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8729 'dmul' 'tmp_30_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2046 <SV = 1122> <Delay = 7.78>
ST_2046 : Operation 8730 [4/6] (7.78ns)   --->   "%tmp_30_52 = fmul double %tmp_29_52, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8730 'dmul' 'tmp_30_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2047 <SV = 1123> <Delay = 7.78>
ST_2047 : Operation 8731 [3/6] (7.78ns)   --->   "%tmp_30_52 = fmul double %tmp_29_52, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8731 'dmul' 'tmp_30_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2048 <SV = 1124> <Delay = 7.78>
ST_2048 : Operation 8732 [2/6] (7.78ns)   --->   "%tmp_30_52 = fmul double %tmp_29_52, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8732 'dmul' 'tmp_30_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2049 <SV = 1125> <Delay = 7.78>
ST_2049 : Operation 8733 [1/6] (7.78ns)   --->   "%tmp_30_52 = fmul double %tmp_29_52, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8733 'dmul' 'tmp_30_52' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2050 <SV = 1126> <Delay = 6.50>
ST_2050 : Operation 8734 [1/1] (6.50ns)   --->   "%tmp_31_52 = fptrunc double %tmp_30_52 to float" [combined_hls/top.cpp:69]   --->   Operation 8734 'fptrunc' 'tmp_31_52' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2051 <SV = 1127> <Delay = 7.68>
ST_2051 : Operation 8735 [9/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8735 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2052 <SV = 1128> <Delay = 7.68>
ST_2052 : Operation 8736 [8/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8736 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2053 <SV = 1129> <Delay = 7.68>
ST_2053 : Operation 8737 [7/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8737 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2054 <SV = 1130> <Delay = 7.68>
ST_2054 : Operation 8738 [6/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8738 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2055 <SV = 1131> <Delay = 7.68>
ST_2055 : Operation 8739 [5/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8739 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2056 <SV = 1132> <Delay = 7.68>
ST_2056 : Operation 8740 [4/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8740 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2057 <SV = 1133> <Delay = 7.68>
ST_2057 : Operation 8741 [3/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8741 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2058 <SV = 1134> <Delay = 7.68>
ST_2058 : Operation 8742 [2/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8742 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2059 <SV = 1135> <Delay = 7.68>
ST_2059 : Operation 8743 [1/9] (7.68ns)   --->   "%tmp_32_52 = call float @llvm.exp.f32(float %tmp_31_52)" [combined_hls/top.cpp:69]   --->   Operation 8743 'fexp' 'tmp_32_52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2060 <SV = 1136> <Delay = 5.91>
ST_2060 : Operation 8744 [1/1] (0.00ns)   --->   "%l_idx_load944 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8744 'load' 'l_idx_load944' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 8745 [1/1] (0.00ns)   --->   "%tmp_33_52 = sext i32 %l_idx_2_51 to i64" [combined_hls/top.cpp:69]   --->   Operation 8745 'sext' 'tmp_33_52' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 8746 [1/1] (0.00ns)   --->   "%result_buf_addr_57 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_52" [combined_hls/top.cpp:69]   --->   Operation 8746 'getelementptr' 'result_buf_addr_57' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 8747 [1/1] (3.25ns)   --->   "store float %tmp_32_52, float* %result_buf_addr_57, align 4" [combined_hls/top.cpp:69]   --->   Operation 8747 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2060 : Operation 8748 [1/1] (2.55ns)   --->   "%l_idx_2_52 = add nsw i32 %l_idx_load944, 54" [combined_hls/top.cpp:70]   --->   Operation 8748 'add' 'l_idx_2_52' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2060 : Operation 8749 [1/1] (0.00ns)   --->   "%empty_324 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_202)" [combined_hls/top.cpp:72]   --->   Operation 8749 'specregionend' 'empty_324' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 8750 [1/1] (0.00ns)   --->   "%tmp_205 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8750 'specregionbegin' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 8751 [1/1] (0.97ns)   --->   "%or_cond56 = or i1 %tmp_16_48, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8751 'or' 'or_cond56' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2060 : Operation 8752 [1/1] (0.00ns)   --->   "br i1 %or_cond56, label %._crit_edge.54.preheader, label %..preheader24.backedge_crit_edge853" [combined_hls/top.cpp:54]   --->   Operation 8752 'br' <Predicate = true> <Delay = 0.00>
ST_2060 : Operation 8753 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_52, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8753 'store' <Predicate = (!or_cond56)> <Delay = 3.36>
ST_2060 : Operation 8754 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8754 'br' <Predicate = (!or_cond56)> <Delay = 0.00>
ST_2060 : Operation 8755 [1/1] (1.76ns)   --->   "br label %._crit_edge.54" [combined_hls/top.cpp:57]   --->   Operation 8755 'br' <Predicate = (or_cond56)> <Delay = 1.76>

State 2061 <SV = 1137> <Delay = 2.74>
ST_2061 : Operation 8756 [1/1] (0.00ns)   --->   "%j1_53 = phi i10 [ %j_4_53, %167 ], [ 0, %._crit_edge.54.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8756 'phi' 'j1_53' <Predicate = true> <Delay = 0.00>
ST_2061 : Operation 8757 [1/1] (1.77ns)   --->   "%exitcond5_53 = icmp eq i10 %j1_53, -240" [combined_hls/top.cpp:57]   --->   Operation 8757 'icmp' 'exitcond5_53' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2061 : Operation 8758 [1/1] (0.00ns)   --->   "%empty_333 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8758 'speclooptripcount' 'empty_333' <Predicate = true> <Delay = 0.00>
ST_2061 : Operation 8759 [1/1] (1.73ns)   --->   "%j_4_53 = add i10 %j1_53, 1" [combined_hls/top.cpp:57]   --->   Operation 8759 'add' 'j_4_53' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2061 : Operation 8760 [1/1] (0.00ns)   --->   "br i1 %exitcond5_53, label %.preheader23.54.preheader, label %167" [combined_hls/top.cpp:57]   --->   Operation 8760 'br' <Predicate = true> <Delay = 0.00>
ST_2061 : Operation 8761 [2/2] (0.00ns)   --->   "%empty_334 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8761 'read' 'empty_334' <Predicate = (!exitcond5_53)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2061 : Operation 8762 [1/1] (0.00ns)   --->   "%tmp_21_53_cast = zext i10 %j1_53 to i16" [combined_hls/top.cpp:60]   --->   Operation 8762 'zext' 'tmp_21_53_cast' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2061 : Operation 8763 [1/1] (2.07ns)   --->   "%tmp_458 = add i16 %tmp_21_53_cast, -23200" [combined_hls/top.cpp:60]   --->   Operation 8763 'add' 'tmp_458' <Predicate = (!exitcond5_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2062 <SV = 1138> <Delay = 3.25>
ST_2062 : Operation 8764 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8764 'specloopname' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8765 [1/1] (0.00ns)   --->   "%tmp_207 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8765 'specregionbegin' 'tmp_207' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8766 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8766 'specpipeline' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8767 [1/2] (0.00ns)   --->   "%empty_334 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8767 'read' 'empty_334' <Predicate = (!exitcond5_53)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2062 : Operation 8768 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_154 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_334, 0"   --->   Operation 8768 'extractvalue' 'in_stream_data_V_val_154' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8769 [1/1] (0.00ns)   --->   "%bitcast_53 = bitcast i32 %in_stream_data_V_val_154 to float"   --->   Operation 8769 'bitcast' 'bitcast_53' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8770 [1/1] (0.00ns)   --->   "%tmp_460_cast = zext i16 %tmp_458 to i64" [combined_hls/top.cpp:60]   --->   Operation 8770 'zext' 'tmp_460_cast' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8771 [1/1] (0.00ns)   --->   "%input_buf_addr_110 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_460_cast" [combined_hls/top.cpp:60]   --->   Operation 8771 'getelementptr' 'input_buf_addr_110' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8772 [1/1] (3.25ns)   --->   "store float %bitcast_53, float* %input_buf_addr_110, align 4" [combined_hls/top.cpp:60]   --->   Operation 8772 'store' <Predicate = (!exitcond5_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2062 : Operation 8773 [1/1] (0.00ns)   --->   "%empty_335 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_207)" [combined_hls/top.cpp:61]   --->   Operation 8773 'specregionend' 'empty_335' <Predicate = (!exitcond5_53)> <Delay = 0.00>
ST_2062 : Operation 8774 [1/1] (0.00ns)   --->   "br label %._crit_edge.54" [combined_hls/top.cpp:57]   --->   Operation 8774 'br' <Predicate = (!exitcond5_53)> <Delay = 0.00>

State 2063 <SV = 1138> <Delay = 1.76>
ST_2063 : Operation 8775 [1/1] (1.76ns)   --->   "br label %.preheader23.54" [combined_hls/top.cpp:64]   --->   Operation 8775 'br' <Predicate = true> <Delay = 1.76>

State 2064 <SV = 1139> <Delay = 5.33>
ST_2064 : Operation 8776 [1/1] (0.00ns)   --->   "%q_54 = phi i10 [ %q_1_53, %166 ], [ 0, %.preheader23.54.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8776 'phi' 'q_54' <Predicate = true> <Delay = 0.00>
ST_2064 : Operation 8777 [1/1] (0.00ns)   --->   "%sum_54 = phi float [ %sum_2_53, %166 ], [ 0.000000e+00, %.preheader23.54.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8777 'phi' 'sum_54' <Predicate = true> <Delay = 0.00>
ST_2064 : Operation 8778 [1/1] (1.77ns)   --->   "%tmp_26_53 = icmp eq i10 %q_54, -240" [combined_hls/top.cpp:64]   --->   Operation 8778 'icmp' 'tmp_26_53' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2064 : Operation 8779 [1/1] (0.00ns)   --->   "%empty_331 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8779 'speclooptripcount' 'empty_331' <Predicate = true> <Delay = 0.00>
ST_2064 : Operation 8780 [1/1] (1.73ns)   --->   "%q_1_53 = add i10 %q_54, 1" [combined_hls/top.cpp:64]   --->   Operation 8780 'add' 'q_1_53' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2064 : Operation 8781 [1/1] (0.00ns)   --->   "br i1 %tmp_26_53, label %165, label %166" [combined_hls/top.cpp:64]   --->   Operation 8781 'br' <Predicate = true> <Delay = 0.00>
ST_2064 : Operation 8782 [1/1] (0.00ns)   --->   "%tmp_34_53 = zext i10 %q_54 to i64" [combined_hls/top.cpp:66]   --->   Operation 8782 'zext' 'tmp_34_53' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2064 : Operation 8783 [1/1] (0.00ns)   --->   "%tmp_34_53_cast = zext i10 %q_54 to i16" [combined_hls/top.cpp:66]   --->   Operation 8783 'zext' 'tmp_34_53_cast' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2064 : Operation 8784 [1/1] (2.07ns)   --->   "%tmp_459 = add i16 %tmp_34_53_cast, -23200" [combined_hls/top.cpp:66]   --->   Operation 8784 'add' 'tmp_459' <Predicate = (!tmp_26_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2064 : Operation 8785 [1/1] (0.00ns)   --->   "%tmp_461_cast = zext i16 %tmp_459 to i64" [combined_hls/top.cpp:66]   --->   Operation 8785 'zext' 'tmp_461_cast' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2064 : Operation 8786 [1/1] (0.00ns)   --->   "%input_buf_addr_111 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_461_cast" [combined_hls/top.cpp:66]   --->   Operation 8786 'getelementptr' 'input_buf_addr_111' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2064 : Operation 8787 [1/1] (0.00ns)   --->   "%index_buf_addr_55 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_53" [combined_hls/top.cpp:66]   --->   Operation 8787 'getelementptr' 'index_buf_addr_55' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2064 : Operation 8788 [2/2] (3.25ns)   --->   "%index_buf_load_54 = load float* %index_buf_addr_55, align 4" [combined_hls/top.cpp:66]   --->   Operation 8788 'load' 'index_buf_load_54' <Predicate = (!tmp_26_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2064 : Operation 8789 [2/2] (3.25ns)   --->   "%input_buf_load_55 = load float* %input_buf_addr_111, align 4" [combined_hls/top.cpp:66]   --->   Operation 8789 'load' 'input_buf_load_55' <Predicate = (!tmp_26_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2065 <SV = 1140> <Delay = 3.25>
ST_2065 : Operation 8790 [1/2] (3.25ns)   --->   "%index_buf_load_54 = load float* %index_buf_addr_55, align 4" [combined_hls/top.cpp:66]   --->   Operation 8790 'load' 'index_buf_load_54' <Predicate = (!tmp_26_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2065 : Operation 8791 [1/2] (3.25ns)   --->   "%input_buf_load_55 = load float* %input_buf_addr_111, align 4" [combined_hls/top.cpp:66]   --->   Operation 8791 'load' 'input_buf_load_55' <Predicate = (!tmp_26_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2066 <SV = 1141> <Delay = 7.25>
ST_2066 : Operation 8792 [5/5] (7.25ns)   --->   "%tmp_35_53 = fsub float %index_buf_load_54, %input_buf_load_55" [combined_hls/top.cpp:66]   --->   Operation 8792 'fsub' 'tmp_35_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2067 <SV = 1142> <Delay = 7.25>
ST_2067 : Operation 8793 [4/5] (7.25ns)   --->   "%tmp_35_53 = fsub float %index_buf_load_54, %input_buf_load_55" [combined_hls/top.cpp:66]   --->   Operation 8793 'fsub' 'tmp_35_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2068 <SV = 1143> <Delay = 7.25>
ST_2068 : Operation 8794 [3/5] (7.25ns)   --->   "%tmp_35_53 = fsub float %index_buf_load_54, %input_buf_load_55" [combined_hls/top.cpp:66]   --->   Operation 8794 'fsub' 'tmp_35_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2069 <SV = 1144> <Delay = 7.25>
ST_2069 : Operation 8795 [2/5] (7.25ns)   --->   "%tmp_35_53 = fsub float %index_buf_load_54, %input_buf_load_55" [combined_hls/top.cpp:66]   --->   Operation 8795 'fsub' 'tmp_35_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2070 <SV = 1145> <Delay = 7.25>
ST_2070 : Operation 8796 [1/5] (7.25ns)   --->   "%tmp_35_53 = fsub float %index_buf_load_54, %input_buf_load_55" [combined_hls/top.cpp:66]   --->   Operation 8796 'fsub' 'tmp_35_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2071 <SV = 1146> <Delay = 5.70>
ST_2071 : Operation 8797 [4/4] (5.70ns)   --->   "%tmp_36_53 = fmul float %tmp_35_53, %tmp_35_53" [combined_hls/top.cpp:67]   --->   Operation 8797 'fmul' 'tmp_36_53' <Predicate = (!tmp_26_53)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2072 <SV = 1147> <Delay = 5.70>
ST_2072 : Operation 8798 [3/4] (5.70ns)   --->   "%tmp_36_53 = fmul float %tmp_35_53, %tmp_35_53" [combined_hls/top.cpp:67]   --->   Operation 8798 'fmul' 'tmp_36_53' <Predicate = (!tmp_26_53)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2073 <SV = 1148> <Delay = 5.70>
ST_2073 : Operation 8799 [2/4] (5.70ns)   --->   "%tmp_36_53 = fmul float %tmp_35_53, %tmp_35_53" [combined_hls/top.cpp:67]   --->   Operation 8799 'fmul' 'tmp_36_53' <Predicate = (!tmp_26_53)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2074 <SV = 1149> <Delay = 5.70>
ST_2074 : Operation 8800 [1/4] (5.70ns)   --->   "%tmp_36_53 = fmul float %tmp_35_53, %tmp_35_53" [combined_hls/top.cpp:67]   --->   Operation 8800 'fmul' 'tmp_36_53' <Predicate = (!tmp_26_53)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2075 <SV = 1150> <Delay = 7.25>
ST_2075 : Operation 8801 [5/5] (7.25ns)   --->   "%sum_2_53 = fadd float %sum_54, %tmp_36_53" [combined_hls/top.cpp:67]   --->   Operation 8801 'fadd' 'sum_2_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2076 <SV = 1151> <Delay = 7.25>
ST_2076 : Operation 8802 [4/5] (7.25ns)   --->   "%sum_2_53 = fadd float %sum_54, %tmp_36_53" [combined_hls/top.cpp:67]   --->   Operation 8802 'fadd' 'sum_2_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2077 <SV = 1152> <Delay = 7.25>
ST_2077 : Operation 8803 [3/5] (7.25ns)   --->   "%sum_2_53 = fadd float %sum_54, %tmp_36_53" [combined_hls/top.cpp:67]   --->   Operation 8803 'fadd' 'sum_2_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2078 <SV = 1153> <Delay = 7.25>
ST_2078 : Operation 8804 [2/5] (7.25ns)   --->   "%sum_2_53 = fadd float %sum_54, %tmp_36_53" [combined_hls/top.cpp:67]   --->   Operation 8804 'fadd' 'sum_2_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2079 <SV = 1154> <Delay = 7.25>
ST_2079 : Operation 8805 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8805 'specloopname' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2079 : Operation 8806 [1/1] (0.00ns)   --->   "%tmp_209 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8806 'specregionbegin' 'tmp_209' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2079 : Operation 8807 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8807 'specpipeline' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2079 : Operation 8808 [1/5] (7.25ns)   --->   "%sum_2_53 = fadd float %sum_54, %tmp_36_53" [combined_hls/top.cpp:67]   --->   Operation 8808 'fadd' 'sum_2_53' <Predicate = (!tmp_26_53)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2079 : Operation 8809 [1/1] (0.00ns)   --->   "%empty_332 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_209)" [combined_hls/top.cpp:68]   --->   Operation 8809 'specregionend' 'empty_332' <Predicate = (!tmp_26_53)> <Delay = 0.00>
ST_2079 : Operation 8810 [1/1] (0.00ns)   --->   "br label %.preheader23.54" [combined_hls/top.cpp:64]   --->   Operation 8810 'br' <Predicate = (!tmp_26_53)> <Delay = 0.00>

State 2080 <SV = 1140> <Delay = 5.54>
ST_2080 : Operation 8811 [1/1] (5.54ns)   --->   "%tmp_29_53 = fpext float %sum_54 to double" [combined_hls/top.cpp:69]   --->   Operation 8811 'fpext' 'tmp_29_53' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2081 <SV = 1141> <Delay = 7.78>
ST_2081 : Operation 8812 [6/6] (7.78ns)   --->   "%tmp_30_53 = fmul double %tmp_29_53, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8812 'dmul' 'tmp_30_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2082 <SV = 1142> <Delay = 7.78>
ST_2082 : Operation 8813 [5/6] (7.78ns)   --->   "%tmp_30_53 = fmul double %tmp_29_53, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8813 'dmul' 'tmp_30_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2083 <SV = 1143> <Delay = 7.78>
ST_2083 : Operation 8814 [4/6] (7.78ns)   --->   "%tmp_30_53 = fmul double %tmp_29_53, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8814 'dmul' 'tmp_30_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2084 <SV = 1144> <Delay = 7.78>
ST_2084 : Operation 8815 [3/6] (7.78ns)   --->   "%tmp_30_53 = fmul double %tmp_29_53, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8815 'dmul' 'tmp_30_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2085 <SV = 1145> <Delay = 7.78>
ST_2085 : Operation 8816 [2/6] (7.78ns)   --->   "%tmp_30_53 = fmul double %tmp_29_53, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8816 'dmul' 'tmp_30_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2086 <SV = 1146> <Delay = 7.78>
ST_2086 : Operation 8817 [1/6] (7.78ns)   --->   "%tmp_30_53 = fmul double %tmp_29_53, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8817 'dmul' 'tmp_30_53' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2087 <SV = 1147> <Delay = 6.50>
ST_2087 : Operation 8818 [1/1] (6.50ns)   --->   "%tmp_31_53 = fptrunc double %tmp_30_53 to float" [combined_hls/top.cpp:69]   --->   Operation 8818 'fptrunc' 'tmp_31_53' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2088 <SV = 1148> <Delay = 7.68>
ST_2088 : Operation 8819 [9/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8819 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2089 <SV = 1149> <Delay = 7.68>
ST_2089 : Operation 8820 [8/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8820 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2090 <SV = 1150> <Delay = 7.68>
ST_2090 : Operation 8821 [7/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8821 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2091 <SV = 1151> <Delay = 7.68>
ST_2091 : Operation 8822 [6/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8822 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2092 <SV = 1152> <Delay = 7.68>
ST_2092 : Operation 8823 [5/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8823 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2093 <SV = 1153> <Delay = 7.68>
ST_2093 : Operation 8824 [4/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8824 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2094 <SV = 1154> <Delay = 7.68>
ST_2094 : Operation 8825 [3/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8825 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2095 <SV = 1155> <Delay = 7.68>
ST_2095 : Operation 8826 [2/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8826 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2096 <SV = 1156> <Delay = 7.68>
ST_2096 : Operation 8827 [1/9] (7.68ns)   --->   "%tmp_32_53 = call float @llvm.exp.f32(float %tmp_31_53)" [combined_hls/top.cpp:69]   --->   Operation 8827 'fexp' 'tmp_32_53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2097 <SV = 1157> <Delay = 5.91>
ST_2097 : Operation 8828 [1/1] (0.00ns)   --->   "%l_idx_load943 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8828 'load' 'l_idx_load943' <Predicate = true> <Delay = 0.00>
ST_2097 : Operation 8829 [1/1] (0.00ns)   --->   "%tmp_33_53 = sext i32 %l_idx_2_52 to i64" [combined_hls/top.cpp:69]   --->   Operation 8829 'sext' 'tmp_33_53' <Predicate = true> <Delay = 0.00>
ST_2097 : Operation 8830 [1/1] (0.00ns)   --->   "%result_buf_addr_58 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_53" [combined_hls/top.cpp:69]   --->   Operation 8830 'getelementptr' 'result_buf_addr_58' <Predicate = true> <Delay = 0.00>
ST_2097 : Operation 8831 [1/1] (3.25ns)   --->   "store float %tmp_32_53, float* %result_buf_addr_58, align 4" [combined_hls/top.cpp:69]   --->   Operation 8831 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2097 : Operation 8832 [1/1] (2.55ns)   --->   "%l_idx_2_53 = add nsw i32 %l_idx_load943, 55" [combined_hls/top.cpp:70]   --->   Operation 8832 'add' 'l_idx_2_53' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2097 : Operation 8833 [1/1] (0.00ns)   --->   "%empty_330 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_205)" [combined_hls/top.cpp:72]   --->   Operation 8833 'specregionend' 'empty_330' <Predicate = true> <Delay = 0.00>
ST_2097 : Operation 8834 [1/1] (0.00ns)   --->   "%tmp_208 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8834 'specregionbegin' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_2097 : Operation 8835 [1/1] (0.97ns)   --->   "%or_cond57 = or i1 %tmp_16_49, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8835 'or' 'or_cond57' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2097 : Operation 8836 [1/1] (0.00ns)   --->   "br i1 %or_cond57, label %._crit_edge.55.preheader, label %..preheader24.backedge_crit_edge854" [combined_hls/top.cpp:54]   --->   Operation 8836 'br' <Predicate = true> <Delay = 0.00>
ST_2097 : Operation 8837 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_53, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8837 'store' <Predicate = (!or_cond57)> <Delay = 3.36>
ST_2097 : Operation 8838 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8838 'br' <Predicate = (!or_cond57)> <Delay = 0.00>
ST_2097 : Operation 8839 [1/1] (1.76ns)   --->   "br label %._crit_edge.55" [combined_hls/top.cpp:57]   --->   Operation 8839 'br' <Predicate = (or_cond57)> <Delay = 1.76>

State 2098 <SV = 1158> <Delay = 2.74>
ST_2098 : Operation 8840 [1/1] (0.00ns)   --->   "%j1_54 = phi i10 [ %j_4_54, %170 ], [ 0, %._crit_edge.55.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8840 'phi' 'j1_54' <Predicate = true> <Delay = 0.00>
ST_2098 : Operation 8841 [1/1] (1.77ns)   --->   "%exitcond5_54 = icmp eq i10 %j1_54, -240" [combined_hls/top.cpp:57]   --->   Operation 8841 'icmp' 'exitcond5_54' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2098 : Operation 8842 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8842 'speclooptripcount' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_2098 : Operation 8843 [1/1] (1.73ns)   --->   "%j_4_54 = add i10 %j1_54, 1" [combined_hls/top.cpp:57]   --->   Operation 8843 'add' 'j_4_54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2098 : Operation 8844 [1/1] (0.00ns)   --->   "br i1 %exitcond5_54, label %.preheader23.55.preheader, label %170" [combined_hls/top.cpp:57]   --->   Operation 8844 'br' <Predicate = true> <Delay = 0.00>
ST_2098 : Operation 8845 [2/2] (0.00ns)   --->   "%empty_340 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8845 'read' 'empty_340' <Predicate = (!exitcond5_54)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2098 : Operation 8846 [1/1] (0.00ns)   --->   "%tmp_21_54_cast = zext i10 %j1_54 to i16" [combined_hls/top.cpp:60]   --->   Operation 8846 'zext' 'tmp_21_54_cast' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2098 : Operation 8847 [1/1] (2.07ns)   --->   "%tmp_460 = add i16 %tmp_21_54_cast, -22416" [combined_hls/top.cpp:60]   --->   Operation 8847 'add' 'tmp_460' <Predicate = (!exitcond5_54)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2099 <SV = 1159> <Delay = 3.25>
ST_2099 : Operation 8848 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8848 'specloopname' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8849 [1/1] (0.00ns)   --->   "%tmp_210 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8849 'specregionbegin' 'tmp_210' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8850 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8850 'specpipeline' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8851 [1/2] (0.00ns)   --->   "%empty_340 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8851 'read' 'empty_340' <Predicate = (!exitcond5_54)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2099 : Operation 8852 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_155 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_340, 0"   --->   Operation 8852 'extractvalue' 'in_stream_data_V_val_155' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8853 [1/1] (0.00ns)   --->   "%bitcast_54 = bitcast i32 %in_stream_data_V_val_155 to float"   --->   Operation 8853 'bitcast' 'bitcast_54' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8854 [1/1] (0.00ns)   --->   "%tmp_462_cast = zext i16 %tmp_460 to i64" [combined_hls/top.cpp:60]   --->   Operation 8854 'zext' 'tmp_462_cast' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8855 [1/1] (0.00ns)   --->   "%input_buf_addr_112 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_462_cast" [combined_hls/top.cpp:60]   --->   Operation 8855 'getelementptr' 'input_buf_addr_112' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8856 [1/1] (3.25ns)   --->   "store float %bitcast_54, float* %input_buf_addr_112, align 4" [combined_hls/top.cpp:60]   --->   Operation 8856 'store' <Predicate = (!exitcond5_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2099 : Operation 8857 [1/1] (0.00ns)   --->   "%empty_341 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_210)" [combined_hls/top.cpp:61]   --->   Operation 8857 'specregionend' 'empty_341' <Predicate = (!exitcond5_54)> <Delay = 0.00>
ST_2099 : Operation 8858 [1/1] (0.00ns)   --->   "br label %._crit_edge.55" [combined_hls/top.cpp:57]   --->   Operation 8858 'br' <Predicate = (!exitcond5_54)> <Delay = 0.00>

State 2100 <SV = 1159> <Delay = 1.76>
ST_2100 : Operation 8859 [1/1] (1.76ns)   --->   "br label %.preheader23.55" [combined_hls/top.cpp:64]   --->   Operation 8859 'br' <Predicate = true> <Delay = 1.76>

State 2101 <SV = 1160> <Delay = 5.33>
ST_2101 : Operation 8860 [1/1] (0.00ns)   --->   "%q_55 = phi i10 [ %q_1_54, %169 ], [ 0, %.preheader23.55.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8860 'phi' 'q_55' <Predicate = true> <Delay = 0.00>
ST_2101 : Operation 8861 [1/1] (0.00ns)   --->   "%sum_55 = phi float [ %sum_2_54, %169 ], [ 0.000000e+00, %.preheader23.55.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8861 'phi' 'sum_55' <Predicate = true> <Delay = 0.00>
ST_2101 : Operation 8862 [1/1] (1.77ns)   --->   "%tmp_26_54 = icmp eq i10 %q_55, -240" [combined_hls/top.cpp:64]   --->   Operation 8862 'icmp' 'tmp_26_54' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2101 : Operation 8863 [1/1] (0.00ns)   --->   "%empty_337 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8863 'speclooptripcount' 'empty_337' <Predicate = true> <Delay = 0.00>
ST_2101 : Operation 8864 [1/1] (1.73ns)   --->   "%q_1_54 = add i10 %q_55, 1" [combined_hls/top.cpp:64]   --->   Operation 8864 'add' 'q_1_54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2101 : Operation 8865 [1/1] (0.00ns)   --->   "br i1 %tmp_26_54, label %168, label %169" [combined_hls/top.cpp:64]   --->   Operation 8865 'br' <Predicate = true> <Delay = 0.00>
ST_2101 : Operation 8866 [1/1] (0.00ns)   --->   "%tmp_34_54 = zext i10 %q_55 to i64" [combined_hls/top.cpp:66]   --->   Operation 8866 'zext' 'tmp_34_54' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2101 : Operation 8867 [1/1] (0.00ns)   --->   "%tmp_34_54_cast = zext i10 %q_55 to i16" [combined_hls/top.cpp:66]   --->   Operation 8867 'zext' 'tmp_34_54_cast' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2101 : Operation 8868 [1/1] (2.07ns)   --->   "%tmp_461 = add i16 %tmp_34_54_cast, -22416" [combined_hls/top.cpp:66]   --->   Operation 8868 'add' 'tmp_461' <Predicate = (!tmp_26_54)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2101 : Operation 8869 [1/1] (0.00ns)   --->   "%tmp_463_cast = zext i16 %tmp_461 to i64" [combined_hls/top.cpp:66]   --->   Operation 8869 'zext' 'tmp_463_cast' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2101 : Operation 8870 [1/1] (0.00ns)   --->   "%input_buf_addr_113 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_463_cast" [combined_hls/top.cpp:66]   --->   Operation 8870 'getelementptr' 'input_buf_addr_113' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2101 : Operation 8871 [1/1] (0.00ns)   --->   "%index_buf_addr_56 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_54" [combined_hls/top.cpp:66]   --->   Operation 8871 'getelementptr' 'index_buf_addr_56' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2101 : Operation 8872 [2/2] (3.25ns)   --->   "%index_buf_load_55 = load float* %index_buf_addr_56, align 4" [combined_hls/top.cpp:66]   --->   Operation 8872 'load' 'index_buf_load_55' <Predicate = (!tmp_26_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2101 : Operation 8873 [2/2] (3.25ns)   --->   "%input_buf_load_56 = load float* %input_buf_addr_113, align 4" [combined_hls/top.cpp:66]   --->   Operation 8873 'load' 'input_buf_load_56' <Predicate = (!tmp_26_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2102 <SV = 1161> <Delay = 3.25>
ST_2102 : Operation 8874 [1/2] (3.25ns)   --->   "%index_buf_load_55 = load float* %index_buf_addr_56, align 4" [combined_hls/top.cpp:66]   --->   Operation 8874 'load' 'index_buf_load_55' <Predicate = (!tmp_26_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2102 : Operation 8875 [1/2] (3.25ns)   --->   "%input_buf_load_56 = load float* %input_buf_addr_113, align 4" [combined_hls/top.cpp:66]   --->   Operation 8875 'load' 'input_buf_load_56' <Predicate = (!tmp_26_54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2103 <SV = 1162> <Delay = 7.25>
ST_2103 : Operation 8876 [5/5] (7.25ns)   --->   "%tmp_35_54 = fsub float %index_buf_load_55, %input_buf_load_56" [combined_hls/top.cpp:66]   --->   Operation 8876 'fsub' 'tmp_35_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2104 <SV = 1163> <Delay = 7.25>
ST_2104 : Operation 8877 [4/5] (7.25ns)   --->   "%tmp_35_54 = fsub float %index_buf_load_55, %input_buf_load_56" [combined_hls/top.cpp:66]   --->   Operation 8877 'fsub' 'tmp_35_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2105 <SV = 1164> <Delay = 7.25>
ST_2105 : Operation 8878 [3/5] (7.25ns)   --->   "%tmp_35_54 = fsub float %index_buf_load_55, %input_buf_load_56" [combined_hls/top.cpp:66]   --->   Operation 8878 'fsub' 'tmp_35_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2106 <SV = 1165> <Delay = 7.25>
ST_2106 : Operation 8879 [2/5] (7.25ns)   --->   "%tmp_35_54 = fsub float %index_buf_load_55, %input_buf_load_56" [combined_hls/top.cpp:66]   --->   Operation 8879 'fsub' 'tmp_35_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2107 <SV = 1166> <Delay = 7.25>
ST_2107 : Operation 8880 [1/5] (7.25ns)   --->   "%tmp_35_54 = fsub float %index_buf_load_55, %input_buf_load_56" [combined_hls/top.cpp:66]   --->   Operation 8880 'fsub' 'tmp_35_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2108 <SV = 1167> <Delay = 5.70>
ST_2108 : Operation 8881 [4/4] (5.70ns)   --->   "%tmp_36_54 = fmul float %tmp_35_54, %tmp_35_54" [combined_hls/top.cpp:67]   --->   Operation 8881 'fmul' 'tmp_36_54' <Predicate = (!tmp_26_54)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2109 <SV = 1168> <Delay = 5.70>
ST_2109 : Operation 8882 [3/4] (5.70ns)   --->   "%tmp_36_54 = fmul float %tmp_35_54, %tmp_35_54" [combined_hls/top.cpp:67]   --->   Operation 8882 'fmul' 'tmp_36_54' <Predicate = (!tmp_26_54)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2110 <SV = 1169> <Delay = 5.70>
ST_2110 : Operation 8883 [2/4] (5.70ns)   --->   "%tmp_36_54 = fmul float %tmp_35_54, %tmp_35_54" [combined_hls/top.cpp:67]   --->   Operation 8883 'fmul' 'tmp_36_54' <Predicate = (!tmp_26_54)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2111 <SV = 1170> <Delay = 5.70>
ST_2111 : Operation 8884 [1/4] (5.70ns)   --->   "%tmp_36_54 = fmul float %tmp_35_54, %tmp_35_54" [combined_hls/top.cpp:67]   --->   Operation 8884 'fmul' 'tmp_36_54' <Predicate = (!tmp_26_54)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2112 <SV = 1171> <Delay = 7.25>
ST_2112 : Operation 8885 [5/5] (7.25ns)   --->   "%sum_2_54 = fadd float %sum_55, %tmp_36_54" [combined_hls/top.cpp:67]   --->   Operation 8885 'fadd' 'sum_2_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2113 <SV = 1172> <Delay = 7.25>
ST_2113 : Operation 8886 [4/5] (7.25ns)   --->   "%sum_2_54 = fadd float %sum_55, %tmp_36_54" [combined_hls/top.cpp:67]   --->   Operation 8886 'fadd' 'sum_2_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2114 <SV = 1173> <Delay = 7.25>
ST_2114 : Operation 8887 [3/5] (7.25ns)   --->   "%sum_2_54 = fadd float %sum_55, %tmp_36_54" [combined_hls/top.cpp:67]   --->   Operation 8887 'fadd' 'sum_2_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2115 <SV = 1174> <Delay = 7.25>
ST_2115 : Operation 8888 [2/5] (7.25ns)   --->   "%sum_2_54 = fadd float %sum_55, %tmp_36_54" [combined_hls/top.cpp:67]   --->   Operation 8888 'fadd' 'sum_2_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2116 <SV = 1175> <Delay = 7.25>
ST_2116 : Operation 8889 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8889 'specloopname' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2116 : Operation 8890 [1/1] (0.00ns)   --->   "%tmp_212 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8890 'specregionbegin' 'tmp_212' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2116 : Operation 8891 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8891 'specpipeline' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2116 : Operation 8892 [1/5] (7.25ns)   --->   "%sum_2_54 = fadd float %sum_55, %tmp_36_54" [combined_hls/top.cpp:67]   --->   Operation 8892 'fadd' 'sum_2_54' <Predicate = (!tmp_26_54)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2116 : Operation 8893 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_212)" [combined_hls/top.cpp:68]   --->   Operation 8893 'specregionend' 'empty_338' <Predicate = (!tmp_26_54)> <Delay = 0.00>
ST_2116 : Operation 8894 [1/1] (0.00ns)   --->   "br label %.preheader23.55" [combined_hls/top.cpp:64]   --->   Operation 8894 'br' <Predicate = (!tmp_26_54)> <Delay = 0.00>

State 2117 <SV = 1161> <Delay = 5.54>
ST_2117 : Operation 8895 [1/1] (5.54ns)   --->   "%tmp_29_54 = fpext float %sum_55 to double" [combined_hls/top.cpp:69]   --->   Operation 8895 'fpext' 'tmp_29_54' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2117 : Operation 8896 [1/1] (0.00ns)   --->   "%tmp_211 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 8896 'specregionbegin' 'tmp_211' <Predicate = true> <Delay = 0.00>

State 2118 <SV = 1162> <Delay = 7.78>
ST_2118 : Operation 8897 [6/6] (7.78ns)   --->   "%tmp_30_54 = fmul double %tmp_29_54, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8897 'dmul' 'tmp_30_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2119 <SV = 1163> <Delay = 7.78>
ST_2119 : Operation 8898 [5/6] (7.78ns)   --->   "%tmp_30_54 = fmul double %tmp_29_54, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8898 'dmul' 'tmp_30_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2120 <SV = 1164> <Delay = 7.78>
ST_2120 : Operation 8899 [4/6] (7.78ns)   --->   "%tmp_30_54 = fmul double %tmp_29_54, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8899 'dmul' 'tmp_30_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2121 <SV = 1165> <Delay = 7.78>
ST_2121 : Operation 8900 [3/6] (7.78ns)   --->   "%tmp_30_54 = fmul double %tmp_29_54, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8900 'dmul' 'tmp_30_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2122 <SV = 1166> <Delay = 7.78>
ST_2122 : Operation 8901 [2/6] (7.78ns)   --->   "%tmp_30_54 = fmul double %tmp_29_54, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8901 'dmul' 'tmp_30_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2123 <SV = 1167> <Delay = 7.78>
ST_2123 : Operation 8902 [1/6] (7.78ns)   --->   "%tmp_30_54 = fmul double %tmp_29_54, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8902 'dmul' 'tmp_30_54' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2124 <SV = 1168> <Delay = 6.50>
ST_2124 : Operation 8903 [1/1] (6.50ns)   --->   "%tmp_31_54 = fptrunc double %tmp_30_54 to float" [combined_hls/top.cpp:69]   --->   Operation 8903 'fptrunc' 'tmp_31_54' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2125 <SV = 1169> <Delay = 7.68>
ST_2125 : Operation 8904 [9/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8904 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2126 <SV = 1170> <Delay = 7.68>
ST_2126 : Operation 8905 [8/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8905 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2127 <SV = 1171> <Delay = 7.68>
ST_2127 : Operation 8906 [7/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8906 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2128 <SV = 1172> <Delay = 7.68>
ST_2128 : Operation 8907 [6/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8907 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2129 <SV = 1173> <Delay = 7.68>
ST_2129 : Operation 8908 [5/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8908 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2130 <SV = 1174> <Delay = 7.68>
ST_2130 : Operation 8909 [4/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8909 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2131 <SV = 1175> <Delay = 7.68>
ST_2131 : Operation 8910 [3/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8910 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2132 <SV = 1176> <Delay = 7.68>
ST_2132 : Operation 8911 [2/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8911 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2133 <SV = 1177> <Delay = 7.68>
ST_2133 : Operation 8912 [1/9] (7.68ns)   --->   "%tmp_32_54 = call float @llvm.exp.f32(float %tmp_31_54)" [combined_hls/top.cpp:69]   --->   Operation 8912 'fexp' 'tmp_32_54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2134 <SV = 1178> <Delay = 5.91>
ST_2134 : Operation 8913 [1/1] (0.00ns)   --->   "%l_idx_load942 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8913 'load' 'l_idx_load942' <Predicate = true> <Delay = 0.00>
ST_2134 : Operation 8914 [1/1] (0.00ns)   --->   "%tmp_33_54 = sext i32 %l_idx_2_53 to i64" [combined_hls/top.cpp:69]   --->   Operation 8914 'sext' 'tmp_33_54' <Predicate = true> <Delay = 0.00>
ST_2134 : Operation 8915 [1/1] (0.00ns)   --->   "%result_buf_addr_59 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_54" [combined_hls/top.cpp:69]   --->   Operation 8915 'getelementptr' 'result_buf_addr_59' <Predicate = true> <Delay = 0.00>
ST_2134 : Operation 8916 [1/1] (3.25ns)   --->   "store float %tmp_32_54, float* %result_buf_addr_59, align 4" [combined_hls/top.cpp:69]   --->   Operation 8916 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2134 : Operation 8917 [1/1] (2.55ns)   --->   "%l_idx_2_54 = add nsw i32 %l_idx_load942, 56" [combined_hls/top.cpp:70]   --->   Operation 8917 'add' 'l_idx_2_54' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2134 : Operation 8918 [1/1] (0.00ns)   --->   "%empty_336 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_208)" [combined_hls/top.cpp:72]   --->   Operation 8918 'specregionend' 'empty_336' <Predicate = true> <Delay = 0.00>
ST_2134 : Operation 8919 [1/1] (0.97ns)   --->   "%or_cond58 = or i1 %tmp_16_50, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 8919 'or' 'or_cond58' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2134 : Operation 8920 [1/1] (0.00ns)   --->   "br i1 %or_cond58, label %._crit_edge.56.preheader, label %..preheader24.backedge_crit_edge855" [combined_hls/top.cpp:54]   --->   Operation 8920 'br' <Predicate = true> <Delay = 0.00>
ST_2134 : Operation 8921 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_54, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8921 'store' <Predicate = (!or_cond58)> <Delay = 3.36>
ST_2134 : Operation 8922 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 8922 'br' <Predicate = (!or_cond58)> <Delay = 0.00>
ST_2134 : Operation 8923 [1/1] (1.76ns)   --->   "br label %._crit_edge.56" [combined_hls/top.cpp:57]   --->   Operation 8923 'br' <Predicate = (or_cond58)> <Delay = 1.76>

State 2135 <SV = 1179> <Delay = 2.74>
ST_2135 : Operation 8924 [1/1] (0.00ns)   --->   "%j1_55 = phi i10 [ %j_4_55, %173 ], [ 0, %._crit_edge.56.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 8924 'phi' 'j1_55' <Predicate = true> <Delay = 0.00>
ST_2135 : Operation 8925 [1/1] (1.77ns)   --->   "%exitcond5_55 = icmp eq i10 %j1_55, -240" [combined_hls/top.cpp:57]   --->   Operation 8925 'icmp' 'exitcond5_55' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2135 : Operation 8926 [1/1] (0.00ns)   --->   "%empty_345 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8926 'speclooptripcount' 'empty_345' <Predicate = true> <Delay = 0.00>
ST_2135 : Operation 8927 [1/1] (1.73ns)   --->   "%j_4_55 = add i10 %j1_55, 1" [combined_hls/top.cpp:57]   --->   Operation 8927 'add' 'j_4_55' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2135 : Operation 8928 [1/1] (0.00ns)   --->   "br i1 %exitcond5_55, label %.preheader23.56.preheader, label %173" [combined_hls/top.cpp:57]   --->   Operation 8928 'br' <Predicate = true> <Delay = 0.00>
ST_2135 : Operation 8929 [2/2] (0.00ns)   --->   "%empty_346 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8929 'read' 'empty_346' <Predicate = (!exitcond5_55)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2135 : Operation 8930 [1/1] (0.00ns)   --->   "%tmp_21_55_cast = zext i10 %j1_55 to i16" [combined_hls/top.cpp:60]   --->   Operation 8930 'zext' 'tmp_21_55_cast' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2135 : Operation 8931 [1/1] (2.07ns)   --->   "%tmp_462 = add i16 %tmp_21_55_cast, -21632" [combined_hls/top.cpp:60]   --->   Operation 8931 'add' 'tmp_462' <Predicate = (!exitcond5_55)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2136 <SV = 1180> <Delay = 3.25>
ST_2136 : Operation 8932 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 8932 'specloopname' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8933 [1/1] (0.00ns)   --->   "%tmp_213 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 8933 'specregionbegin' 'tmp_213' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8934 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 8934 'specpipeline' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8935 [1/2] (0.00ns)   --->   "%empty_346 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 8935 'read' 'empty_346' <Predicate = (!exitcond5_55)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2136 : Operation 8936 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_156 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_346, 0"   --->   Operation 8936 'extractvalue' 'in_stream_data_V_val_156' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8937 [1/1] (0.00ns)   --->   "%bitcast_55 = bitcast i32 %in_stream_data_V_val_156 to float"   --->   Operation 8937 'bitcast' 'bitcast_55' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8938 [1/1] (0.00ns)   --->   "%tmp_464_cast = zext i16 %tmp_462 to i64" [combined_hls/top.cpp:60]   --->   Operation 8938 'zext' 'tmp_464_cast' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8939 [1/1] (0.00ns)   --->   "%input_buf_addr_114 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_464_cast" [combined_hls/top.cpp:60]   --->   Operation 8939 'getelementptr' 'input_buf_addr_114' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8940 [1/1] (3.25ns)   --->   "store float %bitcast_55, float* %input_buf_addr_114, align 4" [combined_hls/top.cpp:60]   --->   Operation 8940 'store' <Predicate = (!exitcond5_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2136 : Operation 8941 [1/1] (0.00ns)   --->   "%empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_213)" [combined_hls/top.cpp:61]   --->   Operation 8941 'specregionend' 'empty_347' <Predicate = (!exitcond5_55)> <Delay = 0.00>
ST_2136 : Operation 8942 [1/1] (0.00ns)   --->   "br label %._crit_edge.56" [combined_hls/top.cpp:57]   --->   Operation 8942 'br' <Predicate = (!exitcond5_55)> <Delay = 0.00>

State 2137 <SV = 1180> <Delay = 1.76>
ST_2137 : Operation 8943 [1/1] (1.76ns)   --->   "br label %.preheader23.56" [combined_hls/top.cpp:64]   --->   Operation 8943 'br' <Predicate = true> <Delay = 1.76>

State 2138 <SV = 1181> <Delay = 5.33>
ST_2138 : Operation 8944 [1/1] (0.00ns)   --->   "%q_56 = phi i10 [ %q_1_55, %172 ], [ 0, %.preheader23.56.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 8944 'phi' 'q_56' <Predicate = true> <Delay = 0.00>
ST_2138 : Operation 8945 [1/1] (0.00ns)   --->   "%sum_56 = phi float [ %sum_2_55, %172 ], [ 0.000000e+00, %.preheader23.56.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 8945 'phi' 'sum_56' <Predicate = true> <Delay = 0.00>
ST_2138 : Operation 8946 [1/1] (1.77ns)   --->   "%tmp_26_55 = icmp eq i10 %q_56, -240" [combined_hls/top.cpp:64]   --->   Operation 8946 'icmp' 'tmp_26_55' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2138 : Operation 8947 [1/1] (0.00ns)   --->   "%empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 8947 'speclooptripcount' 'empty_343' <Predicate = true> <Delay = 0.00>
ST_2138 : Operation 8948 [1/1] (1.73ns)   --->   "%q_1_55 = add i10 %q_56, 1" [combined_hls/top.cpp:64]   --->   Operation 8948 'add' 'q_1_55' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2138 : Operation 8949 [1/1] (0.00ns)   --->   "br i1 %tmp_26_55, label %171, label %172" [combined_hls/top.cpp:64]   --->   Operation 8949 'br' <Predicate = true> <Delay = 0.00>
ST_2138 : Operation 8950 [1/1] (0.00ns)   --->   "%tmp_34_55 = zext i10 %q_56 to i64" [combined_hls/top.cpp:66]   --->   Operation 8950 'zext' 'tmp_34_55' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2138 : Operation 8951 [1/1] (0.00ns)   --->   "%tmp_34_55_cast = zext i10 %q_56 to i16" [combined_hls/top.cpp:66]   --->   Operation 8951 'zext' 'tmp_34_55_cast' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2138 : Operation 8952 [1/1] (2.07ns)   --->   "%tmp_463 = add i16 %tmp_34_55_cast, -21632" [combined_hls/top.cpp:66]   --->   Operation 8952 'add' 'tmp_463' <Predicate = (!tmp_26_55)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2138 : Operation 8953 [1/1] (0.00ns)   --->   "%tmp_465_cast = zext i16 %tmp_463 to i64" [combined_hls/top.cpp:66]   --->   Operation 8953 'zext' 'tmp_465_cast' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2138 : Operation 8954 [1/1] (0.00ns)   --->   "%input_buf_addr_115 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_465_cast" [combined_hls/top.cpp:66]   --->   Operation 8954 'getelementptr' 'input_buf_addr_115' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2138 : Operation 8955 [1/1] (0.00ns)   --->   "%index_buf_addr_57 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_55" [combined_hls/top.cpp:66]   --->   Operation 8955 'getelementptr' 'index_buf_addr_57' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2138 : Operation 8956 [2/2] (3.25ns)   --->   "%index_buf_load_56 = load float* %index_buf_addr_57, align 4" [combined_hls/top.cpp:66]   --->   Operation 8956 'load' 'index_buf_load_56' <Predicate = (!tmp_26_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2138 : Operation 8957 [2/2] (3.25ns)   --->   "%input_buf_load_57 = load float* %input_buf_addr_115, align 4" [combined_hls/top.cpp:66]   --->   Operation 8957 'load' 'input_buf_load_57' <Predicate = (!tmp_26_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2139 <SV = 1182> <Delay = 3.25>
ST_2139 : Operation 8958 [1/2] (3.25ns)   --->   "%index_buf_load_56 = load float* %index_buf_addr_57, align 4" [combined_hls/top.cpp:66]   --->   Operation 8958 'load' 'index_buf_load_56' <Predicate = (!tmp_26_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2139 : Operation 8959 [1/2] (3.25ns)   --->   "%input_buf_load_57 = load float* %input_buf_addr_115, align 4" [combined_hls/top.cpp:66]   --->   Operation 8959 'load' 'input_buf_load_57' <Predicate = (!tmp_26_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2140 <SV = 1183> <Delay = 7.25>
ST_2140 : Operation 8960 [5/5] (7.25ns)   --->   "%tmp_35_55 = fsub float %index_buf_load_56, %input_buf_load_57" [combined_hls/top.cpp:66]   --->   Operation 8960 'fsub' 'tmp_35_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2141 <SV = 1184> <Delay = 7.25>
ST_2141 : Operation 8961 [4/5] (7.25ns)   --->   "%tmp_35_55 = fsub float %index_buf_load_56, %input_buf_load_57" [combined_hls/top.cpp:66]   --->   Operation 8961 'fsub' 'tmp_35_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2142 <SV = 1185> <Delay = 7.25>
ST_2142 : Operation 8962 [3/5] (7.25ns)   --->   "%tmp_35_55 = fsub float %index_buf_load_56, %input_buf_load_57" [combined_hls/top.cpp:66]   --->   Operation 8962 'fsub' 'tmp_35_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2143 <SV = 1186> <Delay = 7.25>
ST_2143 : Operation 8963 [2/5] (7.25ns)   --->   "%tmp_35_55 = fsub float %index_buf_load_56, %input_buf_load_57" [combined_hls/top.cpp:66]   --->   Operation 8963 'fsub' 'tmp_35_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2144 <SV = 1187> <Delay = 7.25>
ST_2144 : Operation 8964 [1/5] (7.25ns)   --->   "%tmp_35_55 = fsub float %index_buf_load_56, %input_buf_load_57" [combined_hls/top.cpp:66]   --->   Operation 8964 'fsub' 'tmp_35_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2145 <SV = 1188> <Delay = 5.70>
ST_2145 : Operation 8965 [4/4] (5.70ns)   --->   "%tmp_36_55 = fmul float %tmp_35_55, %tmp_35_55" [combined_hls/top.cpp:67]   --->   Operation 8965 'fmul' 'tmp_36_55' <Predicate = (!tmp_26_55)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2146 <SV = 1189> <Delay = 5.70>
ST_2146 : Operation 8966 [3/4] (5.70ns)   --->   "%tmp_36_55 = fmul float %tmp_35_55, %tmp_35_55" [combined_hls/top.cpp:67]   --->   Operation 8966 'fmul' 'tmp_36_55' <Predicate = (!tmp_26_55)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2147 <SV = 1190> <Delay = 5.70>
ST_2147 : Operation 8967 [2/4] (5.70ns)   --->   "%tmp_36_55 = fmul float %tmp_35_55, %tmp_35_55" [combined_hls/top.cpp:67]   --->   Operation 8967 'fmul' 'tmp_36_55' <Predicate = (!tmp_26_55)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2148 <SV = 1191> <Delay = 5.70>
ST_2148 : Operation 8968 [1/4] (5.70ns)   --->   "%tmp_36_55 = fmul float %tmp_35_55, %tmp_35_55" [combined_hls/top.cpp:67]   --->   Operation 8968 'fmul' 'tmp_36_55' <Predicate = (!tmp_26_55)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2149 <SV = 1192> <Delay = 7.25>
ST_2149 : Operation 8969 [5/5] (7.25ns)   --->   "%sum_2_55 = fadd float %sum_56, %tmp_36_55" [combined_hls/top.cpp:67]   --->   Operation 8969 'fadd' 'sum_2_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2150 <SV = 1193> <Delay = 7.25>
ST_2150 : Operation 8970 [4/5] (7.25ns)   --->   "%sum_2_55 = fadd float %sum_56, %tmp_36_55" [combined_hls/top.cpp:67]   --->   Operation 8970 'fadd' 'sum_2_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2151 <SV = 1194> <Delay = 7.25>
ST_2151 : Operation 8971 [3/5] (7.25ns)   --->   "%sum_2_55 = fadd float %sum_56, %tmp_36_55" [combined_hls/top.cpp:67]   --->   Operation 8971 'fadd' 'sum_2_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2152 <SV = 1195> <Delay = 7.25>
ST_2152 : Operation 8972 [2/5] (7.25ns)   --->   "%sum_2_55 = fadd float %sum_56, %tmp_36_55" [combined_hls/top.cpp:67]   --->   Operation 8972 'fadd' 'sum_2_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2153 <SV = 1196> <Delay = 7.25>
ST_2153 : Operation 8973 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 8973 'specloopname' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2153 : Operation 8974 [1/1] (0.00ns)   --->   "%tmp_215 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 8974 'specregionbegin' 'tmp_215' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2153 : Operation 8975 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 8975 'specpipeline' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2153 : Operation 8976 [1/5] (7.25ns)   --->   "%sum_2_55 = fadd float %sum_56, %tmp_36_55" [combined_hls/top.cpp:67]   --->   Operation 8976 'fadd' 'sum_2_55' <Predicate = (!tmp_26_55)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2153 : Operation 8977 [1/1] (0.00ns)   --->   "%empty_344 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_215)" [combined_hls/top.cpp:68]   --->   Operation 8977 'specregionend' 'empty_344' <Predicate = (!tmp_26_55)> <Delay = 0.00>
ST_2153 : Operation 8978 [1/1] (0.00ns)   --->   "br label %.preheader23.56" [combined_hls/top.cpp:64]   --->   Operation 8978 'br' <Predicate = (!tmp_26_55)> <Delay = 0.00>

State 2154 <SV = 1182> <Delay = 5.54>
ST_2154 : Operation 8979 [1/1] (5.54ns)   --->   "%tmp_29_55 = fpext float %sum_56 to double" [combined_hls/top.cpp:69]   --->   Operation 8979 'fpext' 'tmp_29_55' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2155 <SV = 1183> <Delay = 7.78>
ST_2155 : Operation 8980 [6/6] (7.78ns)   --->   "%tmp_30_55 = fmul double %tmp_29_55, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8980 'dmul' 'tmp_30_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2156 <SV = 1184> <Delay = 7.78>
ST_2156 : Operation 8981 [5/6] (7.78ns)   --->   "%tmp_30_55 = fmul double %tmp_29_55, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8981 'dmul' 'tmp_30_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2157 <SV = 1185> <Delay = 7.78>
ST_2157 : Operation 8982 [4/6] (7.78ns)   --->   "%tmp_30_55 = fmul double %tmp_29_55, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8982 'dmul' 'tmp_30_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2158 <SV = 1186> <Delay = 7.78>
ST_2158 : Operation 8983 [3/6] (7.78ns)   --->   "%tmp_30_55 = fmul double %tmp_29_55, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8983 'dmul' 'tmp_30_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2159 <SV = 1187> <Delay = 7.78>
ST_2159 : Operation 8984 [2/6] (7.78ns)   --->   "%tmp_30_55 = fmul double %tmp_29_55, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8984 'dmul' 'tmp_30_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2160 <SV = 1188> <Delay = 7.78>
ST_2160 : Operation 8985 [1/6] (7.78ns)   --->   "%tmp_30_55 = fmul double %tmp_29_55, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 8985 'dmul' 'tmp_30_55' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2161 <SV = 1189> <Delay = 6.50>
ST_2161 : Operation 8986 [1/1] (6.50ns)   --->   "%tmp_31_55 = fptrunc double %tmp_30_55 to float" [combined_hls/top.cpp:69]   --->   Operation 8986 'fptrunc' 'tmp_31_55' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2162 <SV = 1190> <Delay = 7.68>
ST_2162 : Operation 8987 [9/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8987 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2163 <SV = 1191> <Delay = 7.68>
ST_2163 : Operation 8988 [8/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8988 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2164 <SV = 1192> <Delay = 7.68>
ST_2164 : Operation 8989 [7/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8989 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2165 <SV = 1193> <Delay = 7.68>
ST_2165 : Operation 8990 [6/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8990 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2166 <SV = 1194> <Delay = 7.68>
ST_2166 : Operation 8991 [5/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8991 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2167 <SV = 1195> <Delay = 7.68>
ST_2167 : Operation 8992 [4/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8992 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2168 <SV = 1196> <Delay = 7.68>
ST_2168 : Operation 8993 [3/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8993 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2169 <SV = 1197> <Delay = 7.68>
ST_2169 : Operation 8994 [2/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8994 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2170 <SV = 1198> <Delay = 7.68>
ST_2170 : Operation 8995 [1/9] (7.68ns)   --->   "%tmp_32_55 = call float @llvm.exp.f32(float %tmp_31_55)" [combined_hls/top.cpp:69]   --->   Operation 8995 'fexp' 'tmp_32_55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2171 <SV = 1199> <Delay = 5.91>
ST_2171 : Operation 8996 [1/1] (0.00ns)   --->   "%l_idx_load941 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 8996 'load' 'l_idx_load941' <Predicate = true> <Delay = 0.00>
ST_2171 : Operation 8997 [1/1] (0.00ns)   --->   "%tmp_33_55 = sext i32 %l_idx_2_54 to i64" [combined_hls/top.cpp:69]   --->   Operation 8997 'sext' 'tmp_33_55' <Predicate = true> <Delay = 0.00>
ST_2171 : Operation 8998 [1/1] (0.00ns)   --->   "%result_buf_addr_60 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_55" [combined_hls/top.cpp:69]   --->   Operation 8998 'getelementptr' 'result_buf_addr_60' <Predicate = true> <Delay = 0.00>
ST_2171 : Operation 8999 [1/1] (3.25ns)   --->   "store float %tmp_32_55, float* %result_buf_addr_60, align 4" [combined_hls/top.cpp:69]   --->   Operation 8999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2171 : Operation 9000 [1/1] (2.55ns)   --->   "%l_idx_2_55 = add nsw i32 %l_idx_load941, 57" [combined_hls/top.cpp:70]   --->   Operation 9000 'add' 'l_idx_2_55' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2171 : Operation 9001 [1/1] (0.00ns)   --->   "%empty_342 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_211)" [combined_hls/top.cpp:72]   --->   Operation 9001 'specregionend' 'empty_342' <Predicate = true> <Delay = 0.00>
ST_2171 : Operation 9002 [1/1] (0.00ns)   --->   "%tmp_214 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9002 'specregionbegin' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_2171 : Operation 9003 [1/1] (0.97ns)   --->   "%or_cond59 = or i1 %tmp_16_51, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9003 'or' 'or_cond59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2171 : Operation 9004 [1/1] (0.00ns)   --->   "br i1 %or_cond59, label %._crit_edge.57.preheader, label %..preheader24.backedge_crit_edge856" [combined_hls/top.cpp:54]   --->   Operation 9004 'br' <Predicate = true> <Delay = 0.00>
ST_2171 : Operation 9005 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_55, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9005 'store' <Predicate = (!or_cond59)> <Delay = 3.36>
ST_2171 : Operation 9006 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9006 'br' <Predicate = (!or_cond59)> <Delay = 0.00>
ST_2171 : Operation 9007 [1/1] (1.76ns)   --->   "br label %._crit_edge.57" [combined_hls/top.cpp:57]   --->   Operation 9007 'br' <Predicate = (or_cond59)> <Delay = 1.76>

State 2172 <SV = 1200> <Delay = 2.74>
ST_2172 : Operation 9008 [1/1] (0.00ns)   --->   "%j1_56 = phi i10 [ %j_4_56, %176 ], [ 0, %._crit_edge.57.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9008 'phi' 'j1_56' <Predicate = true> <Delay = 0.00>
ST_2172 : Operation 9009 [1/1] (1.77ns)   --->   "%exitcond5_56 = icmp eq i10 %j1_56, -240" [combined_hls/top.cpp:57]   --->   Operation 9009 'icmp' 'exitcond5_56' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2172 : Operation 9010 [1/1] (0.00ns)   --->   "%empty_351 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9010 'speclooptripcount' 'empty_351' <Predicate = true> <Delay = 0.00>
ST_2172 : Operation 9011 [1/1] (1.73ns)   --->   "%j_4_56 = add i10 %j1_56, 1" [combined_hls/top.cpp:57]   --->   Operation 9011 'add' 'j_4_56' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2172 : Operation 9012 [1/1] (0.00ns)   --->   "br i1 %exitcond5_56, label %.preheader23.57.preheader, label %176" [combined_hls/top.cpp:57]   --->   Operation 9012 'br' <Predicate = true> <Delay = 0.00>
ST_2172 : Operation 9013 [2/2] (0.00ns)   --->   "%empty_352 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9013 'read' 'empty_352' <Predicate = (!exitcond5_56)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2172 : Operation 9014 [1/1] (0.00ns)   --->   "%tmp_21_56_cast = zext i10 %j1_56 to i16" [combined_hls/top.cpp:60]   --->   Operation 9014 'zext' 'tmp_21_56_cast' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2172 : Operation 9015 [1/1] (2.07ns)   --->   "%tmp_464 = add i16 %tmp_21_56_cast, -20848" [combined_hls/top.cpp:60]   --->   Operation 9015 'add' 'tmp_464' <Predicate = (!exitcond5_56)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2173 <SV = 1201> <Delay = 3.25>
ST_2173 : Operation 9016 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9016 'specloopname' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9017 [1/1] (0.00ns)   --->   "%tmp_216 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9017 'specregionbegin' 'tmp_216' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9018 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9018 'specpipeline' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9019 [1/2] (0.00ns)   --->   "%empty_352 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9019 'read' 'empty_352' <Predicate = (!exitcond5_56)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2173 : Operation 9020 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_157 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_352, 0"   --->   Operation 9020 'extractvalue' 'in_stream_data_V_val_157' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9021 [1/1] (0.00ns)   --->   "%bitcast_56 = bitcast i32 %in_stream_data_V_val_157 to float"   --->   Operation 9021 'bitcast' 'bitcast_56' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9022 [1/1] (0.00ns)   --->   "%tmp_466_cast = zext i16 %tmp_464 to i64" [combined_hls/top.cpp:60]   --->   Operation 9022 'zext' 'tmp_466_cast' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9023 [1/1] (0.00ns)   --->   "%input_buf_addr_116 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_466_cast" [combined_hls/top.cpp:60]   --->   Operation 9023 'getelementptr' 'input_buf_addr_116' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9024 [1/1] (3.25ns)   --->   "store float %bitcast_56, float* %input_buf_addr_116, align 4" [combined_hls/top.cpp:60]   --->   Operation 9024 'store' <Predicate = (!exitcond5_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2173 : Operation 9025 [1/1] (0.00ns)   --->   "%empty_353 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_216)" [combined_hls/top.cpp:61]   --->   Operation 9025 'specregionend' 'empty_353' <Predicate = (!exitcond5_56)> <Delay = 0.00>
ST_2173 : Operation 9026 [1/1] (0.00ns)   --->   "br label %._crit_edge.57" [combined_hls/top.cpp:57]   --->   Operation 9026 'br' <Predicate = (!exitcond5_56)> <Delay = 0.00>

State 2174 <SV = 1201> <Delay = 1.76>
ST_2174 : Operation 9027 [1/1] (1.76ns)   --->   "br label %.preheader23.57" [combined_hls/top.cpp:64]   --->   Operation 9027 'br' <Predicate = true> <Delay = 1.76>

State 2175 <SV = 1202> <Delay = 5.33>
ST_2175 : Operation 9028 [1/1] (0.00ns)   --->   "%q_57 = phi i10 [ %q_1_56, %175 ], [ 0, %.preheader23.57.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9028 'phi' 'q_57' <Predicate = true> <Delay = 0.00>
ST_2175 : Operation 9029 [1/1] (0.00ns)   --->   "%sum_57 = phi float [ %sum_2_56, %175 ], [ 0.000000e+00, %.preheader23.57.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9029 'phi' 'sum_57' <Predicate = true> <Delay = 0.00>
ST_2175 : Operation 9030 [1/1] (1.77ns)   --->   "%tmp_26_56 = icmp eq i10 %q_57, -240" [combined_hls/top.cpp:64]   --->   Operation 9030 'icmp' 'tmp_26_56' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2175 : Operation 9031 [1/1] (0.00ns)   --->   "%empty_349 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9031 'speclooptripcount' 'empty_349' <Predicate = true> <Delay = 0.00>
ST_2175 : Operation 9032 [1/1] (1.73ns)   --->   "%q_1_56 = add i10 %q_57, 1" [combined_hls/top.cpp:64]   --->   Operation 9032 'add' 'q_1_56' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2175 : Operation 9033 [1/1] (0.00ns)   --->   "br i1 %tmp_26_56, label %174, label %175" [combined_hls/top.cpp:64]   --->   Operation 9033 'br' <Predicate = true> <Delay = 0.00>
ST_2175 : Operation 9034 [1/1] (0.00ns)   --->   "%tmp_34_56 = zext i10 %q_57 to i64" [combined_hls/top.cpp:66]   --->   Operation 9034 'zext' 'tmp_34_56' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2175 : Operation 9035 [1/1] (0.00ns)   --->   "%tmp_34_56_cast = zext i10 %q_57 to i16" [combined_hls/top.cpp:66]   --->   Operation 9035 'zext' 'tmp_34_56_cast' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2175 : Operation 9036 [1/1] (2.07ns)   --->   "%tmp_465 = add i16 %tmp_34_56_cast, -20848" [combined_hls/top.cpp:66]   --->   Operation 9036 'add' 'tmp_465' <Predicate = (!tmp_26_56)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2175 : Operation 9037 [1/1] (0.00ns)   --->   "%tmp_467_cast = zext i16 %tmp_465 to i64" [combined_hls/top.cpp:66]   --->   Operation 9037 'zext' 'tmp_467_cast' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2175 : Operation 9038 [1/1] (0.00ns)   --->   "%input_buf_addr_117 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_467_cast" [combined_hls/top.cpp:66]   --->   Operation 9038 'getelementptr' 'input_buf_addr_117' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2175 : Operation 9039 [1/1] (0.00ns)   --->   "%index_buf_addr_58 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_56" [combined_hls/top.cpp:66]   --->   Operation 9039 'getelementptr' 'index_buf_addr_58' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2175 : Operation 9040 [2/2] (3.25ns)   --->   "%index_buf_load_57 = load float* %index_buf_addr_58, align 4" [combined_hls/top.cpp:66]   --->   Operation 9040 'load' 'index_buf_load_57' <Predicate = (!tmp_26_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2175 : Operation 9041 [2/2] (3.25ns)   --->   "%input_buf_load_58 = load float* %input_buf_addr_117, align 4" [combined_hls/top.cpp:66]   --->   Operation 9041 'load' 'input_buf_load_58' <Predicate = (!tmp_26_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2176 <SV = 1203> <Delay = 3.25>
ST_2176 : Operation 9042 [1/2] (3.25ns)   --->   "%index_buf_load_57 = load float* %index_buf_addr_58, align 4" [combined_hls/top.cpp:66]   --->   Operation 9042 'load' 'index_buf_load_57' <Predicate = (!tmp_26_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2176 : Operation 9043 [1/2] (3.25ns)   --->   "%input_buf_load_58 = load float* %input_buf_addr_117, align 4" [combined_hls/top.cpp:66]   --->   Operation 9043 'load' 'input_buf_load_58' <Predicate = (!tmp_26_56)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2177 <SV = 1204> <Delay = 7.25>
ST_2177 : Operation 9044 [5/5] (7.25ns)   --->   "%tmp_35_56 = fsub float %index_buf_load_57, %input_buf_load_58" [combined_hls/top.cpp:66]   --->   Operation 9044 'fsub' 'tmp_35_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2178 <SV = 1205> <Delay = 7.25>
ST_2178 : Operation 9045 [4/5] (7.25ns)   --->   "%tmp_35_56 = fsub float %index_buf_load_57, %input_buf_load_58" [combined_hls/top.cpp:66]   --->   Operation 9045 'fsub' 'tmp_35_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2179 <SV = 1206> <Delay = 7.25>
ST_2179 : Operation 9046 [3/5] (7.25ns)   --->   "%tmp_35_56 = fsub float %index_buf_load_57, %input_buf_load_58" [combined_hls/top.cpp:66]   --->   Operation 9046 'fsub' 'tmp_35_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2180 <SV = 1207> <Delay = 7.25>
ST_2180 : Operation 9047 [2/5] (7.25ns)   --->   "%tmp_35_56 = fsub float %index_buf_load_57, %input_buf_load_58" [combined_hls/top.cpp:66]   --->   Operation 9047 'fsub' 'tmp_35_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2181 <SV = 1208> <Delay = 7.25>
ST_2181 : Operation 9048 [1/5] (7.25ns)   --->   "%tmp_35_56 = fsub float %index_buf_load_57, %input_buf_load_58" [combined_hls/top.cpp:66]   --->   Operation 9048 'fsub' 'tmp_35_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2182 <SV = 1209> <Delay = 5.70>
ST_2182 : Operation 9049 [4/4] (5.70ns)   --->   "%tmp_36_56 = fmul float %tmp_35_56, %tmp_35_56" [combined_hls/top.cpp:67]   --->   Operation 9049 'fmul' 'tmp_36_56' <Predicate = (!tmp_26_56)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2183 <SV = 1210> <Delay = 5.70>
ST_2183 : Operation 9050 [3/4] (5.70ns)   --->   "%tmp_36_56 = fmul float %tmp_35_56, %tmp_35_56" [combined_hls/top.cpp:67]   --->   Operation 9050 'fmul' 'tmp_36_56' <Predicate = (!tmp_26_56)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2184 <SV = 1211> <Delay = 5.70>
ST_2184 : Operation 9051 [2/4] (5.70ns)   --->   "%tmp_36_56 = fmul float %tmp_35_56, %tmp_35_56" [combined_hls/top.cpp:67]   --->   Operation 9051 'fmul' 'tmp_36_56' <Predicate = (!tmp_26_56)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2185 <SV = 1212> <Delay = 5.70>
ST_2185 : Operation 9052 [1/4] (5.70ns)   --->   "%tmp_36_56 = fmul float %tmp_35_56, %tmp_35_56" [combined_hls/top.cpp:67]   --->   Operation 9052 'fmul' 'tmp_36_56' <Predicate = (!tmp_26_56)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2186 <SV = 1213> <Delay = 7.25>
ST_2186 : Operation 9053 [5/5] (7.25ns)   --->   "%sum_2_56 = fadd float %sum_57, %tmp_36_56" [combined_hls/top.cpp:67]   --->   Operation 9053 'fadd' 'sum_2_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2187 <SV = 1214> <Delay = 7.25>
ST_2187 : Operation 9054 [4/5] (7.25ns)   --->   "%sum_2_56 = fadd float %sum_57, %tmp_36_56" [combined_hls/top.cpp:67]   --->   Operation 9054 'fadd' 'sum_2_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2188 <SV = 1215> <Delay = 7.25>
ST_2188 : Operation 9055 [3/5] (7.25ns)   --->   "%sum_2_56 = fadd float %sum_57, %tmp_36_56" [combined_hls/top.cpp:67]   --->   Operation 9055 'fadd' 'sum_2_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2189 <SV = 1216> <Delay = 7.25>
ST_2189 : Operation 9056 [2/5] (7.25ns)   --->   "%sum_2_56 = fadd float %sum_57, %tmp_36_56" [combined_hls/top.cpp:67]   --->   Operation 9056 'fadd' 'sum_2_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2190 <SV = 1217> <Delay = 7.25>
ST_2190 : Operation 9057 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9057 'specloopname' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2190 : Operation 9058 [1/1] (0.00ns)   --->   "%tmp_218 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9058 'specregionbegin' 'tmp_218' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2190 : Operation 9059 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9059 'specpipeline' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2190 : Operation 9060 [1/5] (7.25ns)   --->   "%sum_2_56 = fadd float %sum_57, %tmp_36_56" [combined_hls/top.cpp:67]   --->   Operation 9060 'fadd' 'sum_2_56' <Predicate = (!tmp_26_56)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2190 : Operation 9061 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_218)" [combined_hls/top.cpp:68]   --->   Operation 9061 'specregionend' 'empty_350' <Predicate = (!tmp_26_56)> <Delay = 0.00>
ST_2190 : Operation 9062 [1/1] (0.00ns)   --->   "br label %.preheader23.57" [combined_hls/top.cpp:64]   --->   Operation 9062 'br' <Predicate = (!tmp_26_56)> <Delay = 0.00>

State 2191 <SV = 1203> <Delay = 5.54>
ST_2191 : Operation 9063 [1/1] (5.54ns)   --->   "%tmp_29_56 = fpext float %sum_57 to double" [combined_hls/top.cpp:69]   --->   Operation 9063 'fpext' 'tmp_29_56' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2191 : Operation 9064 [1/1] (0.00ns)   --->   "%tmp_217 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9064 'specregionbegin' 'tmp_217' <Predicate = true> <Delay = 0.00>

State 2192 <SV = 1204> <Delay = 7.78>
ST_2192 : Operation 9065 [6/6] (7.78ns)   --->   "%tmp_30_56 = fmul double %tmp_29_56, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9065 'dmul' 'tmp_30_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2193 <SV = 1205> <Delay = 7.78>
ST_2193 : Operation 9066 [5/6] (7.78ns)   --->   "%tmp_30_56 = fmul double %tmp_29_56, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9066 'dmul' 'tmp_30_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2194 <SV = 1206> <Delay = 7.78>
ST_2194 : Operation 9067 [4/6] (7.78ns)   --->   "%tmp_30_56 = fmul double %tmp_29_56, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9067 'dmul' 'tmp_30_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2195 <SV = 1207> <Delay = 7.78>
ST_2195 : Operation 9068 [3/6] (7.78ns)   --->   "%tmp_30_56 = fmul double %tmp_29_56, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9068 'dmul' 'tmp_30_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2196 <SV = 1208> <Delay = 7.78>
ST_2196 : Operation 9069 [2/6] (7.78ns)   --->   "%tmp_30_56 = fmul double %tmp_29_56, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9069 'dmul' 'tmp_30_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2197 <SV = 1209> <Delay = 7.78>
ST_2197 : Operation 9070 [1/6] (7.78ns)   --->   "%tmp_30_56 = fmul double %tmp_29_56, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9070 'dmul' 'tmp_30_56' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2198 <SV = 1210> <Delay = 6.50>
ST_2198 : Operation 9071 [1/1] (6.50ns)   --->   "%tmp_31_56 = fptrunc double %tmp_30_56 to float" [combined_hls/top.cpp:69]   --->   Operation 9071 'fptrunc' 'tmp_31_56' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2199 <SV = 1211> <Delay = 7.68>
ST_2199 : Operation 9072 [9/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9072 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2200 <SV = 1212> <Delay = 7.68>
ST_2200 : Operation 9073 [8/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9073 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2201 <SV = 1213> <Delay = 7.68>
ST_2201 : Operation 9074 [7/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9074 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2202 <SV = 1214> <Delay = 7.68>
ST_2202 : Operation 9075 [6/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9075 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2203 <SV = 1215> <Delay = 7.68>
ST_2203 : Operation 9076 [5/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9076 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2204 <SV = 1216> <Delay = 7.68>
ST_2204 : Operation 9077 [4/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9077 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2205 <SV = 1217> <Delay = 7.68>
ST_2205 : Operation 9078 [3/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9078 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2206 <SV = 1218> <Delay = 7.68>
ST_2206 : Operation 9079 [2/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9079 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2207 <SV = 1219> <Delay = 7.68>
ST_2207 : Operation 9080 [1/9] (7.68ns)   --->   "%tmp_32_56 = call float @llvm.exp.f32(float %tmp_31_56)" [combined_hls/top.cpp:69]   --->   Operation 9080 'fexp' 'tmp_32_56' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2208 <SV = 1220> <Delay = 5.91>
ST_2208 : Operation 9081 [1/1] (0.00ns)   --->   "%l_idx_load940 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9081 'load' 'l_idx_load940' <Predicate = true> <Delay = 0.00>
ST_2208 : Operation 9082 [1/1] (0.00ns)   --->   "%tmp_33_56 = sext i32 %l_idx_2_55 to i64" [combined_hls/top.cpp:69]   --->   Operation 9082 'sext' 'tmp_33_56' <Predicate = true> <Delay = 0.00>
ST_2208 : Operation 9083 [1/1] (0.00ns)   --->   "%result_buf_addr_61 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_56" [combined_hls/top.cpp:69]   --->   Operation 9083 'getelementptr' 'result_buf_addr_61' <Predicate = true> <Delay = 0.00>
ST_2208 : Operation 9084 [1/1] (3.25ns)   --->   "store float %tmp_32_56, float* %result_buf_addr_61, align 4" [combined_hls/top.cpp:69]   --->   Operation 9084 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2208 : Operation 9085 [1/1] (2.55ns)   --->   "%l_idx_2_56 = add nsw i32 %l_idx_load940, 58" [combined_hls/top.cpp:70]   --->   Operation 9085 'add' 'l_idx_2_56' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2208 : Operation 9086 [1/1] (0.00ns)   --->   "%empty_348 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_214)" [combined_hls/top.cpp:72]   --->   Operation 9086 'specregionend' 'empty_348' <Predicate = true> <Delay = 0.00>
ST_2208 : Operation 9087 [1/1] (0.97ns)   --->   "%or_cond60 = or i1 %tmp_16_52, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9087 'or' 'or_cond60' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2208 : Operation 9088 [1/1] (0.00ns)   --->   "br i1 %or_cond60, label %._crit_edge.58.preheader, label %..preheader24.backedge_crit_edge857" [combined_hls/top.cpp:54]   --->   Operation 9088 'br' <Predicate = true> <Delay = 0.00>
ST_2208 : Operation 9089 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_56, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9089 'store' <Predicate = (!or_cond60)> <Delay = 3.36>
ST_2208 : Operation 9090 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9090 'br' <Predicate = (!or_cond60)> <Delay = 0.00>
ST_2208 : Operation 9091 [1/1] (1.76ns)   --->   "br label %._crit_edge.58" [combined_hls/top.cpp:57]   --->   Operation 9091 'br' <Predicate = (or_cond60)> <Delay = 1.76>

State 2209 <SV = 1221> <Delay = 2.74>
ST_2209 : Operation 9092 [1/1] (0.00ns)   --->   "%j1_57 = phi i10 [ %j_4_57, %179 ], [ 0, %._crit_edge.58.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9092 'phi' 'j1_57' <Predicate = true> <Delay = 0.00>
ST_2209 : Operation 9093 [1/1] (1.77ns)   --->   "%exitcond5_57 = icmp eq i10 %j1_57, -240" [combined_hls/top.cpp:57]   --->   Operation 9093 'icmp' 'exitcond5_57' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2209 : Operation 9094 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9094 'speclooptripcount' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_2209 : Operation 9095 [1/1] (1.73ns)   --->   "%j_4_57 = add i10 %j1_57, 1" [combined_hls/top.cpp:57]   --->   Operation 9095 'add' 'j_4_57' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2209 : Operation 9096 [1/1] (0.00ns)   --->   "br i1 %exitcond5_57, label %.preheader23.58.preheader, label %179" [combined_hls/top.cpp:57]   --->   Operation 9096 'br' <Predicate = true> <Delay = 0.00>
ST_2209 : Operation 9097 [2/2] (0.00ns)   --->   "%empty_358 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9097 'read' 'empty_358' <Predicate = (!exitcond5_57)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2209 : Operation 9098 [1/1] (0.00ns)   --->   "%tmp_21_57_cast = zext i10 %j1_57 to i16" [combined_hls/top.cpp:60]   --->   Operation 9098 'zext' 'tmp_21_57_cast' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2209 : Operation 9099 [1/1] (2.07ns)   --->   "%tmp_466 = add i16 %tmp_21_57_cast, -20064" [combined_hls/top.cpp:60]   --->   Operation 9099 'add' 'tmp_466' <Predicate = (!exitcond5_57)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2210 <SV = 1222> <Delay = 3.25>
ST_2210 : Operation 9100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9100 'specloopname' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9101 [1/1] (0.00ns)   --->   "%tmp_219 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9101 'specregionbegin' 'tmp_219' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9102 'specpipeline' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9103 [1/2] (0.00ns)   --->   "%empty_358 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9103 'read' 'empty_358' <Predicate = (!exitcond5_57)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2210 : Operation 9104 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_158 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_358, 0"   --->   Operation 9104 'extractvalue' 'in_stream_data_V_val_158' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9105 [1/1] (0.00ns)   --->   "%bitcast_57 = bitcast i32 %in_stream_data_V_val_158 to float"   --->   Operation 9105 'bitcast' 'bitcast_57' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9106 [1/1] (0.00ns)   --->   "%tmp_468_cast = zext i16 %tmp_466 to i64" [combined_hls/top.cpp:60]   --->   Operation 9106 'zext' 'tmp_468_cast' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9107 [1/1] (0.00ns)   --->   "%input_buf_addr_118 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_468_cast" [combined_hls/top.cpp:60]   --->   Operation 9107 'getelementptr' 'input_buf_addr_118' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9108 [1/1] (3.25ns)   --->   "store float %bitcast_57, float* %input_buf_addr_118, align 4" [combined_hls/top.cpp:60]   --->   Operation 9108 'store' <Predicate = (!exitcond5_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2210 : Operation 9109 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_219)" [combined_hls/top.cpp:61]   --->   Operation 9109 'specregionend' 'empty_359' <Predicate = (!exitcond5_57)> <Delay = 0.00>
ST_2210 : Operation 9110 [1/1] (0.00ns)   --->   "br label %._crit_edge.58" [combined_hls/top.cpp:57]   --->   Operation 9110 'br' <Predicate = (!exitcond5_57)> <Delay = 0.00>

State 2211 <SV = 1222> <Delay = 1.76>
ST_2211 : Operation 9111 [1/1] (1.76ns)   --->   "br label %.preheader23.58" [combined_hls/top.cpp:64]   --->   Operation 9111 'br' <Predicate = true> <Delay = 1.76>

State 2212 <SV = 1223> <Delay = 5.33>
ST_2212 : Operation 9112 [1/1] (0.00ns)   --->   "%q_58 = phi i10 [ %q_1_57, %178 ], [ 0, %.preheader23.58.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9112 'phi' 'q_58' <Predicate = true> <Delay = 0.00>
ST_2212 : Operation 9113 [1/1] (0.00ns)   --->   "%sum_58 = phi float [ %sum_2_57, %178 ], [ 0.000000e+00, %.preheader23.58.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9113 'phi' 'sum_58' <Predicate = true> <Delay = 0.00>
ST_2212 : Operation 9114 [1/1] (1.77ns)   --->   "%tmp_26_57 = icmp eq i10 %q_58, -240" [combined_hls/top.cpp:64]   --->   Operation 9114 'icmp' 'tmp_26_57' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2212 : Operation 9115 [1/1] (0.00ns)   --->   "%empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9115 'speclooptripcount' 'empty_355' <Predicate = true> <Delay = 0.00>
ST_2212 : Operation 9116 [1/1] (1.73ns)   --->   "%q_1_57 = add i10 %q_58, 1" [combined_hls/top.cpp:64]   --->   Operation 9116 'add' 'q_1_57' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2212 : Operation 9117 [1/1] (0.00ns)   --->   "br i1 %tmp_26_57, label %177, label %178" [combined_hls/top.cpp:64]   --->   Operation 9117 'br' <Predicate = true> <Delay = 0.00>
ST_2212 : Operation 9118 [1/1] (0.00ns)   --->   "%tmp_34_57 = zext i10 %q_58 to i64" [combined_hls/top.cpp:66]   --->   Operation 9118 'zext' 'tmp_34_57' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2212 : Operation 9119 [1/1] (0.00ns)   --->   "%tmp_34_57_cast = zext i10 %q_58 to i16" [combined_hls/top.cpp:66]   --->   Operation 9119 'zext' 'tmp_34_57_cast' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2212 : Operation 9120 [1/1] (2.07ns)   --->   "%tmp_467 = add i16 %tmp_34_57_cast, -20064" [combined_hls/top.cpp:66]   --->   Operation 9120 'add' 'tmp_467' <Predicate = (!tmp_26_57)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2212 : Operation 9121 [1/1] (0.00ns)   --->   "%tmp_469_cast = zext i16 %tmp_467 to i64" [combined_hls/top.cpp:66]   --->   Operation 9121 'zext' 'tmp_469_cast' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2212 : Operation 9122 [1/1] (0.00ns)   --->   "%input_buf_addr_119 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_469_cast" [combined_hls/top.cpp:66]   --->   Operation 9122 'getelementptr' 'input_buf_addr_119' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2212 : Operation 9123 [1/1] (0.00ns)   --->   "%index_buf_addr_59 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_57" [combined_hls/top.cpp:66]   --->   Operation 9123 'getelementptr' 'index_buf_addr_59' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2212 : Operation 9124 [2/2] (3.25ns)   --->   "%index_buf_load_58 = load float* %index_buf_addr_59, align 4" [combined_hls/top.cpp:66]   --->   Operation 9124 'load' 'index_buf_load_58' <Predicate = (!tmp_26_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2212 : Operation 9125 [2/2] (3.25ns)   --->   "%input_buf_load_59 = load float* %input_buf_addr_119, align 4" [combined_hls/top.cpp:66]   --->   Operation 9125 'load' 'input_buf_load_59' <Predicate = (!tmp_26_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2213 <SV = 1224> <Delay = 3.25>
ST_2213 : Operation 9126 [1/2] (3.25ns)   --->   "%index_buf_load_58 = load float* %index_buf_addr_59, align 4" [combined_hls/top.cpp:66]   --->   Operation 9126 'load' 'index_buf_load_58' <Predicate = (!tmp_26_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2213 : Operation 9127 [1/2] (3.25ns)   --->   "%input_buf_load_59 = load float* %input_buf_addr_119, align 4" [combined_hls/top.cpp:66]   --->   Operation 9127 'load' 'input_buf_load_59' <Predicate = (!tmp_26_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2214 <SV = 1225> <Delay = 7.25>
ST_2214 : Operation 9128 [5/5] (7.25ns)   --->   "%tmp_35_57 = fsub float %index_buf_load_58, %input_buf_load_59" [combined_hls/top.cpp:66]   --->   Operation 9128 'fsub' 'tmp_35_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2215 <SV = 1226> <Delay = 7.25>
ST_2215 : Operation 9129 [4/5] (7.25ns)   --->   "%tmp_35_57 = fsub float %index_buf_load_58, %input_buf_load_59" [combined_hls/top.cpp:66]   --->   Operation 9129 'fsub' 'tmp_35_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2216 <SV = 1227> <Delay = 7.25>
ST_2216 : Operation 9130 [3/5] (7.25ns)   --->   "%tmp_35_57 = fsub float %index_buf_load_58, %input_buf_load_59" [combined_hls/top.cpp:66]   --->   Operation 9130 'fsub' 'tmp_35_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2217 <SV = 1228> <Delay = 7.25>
ST_2217 : Operation 9131 [2/5] (7.25ns)   --->   "%tmp_35_57 = fsub float %index_buf_load_58, %input_buf_load_59" [combined_hls/top.cpp:66]   --->   Operation 9131 'fsub' 'tmp_35_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2218 <SV = 1229> <Delay = 7.25>
ST_2218 : Operation 9132 [1/5] (7.25ns)   --->   "%tmp_35_57 = fsub float %index_buf_load_58, %input_buf_load_59" [combined_hls/top.cpp:66]   --->   Operation 9132 'fsub' 'tmp_35_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2219 <SV = 1230> <Delay = 5.70>
ST_2219 : Operation 9133 [4/4] (5.70ns)   --->   "%tmp_36_57 = fmul float %tmp_35_57, %tmp_35_57" [combined_hls/top.cpp:67]   --->   Operation 9133 'fmul' 'tmp_36_57' <Predicate = (!tmp_26_57)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2220 <SV = 1231> <Delay = 5.70>
ST_2220 : Operation 9134 [3/4] (5.70ns)   --->   "%tmp_36_57 = fmul float %tmp_35_57, %tmp_35_57" [combined_hls/top.cpp:67]   --->   Operation 9134 'fmul' 'tmp_36_57' <Predicate = (!tmp_26_57)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2221 <SV = 1232> <Delay = 5.70>
ST_2221 : Operation 9135 [2/4] (5.70ns)   --->   "%tmp_36_57 = fmul float %tmp_35_57, %tmp_35_57" [combined_hls/top.cpp:67]   --->   Operation 9135 'fmul' 'tmp_36_57' <Predicate = (!tmp_26_57)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2222 <SV = 1233> <Delay = 5.70>
ST_2222 : Operation 9136 [1/4] (5.70ns)   --->   "%tmp_36_57 = fmul float %tmp_35_57, %tmp_35_57" [combined_hls/top.cpp:67]   --->   Operation 9136 'fmul' 'tmp_36_57' <Predicate = (!tmp_26_57)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2223 <SV = 1234> <Delay = 7.25>
ST_2223 : Operation 9137 [5/5] (7.25ns)   --->   "%sum_2_57 = fadd float %sum_58, %tmp_36_57" [combined_hls/top.cpp:67]   --->   Operation 9137 'fadd' 'sum_2_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2224 <SV = 1235> <Delay = 7.25>
ST_2224 : Operation 9138 [4/5] (7.25ns)   --->   "%sum_2_57 = fadd float %sum_58, %tmp_36_57" [combined_hls/top.cpp:67]   --->   Operation 9138 'fadd' 'sum_2_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2225 <SV = 1236> <Delay = 7.25>
ST_2225 : Operation 9139 [3/5] (7.25ns)   --->   "%sum_2_57 = fadd float %sum_58, %tmp_36_57" [combined_hls/top.cpp:67]   --->   Operation 9139 'fadd' 'sum_2_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2226 <SV = 1237> <Delay = 7.25>
ST_2226 : Operation 9140 [2/5] (7.25ns)   --->   "%sum_2_57 = fadd float %sum_58, %tmp_36_57" [combined_hls/top.cpp:67]   --->   Operation 9140 'fadd' 'sum_2_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2227 <SV = 1238> <Delay = 7.25>
ST_2227 : Operation 9141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9141 'specloopname' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2227 : Operation 9142 [1/1] (0.00ns)   --->   "%tmp_221 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9142 'specregionbegin' 'tmp_221' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2227 : Operation 9143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9143 'specpipeline' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2227 : Operation 9144 [1/5] (7.25ns)   --->   "%sum_2_57 = fadd float %sum_58, %tmp_36_57" [combined_hls/top.cpp:67]   --->   Operation 9144 'fadd' 'sum_2_57' <Predicate = (!tmp_26_57)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2227 : Operation 9145 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_221)" [combined_hls/top.cpp:68]   --->   Operation 9145 'specregionend' 'empty_356' <Predicate = (!tmp_26_57)> <Delay = 0.00>
ST_2227 : Operation 9146 [1/1] (0.00ns)   --->   "br label %.preheader23.58" [combined_hls/top.cpp:64]   --->   Operation 9146 'br' <Predicate = (!tmp_26_57)> <Delay = 0.00>

State 2228 <SV = 1224> <Delay = 5.54>
ST_2228 : Operation 9147 [1/1] (5.54ns)   --->   "%tmp_29_57 = fpext float %sum_58 to double" [combined_hls/top.cpp:69]   --->   Operation 9147 'fpext' 'tmp_29_57' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2229 <SV = 1225> <Delay = 7.78>
ST_2229 : Operation 9148 [6/6] (7.78ns)   --->   "%tmp_30_57 = fmul double %tmp_29_57, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9148 'dmul' 'tmp_30_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2230 <SV = 1226> <Delay = 7.78>
ST_2230 : Operation 9149 [5/6] (7.78ns)   --->   "%tmp_30_57 = fmul double %tmp_29_57, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9149 'dmul' 'tmp_30_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2231 <SV = 1227> <Delay = 7.78>
ST_2231 : Operation 9150 [4/6] (7.78ns)   --->   "%tmp_30_57 = fmul double %tmp_29_57, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9150 'dmul' 'tmp_30_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2232 <SV = 1228> <Delay = 7.78>
ST_2232 : Operation 9151 [3/6] (7.78ns)   --->   "%tmp_30_57 = fmul double %tmp_29_57, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9151 'dmul' 'tmp_30_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2233 <SV = 1229> <Delay = 7.78>
ST_2233 : Operation 9152 [2/6] (7.78ns)   --->   "%tmp_30_57 = fmul double %tmp_29_57, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9152 'dmul' 'tmp_30_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2234 <SV = 1230> <Delay = 7.78>
ST_2234 : Operation 9153 [1/6] (7.78ns)   --->   "%tmp_30_57 = fmul double %tmp_29_57, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9153 'dmul' 'tmp_30_57' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2235 <SV = 1231> <Delay = 6.50>
ST_2235 : Operation 9154 [1/1] (6.50ns)   --->   "%tmp_31_57 = fptrunc double %tmp_30_57 to float" [combined_hls/top.cpp:69]   --->   Operation 9154 'fptrunc' 'tmp_31_57' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2236 <SV = 1232> <Delay = 7.68>
ST_2236 : Operation 9155 [9/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9155 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2237 <SV = 1233> <Delay = 7.68>
ST_2237 : Operation 9156 [8/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9156 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2238 <SV = 1234> <Delay = 7.68>
ST_2238 : Operation 9157 [7/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9157 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2239 <SV = 1235> <Delay = 7.68>
ST_2239 : Operation 9158 [6/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9158 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2240 <SV = 1236> <Delay = 7.68>
ST_2240 : Operation 9159 [5/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9159 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2241 <SV = 1237> <Delay = 7.68>
ST_2241 : Operation 9160 [4/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9160 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2242 <SV = 1238> <Delay = 7.68>
ST_2242 : Operation 9161 [3/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9161 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2243 <SV = 1239> <Delay = 7.68>
ST_2243 : Operation 9162 [2/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9162 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2244 <SV = 1240> <Delay = 7.68>
ST_2244 : Operation 9163 [1/9] (7.68ns)   --->   "%tmp_32_57 = call float @llvm.exp.f32(float %tmp_31_57)" [combined_hls/top.cpp:69]   --->   Operation 9163 'fexp' 'tmp_32_57' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2245 <SV = 1241> <Delay = 5.91>
ST_2245 : Operation 9164 [1/1] (0.00ns)   --->   "%l_idx_load939 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9164 'load' 'l_idx_load939' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 9165 [1/1] (0.00ns)   --->   "%tmp_33_57 = sext i32 %l_idx_2_56 to i64" [combined_hls/top.cpp:69]   --->   Operation 9165 'sext' 'tmp_33_57' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 9166 [1/1] (0.00ns)   --->   "%result_buf_addr_62 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_57" [combined_hls/top.cpp:69]   --->   Operation 9166 'getelementptr' 'result_buf_addr_62' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 9167 [1/1] (3.25ns)   --->   "store float %tmp_32_57, float* %result_buf_addr_62, align 4" [combined_hls/top.cpp:69]   --->   Operation 9167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2245 : Operation 9168 [1/1] (2.55ns)   --->   "%l_idx_2_57 = add nsw i32 %l_idx_load939, 59" [combined_hls/top.cpp:70]   --->   Operation 9168 'add' 'l_idx_2_57' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2245 : Operation 9169 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_217)" [combined_hls/top.cpp:72]   --->   Operation 9169 'specregionend' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 9170 [1/1] (0.00ns)   --->   "%tmp_220 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9170 'specregionbegin' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 9171 [1/1] (0.97ns)   --->   "%or_cond61 = or i1 %tmp_16_53, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9171 'or' 'or_cond61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2245 : Operation 9172 [1/1] (0.00ns)   --->   "br i1 %or_cond61, label %._crit_edge.59.preheader, label %..preheader24.backedge_crit_edge858" [combined_hls/top.cpp:54]   --->   Operation 9172 'br' <Predicate = true> <Delay = 0.00>
ST_2245 : Operation 9173 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_57, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9173 'store' <Predicate = (!or_cond61)> <Delay = 3.36>
ST_2245 : Operation 9174 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9174 'br' <Predicate = (!or_cond61)> <Delay = 0.00>
ST_2245 : Operation 9175 [1/1] (1.76ns)   --->   "br label %._crit_edge.59" [combined_hls/top.cpp:57]   --->   Operation 9175 'br' <Predicate = (or_cond61)> <Delay = 1.76>

State 2246 <SV = 1242> <Delay = 2.74>
ST_2246 : Operation 9176 [1/1] (0.00ns)   --->   "%j1_58 = phi i10 [ %j_4_58, %182 ], [ 0, %._crit_edge.59.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9176 'phi' 'j1_58' <Predicate = true> <Delay = 0.00>
ST_2246 : Operation 9177 [1/1] (1.77ns)   --->   "%exitcond5_58 = icmp eq i10 %j1_58, -240" [combined_hls/top.cpp:57]   --->   Operation 9177 'icmp' 'exitcond5_58' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2246 : Operation 9178 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9178 'speclooptripcount' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_2246 : Operation 9179 [1/1] (1.73ns)   --->   "%j_4_58 = add i10 %j1_58, 1" [combined_hls/top.cpp:57]   --->   Operation 9179 'add' 'j_4_58' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2246 : Operation 9180 [1/1] (0.00ns)   --->   "br i1 %exitcond5_58, label %.preheader23.59.preheader, label %182" [combined_hls/top.cpp:57]   --->   Operation 9180 'br' <Predicate = true> <Delay = 0.00>
ST_2246 : Operation 9181 [2/2] (0.00ns)   --->   "%empty_364 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9181 'read' 'empty_364' <Predicate = (!exitcond5_58)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2246 : Operation 9182 [1/1] (0.00ns)   --->   "%tmp_21_58_cast = zext i10 %j1_58 to i16" [combined_hls/top.cpp:60]   --->   Operation 9182 'zext' 'tmp_21_58_cast' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2246 : Operation 9183 [1/1] (2.07ns)   --->   "%tmp_468 = add i16 %tmp_21_58_cast, -19280" [combined_hls/top.cpp:60]   --->   Operation 9183 'add' 'tmp_468' <Predicate = (!exitcond5_58)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2247 <SV = 1243> <Delay = 3.25>
ST_2247 : Operation 9184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9184 'specloopname' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9185 [1/1] (0.00ns)   --->   "%tmp_222 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9185 'specregionbegin' 'tmp_222' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9186 'specpipeline' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9187 [1/2] (0.00ns)   --->   "%empty_364 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9187 'read' 'empty_364' <Predicate = (!exitcond5_58)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2247 : Operation 9188 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_159 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_364, 0"   --->   Operation 9188 'extractvalue' 'in_stream_data_V_val_159' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9189 [1/1] (0.00ns)   --->   "%bitcast_58 = bitcast i32 %in_stream_data_V_val_159 to float"   --->   Operation 9189 'bitcast' 'bitcast_58' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9190 [1/1] (0.00ns)   --->   "%tmp_470_cast = zext i16 %tmp_468 to i64" [combined_hls/top.cpp:60]   --->   Operation 9190 'zext' 'tmp_470_cast' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9191 [1/1] (0.00ns)   --->   "%input_buf_addr_120 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_470_cast" [combined_hls/top.cpp:60]   --->   Operation 9191 'getelementptr' 'input_buf_addr_120' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9192 [1/1] (3.25ns)   --->   "store float %bitcast_58, float* %input_buf_addr_120, align 4" [combined_hls/top.cpp:60]   --->   Operation 9192 'store' <Predicate = (!exitcond5_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2247 : Operation 9193 [1/1] (0.00ns)   --->   "%empty_365 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_222)" [combined_hls/top.cpp:61]   --->   Operation 9193 'specregionend' 'empty_365' <Predicate = (!exitcond5_58)> <Delay = 0.00>
ST_2247 : Operation 9194 [1/1] (0.00ns)   --->   "br label %._crit_edge.59" [combined_hls/top.cpp:57]   --->   Operation 9194 'br' <Predicate = (!exitcond5_58)> <Delay = 0.00>

State 2248 <SV = 1243> <Delay = 1.76>
ST_2248 : Operation 9195 [1/1] (1.76ns)   --->   "br label %.preheader23.59" [combined_hls/top.cpp:64]   --->   Operation 9195 'br' <Predicate = true> <Delay = 1.76>

State 2249 <SV = 1244> <Delay = 5.33>
ST_2249 : Operation 9196 [1/1] (0.00ns)   --->   "%q_59 = phi i10 [ %q_1_58, %181 ], [ 0, %.preheader23.59.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9196 'phi' 'q_59' <Predicate = true> <Delay = 0.00>
ST_2249 : Operation 9197 [1/1] (0.00ns)   --->   "%sum_59 = phi float [ %sum_2_58, %181 ], [ 0.000000e+00, %.preheader23.59.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9197 'phi' 'sum_59' <Predicate = true> <Delay = 0.00>
ST_2249 : Operation 9198 [1/1] (1.77ns)   --->   "%tmp_26_58 = icmp eq i10 %q_59, -240" [combined_hls/top.cpp:64]   --->   Operation 9198 'icmp' 'tmp_26_58' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2249 : Operation 9199 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9199 'speclooptripcount' 'empty_361' <Predicate = true> <Delay = 0.00>
ST_2249 : Operation 9200 [1/1] (1.73ns)   --->   "%q_1_58 = add i10 %q_59, 1" [combined_hls/top.cpp:64]   --->   Operation 9200 'add' 'q_1_58' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2249 : Operation 9201 [1/1] (0.00ns)   --->   "br i1 %tmp_26_58, label %180, label %181" [combined_hls/top.cpp:64]   --->   Operation 9201 'br' <Predicate = true> <Delay = 0.00>
ST_2249 : Operation 9202 [1/1] (0.00ns)   --->   "%tmp_34_58 = zext i10 %q_59 to i64" [combined_hls/top.cpp:66]   --->   Operation 9202 'zext' 'tmp_34_58' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2249 : Operation 9203 [1/1] (0.00ns)   --->   "%tmp_34_58_cast = zext i10 %q_59 to i16" [combined_hls/top.cpp:66]   --->   Operation 9203 'zext' 'tmp_34_58_cast' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2249 : Operation 9204 [1/1] (2.07ns)   --->   "%tmp_469 = add i16 %tmp_34_58_cast, -19280" [combined_hls/top.cpp:66]   --->   Operation 9204 'add' 'tmp_469' <Predicate = (!tmp_26_58)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2249 : Operation 9205 [1/1] (0.00ns)   --->   "%tmp_471_cast = zext i16 %tmp_469 to i64" [combined_hls/top.cpp:66]   --->   Operation 9205 'zext' 'tmp_471_cast' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2249 : Operation 9206 [1/1] (0.00ns)   --->   "%input_buf_addr_121 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_471_cast" [combined_hls/top.cpp:66]   --->   Operation 9206 'getelementptr' 'input_buf_addr_121' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2249 : Operation 9207 [1/1] (0.00ns)   --->   "%index_buf_addr_60 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_58" [combined_hls/top.cpp:66]   --->   Operation 9207 'getelementptr' 'index_buf_addr_60' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2249 : Operation 9208 [2/2] (3.25ns)   --->   "%index_buf_load_59 = load float* %index_buf_addr_60, align 4" [combined_hls/top.cpp:66]   --->   Operation 9208 'load' 'index_buf_load_59' <Predicate = (!tmp_26_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2249 : Operation 9209 [2/2] (3.25ns)   --->   "%input_buf_load_60 = load float* %input_buf_addr_121, align 4" [combined_hls/top.cpp:66]   --->   Operation 9209 'load' 'input_buf_load_60' <Predicate = (!tmp_26_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2250 <SV = 1245> <Delay = 3.25>
ST_2250 : Operation 9210 [1/2] (3.25ns)   --->   "%index_buf_load_59 = load float* %index_buf_addr_60, align 4" [combined_hls/top.cpp:66]   --->   Operation 9210 'load' 'index_buf_load_59' <Predicate = (!tmp_26_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2250 : Operation 9211 [1/2] (3.25ns)   --->   "%input_buf_load_60 = load float* %input_buf_addr_121, align 4" [combined_hls/top.cpp:66]   --->   Operation 9211 'load' 'input_buf_load_60' <Predicate = (!tmp_26_58)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2251 <SV = 1246> <Delay = 7.25>
ST_2251 : Operation 9212 [5/5] (7.25ns)   --->   "%tmp_35_58 = fsub float %index_buf_load_59, %input_buf_load_60" [combined_hls/top.cpp:66]   --->   Operation 9212 'fsub' 'tmp_35_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2252 <SV = 1247> <Delay = 7.25>
ST_2252 : Operation 9213 [4/5] (7.25ns)   --->   "%tmp_35_58 = fsub float %index_buf_load_59, %input_buf_load_60" [combined_hls/top.cpp:66]   --->   Operation 9213 'fsub' 'tmp_35_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2253 <SV = 1248> <Delay = 7.25>
ST_2253 : Operation 9214 [3/5] (7.25ns)   --->   "%tmp_35_58 = fsub float %index_buf_load_59, %input_buf_load_60" [combined_hls/top.cpp:66]   --->   Operation 9214 'fsub' 'tmp_35_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2254 <SV = 1249> <Delay = 7.25>
ST_2254 : Operation 9215 [2/5] (7.25ns)   --->   "%tmp_35_58 = fsub float %index_buf_load_59, %input_buf_load_60" [combined_hls/top.cpp:66]   --->   Operation 9215 'fsub' 'tmp_35_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2255 <SV = 1250> <Delay = 7.25>
ST_2255 : Operation 9216 [1/5] (7.25ns)   --->   "%tmp_35_58 = fsub float %index_buf_load_59, %input_buf_load_60" [combined_hls/top.cpp:66]   --->   Operation 9216 'fsub' 'tmp_35_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2256 <SV = 1251> <Delay = 5.70>
ST_2256 : Operation 9217 [4/4] (5.70ns)   --->   "%tmp_36_58 = fmul float %tmp_35_58, %tmp_35_58" [combined_hls/top.cpp:67]   --->   Operation 9217 'fmul' 'tmp_36_58' <Predicate = (!tmp_26_58)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2257 <SV = 1252> <Delay = 5.70>
ST_2257 : Operation 9218 [3/4] (5.70ns)   --->   "%tmp_36_58 = fmul float %tmp_35_58, %tmp_35_58" [combined_hls/top.cpp:67]   --->   Operation 9218 'fmul' 'tmp_36_58' <Predicate = (!tmp_26_58)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2258 <SV = 1253> <Delay = 5.70>
ST_2258 : Operation 9219 [2/4] (5.70ns)   --->   "%tmp_36_58 = fmul float %tmp_35_58, %tmp_35_58" [combined_hls/top.cpp:67]   --->   Operation 9219 'fmul' 'tmp_36_58' <Predicate = (!tmp_26_58)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2259 <SV = 1254> <Delay = 5.70>
ST_2259 : Operation 9220 [1/4] (5.70ns)   --->   "%tmp_36_58 = fmul float %tmp_35_58, %tmp_35_58" [combined_hls/top.cpp:67]   --->   Operation 9220 'fmul' 'tmp_36_58' <Predicate = (!tmp_26_58)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2260 <SV = 1255> <Delay = 7.25>
ST_2260 : Operation 9221 [5/5] (7.25ns)   --->   "%sum_2_58 = fadd float %sum_59, %tmp_36_58" [combined_hls/top.cpp:67]   --->   Operation 9221 'fadd' 'sum_2_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2261 <SV = 1256> <Delay = 7.25>
ST_2261 : Operation 9222 [4/5] (7.25ns)   --->   "%sum_2_58 = fadd float %sum_59, %tmp_36_58" [combined_hls/top.cpp:67]   --->   Operation 9222 'fadd' 'sum_2_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2262 <SV = 1257> <Delay = 7.25>
ST_2262 : Operation 9223 [3/5] (7.25ns)   --->   "%sum_2_58 = fadd float %sum_59, %tmp_36_58" [combined_hls/top.cpp:67]   --->   Operation 9223 'fadd' 'sum_2_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2263 <SV = 1258> <Delay = 7.25>
ST_2263 : Operation 9224 [2/5] (7.25ns)   --->   "%sum_2_58 = fadd float %sum_59, %tmp_36_58" [combined_hls/top.cpp:67]   --->   Operation 9224 'fadd' 'sum_2_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2264 <SV = 1259> <Delay = 7.25>
ST_2264 : Operation 9225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9225 'specloopname' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2264 : Operation 9226 [1/1] (0.00ns)   --->   "%tmp_224 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9226 'specregionbegin' 'tmp_224' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2264 : Operation 9227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9227 'specpipeline' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2264 : Operation 9228 [1/5] (7.25ns)   --->   "%sum_2_58 = fadd float %sum_59, %tmp_36_58" [combined_hls/top.cpp:67]   --->   Operation 9228 'fadd' 'sum_2_58' <Predicate = (!tmp_26_58)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2264 : Operation 9229 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_224)" [combined_hls/top.cpp:68]   --->   Operation 9229 'specregionend' 'empty_362' <Predicate = (!tmp_26_58)> <Delay = 0.00>
ST_2264 : Operation 9230 [1/1] (0.00ns)   --->   "br label %.preheader23.59" [combined_hls/top.cpp:64]   --->   Operation 9230 'br' <Predicate = (!tmp_26_58)> <Delay = 0.00>

State 2265 <SV = 1245> <Delay = 5.54>
ST_2265 : Operation 9231 [1/1] (5.54ns)   --->   "%tmp_29_58 = fpext float %sum_59 to double" [combined_hls/top.cpp:69]   --->   Operation 9231 'fpext' 'tmp_29_58' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2265 : Operation 9232 [1/1] (0.00ns)   --->   "%tmp_223 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9232 'specregionbegin' 'tmp_223' <Predicate = true> <Delay = 0.00>

State 2266 <SV = 1246> <Delay = 7.78>
ST_2266 : Operation 9233 [6/6] (7.78ns)   --->   "%tmp_30_58 = fmul double %tmp_29_58, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9233 'dmul' 'tmp_30_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2267 <SV = 1247> <Delay = 7.78>
ST_2267 : Operation 9234 [5/6] (7.78ns)   --->   "%tmp_30_58 = fmul double %tmp_29_58, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9234 'dmul' 'tmp_30_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2268 <SV = 1248> <Delay = 7.78>
ST_2268 : Operation 9235 [4/6] (7.78ns)   --->   "%tmp_30_58 = fmul double %tmp_29_58, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9235 'dmul' 'tmp_30_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2269 <SV = 1249> <Delay = 7.78>
ST_2269 : Operation 9236 [3/6] (7.78ns)   --->   "%tmp_30_58 = fmul double %tmp_29_58, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9236 'dmul' 'tmp_30_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2270 <SV = 1250> <Delay = 7.78>
ST_2270 : Operation 9237 [2/6] (7.78ns)   --->   "%tmp_30_58 = fmul double %tmp_29_58, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9237 'dmul' 'tmp_30_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2271 <SV = 1251> <Delay = 7.78>
ST_2271 : Operation 9238 [1/6] (7.78ns)   --->   "%tmp_30_58 = fmul double %tmp_29_58, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9238 'dmul' 'tmp_30_58' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2272 <SV = 1252> <Delay = 6.50>
ST_2272 : Operation 9239 [1/1] (6.50ns)   --->   "%tmp_31_58 = fptrunc double %tmp_30_58 to float" [combined_hls/top.cpp:69]   --->   Operation 9239 'fptrunc' 'tmp_31_58' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2273 <SV = 1253> <Delay = 7.68>
ST_2273 : Operation 9240 [9/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9240 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2274 <SV = 1254> <Delay = 7.68>
ST_2274 : Operation 9241 [8/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9241 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2275 <SV = 1255> <Delay = 7.68>
ST_2275 : Operation 9242 [7/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9242 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2276 <SV = 1256> <Delay = 7.68>
ST_2276 : Operation 9243 [6/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9243 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2277 <SV = 1257> <Delay = 7.68>
ST_2277 : Operation 9244 [5/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9244 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2278 <SV = 1258> <Delay = 7.68>
ST_2278 : Operation 9245 [4/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9245 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2279 <SV = 1259> <Delay = 7.68>
ST_2279 : Operation 9246 [3/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9246 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2280 <SV = 1260> <Delay = 7.68>
ST_2280 : Operation 9247 [2/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9247 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2281 <SV = 1261> <Delay = 7.68>
ST_2281 : Operation 9248 [1/9] (7.68ns)   --->   "%tmp_32_58 = call float @llvm.exp.f32(float %tmp_31_58)" [combined_hls/top.cpp:69]   --->   Operation 9248 'fexp' 'tmp_32_58' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2282 <SV = 1262> <Delay = 5.91>
ST_2282 : Operation 9249 [1/1] (0.00ns)   --->   "%l_idx_load938 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9249 'load' 'l_idx_load938' <Predicate = true> <Delay = 0.00>
ST_2282 : Operation 9250 [1/1] (0.00ns)   --->   "%tmp_33_58 = sext i32 %l_idx_2_57 to i64" [combined_hls/top.cpp:69]   --->   Operation 9250 'sext' 'tmp_33_58' <Predicate = true> <Delay = 0.00>
ST_2282 : Operation 9251 [1/1] (0.00ns)   --->   "%result_buf_addr_63 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_58" [combined_hls/top.cpp:69]   --->   Operation 9251 'getelementptr' 'result_buf_addr_63' <Predicate = true> <Delay = 0.00>
ST_2282 : Operation 9252 [1/1] (3.25ns)   --->   "store float %tmp_32_58, float* %result_buf_addr_63, align 4" [combined_hls/top.cpp:69]   --->   Operation 9252 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2282 : Operation 9253 [1/1] (2.55ns)   --->   "%l_idx_2_58 = add nsw i32 %l_idx_load938, 60" [combined_hls/top.cpp:70]   --->   Operation 9253 'add' 'l_idx_2_58' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2282 : Operation 9254 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_220)" [combined_hls/top.cpp:72]   --->   Operation 9254 'specregionend' 'empty_360' <Predicate = true> <Delay = 0.00>
ST_2282 : Operation 9255 [1/1] (0.97ns)   --->   "%or_cond62 = or i1 %tmp_16_54, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9255 'or' 'or_cond62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2282 : Operation 9256 [1/1] (0.00ns)   --->   "br i1 %or_cond62, label %._crit_edge.60.preheader, label %..preheader24.backedge_crit_edge859" [combined_hls/top.cpp:54]   --->   Operation 9256 'br' <Predicate = true> <Delay = 0.00>
ST_2282 : Operation 9257 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_58, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9257 'store' <Predicate = (!or_cond62)> <Delay = 3.36>
ST_2282 : Operation 9258 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9258 'br' <Predicate = (!or_cond62)> <Delay = 0.00>
ST_2282 : Operation 9259 [1/1] (1.76ns)   --->   "br label %._crit_edge.60" [combined_hls/top.cpp:57]   --->   Operation 9259 'br' <Predicate = (or_cond62)> <Delay = 1.76>

State 2283 <SV = 1263> <Delay = 2.74>
ST_2283 : Operation 9260 [1/1] (0.00ns)   --->   "%j1_59 = phi i10 [ %j_4_59, %185 ], [ 0, %._crit_edge.60.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9260 'phi' 'j1_59' <Predicate = true> <Delay = 0.00>
ST_2283 : Operation 9261 [1/1] (1.77ns)   --->   "%exitcond5_59 = icmp eq i10 %j1_59, -240" [combined_hls/top.cpp:57]   --->   Operation 9261 'icmp' 'exitcond5_59' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2283 : Operation 9262 [1/1] (0.00ns)   --->   "%empty_369 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9262 'speclooptripcount' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_2283 : Operation 9263 [1/1] (1.73ns)   --->   "%j_4_59 = add i10 %j1_59, 1" [combined_hls/top.cpp:57]   --->   Operation 9263 'add' 'j_4_59' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2283 : Operation 9264 [1/1] (0.00ns)   --->   "br i1 %exitcond5_59, label %.preheader23.60.preheader, label %185" [combined_hls/top.cpp:57]   --->   Operation 9264 'br' <Predicate = true> <Delay = 0.00>
ST_2283 : Operation 9265 [2/2] (0.00ns)   --->   "%empty_370 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9265 'read' 'empty_370' <Predicate = (!exitcond5_59)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2283 : Operation 9266 [1/1] (0.00ns)   --->   "%tmp_21_59_cast = zext i10 %j1_59 to i16" [combined_hls/top.cpp:60]   --->   Operation 9266 'zext' 'tmp_21_59_cast' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2283 : Operation 9267 [1/1] (2.07ns)   --->   "%tmp_470 = add i16 %tmp_21_59_cast, -18496" [combined_hls/top.cpp:60]   --->   Operation 9267 'add' 'tmp_470' <Predicate = (!exitcond5_59)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2284 <SV = 1264> <Delay = 3.25>
ST_2284 : Operation 9268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9268 'specloopname' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9269 [1/1] (0.00ns)   --->   "%tmp_225 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9269 'specregionbegin' 'tmp_225' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9270 'specpipeline' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9271 [1/2] (0.00ns)   --->   "%empty_370 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9271 'read' 'empty_370' <Predicate = (!exitcond5_59)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2284 : Operation 9272 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_160 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_370, 0"   --->   Operation 9272 'extractvalue' 'in_stream_data_V_val_160' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9273 [1/1] (0.00ns)   --->   "%bitcast_59 = bitcast i32 %in_stream_data_V_val_160 to float"   --->   Operation 9273 'bitcast' 'bitcast_59' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9274 [1/1] (0.00ns)   --->   "%tmp_472_cast = zext i16 %tmp_470 to i64" [combined_hls/top.cpp:60]   --->   Operation 9274 'zext' 'tmp_472_cast' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9275 [1/1] (0.00ns)   --->   "%input_buf_addr_122 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_472_cast" [combined_hls/top.cpp:60]   --->   Operation 9275 'getelementptr' 'input_buf_addr_122' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9276 [1/1] (3.25ns)   --->   "store float %bitcast_59, float* %input_buf_addr_122, align 4" [combined_hls/top.cpp:60]   --->   Operation 9276 'store' <Predicate = (!exitcond5_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2284 : Operation 9277 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_225)" [combined_hls/top.cpp:61]   --->   Operation 9277 'specregionend' 'empty_371' <Predicate = (!exitcond5_59)> <Delay = 0.00>
ST_2284 : Operation 9278 [1/1] (0.00ns)   --->   "br label %._crit_edge.60" [combined_hls/top.cpp:57]   --->   Operation 9278 'br' <Predicate = (!exitcond5_59)> <Delay = 0.00>

State 2285 <SV = 1264> <Delay = 1.76>
ST_2285 : Operation 9279 [1/1] (1.76ns)   --->   "br label %.preheader23.60" [combined_hls/top.cpp:64]   --->   Operation 9279 'br' <Predicate = true> <Delay = 1.76>

State 2286 <SV = 1265> <Delay = 5.33>
ST_2286 : Operation 9280 [1/1] (0.00ns)   --->   "%q_60 = phi i10 [ %q_1_59, %184 ], [ 0, %.preheader23.60.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9280 'phi' 'q_60' <Predicate = true> <Delay = 0.00>
ST_2286 : Operation 9281 [1/1] (0.00ns)   --->   "%sum_60 = phi float [ %sum_2_59, %184 ], [ 0.000000e+00, %.preheader23.60.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9281 'phi' 'sum_60' <Predicate = true> <Delay = 0.00>
ST_2286 : Operation 9282 [1/1] (1.77ns)   --->   "%tmp_26_59 = icmp eq i10 %q_60, -240" [combined_hls/top.cpp:64]   --->   Operation 9282 'icmp' 'tmp_26_59' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2286 : Operation 9283 [1/1] (0.00ns)   --->   "%empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9283 'speclooptripcount' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_2286 : Operation 9284 [1/1] (1.73ns)   --->   "%q_1_59 = add i10 %q_60, 1" [combined_hls/top.cpp:64]   --->   Operation 9284 'add' 'q_1_59' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2286 : Operation 9285 [1/1] (0.00ns)   --->   "br i1 %tmp_26_59, label %183, label %184" [combined_hls/top.cpp:64]   --->   Operation 9285 'br' <Predicate = true> <Delay = 0.00>
ST_2286 : Operation 9286 [1/1] (0.00ns)   --->   "%tmp_34_59 = zext i10 %q_60 to i64" [combined_hls/top.cpp:66]   --->   Operation 9286 'zext' 'tmp_34_59' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2286 : Operation 9287 [1/1] (0.00ns)   --->   "%tmp_34_59_cast = zext i10 %q_60 to i16" [combined_hls/top.cpp:66]   --->   Operation 9287 'zext' 'tmp_34_59_cast' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2286 : Operation 9288 [1/1] (2.07ns)   --->   "%tmp_471 = add i16 %tmp_34_59_cast, -18496" [combined_hls/top.cpp:66]   --->   Operation 9288 'add' 'tmp_471' <Predicate = (!tmp_26_59)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2286 : Operation 9289 [1/1] (0.00ns)   --->   "%tmp_473_cast = zext i16 %tmp_471 to i64" [combined_hls/top.cpp:66]   --->   Operation 9289 'zext' 'tmp_473_cast' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2286 : Operation 9290 [1/1] (0.00ns)   --->   "%input_buf_addr_123 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_473_cast" [combined_hls/top.cpp:66]   --->   Operation 9290 'getelementptr' 'input_buf_addr_123' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2286 : Operation 9291 [1/1] (0.00ns)   --->   "%index_buf_addr_61 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_59" [combined_hls/top.cpp:66]   --->   Operation 9291 'getelementptr' 'index_buf_addr_61' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2286 : Operation 9292 [2/2] (3.25ns)   --->   "%index_buf_load_60 = load float* %index_buf_addr_61, align 4" [combined_hls/top.cpp:66]   --->   Operation 9292 'load' 'index_buf_load_60' <Predicate = (!tmp_26_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2286 : Operation 9293 [2/2] (3.25ns)   --->   "%input_buf_load_61 = load float* %input_buf_addr_123, align 4" [combined_hls/top.cpp:66]   --->   Operation 9293 'load' 'input_buf_load_61' <Predicate = (!tmp_26_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2287 <SV = 1266> <Delay = 3.25>
ST_2287 : Operation 9294 [1/2] (3.25ns)   --->   "%index_buf_load_60 = load float* %index_buf_addr_61, align 4" [combined_hls/top.cpp:66]   --->   Operation 9294 'load' 'index_buf_load_60' <Predicate = (!tmp_26_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2287 : Operation 9295 [1/2] (3.25ns)   --->   "%input_buf_load_61 = load float* %input_buf_addr_123, align 4" [combined_hls/top.cpp:66]   --->   Operation 9295 'load' 'input_buf_load_61' <Predicate = (!tmp_26_59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2288 <SV = 1267> <Delay = 7.25>
ST_2288 : Operation 9296 [5/5] (7.25ns)   --->   "%tmp_35_59 = fsub float %index_buf_load_60, %input_buf_load_61" [combined_hls/top.cpp:66]   --->   Operation 9296 'fsub' 'tmp_35_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2289 <SV = 1268> <Delay = 7.25>
ST_2289 : Operation 9297 [4/5] (7.25ns)   --->   "%tmp_35_59 = fsub float %index_buf_load_60, %input_buf_load_61" [combined_hls/top.cpp:66]   --->   Operation 9297 'fsub' 'tmp_35_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2290 <SV = 1269> <Delay = 7.25>
ST_2290 : Operation 9298 [3/5] (7.25ns)   --->   "%tmp_35_59 = fsub float %index_buf_load_60, %input_buf_load_61" [combined_hls/top.cpp:66]   --->   Operation 9298 'fsub' 'tmp_35_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2291 <SV = 1270> <Delay = 7.25>
ST_2291 : Operation 9299 [2/5] (7.25ns)   --->   "%tmp_35_59 = fsub float %index_buf_load_60, %input_buf_load_61" [combined_hls/top.cpp:66]   --->   Operation 9299 'fsub' 'tmp_35_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2292 <SV = 1271> <Delay = 7.25>
ST_2292 : Operation 9300 [1/5] (7.25ns)   --->   "%tmp_35_59 = fsub float %index_buf_load_60, %input_buf_load_61" [combined_hls/top.cpp:66]   --->   Operation 9300 'fsub' 'tmp_35_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2293 <SV = 1272> <Delay = 5.70>
ST_2293 : Operation 9301 [4/4] (5.70ns)   --->   "%tmp_36_59 = fmul float %tmp_35_59, %tmp_35_59" [combined_hls/top.cpp:67]   --->   Operation 9301 'fmul' 'tmp_36_59' <Predicate = (!tmp_26_59)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2294 <SV = 1273> <Delay = 5.70>
ST_2294 : Operation 9302 [3/4] (5.70ns)   --->   "%tmp_36_59 = fmul float %tmp_35_59, %tmp_35_59" [combined_hls/top.cpp:67]   --->   Operation 9302 'fmul' 'tmp_36_59' <Predicate = (!tmp_26_59)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2295 <SV = 1274> <Delay = 5.70>
ST_2295 : Operation 9303 [2/4] (5.70ns)   --->   "%tmp_36_59 = fmul float %tmp_35_59, %tmp_35_59" [combined_hls/top.cpp:67]   --->   Operation 9303 'fmul' 'tmp_36_59' <Predicate = (!tmp_26_59)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2296 <SV = 1275> <Delay = 5.70>
ST_2296 : Operation 9304 [1/4] (5.70ns)   --->   "%tmp_36_59 = fmul float %tmp_35_59, %tmp_35_59" [combined_hls/top.cpp:67]   --->   Operation 9304 'fmul' 'tmp_36_59' <Predicate = (!tmp_26_59)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2297 <SV = 1276> <Delay = 7.25>
ST_2297 : Operation 9305 [5/5] (7.25ns)   --->   "%sum_2_59 = fadd float %sum_60, %tmp_36_59" [combined_hls/top.cpp:67]   --->   Operation 9305 'fadd' 'sum_2_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2298 <SV = 1277> <Delay = 7.25>
ST_2298 : Operation 9306 [4/5] (7.25ns)   --->   "%sum_2_59 = fadd float %sum_60, %tmp_36_59" [combined_hls/top.cpp:67]   --->   Operation 9306 'fadd' 'sum_2_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2299 <SV = 1278> <Delay = 7.25>
ST_2299 : Operation 9307 [3/5] (7.25ns)   --->   "%sum_2_59 = fadd float %sum_60, %tmp_36_59" [combined_hls/top.cpp:67]   --->   Operation 9307 'fadd' 'sum_2_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2300 <SV = 1279> <Delay = 7.25>
ST_2300 : Operation 9308 [2/5] (7.25ns)   --->   "%sum_2_59 = fadd float %sum_60, %tmp_36_59" [combined_hls/top.cpp:67]   --->   Operation 9308 'fadd' 'sum_2_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2301 <SV = 1280> <Delay = 7.25>
ST_2301 : Operation 9309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9309 'specloopname' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2301 : Operation 9310 [1/1] (0.00ns)   --->   "%tmp_227 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9310 'specregionbegin' 'tmp_227' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2301 : Operation 9311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9311 'specpipeline' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2301 : Operation 9312 [1/5] (7.25ns)   --->   "%sum_2_59 = fadd float %sum_60, %tmp_36_59" [combined_hls/top.cpp:67]   --->   Operation 9312 'fadd' 'sum_2_59' <Predicate = (!tmp_26_59)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2301 : Operation 9313 [1/1] (0.00ns)   --->   "%empty_368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_227)" [combined_hls/top.cpp:68]   --->   Operation 9313 'specregionend' 'empty_368' <Predicate = (!tmp_26_59)> <Delay = 0.00>
ST_2301 : Operation 9314 [1/1] (0.00ns)   --->   "br label %.preheader23.60" [combined_hls/top.cpp:64]   --->   Operation 9314 'br' <Predicate = (!tmp_26_59)> <Delay = 0.00>

State 2302 <SV = 1266> <Delay = 5.54>
ST_2302 : Operation 9315 [1/1] (5.54ns)   --->   "%tmp_29_59 = fpext float %sum_60 to double" [combined_hls/top.cpp:69]   --->   Operation 9315 'fpext' 'tmp_29_59' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2302 : Operation 9316 [1/1] (0.00ns)   --->   "%tmp_226 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9316 'specregionbegin' 'tmp_226' <Predicate = true> <Delay = 0.00>

State 2303 <SV = 1267> <Delay = 7.78>
ST_2303 : Operation 9317 [6/6] (7.78ns)   --->   "%tmp_30_59 = fmul double %tmp_29_59, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9317 'dmul' 'tmp_30_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2304 <SV = 1268> <Delay = 7.78>
ST_2304 : Operation 9318 [5/6] (7.78ns)   --->   "%tmp_30_59 = fmul double %tmp_29_59, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9318 'dmul' 'tmp_30_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2305 <SV = 1269> <Delay = 7.78>
ST_2305 : Operation 9319 [4/6] (7.78ns)   --->   "%tmp_30_59 = fmul double %tmp_29_59, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9319 'dmul' 'tmp_30_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2306 <SV = 1270> <Delay = 7.78>
ST_2306 : Operation 9320 [3/6] (7.78ns)   --->   "%tmp_30_59 = fmul double %tmp_29_59, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9320 'dmul' 'tmp_30_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2307 <SV = 1271> <Delay = 7.78>
ST_2307 : Operation 9321 [2/6] (7.78ns)   --->   "%tmp_30_59 = fmul double %tmp_29_59, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9321 'dmul' 'tmp_30_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2308 <SV = 1272> <Delay = 7.78>
ST_2308 : Operation 9322 [1/6] (7.78ns)   --->   "%tmp_30_59 = fmul double %tmp_29_59, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9322 'dmul' 'tmp_30_59' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2309 <SV = 1273> <Delay = 6.50>
ST_2309 : Operation 9323 [1/1] (6.50ns)   --->   "%tmp_31_59 = fptrunc double %tmp_30_59 to float" [combined_hls/top.cpp:69]   --->   Operation 9323 'fptrunc' 'tmp_31_59' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2310 <SV = 1274> <Delay = 7.68>
ST_2310 : Operation 9324 [9/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9324 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2311 <SV = 1275> <Delay = 7.68>
ST_2311 : Operation 9325 [8/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9325 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2312 <SV = 1276> <Delay = 7.68>
ST_2312 : Operation 9326 [7/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9326 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2313 <SV = 1277> <Delay = 7.68>
ST_2313 : Operation 9327 [6/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9327 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2314 <SV = 1278> <Delay = 7.68>
ST_2314 : Operation 9328 [5/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9328 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2315 <SV = 1279> <Delay = 7.68>
ST_2315 : Operation 9329 [4/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9329 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2316 <SV = 1280> <Delay = 7.68>
ST_2316 : Operation 9330 [3/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9330 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2317 <SV = 1281> <Delay = 7.68>
ST_2317 : Operation 9331 [2/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9331 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2318 <SV = 1282> <Delay = 7.68>
ST_2318 : Operation 9332 [1/9] (7.68ns)   --->   "%tmp_32_59 = call float @llvm.exp.f32(float %tmp_31_59)" [combined_hls/top.cpp:69]   --->   Operation 9332 'fexp' 'tmp_32_59' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2319 <SV = 1283> <Delay = 5.91>
ST_2319 : Operation 9333 [1/1] (0.00ns)   --->   "%l_idx_load937 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9333 'load' 'l_idx_load937' <Predicate = true> <Delay = 0.00>
ST_2319 : Operation 9334 [1/1] (0.00ns)   --->   "%tmp_33_59 = sext i32 %l_idx_2_58 to i64" [combined_hls/top.cpp:69]   --->   Operation 9334 'sext' 'tmp_33_59' <Predicate = true> <Delay = 0.00>
ST_2319 : Operation 9335 [1/1] (0.00ns)   --->   "%result_buf_addr_64 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_59" [combined_hls/top.cpp:69]   --->   Operation 9335 'getelementptr' 'result_buf_addr_64' <Predicate = true> <Delay = 0.00>
ST_2319 : Operation 9336 [1/1] (3.25ns)   --->   "store float %tmp_32_59, float* %result_buf_addr_64, align 4" [combined_hls/top.cpp:69]   --->   Operation 9336 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2319 : Operation 9337 [1/1] (2.55ns)   --->   "%l_idx_2_59 = add nsw i32 %l_idx_load937, 61" [combined_hls/top.cpp:70]   --->   Operation 9337 'add' 'l_idx_2_59' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2319 : Operation 9338 [1/1] (0.00ns)   --->   "%empty_366 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_223)" [combined_hls/top.cpp:72]   --->   Operation 9338 'specregionend' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_2319 : Operation 9339 [1/1] (0.97ns)   --->   "%or_cond63 = or i1 %tmp_16_55, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9339 'or' 'or_cond63' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2319 : Operation 9340 [1/1] (0.00ns)   --->   "br i1 %or_cond63, label %._crit_edge.61.preheader, label %..preheader24.backedge_crit_edge860" [combined_hls/top.cpp:54]   --->   Operation 9340 'br' <Predicate = true> <Delay = 0.00>
ST_2319 : Operation 9341 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_59, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9341 'store' <Predicate = (!or_cond63)> <Delay = 3.36>
ST_2319 : Operation 9342 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9342 'br' <Predicate = (!or_cond63)> <Delay = 0.00>
ST_2319 : Operation 9343 [1/1] (1.76ns)   --->   "br label %._crit_edge.61" [combined_hls/top.cpp:57]   --->   Operation 9343 'br' <Predicate = (or_cond63)> <Delay = 1.76>

State 2320 <SV = 1284> <Delay = 2.74>
ST_2320 : Operation 9344 [1/1] (0.00ns)   --->   "%j1_60 = phi i10 [ %j_4_60, %188 ], [ 0, %._crit_edge.61.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9344 'phi' 'j1_60' <Predicate = true> <Delay = 0.00>
ST_2320 : Operation 9345 [1/1] (1.77ns)   --->   "%exitcond5_60 = icmp eq i10 %j1_60, -240" [combined_hls/top.cpp:57]   --->   Operation 9345 'icmp' 'exitcond5_60' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2320 : Operation 9346 [1/1] (0.00ns)   --->   "%empty_375 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9346 'speclooptripcount' 'empty_375' <Predicate = true> <Delay = 0.00>
ST_2320 : Operation 9347 [1/1] (1.73ns)   --->   "%j_4_60 = add i10 %j1_60, 1" [combined_hls/top.cpp:57]   --->   Operation 9347 'add' 'j_4_60' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2320 : Operation 9348 [1/1] (0.00ns)   --->   "br i1 %exitcond5_60, label %.preheader23.61.preheader, label %188" [combined_hls/top.cpp:57]   --->   Operation 9348 'br' <Predicate = true> <Delay = 0.00>
ST_2320 : Operation 9349 [2/2] (0.00ns)   --->   "%empty_376 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9349 'read' 'empty_376' <Predicate = (!exitcond5_60)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2320 : Operation 9350 [1/1] (0.00ns)   --->   "%tmp_21_60_cast = zext i10 %j1_60 to i16" [combined_hls/top.cpp:60]   --->   Operation 9350 'zext' 'tmp_21_60_cast' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2320 : Operation 9351 [1/1] (2.07ns)   --->   "%tmp_472 = add i16 %tmp_21_60_cast, -17712" [combined_hls/top.cpp:60]   --->   Operation 9351 'add' 'tmp_472' <Predicate = (!exitcond5_60)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2321 <SV = 1285> <Delay = 3.25>
ST_2321 : Operation 9352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9352 'specloopname' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9353 [1/1] (0.00ns)   --->   "%tmp_228 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9353 'specregionbegin' 'tmp_228' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9354 'specpipeline' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9355 [1/2] (0.00ns)   --->   "%empty_376 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9355 'read' 'empty_376' <Predicate = (!exitcond5_60)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2321 : Operation 9356 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_161 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_376, 0"   --->   Operation 9356 'extractvalue' 'in_stream_data_V_val_161' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9357 [1/1] (0.00ns)   --->   "%bitcast_60 = bitcast i32 %in_stream_data_V_val_161 to float"   --->   Operation 9357 'bitcast' 'bitcast_60' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9358 [1/1] (0.00ns)   --->   "%tmp_474_cast = zext i16 %tmp_472 to i64" [combined_hls/top.cpp:60]   --->   Operation 9358 'zext' 'tmp_474_cast' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9359 [1/1] (0.00ns)   --->   "%input_buf_addr_124 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_474_cast" [combined_hls/top.cpp:60]   --->   Operation 9359 'getelementptr' 'input_buf_addr_124' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9360 [1/1] (3.25ns)   --->   "store float %bitcast_60, float* %input_buf_addr_124, align 4" [combined_hls/top.cpp:60]   --->   Operation 9360 'store' <Predicate = (!exitcond5_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2321 : Operation 9361 [1/1] (0.00ns)   --->   "%empty_377 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_228)" [combined_hls/top.cpp:61]   --->   Operation 9361 'specregionend' 'empty_377' <Predicate = (!exitcond5_60)> <Delay = 0.00>
ST_2321 : Operation 9362 [1/1] (0.00ns)   --->   "br label %._crit_edge.61" [combined_hls/top.cpp:57]   --->   Operation 9362 'br' <Predicate = (!exitcond5_60)> <Delay = 0.00>

State 2322 <SV = 1285> <Delay = 1.76>
ST_2322 : Operation 9363 [1/1] (1.76ns)   --->   "br label %.preheader23.61" [combined_hls/top.cpp:64]   --->   Operation 9363 'br' <Predicate = true> <Delay = 1.76>

State 2323 <SV = 1286> <Delay = 5.33>
ST_2323 : Operation 9364 [1/1] (0.00ns)   --->   "%q_61 = phi i10 [ %q_1_60, %187 ], [ 0, %.preheader23.61.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9364 'phi' 'q_61' <Predicate = true> <Delay = 0.00>
ST_2323 : Operation 9365 [1/1] (0.00ns)   --->   "%sum_61 = phi float [ %sum_2_60, %187 ], [ 0.000000e+00, %.preheader23.61.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9365 'phi' 'sum_61' <Predicate = true> <Delay = 0.00>
ST_2323 : Operation 9366 [1/1] (1.77ns)   --->   "%tmp_26_60 = icmp eq i10 %q_61, -240" [combined_hls/top.cpp:64]   --->   Operation 9366 'icmp' 'tmp_26_60' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2323 : Operation 9367 [1/1] (0.00ns)   --->   "%empty_373 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9367 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_2323 : Operation 9368 [1/1] (1.73ns)   --->   "%q_1_60 = add i10 %q_61, 1" [combined_hls/top.cpp:64]   --->   Operation 9368 'add' 'q_1_60' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2323 : Operation 9369 [1/1] (0.00ns)   --->   "br i1 %tmp_26_60, label %186, label %187" [combined_hls/top.cpp:64]   --->   Operation 9369 'br' <Predicate = true> <Delay = 0.00>
ST_2323 : Operation 9370 [1/1] (0.00ns)   --->   "%tmp_34_60 = zext i10 %q_61 to i64" [combined_hls/top.cpp:66]   --->   Operation 9370 'zext' 'tmp_34_60' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2323 : Operation 9371 [1/1] (0.00ns)   --->   "%tmp_34_60_cast = zext i10 %q_61 to i16" [combined_hls/top.cpp:66]   --->   Operation 9371 'zext' 'tmp_34_60_cast' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2323 : Operation 9372 [1/1] (2.07ns)   --->   "%tmp_473 = add i16 %tmp_34_60_cast, -17712" [combined_hls/top.cpp:66]   --->   Operation 9372 'add' 'tmp_473' <Predicate = (!tmp_26_60)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2323 : Operation 9373 [1/1] (0.00ns)   --->   "%tmp_475_cast = zext i16 %tmp_473 to i64" [combined_hls/top.cpp:66]   --->   Operation 9373 'zext' 'tmp_475_cast' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2323 : Operation 9374 [1/1] (0.00ns)   --->   "%input_buf_addr_125 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_475_cast" [combined_hls/top.cpp:66]   --->   Operation 9374 'getelementptr' 'input_buf_addr_125' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2323 : Operation 9375 [1/1] (0.00ns)   --->   "%index_buf_addr_62 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_60" [combined_hls/top.cpp:66]   --->   Operation 9375 'getelementptr' 'index_buf_addr_62' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2323 : Operation 9376 [2/2] (3.25ns)   --->   "%index_buf_load_61 = load float* %index_buf_addr_62, align 4" [combined_hls/top.cpp:66]   --->   Operation 9376 'load' 'index_buf_load_61' <Predicate = (!tmp_26_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2323 : Operation 9377 [2/2] (3.25ns)   --->   "%input_buf_load_62 = load float* %input_buf_addr_125, align 4" [combined_hls/top.cpp:66]   --->   Operation 9377 'load' 'input_buf_load_62' <Predicate = (!tmp_26_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2324 <SV = 1287> <Delay = 3.25>
ST_2324 : Operation 9378 [1/2] (3.25ns)   --->   "%index_buf_load_61 = load float* %index_buf_addr_62, align 4" [combined_hls/top.cpp:66]   --->   Operation 9378 'load' 'index_buf_load_61' <Predicate = (!tmp_26_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2324 : Operation 9379 [1/2] (3.25ns)   --->   "%input_buf_load_62 = load float* %input_buf_addr_125, align 4" [combined_hls/top.cpp:66]   --->   Operation 9379 'load' 'input_buf_load_62' <Predicate = (!tmp_26_60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2325 <SV = 1288> <Delay = 7.25>
ST_2325 : Operation 9380 [5/5] (7.25ns)   --->   "%tmp_35_60 = fsub float %index_buf_load_61, %input_buf_load_62" [combined_hls/top.cpp:66]   --->   Operation 9380 'fsub' 'tmp_35_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2326 <SV = 1289> <Delay = 7.25>
ST_2326 : Operation 9381 [4/5] (7.25ns)   --->   "%tmp_35_60 = fsub float %index_buf_load_61, %input_buf_load_62" [combined_hls/top.cpp:66]   --->   Operation 9381 'fsub' 'tmp_35_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2327 <SV = 1290> <Delay = 7.25>
ST_2327 : Operation 9382 [3/5] (7.25ns)   --->   "%tmp_35_60 = fsub float %index_buf_load_61, %input_buf_load_62" [combined_hls/top.cpp:66]   --->   Operation 9382 'fsub' 'tmp_35_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2328 <SV = 1291> <Delay = 7.25>
ST_2328 : Operation 9383 [2/5] (7.25ns)   --->   "%tmp_35_60 = fsub float %index_buf_load_61, %input_buf_load_62" [combined_hls/top.cpp:66]   --->   Operation 9383 'fsub' 'tmp_35_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2329 <SV = 1292> <Delay = 7.25>
ST_2329 : Operation 9384 [1/5] (7.25ns)   --->   "%tmp_35_60 = fsub float %index_buf_load_61, %input_buf_load_62" [combined_hls/top.cpp:66]   --->   Operation 9384 'fsub' 'tmp_35_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2330 <SV = 1293> <Delay = 5.70>
ST_2330 : Operation 9385 [4/4] (5.70ns)   --->   "%tmp_36_60 = fmul float %tmp_35_60, %tmp_35_60" [combined_hls/top.cpp:67]   --->   Operation 9385 'fmul' 'tmp_36_60' <Predicate = (!tmp_26_60)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2331 <SV = 1294> <Delay = 5.70>
ST_2331 : Operation 9386 [3/4] (5.70ns)   --->   "%tmp_36_60 = fmul float %tmp_35_60, %tmp_35_60" [combined_hls/top.cpp:67]   --->   Operation 9386 'fmul' 'tmp_36_60' <Predicate = (!tmp_26_60)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2332 <SV = 1295> <Delay = 5.70>
ST_2332 : Operation 9387 [2/4] (5.70ns)   --->   "%tmp_36_60 = fmul float %tmp_35_60, %tmp_35_60" [combined_hls/top.cpp:67]   --->   Operation 9387 'fmul' 'tmp_36_60' <Predicate = (!tmp_26_60)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2333 <SV = 1296> <Delay = 5.70>
ST_2333 : Operation 9388 [1/4] (5.70ns)   --->   "%tmp_36_60 = fmul float %tmp_35_60, %tmp_35_60" [combined_hls/top.cpp:67]   --->   Operation 9388 'fmul' 'tmp_36_60' <Predicate = (!tmp_26_60)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2334 <SV = 1297> <Delay = 7.25>
ST_2334 : Operation 9389 [5/5] (7.25ns)   --->   "%sum_2_60 = fadd float %sum_61, %tmp_36_60" [combined_hls/top.cpp:67]   --->   Operation 9389 'fadd' 'sum_2_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2335 <SV = 1298> <Delay = 7.25>
ST_2335 : Operation 9390 [4/5] (7.25ns)   --->   "%sum_2_60 = fadd float %sum_61, %tmp_36_60" [combined_hls/top.cpp:67]   --->   Operation 9390 'fadd' 'sum_2_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2336 <SV = 1299> <Delay = 7.25>
ST_2336 : Operation 9391 [3/5] (7.25ns)   --->   "%sum_2_60 = fadd float %sum_61, %tmp_36_60" [combined_hls/top.cpp:67]   --->   Operation 9391 'fadd' 'sum_2_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2337 <SV = 1300> <Delay = 7.25>
ST_2337 : Operation 9392 [2/5] (7.25ns)   --->   "%sum_2_60 = fadd float %sum_61, %tmp_36_60" [combined_hls/top.cpp:67]   --->   Operation 9392 'fadd' 'sum_2_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2338 <SV = 1301> <Delay = 7.25>
ST_2338 : Operation 9393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9393 'specloopname' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2338 : Operation 9394 [1/1] (0.00ns)   --->   "%tmp_230 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9394 'specregionbegin' 'tmp_230' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2338 : Operation 9395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9395 'specpipeline' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2338 : Operation 9396 [1/5] (7.25ns)   --->   "%sum_2_60 = fadd float %sum_61, %tmp_36_60" [combined_hls/top.cpp:67]   --->   Operation 9396 'fadd' 'sum_2_60' <Predicate = (!tmp_26_60)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2338 : Operation 9397 [1/1] (0.00ns)   --->   "%empty_374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_230)" [combined_hls/top.cpp:68]   --->   Operation 9397 'specregionend' 'empty_374' <Predicate = (!tmp_26_60)> <Delay = 0.00>
ST_2338 : Operation 9398 [1/1] (0.00ns)   --->   "br label %.preheader23.61" [combined_hls/top.cpp:64]   --->   Operation 9398 'br' <Predicate = (!tmp_26_60)> <Delay = 0.00>

State 2339 <SV = 1287> <Delay = 5.54>
ST_2339 : Operation 9399 [1/1] (5.54ns)   --->   "%tmp_29_60 = fpext float %sum_61 to double" [combined_hls/top.cpp:69]   --->   Operation 9399 'fpext' 'tmp_29_60' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2339 : Operation 9400 [1/1] (0.00ns)   --->   "%tmp_229 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9400 'specregionbegin' 'tmp_229' <Predicate = true> <Delay = 0.00>

State 2340 <SV = 1288> <Delay = 7.78>
ST_2340 : Operation 9401 [6/6] (7.78ns)   --->   "%tmp_30_60 = fmul double %tmp_29_60, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9401 'dmul' 'tmp_30_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2341 <SV = 1289> <Delay = 7.78>
ST_2341 : Operation 9402 [5/6] (7.78ns)   --->   "%tmp_30_60 = fmul double %tmp_29_60, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9402 'dmul' 'tmp_30_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2342 <SV = 1290> <Delay = 7.78>
ST_2342 : Operation 9403 [4/6] (7.78ns)   --->   "%tmp_30_60 = fmul double %tmp_29_60, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9403 'dmul' 'tmp_30_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2343 <SV = 1291> <Delay = 7.78>
ST_2343 : Operation 9404 [3/6] (7.78ns)   --->   "%tmp_30_60 = fmul double %tmp_29_60, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9404 'dmul' 'tmp_30_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2344 <SV = 1292> <Delay = 7.78>
ST_2344 : Operation 9405 [2/6] (7.78ns)   --->   "%tmp_30_60 = fmul double %tmp_29_60, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9405 'dmul' 'tmp_30_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2345 <SV = 1293> <Delay = 7.78>
ST_2345 : Operation 9406 [1/6] (7.78ns)   --->   "%tmp_30_60 = fmul double %tmp_29_60, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9406 'dmul' 'tmp_30_60' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2346 <SV = 1294> <Delay = 6.50>
ST_2346 : Operation 9407 [1/1] (6.50ns)   --->   "%tmp_31_60 = fptrunc double %tmp_30_60 to float" [combined_hls/top.cpp:69]   --->   Operation 9407 'fptrunc' 'tmp_31_60' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2347 <SV = 1295> <Delay = 7.68>
ST_2347 : Operation 9408 [9/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9408 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2348 <SV = 1296> <Delay = 7.68>
ST_2348 : Operation 9409 [8/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9409 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2349 <SV = 1297> <Delay = 7.68>
ST_2349 : Operation 9410 [7/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9410 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2350 <SV = 1298> <Delay = 7.68>
ST_2350 : Operation 9411 [6/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9411 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2351 <SV = 1299> <Delay = 7.68>
ST_2351 : Operation 9412 [5/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9412 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2352 <SV = 1300> <Delay = 7.68>
ST_2352 : Operation 9413 [4/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9413 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2353 <SV = 1301> <Delay = 7.68>
ST_2353 : Operation 9414 [3/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9414 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2354 <SV = 1302> <Delay = 7.68>
ST_2354 : Operation 9415 [2/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9415 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2355 <SV = 1303> <Delay = 7.68>
ST_2355 : Operation 9416 [1/9] (7.68ns)   --->   "%tmp_32_60 = call float @llvm.exp.f32(float %tmp_31_60)" [combined_hls/top.cpp:69]   --->   Operation 9416 'fexp' 'tmp_32_60' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2356 <SV = 1304> <Delay = 5.91>
ST_2356 : Operation 9417 [1/1] (0.00ns)   --->   "%l_idx_load936 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9417 'load' 'l_idx_load936' <Predicate = true> <Delay = 0.00>
ST_2356 : Operation 9418 [1/1] (0.00ns)   --->   "%tmp_33_60 = sext i32 %l_idx_2_59 to i64" [combined_hls/top.cpp:69]   --->   Operation 9418 'sext' 'tmp_33_60' <Predicate = true> <Delay = 0.00>
ST_2356 : Operation 9419 [1/1] (0.00ns)   --->   "%result_buf_addr_65 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_60" [combined_hls/top.cpp:69]   --->   Operation 9419 'getelementptr' 'result_buf_addr_65' <Predicate = true> <Delay = 0.00>
ST_2356 : Operation 9420 [1/1] (3.25ns)   --->   "store float %tmp_32_60, float* %result_buf_addr_65, align 4" [combined_hls/top.cpp:69]   --->   Operation 9420 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2356 : Operation 9421 [1/1] (2.55ns)   --->   "%l_idx_2_60 = add nsw i32 %l_idx_load936, 62" [combined_hls/top.cpp:70]   --->   Operation 9421 'add' 'l_idx_2_60' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2356 : Operation 9422 [1/1] (0.00ns)   --->   "%empty_372 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_226)" [combined_hls/top.cpp:72]   --->   Operation 9422 'specregionend' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_2356 : Operation 9423 [1/1] (0.97ns)   --->   "%or_cond64 = or i1 %tmp_16_56, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9423 'or' 'or_cond64' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2356 : Operation 9424 [1/1] (0.00ns)   --->   "br i1 %or_cond64, label %._crit_edge.62.preheader, label %..preheader24.backedge_crit_edge861" [combined_hls/top.cpp:54]   --->   Operation 9424 'br' <Predicate = true> <Delay = 0.00>
ST_2356 : Operation 9425 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_60, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9425 'store' <Predicate = (!or_cond64)> <Delay = 3.36>
ST_2356 : Operation 9426 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9426 'br' <Predicate = (!or_cond64)> <Delay = 0.00>
ST_2356 : Operation 9427 [1/1] (1.76ns)   --->   "br label %._crit_edge.62" [combined_hls/top.cpp:57]   --->   Operation 9427 'br' <Predicate = (or_cond64)> <Delay = 1.76>

State 2357 <SV = 1305> <Delay = 2.74>
ST_2357 : Operation 9428 [1/1] (0.00ns)   --->   "%j1_61 = phi i10 [ %j_4_61, %191 ], [ 0, %._crit_edge.62.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9428 'phi' 'j1_61' <Predicate = true> <Delay = 0.00>
ST_2357 : Operation 9429 [1/1] (1.77ns)   --->   "%exitcond5_61 = icmp eq i10 %j1_61, -240" [combined_hls/top.cpp:57]   --->   Operation 9429 'icmp' 'exitcond5_61' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2357 : Operation 9430 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9430 'speclooptripcount' 'empty_381' <Predicate = true> <Delay = 0.00>
ST_2357 : Operation 9431 [1/1] (1.73ns)   --->   "%j_4_61 = add i10 %j1_61, 1" [combined_hls/top.cpp:57]   --->   Operation 9431 'add' 'j_4_61' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2357 : Operation 9432 [1/1] (0.00ns)   --->   "br i1 %exitcond5_61, label %.preheader23.62.preheader, label %191" [combined_hls/top.cpp:57]   --->   Operation 9432 'br' <Predicate = true> <Delay = 0.00>
ST_2357 : Operation 9433 [2/2] (0.00ns)   --->   "%empty_382 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9433 'read' 'empty_382' <Predicate = (!exitcond5_61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2357 : Operation 9434 [1/1] (0.00ns)   --->   "%tmp_21_61_cast = zext i10 %j1_61 to i16" [combined_hls/top.cpp:60]   --->   Operation 9434 'zext' 'tmp_21_61_cast' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2357 : Operation 9435 [1/1] (2.07ns)   --->   "%tmp_474 = add i16 %tmp_21_61_cast, -16928" [combined_hls/top.cpp:60]   --->   Operation 9435 'add' 'tmp_474' <Predicate = (!exitcond5_61)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2358 <SV = 1306> <Delay = 3.25>
ST_2358 : Operation 9436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9436 'specloopname' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9437 [1/1] (0.00ns)   --->   "%tmp_231 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9437 'specregionbegin' 'tmp_231' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9438 'specpipeline' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9439 [1/2] (0.00ns)   --->   "%empty_382 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9439 'read' 'empty_382' <Predicate = (!exitcond5_61)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2358 : Operation 9440 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_162 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_382, 0"   --->   Operation 9440 'extractvalue' 'in_stream_data_V_val_162' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9441 [1/1] (0.00ns)   --->   "%bitcast_61 = bitcast i32 %in_stream_data_V_val_162 to float"   --->   Operation 9441 'bitcast' 'bitcast_61' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9442 [1/1] (0.00ns)   --->   "%tmp_476_cast = zext i16 %tmp_474 to i64" [combined_hls/top.cpp:60]   --->   Operation 9442 'zext' 'tmp_476_cast' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9443 [1/1] (0.00ns)   --->   "%input_buf_addr_126 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_476_cast" [combined_hls/top.cpp:60]   --->   Operation 9443 'getelementptr' 'input_buf_addr_126' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9444 [1/1] (3.25ns)   --->   "store float %bitcast_61, float* %input_buf_addr_126, align 4" [combined_hls/top.cpp:60]   --->   Operation 9444 'store' <Predicate = (!exitcond5_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2358 : Operation 9445 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_231)" [combined_hls/top.cpp:61]   --->   Operation 9445 'specregionend' 'empty_383' <Predicate = (!exitcond5_61)> <Delay = 0.00>
ST_2358 : Operation 9446 [1/1] (0.00ns)   --->   "br label %._crit_edge.62" [combined_hls/top.cpp:57]   --->   Operation 9446 'br' <Predicate = (!exitcond5_61)> <Delay = 0.00>

State 2359 <SV = 1306> <Delay = 1.76>
ST_2359 : Operation 9447 [1/1] (1.76ns)   --->   "br label %.preheader23.62" [combined_hls/top.cpp:64]   --->   Operation 9447 'br' <Predicate = true> <Delay = 1.76>

State 2360 <SV = 1307> <Delay = 5.33>
ST_2360 : Operation 9448 [1/1] (0.00ns)   --->   "%q_62 = phi i10 [ %q_1_61, %190 ], [ 0, %.preheader23.62.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9448 'phi' 'q_62' <Predicate = true> <Delay = 0.00>
ST_2360 : Operation 9449 [1/1] (0.00ns)   --->   "%sum_62 = phi float [ %sum_2_61, %190 ], [ 0.000000e+00, %.preheader23.62.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9449 'phi' 'sum_62' <Predicate = true> <Delay = 0.00>
ST_2360 : Operation 9450 [1/1] (1.77ns)   --->   "%tmp_26_61 = icmp eq i10 %q_62, -240" [combined_hls/top.cpp:64]   --->   Operation 9450 'icmp' 'tmp_26_61' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2360 : Operation 9451 [1/1] (0.00ns)   --->   "%empty_379 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9451 'speclooptripcount' 'empty_379' <Predicate = true> <Delay = 0.00>
ST_2360 : Operation 9452 [1/1] (1.73ns)   --->   "%q_1_61 = add i10 %q_62, 1" [combined_hls/top.cpp:64]   --->   Operation 9452 'add' 'q_1_61' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2360 : Operation 9453 [1/1] (0.00ns)   --->   "br i1 %tmp_26_61, label %189, label %190" [combined_hls/top.cpp:64]   --->   Operation 9453 'br' <Predicate = true> <Delay = 0.00>
ST_2360 : Operation 9454 [1/1] (0.00ns)   --->   "%tmp_34_61 = zext i10 %q_62 to i64" [combined_hls/top.cpp:66]   --->   Operation 9454 'zext' 'tmp_34_61' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2360 : Operation 9455 [1/1] (0.00ns)   --->   "%tmp_34_61_cast = zext i10 %q_62 to i16" [combined_hls/top.cpp:66]   --->   Operation 9455 'zext' 'tmp_34_61_cast' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2360 : Operation 9456 [1/1] (2.07ns)   --->   "%tmp_475 = add i16 %tmp_34_61_cast, -16928" [combined_hls/top.cpp:66]   --->   Operation 9456 'add' 'tmp_475' <Predicate = (!tmp_26_61)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2360 : Operation 9457 [1/1] (0.00ns)   --->   "%tmp_477_cast = zext i16 %tmp_475 to i64" [combined_hls/top.cpp:66]   --->   Operation 9457 'zext' 'tmp_477_cast' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2360 : Operation 9458 [1/1] (0.00ns)   --->   "%input_buf_addr_127 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_477_cast" [combined_hls/top.cpp:66]   --->   Operation 9458 'getelementptr' 'input_buf_addr_127' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2360 : Operation 9459 [1/1] (0.00ns)   --->   "%index_buf_addr_63 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_61" [combined_hls/top.cpp:66]   --->   Operation 9459 'getelementptr' 'index_buf_addr_63' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2360 : Operation 9460 [2/2] (3.25ns)   --->   "%index_buf_load_62 = load float* %index_buf_addr_63, align 4" [combined_hls/top.cpp:66]   --->   Operation 9460 'load' 'index_buf_load_62' <Predicate = (!tmp_26_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2360 : Operation 9461 [2/2] (3.25ns)   --->   "%input_buf_load_63 = load float* %input_buf_addr_127, align 4" [combined_hls/top.cpp:66]   --->   Operation 9461 'load' 'input_buf_load_63' <Predicate = (!tmp_26_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2361 <SV = 1308> <Delay = 3.25>
ST_2361 : Operation 9462 [1/2] (3.25ns)   --->   "%index_buf_load_62 = load float* %index_buf_addr_63, align 4" [combined_hls/top.cpp:66]   --->   Operation 9462 'load' 'index_buf_load_62' <Predicate = (!tmp_26_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2361 : Operation 9463 [1/2] (3.25ns)   --->   "%input_buf_load_63 = load float* %input_buf_addr_127, align 4" [combined_hls/top.cpp:66]   --->   Operation 9463 'load' 'input_buf_load_63' <Predicate = (!tmp_26_61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2362 <SV = 1309> <Delay = 7.25>
ST_2362 : Operation 9464 [5/5] (7.25ns)   --->   "%tmp_35_61 = fsub float %index_buf_load_62, %input_buf_load_63" [combined_hls/top.cpp:66]   --->   Operation 9464 'fsub' 'tmp_35_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2363 <SV = 1310> <Delay = 7.25>
ST_2363 : Operation 9465 [4/5] (7.25ns)   --->   "%tmp_35_61 = fsub float %index_buf_load_62, %input_buf_load_63" [combined_hls/top.cpp:66]   --->   Operation 9465 'fsub' 'tmp_35_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2364 <SV = 1311> <Delay = 7.25>
ST_2364 : Operation 9466 [3/5] (7.25ns)   --->   "%tmp_35_61 = fsub float %index_buf_load_62, %input_buf_load_63" [combined_hls/top.cpp:66]   --->   Operation 9466 'fsub' 'tmp_35_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2365 <SV = 1312> <Delay = 7.25>
ST_2365 : Operation 9467 [2/5] (7.25ns)   --->   "%tmp_35_61 = fsub float %index_buf_load_62, %input_buf_load_63" [combined_hls/top.cpp:66]   --->   Operation 9467 'fsub' 'tmp_35_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2366 <SV = 1313> <Delay = 7.25>
ST_2366 : Operation 9468 [1/5] (7.25ns)   --->   "%tmp_35_61 = fsub float %index_buf_load_62, %input_buf_load_63" [combined_hls/top.cpp:66]   --->   Operation 9468 'fsub' 'tmp_35_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2367 <SV = 1314> <Delay = 5.70>
ST_2367 : Operation 9469 [4/4] (5.70ns)   --->   "%tmp_36_61 = fmul float %tmp_35_61, %tmp_35_61" [combined_hls/top.cpp:67]   --->   Operation 9469 'fmul' 'tmp_36_61' <Predicate = (!tmp_26_61)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2368 <SV = 1315> <Delay = 5.70>
ST_2368 : Operation 9470 [3/4] (5.70ns)   --->   "%tmp_36_61 = fmul float %tmp_35_61, %tmp_35_61" [combined_hls/top.cpp:67]   --->   Operation 9470 'fmul' 'tmp_36_61' <Predicate = (!tmp_26_61)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2369 <SV = 1316> <Delay = 5.70>
ST_2369 : Operation 9471 [2/4] (5.70ns)   --->   "%tmp_36_61 = fmul float %tmp_35_61, %tmp_35_61" [combined_hls/top.cpp:67]   --->   Operation 9471 'fmul' 'tmp_36_61' <Predicate = (!tmp_26_61)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2370 <SV = 1317> <Delay = 5.70>
ST_2370 : Operation 9472 [1/4] (5.70ns)   --->   "%tmp_36_61 = fmul float %tmp_35_61, %tmp_35_61" [combined_hls/top.cpp:67]   --->   Operation 9472 'fmul' 'tmp_36_61' <Predicate = (!tmp_26_61)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2371 <SV = 1318> <Delay = 7.25>
ST_2371 : Operation 9473 [5/5] (7.25ns)   --->   "%sum_2_61 = fadd float %sum_62, %tmp_36_61" [combined_hls/top.cpp:67]   --->   Operation 9473 'fadd' 'sum_2_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2372 <SV = 1319> <Delay = 7.25>
ST_2372 : Operation 9474 [4/5] (7.25ns)   --->   "%sum_2_61 = fadd float %sum_62, %tmp_36_61" [combined_hls/top.cpp:67]   --->   Operation 9474 'fadd' 'sum_2_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2373 <SV = 1320> <Delay = 7.25>
ST_2373 : Operation 9475 [3/5] (7.25ns)   --->   "%sum_2_61 = fadd float %sum_62, %tmp_36_61" [combined_hls/top.cpp:67]   --->   Operation 9475 'fadd' 'sum_2_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2374 <SV = 1321> <Delay = 7.25>
ST_2374 : Operation 9476 [2/5] (7.25ns)   --->   "%sum_2_61 = fadd float %sum_62, %tmp_36_61" [combined_hls/top.cpp:67]   --->   Operation 9476 'fadd' 'sum_2_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2375 <SV = 1322> <Delay = 7.25>
ST_2375 : Operation 9477 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9477 'specloopname' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2375 : Operation 9478 [1/1] (0.00ns)   --->   "%tmp_233 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9478 'specregionbegin' 'tmp_233' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2375 : Operation 9479 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9479 'specpipeline' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2375 : Operation 9480 [1/5] (7.25ns)   --->   "%sum_2_61 = fadd float %sum_62, %tmp_36_61" [combined_hls/top.cpp:67]   --->   Operation 9480 'fadd' 'sum_2_61' <Predicate = (!tmp_26_61)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2375 : Operation 9481 [1/1] (0.00ns)   --->   "%empty_380 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_233)" [combined_hls/top.cpp:68]   --->   Operation 9481 'specregionend' 'empty_380' <Predicate = (!tmp_26_61)> <Delay = 0.00>
ST_2375 : Operation 9482 [1/1] (0.00ns)   --->   "br label %.preheader23.62" [combined_hls/top.cpp:64]   --->   Operation 9482 'br' <Predicate = (!tmp_26_61)> <Delay = 0.00>

State 2376 <SV = 1308> <Delay = 5.54>
ST_2376 : Operation 9483 [1/1] (5.54ns)   --->   "%tmp_29_61 = fpext float %sum_62 to double" [combined_hls/top.cpp:69]   --->   Operation 9483 'fpext' 'tmp_29_61' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2377 <SV = 1309> <Delay = 7.78>
ST_2377 : Operation 9484 [6/6] (7.78ns)   --->   "%tmp_30_61 = fmul double %tmp_29_61, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9484 'dmul' 'tmp_30_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2378 <SV = 1310> <Delay = 7.78>
ST_2378 : Operation 9485 [5/6] (7.78ns)   --->   "%tmp_30_61 = fmul double %tmp_29_61, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9485 'dmul' 'tmp_30_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2379 <SV = 1311> <Delay = 7.78>
ST_2379 : Operation 9486 [4/6] (7.78ns)   --->   "%tmp_30_61 = fmul double %tmp_29_61, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9486 'dmul' 'tmp_30_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2380 <SV = 1312> <Delay = 7.78>
ST_2380 : Operation 9487 [3/6] (7.78ns)   --->   "%tmp_30_61 = fmul double %tmp_29_61, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9487 'dmul' 'tmp_30_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2381 <SV = 1313> <Delay = 7.78>
ST_2381 : Operation 9488 [2/6] (7.78ns)   --->   "%tmp_30_61 = fmul double %tmp_29_61, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9488 'dmul' 'tmp_30_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2382 <SV = 1314> <Delay = 7.78>
ST_2382 : Operation 9489 [1/6] (7.78ns)   --->   "%tmp_30_61 = fmul double %tmp_29_61, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9489 'dmul' 'tmp_30_61' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2383 <SV = 1315> <Delay = 6.50>
ST_2383 : Operation 9490 [1/1] (6.50ns)   --->   "%tmp_31_61 = fptrunc double %tmp_30_61 to float" [combined_hls/top.cpp:69]   --->   Operation 9490 'fptrunc' 'tmp_31_61' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2384 <SV = 1316> <Delay = 7.68>
ST_2384 : Operation 9491 [9/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9491 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2385 <SV = 1317> <Delay = 7.68>
ST_2385 : Operation 9492 [8/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9492 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2386 <SV = 1318> <Delay = 7.68>
ST_2386 : Operation 9493 [7/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9493 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2387 <SV = 1319> <Delay = 7.68>
ST_2387 : Operation 9494 [6/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9494 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2388 <SV = 1320> <Delay = 7.68>
ST_2388 : Operation 9495 [5/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9495 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2389 <SV = 1321> <Delay = 7.68>
ST_2389 : Operation 9496 [4/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9496 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2390 <SV = 1322> <Delay = 7.68>
ST_2390 : Operation 9497 [3/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9497 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2391 <SV = 1323> <Delay = 7.68>
ST_2391 : Operation 9498 [2/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9498 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2392 <SV = 1324> <Delay = 7.68>
ST_2392 : Operation 9499 [1/9] (7.68ns)   --->   "%tmp_32_61 = call float @llvm.exp.f32(float %tmp_31_61)" [combined_hls/top.cpp:69]   --->   Operation 9499 'fexp' 'tmp_32_61' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2393 <SV = 1325> <Delay = 5.91>
ST_2393 : Operation 9500 [1/1] (0.00ns)   --->   "%l_idx_load935 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9500 'load' 'l_idx_load935' <Predicate = true> <Delay = 0.00>
ST_2393 : Operation 9501 [1/1] (0.00ns)   --->   "%tmp_33_61 = sext i32 %l_idx_2_60 to i64" [combined_hls/top.cpp:69]   --->   Operation 9501 'sext' 'tmp_33_61' <Predicate = true> <Delay = 0.00>
ST_2393 : Operation 9502 [1/1] (0.00ns)   --->   "%result_buf_addr_66 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_61" [combined_hls/top.cpp:69]   --->   Operation 9502 'getelementptr' 'result_buf_addr_66' <Predicate = true> <Delay = 0.00>
ST_2393 : Operation 9503 [1/1] (3.25ns)   --->   "store float %tmp_32_61, float* %result_buf_addr_66, align 4" [combined_hls/top.cpp:69]   --->   Operation 9503 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2393 : Operation 9504 [1/1] (2.55ns)   --->   "%l_idx_2_61 = add nsw i32 %l_idx_load935, 63" [combined_hls/top.cpp:70]   --->   Operation 9504 'add' 'l_idx_2_61' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2393 : Operation 9505 [1/1] (0.00ns)   --->   "%empty_378 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_229)" [combined_hls/top.cpp:72]   --->   Operation 9505 'specregionend' 'empty_378' <Predicate = true> <Delay = 0.00>
ST_2393 : Operation 9506 [1/1] (0.00ns)   --->   "%tmp_232 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9506 'specregionbegin' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_2393 : Operation 9507 [1/1] (0.97ns)   --->   "%or_cond65 = or i1 %icmp5, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9507 'or' 'or_cond65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2393 : Operation 9508 [1/1] (0.00ns)   --->   "br i1 %or_cond65, label %._crit_edge.63.preheader, label %..preheader24.backedge_crit_edge862" [combined_hls/top.cpp:54]   --->   Operation 9508 'br' <Predicate = true> <Delay = 0.00>
ST_2393 : Operation 9509 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_61, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9509 'store' <Predicate = (!or_cond65)> <Delay = 3.36>
ST_2393 : Operation 9510 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9510 'br' <Predicate = (!or_cond65)> <Delay = 0.00>
ST_2393 : Operation 9511 [1/1] (1.76ns)   --->   "br label %._crit_edge.63" [combined_hls/top.cpp:57]   --->   Operation 9511 'br' <Predicate = (or_cond65)> <Delay = 1.76>

State 2394 <SV = 1326> <Delay = 2.74>
ST_2394 : Operation 9512 [1/1] (0.00ns)   --->   "%j1_62 = phi i10 [ %j_4_62, %194 ], [ 0, %._crit_edge.63.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9512 'phi' 'j1_62' <Predicate = true> <Delay = 0.00>
ST_2394 : Operation 9513 [1/1] (1.77ns)   --->   "%exitcond5_62 = icmp eq i10 %j1_62, -240" [combined_hls/top.cpp:57]   --->   Operation 9513 'icmp' 'exitcond5_62' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2394 : Operation 9514 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9514 'speclooptripcount' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_2394 : Operation 9515 [1/1] (1.73ns)   --->   "%j_4_62 = add i10 %j1_62, 1" [combined_hls/top.cpp:57]   --->   Operation 9515 'add' 'j_4_62' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2394 : Operation 9516 [1/1] (0.00ns)   --->   "br i1 %exitcond5_62, label %.preheader23.63.preheader, label %194" [combined_hls/top.cpp:57]   --->   Operation 9516 'br' <Predicate = true> <Delay = 0.00>
ST_2394 : Operation 9517 [2/2] (0.00ns)   --->   "%empty_388 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9517 'read' 'empty_388' <Predicate = (!exitcond5_62)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2394 : Operation 9518 [1/1] (0.00ns)   --->   "%tmp_21_62_cast_cast = zext i10 %j1_62 to i15" [combined_hls/top.cpp:60]   --->   Operation 9518 'zext' 'tmp_21_62_cast_cast' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2394 : Operation 9519 [1/1] (1.94ns)   --->   "%tmp_476 = add i15 %tmp_21_62_cast_cast, -16144" [combined_hls/top.cpp:60]   --->   Operation 9519 'add' 'tmp_476' <Predicate = (!exitcond5_62)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2395 <SV = 1327> <Delay = 3.25>
ST_2395 : Operation 9520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9520 'specloopname' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9521 [1/1] (0.00ns)   --->   "%tmp_234 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9521 'specregionbegin' 'tmp_234' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9522 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9522 'specpipeline' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9523 [1/2] (0.00ns)   --->   "%empty_388 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9523 'read' 'empty_388' <Predicate = (!exitcond5_62)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2395 : Operation 9524 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_163 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_388, 0"   --->   Operation 9524 'extractvalue' 'in_stream_data_V_val_163' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9525 [1/1] (0.00ns)   --->   "%bitcast_62 = bitcast i32 %in_stream_data_V_val_163 to float"   --->   Operation 9525 'bitcast' 'bitcast_62' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9526 [1/1] (0.00ns)   --->   "%tmp_478_cast1 = sext i15 %tmp_476 to i16" [combined_hls/top.cpp:60]   --->   Operation 9526 'sext' 'tmp_478_cast1' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9527 [1/1] (0.00ns)   --->   "%tmp_478_cast = zext i16 %tmp_478_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 9527 'zext' 'tmp_478_cast' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9528 [1/1] (0.00ns)   --->   "%input_buf_addr_128 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_478_cast" [combined_hls/top.cpp:60]   --->   Operation 9528 'getelementptr' 'input_buf_addr_128' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9529 [1/1] (3.25ns)   --->   "store float %bitcast_62, float* %input_buf_addr_128, align 4" [combined_hls/top.cpp:60]   --->   Operation 9529 'store' <Predicate = (!exitcond5_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2395 : Operation 9530 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_234)" [combined_hls/top.cpp:61]   --->   Operation 9530 'specregionend' 'empty_389' <Predicate = (!exitcond5_62)> <Delay = 0.00>
ST_2395 : Operation 9531 [1/1] (0.00ns)   --->   "br label %._crit_edge.63" [combined_hls/top.cpp:57]   --->   Operation 9531 'br' <Predicate = (!exitcond5_62)> <Delay = 0.00>

State 2396 <SV = 1327> <Delay = 1.76>
ST_2396 : Operation 9532 [1/1] (1.76ns)   --->   "br label %.preheader23.63" [combined_hls/top.cpp:64]   --->   Operation 9532 'br' <Predicate = true> <Delay = 1.76>

State 2397 <SV = 1328> <Delay = 5.19>
ST_2397 : Operation 9533 [1/1] (0.00ns)   --->   "%q_63 = phi i10 [ %q_1_62, %193 ], [ 0, %.preheader23.63.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9533 'phi' 'q_63' <Predicate = true> <Delay = 0.00>
ST_2397 : Operation 9534 [1/1] (0.00ns)   --->   "%sum_63 = phi float [ %sum_2_62, %193 ], [ 0.000000e+00, %.preheader23.63.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9534 'phi' 'sum_63' <Predicate = true> <Delay = 0.00>
ST_2397 : Operation 9535 [1/1] (1.77ns)   --->   "%tmp_26_62 = icmp eq i10 %q_63, -240" [combined_hls/top.cpp:64]   --->   Operation 9535 'icmp' 'tmp_26_62' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2397 : Operation 9536 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9536 'speclooptripcount' 'empty_385' <Predicate = true> <Delay = 0.00>
ST_2397 : Operation 9537 [1/1] (1.73ns)   --->   "%q_1_62 = add i10 %q_63, 1" [combined_hls/top.cpp:64]   --->   Operation 9537 'add' 'q_1_62' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2397 : Operation 9538 [1/1] (0.00ns)   --->   "br i1 %tmp_26_62, label %192, label %193" [combined_hls/top.cpp:64]   --->   Operation 9538 'br' <Predicate = true> <Delay = 0.00>
ST_2397 : Operation 9539 [1/1] (0.00ns)   --->   "%tmp_34_62 = zext i10 %q_63 to i64" [combined_hls/top.cpp:66]   --->   Operation 9539 'zext' 'tmp_34_62' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2397 : Operation 9540 [1/1] (0.00ns)   --->   "%tmp_34_62_cast_cast = zext i10 %q_63 to i15" [combined_hls/top.cpp:66]   --->   Operation 9540 'zext' 'tmp_34_62_cast_cast' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2397 : Operation 9541 [1/1] (1.94ns)   --->   "%tmp_477 = add i15 %tmp_34_62_cast_cast, -16144" [combined_hls/top.cpp:66]   --->   Operation 9541 'add' 'tmp_477' <Predicate = (!tmp_26_62)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2397 : Operation 9542 [1/1] (0.00ns)   --->   "%tmp_479_cast1 = sext i15 %tmp_477 to i16" [combined_hls/top.cpp:66]   --->   Operation 9542 'sext' 'tmp_479_cast1' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2397 : Operation 9543 [1/1] (0.00ns)   --->   "%tmp_479_cast = zext i16 %tmp_479_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 9543 'zext' 'tmp_479_cast' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2397 : Operation 9544 [1/1] (0.00ns)   --->   "%input_buf_addr_129 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_479_cast" [combined_hls/top.cpp:66]   --->   Operation 9544 'getelementptr' 'input_buf_addr_129' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2397 : Operation 9545 [1/1] (0.00ns)   --->   "%index_buf_addr_64 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_62" [combined_hls/top.cpp:66]   --->   Operation 9545 'getelementptr' 'index_buf_addr_64' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2397 : Operation 9546 [2/2] (3.25ns)   --->   "%index_buf_load_63 = load float* %index_buf_addr_64, align 4" [combined_hls/top.cpp:66]   --->   Operation 9546 'load' 'index_buf_load_63' <Predicate = (!tmp_26_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2397 : Operation 9547 [2/2] (3.25ns)   --->   "%input_buf_load_64 = load float* %input_buf_addr_129, align 4" [combined_hls/top.cpp:66]   --->   Operation 9547 'load' 'input_buf_load_64' <Predicate = (!tmp_26_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2398 <SV = 1329> <Delay = 3.25>
ST_2398 : Operation 9548 [1/2] (3.25ns)   --->   "%index_buf_load_63 = load float* %index_buf_addr_64, align 4" [combined_hls/top.cpp:66]   --->   Operation 9548 'load' 'index_buf_load_63' <Predicate = (!tmp_26_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2398 : Operation 9549 [1/2] (3.25ns)   --->   "%input_buf_load_64 = load float* %input_buf_addr_129, align 4" [combined_hls/top.cpp:66]   --->   Operation 9549 'load' 'input_buf_load_64' <Predicate = (!tmp_26_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2399 <SV = 1330> <Delay = 7.25>
ST_2399 : Operation 9550 [5/5] (7.25ns)   --->   "%tmp_35_62 = fsub float %index_buf_load_63, %input_buf_load_64" [combined_hls/top.cpp:66]   --->   Operation 9550 'fsub' 'tmp_35_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2400 <SV = 1331> <Delay = 7.25>
ST_2400 : Operation 9551 [4/5] (7.25ns)   --->   "%tmp_35_62 = fsub float %index_buf_load_63, %input_buf_load_64" [combined_hls/top.cpp:66]   --->   Operation 9551 'fsub' 'tmp_35_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2401 <SV = 1332> <Delay = 7.25>
ST_2401 : Operation 9552 [3/5] (7.25ns)   --->   "%tmp_35_62 = fsub float %index_buf_load_63, %input_buf_load_64" [combined_hls/top.cpp:66]   --->   Operation 9552 'fsub' 'tmp_35_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2402 <SV = 1333> <Delay = 7.25>
ST_2402 : Operation 9553 [2/5] (7.25ns)   --->   "%tmp_35_62 = fsub float %index_buf_load_63, %input_buf_load_64" [combined_hls/top.cpp:66]   --->   Operation 9553 'fsub' 'tmp_35_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2403 <SV = 1334> <Delay = 7.25>
ST_2403 : Operation 9554 [1/5] (7.25ns)   --->   "%tmp_35_62 = fsub float %index_buf_load_63, %input_buf_load_64" [combined_hls/top.cpp:66]   --->   Operation 9554 'fsub' 'tmp_35_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2404 <SV = 1335> <Delay = 5.70>
ST_2404 : Operation 9555 [4/4] (5.70ns)   --->   "%tmp_36_62 = fmul float %tmp_35_62, %tmp_35_62" [combined_hls/top.cpp:67]   --->   Operation 9555 'fmul' 'tmp_36_62' <Predicate = (!tmp_26_62)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2405 <SV = 1336> <Delay = 5.70>
ST_2405 : Operation 9556 [3/4] (5.70ns)   --->   "%tmp_36_62 = fmul float %tmp_35_62, %tmp_35_62" [combined_hls/top.cpp:67]   --->   Operation 9556 'fmul' 'tmp_36_62' <Predicate = (!tmp_26_62)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2406 <SV = 1337> <Delay = 5.70>
ST_2406 : Operation 9557 [2/4] (5.70ns)   --->   "%tmp_36_62 = fmul float %tmp_35_62, %tmp_35_62" [combined_hls/top.cpp:67]   --->   Operation 9557 'fmul' 'tmp_36_62' <Predicate = (!tmp_26_62)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2407 <SV = 1338> <Delay = 5.70>
ST_2407 : Operation 9558 [1/4] (5.70ns)   --->   "%tmp_36_62 = fmul float %tmp_35_62, %tmp_35_62" [combined_hls/top.cpp:67]   --->   Operation 9558 'fmul' 'tmp_36_62' <Predicate = (!tmp_26_62)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2408 <SV = 1339> <Delay = 7.25>
ST_2408 : Operation 9559 [5/5] (7.25ns)   --->   "%sum_2_62 = fadd float %sum_63, %tmp_36_62" [combined_hls/top.cpp:67]   --->   Operation 9559 'fadd' 'sum_2_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2409 <SV = 1340> <Delay = 7.25>
ST_2409 : Operation 9560 [4/5] (7.25ns)   --->   "%sum_2_62 = fadd float %sum_63, %tmp_36_62" [combined_hls/top.cpp:67]   --->   Operation 9560 'fadd' 'sum_2_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2410 <SV = 1341> <Delay = 7.25>
ST_2410 : Operation 9561 [3/5] (7.25ns)   --->   "%sum_2_62 = fadd float %sum_63, %tmp_36_62" [combined_hls/top.cpp:67]   --->   Operation 9561 'fadd' 'sum_2_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2411 <SV = 1342> <Delay = 7.25>
ST_2411 : Operation 9562 [2/5] (7.25ns)   --->   "%sum_2_62 = fadd float %sum_63, %tmp_36_62" [combined_hls/top.cpp:67]   --->   Operation 9562 'fadd' 'sum_2_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2412 <SV = 1343> <Delay = 7.25>
ST_2412 : Operation 9563 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9563 'specloopname' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2412 : Operation 9564 [1/1] (0.00ns)   --->   "%tmp_236 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9564 'specregionbegin' 'tmp_236' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2412 : Operation 9565 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9565 'specpipeline' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2412 : Operation 9566 [1/5] (7.25ns)   --->   "%sum_2_62 = fadd float %sum_63, %tmp_36_62" [combined_hls/top.cpp:67]   --->   Operation 9566 'fadd' 'sum_2_62' <Predicate = (!tmp_26_62)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2412 : Operation 9567 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_236)" [combined_hls/top.cpp:68]   --->   Operation 9567 'specregionend' 'empty_386' <Predicate = (!tmp_26_62)> <Delay = 0.00>
ST_2412 : Operation 9568 [1/1] (0.00ns)   --->   "br label %.preheader23.63" [combined_hls/top.cpp:64]   --->   Operation 9568 'br' <Predicate = (!tmp_26_62)> <Delay = 0.00>

State 2413 <SV = 1329> <Delay = 5.54>
ST_2413 : Operation 9569 [1/1] (5.54ns)   --->   "%tmp_29_62 = fpext float %sum_63 to double" [combined_hls/top.cpp:69]   --->   Operation 9569 'fpext' 'tmp_29_62' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2413 : Operation 9570 [1/1] (0.00ns)   --->   "%tmp_235 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9570 'specregionbegin' 'tmp_235' <Predicate = true> <Delay = 0.00>

State 2414 <SV = 1330> <Delay = 7.78>
ST_2414 : Operation 9571 [6/6] (7.78ns)   --->   "%tmp_30_62 = fmul double %tmp_29_62, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9571 'dmul' 'tmp_30_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2415 <SV = 1331> <Delay = 7.78>
ST_2415 : Operation 9572 [5/6] (7.78ns)   --->   "%tmp_30_62 = fmul double %tmp_29_62, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9572 'dmul' 'tmp_30_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2416 <SV = 1332> <Delay = 7.78>
ST_2416 : Operation 9573 [4/6] (7.78ns)   --->   "%tmp_30_62 = fmul double %tmp_29_62, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9573 'dmul' 'tmp_30_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2417 <SV = 1333> <Delay = 7.78>
ST_2417 : Operation 9574 [3/6] (7.78ns)   --->   "%tmp_30_62 = fmul double %tmp_29_62, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9574 'dmul' 'tmp_30_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2418 <SV = 1334> <Delay = 7.78>
ST_2418 : Operation 9575 [2/6] (7.78ns)   --->   "%tmp_30_62 = fmul double %tmp_29_62, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9575 'dmul' 'tmp_30_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2419 <SV = 1335> <Delay = 7.78>
ST_2419 : Operation 9576 [1/6] (7.78ns)   --->   "%tmp_30_62 = fmul double %tmp_29_62, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9576 'dmul' 'tmp_30_62' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2420 <SV = 1336> <Delay = 6.50>
ST_2420 : Operation 9577 [1/1] (6.50ns)   --->   "%tmp_31_62 = fptrunc double %tmp_30_62 to float" [combined_hls/top.cpp:69]   --->   Operation 9577 'fptrunc' 'tmp_31_62' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2421 <SV = 1337> <Delay = 7.68>
ST_2421 : Operation 9578 [9/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9578 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2422 <SV = 1338> <Delay = 7.68>
ST_2422 : Operation 9579 [8/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9579 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2423 <SV = 1339> <Delay = 7.68>
ST_2423 : Operation 9580 [7/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9580 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2424 <SV = 1340> <Delay = 7.68>
ST_2424 : Operation 9581 [6/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9581 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2425 <SV = 1341> <Delay = 7.68>
ST_2425 : Operation 9582 [5/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9582 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2426 <SV = 1342> <Delay = 7.68>
ST_2426 : Operation 9583 [4/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9583 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2427 <SV = 1343> <Delay = 7.68>
ST_2427 : Operation 9584 [3/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9584 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2428 <SV = 1344> <Delay = 7.68>
ST_2428 : Operation 9585 [2/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9585 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2429 <SV = 1345> <Delay = 7.68>
ST_2429 : Operation 9586 [1/9] (7.68ns)   --->   "%tmp_32_62 = call float @llvm.exp.f32(float %tmp_31_62)" [combined_hls/top.cpp:69]   --->   Operation 9586 'fexp' 'tmp_32_62' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2430 <SV = 1346> <Delay = 5.91>
ST_2430 : Operation 9587 [1/1] (0.00ns)   --->   "%l_idx_load934 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9587 'load' 'l_idx_load934' <Predicate = true> <Delay = 0.00>
ST_2430 : Operation 9588 [1/1] (0.00ns)   --->   "%tmp_33_62 = sext i32 %l_idx_2_61 to i64" [combined_hls/top.cpp:69]   --->   Operation 9588 'sext' 'tmp_33_62' <Predicate = true> <Delay = 0.00>
ST_2430 : Operation 9589 [1/1] (0.00ns)   --->   "%result_buf_addr_67 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_62" [combined_hls/top.cpp:69]   --->   Operation 9589 'getelementptr' 'result_buf_addr_67' <Predicate = true> <Delay = 0.00>
ST_2430 : Operation 9590 [1/1] (3.25ns)   --->   "store float %tmp_32_62, float* %result_buf_addr_67, align 4" [combined_hls/top.cpp:69]   --->   Operation 9590 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2430 : Operation 9591 [1/1] (2.55ns)   --->   "%l_idx_2_62 = add nsw i32 %l_idx_load934, 64" [combined_hls/top.cpp:70]   --->   Operation 9591 'add' 'l_idx_2_62' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2430 : Operation 9592 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_232)" [combined_hls/top.cpp:72]   --->   Operation 9592 'specregionend' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_2430 : Operation 9593 [1/1] (0.97ns)   --->   "%or_cond66 = or i1 %tmp_16_57, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9593 'or' 'or_cond66' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2430 : Operation 9594 [1/1] (0.00ns)   --->   "br i1 %or_cond66, label %._crit_edge.64.preheader, label %..preheader24.backedge_crit_edge863" [combined_hls/top.cpp:54]   --->   Operation 9594 'br' <Predicate = true> <Delay = 0.00>
ST_2430 : Operation 9595 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_62, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9595 'store' <Predicate = (!or_cond66)> <Delay = 3.36>
ST_2430 : Operation 9596 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9596 'br' <Predicate = (!or_cond66)> <Delay = 0.00>
ST_2430 : Operation 9597 [1/1] (1.76ns)   --->   "br label %._crit_edge.64" [combined_hls/top.cpp:57]   --->   Operation 9597 'br' <Predicate = (or_cond66)> <Delay = 1.76>

State 2431 <SV = 1347> <Delay = 2.74>
ST_2431 : Operation 9598 [1/1] (0.00ns)   --->   "%j1_63 = phi i10 [ %j_4_63, %197 ], [ 0, %._crit_edge.64.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9598 'phi' 'j1_63' <Predicate = true> <Delay = 0.00>
ST_2431 : Operation 9599 [1/1] (1.77ns)   --->   "%exitcond5_63 = icmp eq i10 %j1_63, -240" [combined_hls/top.cpp:57]   --->   Operation 9599 'icmp' 'exitcond5_63' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2431 : Operation 9600 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9600 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_2431 : Operation 9601 [1/1] (1.73ns)   --->   "%j_4_63 = add i10 %j1_63, 1" [combined_hls/top.cpp:57]   --->   Operation 9601 'add' 'j_4_63' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2431 : Operation 9602 [1/1] (0.00ns)   --->   "br i1 %exitcond5_63, label %.preheader23.64.preheader, label %197" [combined_hls/top.cpp:57]   --->   Operation 9602 'br' <Predicate = true> <Delay = 0.00>
ST_2431 : Operation 9603 [2/2] (0.00ns)   --->   "%empty_394 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9603 'read' 'empty_394' <Predicate = (!exitcond5_63)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2432 <SV = 1348> <Delay = 3.25>
ST_2432 : Operation 9604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9604 'specloopname' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9605 [1/1] (0.00ns)   --->   "%tmp_237 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9605 'specregionbegin' 'tmp_237' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9606 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9606 'specpipeline' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9607 [1/2] (0.00ns)   --->   "%empty_394 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9607 'read' 'empty_394' <Predicate = (!exitcond5_63)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2432 : Operation 9608 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_164 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_394, 0"   --->   Operation 9608 'extractvalue' 'in_stream_data_V_val_164' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9609 [1/1] (0.00ns)   --->   "%bitcast_63 = bitcast i32 %in_stream_data_V_val_164 to float"   --->   Operation 9609 'bitcast' 'bitcast_63' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9610 [1/1] (0.00ns)   --->   "%tmp_478 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 49, i10 %j1_63)" [combined_hls/top.cpp:60]   --->   Operation 9610 'bitconcatenate' 'tmp_478' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9611 [1/1] (0.00ns)   --->   "%input_buf_addr_130 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_478" [combined_hls/top.cpp:60]   --->   Operation 9611 'getelementptr' 'input_buf_addr_130' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9612 [1/1] (3.25ns)   --->   "store float %bitcast_63, float* %input_buf_addr_130, align 4" [combined_hls/top.cpp:60]   --->   Operation 9612 'store' <Predicate = (!exitcond5_63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2432 : Operation 9613 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_237)" [combined_hls/top.cpp:61]   --->   Operation 9613 'specregionend' 'empty_395' <Predicate = (!exitcond5_63)> <Delay = 0.00>
ST_2432 : Operation 9614 [1/1] (0.00ns)   --->   "br label %._crit_edge.64" [combined_hls/top.cpp:57]   --->   Operation 9614 'br' <Predicate = (!exitcond5_63)> <Delay = 0.00>

State 2433 <SV = 1348> <Delay = 1.76>
ST_2433 : Operation 9615 [1/1] (1.76ns)   --->   "br label %.preheader23.64" [combined_hls/top.cpp:64]   --->   Operation 9615 'br' <Predicate = true> <Delay = 1.76>

State 2434 <SV = 1349> <Delay = 3.25>
ST_2434 : Operation 9616 [1/1] (0.00ns)   --->   "%q_64 = phi i10 [ %q_1_63, %196 ], [ 0, %.preheader23.64.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9616 'phi' 'q_64' <Predicate = true> <Delay = 0.00>
ST_2434 : Operation 9617 [1/1] (0.00ns)   --->   "%sum_64 = phi float [ %sum_2_63, %196 ], [ 0.000000e+00, %.preheader23.64.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9617 'phi' 'sum_64' <Predicate = true> <Delay = 0.00>
ST_2434 : Operation 9618 [1/1] (1.77ns)   --->   "%tmp_26_63 = icmp eq i10 %q_64, -240" [combined_hls/top.cpp:64]   --->   Operation 9618 'icmp' 'tmp_26_63' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2434 : Operation 9619 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9619 'speclooptripcount' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_2434 : Operation 9620 [1/1] (1.73ns)   --->   "%q_1_63 = add i10 %q_64, 1" [combined_hls/top.cpp:64]   --->   Operation 9620 'add' 'q_1_63' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2434 : Operation 9621 [1/1] (0.00ns)   --->   "br i1 %tmp_26_63, label %195, label %196" [combined_hls/top.cpp:64]   --->   Operation 9621 'br' <Predicate = true> <Delay = 0.00>
ST_2434 : Operation 9622 [1/1] (0.00ns)   --->   "%tmp_34_63 = zext i10 %q_64 to i64" [combined_hls/top.cpp:66]   --->   Operation 9622 'zext' 'tmp_34_63' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2434 : Operation 9623 [1/1] (0.00ns)   --->   "%tmp_479 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 49, i10 %q_64)" [combined_hls/top.cpp:66]   --->   Operation 9623 'bitconcatenate' 'tmp_479' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2434 : Operation 9624 [1/1] (0.00ns)   --->   "%input_buf_addr_131 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_479" [combined_hls/top.cpp:66]   --->   Operation 9624 'getelementptr' 'input_buf_addr_131' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2434 : Operation 9625 [1/1] (0.00ns)   --->   "%index_buf_addr_65 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_63" [combined_hls/top.cpp:66]   --->   Operation 9625 'getelementptr' 'index_buf_addr_65' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2434 : Operation 9626 [2/2] (3.25ns)   --->   "%index_buf_load_64 = load float* %index_buf_addr_65, align 4" [combined_hls/top.cpp:66]   --->   Operation 9626 'load' 'index_buf_load_64' <Predicate = (!tmp_26_63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2434 : Operation 9627 [2/2] (3.25ns)   --->   "%input_buf_load_65 = load float* %input_buf_addr_131, align 4" [combined_hls/top.cpp:66]   --->   Operation 9627 'load' 'input_buf_load_65' <Predicate = (!tmp_26_63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2435 <SV = 1350> <Delay = 3.25>
ST_2435 : Operation 9628 [1/2] (3.25ns)   --->   "%index_buf_load_64 = load float* %index_buf_addr_65, align 4" [combined_hls/top.cpp:66]   --->   Operation 9628 'load' 'index_buf_load_64' <Predicate = (!tmp_26_63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2435 : Operation 9629 [1/2] (3.25ns)   --->   "%input_buf_load_65 = load float* %input_buf_addr_131, align 4" [combined_hls/top.cpp:66]   --->   Operation 9629 'load' 'input_buf_load_65' <Predicate = (!tmp_26_63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2436 <SV = 1351> <Delay = 7.25>
ST_2436 : Operation 9630 [5/5] (7.25ns)   --->   "%tmp_35_63 = fsub float %index_buf_load_64, %input_buf_load_65" [combined_hls/top.cpp:66]   --->   Operation 9630 'fsub' 'tmp_35_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2437 <SV = 1352> <Delay = 7.25>
ST_2437 : Operation 9631 [4/5] (7.25ns)   --->   "%tmp_35_63 = fsub float %index_buf_load_64, %input_buf_load_65" [combined_hls/top.cpp:66]   --->   Operation 9631 'fsub' 'tmp_35_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2438 <SV = 1353> <Delay = 7.25>
ST_2438 : Operation 9632 [3/5] (7.25ns)   --->   "%tmp_35_63 = fsub float %index_buf_load_64, %input_buf_load_65" [combined_hls/top.cpp:66]   --->   Operation 9632 'fsub' 'tmp_35_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2439 <SV = 1354> <Delay = 7.25>
ST_2439 : Operation 9633 [2/5] (7.25ns)   --->   "%tmp_35_63 = fsub float %index_buf_load_64, %input_buf_load_65" [combined_hls/top.cpp:66]   --->   Operation 9633 'fsub' 'tmp_35_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2440 <SV = 1355> <Delay = 7.25>
ST_2440 : Operation 9634 [1/5] (7.25ns)   --->   "%tmp_35_63 = fsub float %index_buf_load_64, %input_buf_load_65" [combined_hls/top.cpp:66]   --->   Operation 9634 'fsub' 'tmp_35_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2441 <SV = 1356> <Delay = 5.70>
ST_2441 : Operation 9635 [4/4] (5.70ns)   --->   "%tmp_36_63 = fmul float %tmp_35_63, %tmp_35_63" [combined_hls/top.cpp:67]   --->   Operation 9635 'fmul' 'tmp_36_63' <Predicate = (!tmp_26_63)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2442 <SV = 1357> <Delay = 5.70>
ST_2442 : Operation 9636 [3/4] (5.70ns)   --->   "%tmp_36_63 = fmul float %tmp_35_63, %tmp_35_63" [combined_hls/top.cpp:67]   --->   Operation 9636 'fmul' 'tmp_36_63' <Predicate = (!tmp_26_63)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2443 <SV = 1358> <Delay = 5.70>
ST_2443 : Operation 9637 [2/4] (5.70ns)   --->   "%tmp_36_63 = fmul float %tmp_35_63, %tmp_35_63" [combined_hls/top.cpp:67]   --->   Operation 9637 'fmul' 'tmp_36_63' <Predicate = (!tmp_26_63)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2444 <SV = 1359> <Delay = 5.70>
ST_2444 : Operation 9638 [1/4] (5.70ns)   --->   "%tmp_36_63 = fmul float %tmp_35_63, %tmp_35_63" [combined_hls/top.cpp:67]   --->   Operation 9638 'fmul' 'tmp_36_63' <Predicate = (!tmp_26_63)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2445 <SV = 1360> <Delay = 7.25>
ST_2445 : Operation 9639 [5/5] (7.25ns)   --->   "%sum_2_63 = fadd float %sum_64, %tmp_36_63" [combined_hls/top.cpp:67]   --->   Operation 9639 'fadd' 'sum_2_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2446 <SV = 1361> <Delay = 7.25>
ST_2446 : Operation 9640 [4/5] (7.25ns)   --->   "%sum_2_63 = fadd float %sum_64, %tmp_36_63" [combined_hls/top.cpp:67]   --->   Operation 9640 'fadd' 'sum_2_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2447 <SV = 1362> <Delay = 7.25>
ST_2447 : Operation 9641 [3/5] (7.25ns)   --->   "%sum_2_63 = fadd float %sum_64, %tmp_36_63" [combined_hls/top.cpp:67]   --->   Operation 9641 'fadd' 'sum_2_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2448 <SV = 1363> <Delay = 7.25>
ST_2448 : Operation 9642 [2/5] (7.25ns)   --->   "%sum_2_63 = fadd float %sum_64, %tmp_36_63" [combined_hls/top.cpp:67]   --->   Operation 9642 'fadd' 'sum_2_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2449 <SV = 1364> <Delay = 7.25>
ST_2449 : Operation 9643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9643 'specloopname' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2449 : Operation 9644 [1/1] (0.00ns)   --->   "%tmp_239 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9644 'specregionbegin' 'tmp_239' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2449 : Operation 9645 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9645 'specpipeline' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2449 : Operation 9646 [1/5] (7.25ns)   --->   "%sum_2_63 = fadd float %sum_64, %tmp_36_63" [combined_hls/top.cpp:67]   --->   Operation 9646 'fadd' 'sum_2_63' <Predicate = (!tmp_26_63)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2449 : Operation 9647 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_239)" [combined_hls/top.cpp:68]   --->   Operation 9647 'specregionend' 'empty_392' <Predicate = (!tmp_26_63)> <Delay = 0.00>
ST_2449 : Operation 9648 [1/1] (0.00ns)   --->   "br label %.preheader23.64" [combined_hls/top.cpp:64]   --->   Operation 9648 'br' <Predicate = (!tmp_26_63)> <Delay = 0.00>

State 2450 <SV = 1350> <Delay = 5.54>
ST_2450 : Operation 9649 [1/1] (5.54ns)   --->   "%tmp_29_63 = fpext float %sum_64 to double" [combined_hls/top.cpp:69]   --->   Operation 9649 'fpext' 'tmp_29_63' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2450 : Operation 9650 [1/1] (0.00ns)   --->   "%tmp_238 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9650 'specregionbegin' 'tmp_238' <Predicate = true> <Delay = 0.00>

State 2451 <SV = 1351> <Delay = 7.78>
ST_2451 : Operation 9651 [6/6] (7.78ns)   --->   "%tmp_30_63 = fmul double %tmp_29_63, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9651 'dmul' 'tmp_30_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2452 <SV = 1352> <Delay = 7.78>
ST_2452 : Operation 9652 [5/6] (7.78ns)   --->   "%tmp_30_63 = fmul double %tmp_29_63, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9652 'dmul' 'tmp_30_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2453 <SV = 1353> <Delay = 7.78>
ST_2453 : Operation 9653 [4/6] (7.78ns)   --->   "%tmp_30_63 = fmul double %tmp_29_63, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9653 'dmul' 'tmp_30_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2454 <SV = 1354> <Delay = 7.78>
ST_2454 : Operation 9654 [3/6] (7.78ns)   --->   "%tmp_30_63 = fmul double %tmp_29_63, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9654 'dmul' 'tmp_30_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2455 <SV = 1355> <Delay = 7.78>
ST_2455 : Operation 9655 [2/6] (7.78ns)   --->   "%tmp_30_63 = fmul double %tmp_29_63, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9655 'dmul' 'tmp_30_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2456 <SV = 1356> <Delay = 7.78>
ST_2456 : Operation 9656 [1/6] (7.78ns)   --->   "%tmp_30_63 = fmul double %tmp_29_63, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9656 'dmul' 'tmp_30_63' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2457 <SV = 1357> <Delay = 6.50>
ST_2457 : Operation 9657 [1/1] (6.50ns)   --->   "%tmp_31_63 = fptrunc double %tmp_30_63 to float" [combined_hls/top.cpp:69]   --->   Operation 9657 'fptrunc' 'tmp_31_63' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2458 <SV = 1358> <Delay = 7.68>
ST_2458 : Operation 9658 [9/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9658 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2459 <SV = 1359> <Delay = 7.68>
ST_2459 : Operation 9659 [8/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9659 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2460 <SV = 1360> <Delay = 7.68>
ST_2460 : Operation 9660 [7/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9660 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2461 <SV = 1361> <Delay = 7.68>
ST_2461 : Operation 9661 [6/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9661 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2462 <SV = 1362> <Delay = 7.68>
ST_2462 : Operation 9662 [5/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9662 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2463 <SV = 1363> <Delay = 7.68>
ST_2463 : Operation 9663 [4/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9663 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2464 <SV = 1364> <Delay = 7.68>
ST_2464 : Operation 9664 [3/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9664 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2465 <SV = 1365> <Delay = 7.68>
ST_2465 : Operation 9665 [2/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9665 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2466 <SV = 1366> <Delay = 7.68>
ST_2466 : Operation 9666 [1/9] (7.68ns)   --->   "%tmp_32_63 = call float @llvm.exp.f32(float %tmp_31_63)" [combined_hls/top.cpp:69]   --->   Operation 9666 'fexp' 'tmp_32_63' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2467 <SV = 1367> <Delay = 5.91>
ST_2467 : Operation 9667 [1/1] (0.00ns)   --->   "%l_idx_load933 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9667 'load' 'l_idx_load933' <Predicate = true> <Delay = 0.00>
ST_2467 : Operation 9668 [1/1] (0.00ns)   --->   "%tmp_33_63 = sext i32 %l_idx_2_62 to i64" [combined_hls/top.cpp:69]   --->   Operation 9668 'sext' 'tmp_33_63' <Predicate = true> <Delay = 0.00>
ST_2467 : Operation 9669 [1/1] (0.00ns)   --->   "%result_buf_addr_68 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_63" [combined_hls/top.cpp:69]   --->   Operation 9669 'getelementptr' 'result_buf_addr_68' <Predicate = true> <Delay = 0.00>
ST_2467 : Operation 9670 [1/1] (3.25ns)   --->   "store float %tmp_32_63, float* %result_buf_addr_68, align 4" [combined_hls/top.cpp:69]   --->   Operation 9670 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2467 : Operation 9671 [1/1] (2.55ns)   --->   "%l_idx_2_63 = add nsw i32 %l_idx_load933, 65" [combined_hls/top.cpp:70]   --->   Operation 9671 'add' 'l_idx_2_63' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2467 : Operation 9672 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_235)" [combined_hls/top.cpp:72]   --->   Operation 9672 'specregionend' 'empty_390' <Predicate = true> <Delay = 0.00>
ST_2467 : Operation 9673 [1/1] (0.97ns)   --->   "%or_cond67 = or i1 %tmp_16_58, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9673 'or' 'or_cond67' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2467 : Operation 9674 [1/1] (0.00ns)   --->   "br i1 %or_cond67, label %._crit_edge.65.preheader, label %..preheader24.backedge_crit_edge864" [combined_hls/top.cpp:54]   --->   Operation 9674 'br' <Predicate = true> <Delay = 0.00>
ST_2467 : Operation 9675 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_63, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9675 'store' <Predicate = (!or_cond67)> <Delay = 3.36>
ST_2467 : Operation 9676 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9676 'br' <Predicate = (!or_cond67)> <Delay = 0.00>
ST_2467 : Operation 9677 [1/1] (1.76ns)   --->   "br label %._crit_edge.65" [combined_hls/top.cpp:57]   --->   Operation 9677 'br' <Predicate = (or_cond67)> <Delay = 1.76>

State 2468 <SV = 1368> <Delay = 2.74>
ST_2468 : Operation 9678 [1/1] (0.00ns)   --->   "%j1_64 = phi i10 [ %j_4_64, %200 ], [ 0, %._crit_edge.65.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9678 'phi' 'j1_64' <Predicate = true> <Delay = 0.00>
ST_2468 : Operation 9679 [1/1] (1.77ns)   --->   "%exitcond5_64 = icmp eq i10 %j1_64, -240" [combined_hls/top.cpp:57]   --->   Operation 9679 'icmp' 'exitcond5_64' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2468 : Operation 9680 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9680 'speclooptripcount' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_2468 : Operation 9681 [1/1] (1.73ns)   --->   "%j_4_64 = add i10 %j1_64, 1" [combined_hls/top.cpp:57]   --->   Operation 9681 'add' 'j_4_64' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2468 : Operation 9682 [1/1] (0.00ns)   --->   "br i1 %exitcond5_64, label %.preheader23.65.preheader, label %200" [combined_hls/top.cpp:57]   --->   Operation 9682 'br' <Predicate = true> <Delay = 0.00>
ST_2468 : Operation 9683 [2/2] (0.00ns)   --->   "%empty_400 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9683 'read' 'empty_400' <Predicate = (!exitcond5_64)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2468 : Operation 9684 [1/1] (0.00ns)   --->   "%tmp_21_63_cast_cast = zext i10 %j1_64 to i15" [combined_hls/top.cpp:60]   --->   Operation 9684 'zext' 'tmp_21_63_cast_cast' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2468 : Operation 9685 [1/1] (1.94ns)   --->   "%tmp_480 = add i15 %tmp_21_63_cast_cast, -14576" [combined_hls/top.cpp:60]   --->   Operation 9685 'add' 'tmp_480' <Predicate = (!exitcond5_64)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2469 <SV = 1369> <Delay = 3.25>
ST_2469 : Operation 9686 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9686 'specloopname' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9687 [1/1] (0.00ns)   --->   "%tmp_240 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9687 'specregionbegin' 'tmp_240' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9688 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9688 'specpipeline' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9689 [1/2] (0.00ns)   --->   "%empty_400 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9689 'read' 'empty_400' <Predicate = (!exitcond5_64)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2469 : Operation 9690 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_165 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_400, 0"   --->   Operation 9690 'extractvalue' 'in_stream_data_V_val_165' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9691 [1/1] (0.00ns)   --->   "%bitcast_64 = bitcast i32 %in_stream_data_V_val_165 to float"   --->   Operation 9691 'bitcast' 'bitcast_64' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9692 [1/1] (0.00ns)   --->   "%tmp_482_cast1 = sext i15 %tmp_480 to i16" [combined_hls/top.cpp:60]   --->   Operation 9692 'sext' 'tmp_482_cast1' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9693 [1/1] (0.00ns)   --->   "%tmp_482_cast = zext i16 %tmp_482_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 9693 'zext' 'tmp_482_cast' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9694 [1/1] (0.00ns)   --->   "%input_buf_addr_132 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_482_cast" [combined_hls/top.cpp:60]   --->   Operation 9694 'getelementptr' 'input_buf_addr_132' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9695 [1/1] (3.25ns)   --->   "store float %bitcast_64, float* %input_buf_addr_132, align 4" [combined_hls/top.cpp:60]   --->   Operation 9695 'store' <Predicate = (!exitcond5_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2469 : Operation 9696 [1/1] (0.00ns)   --->   "%empty_401 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_240)" [combined_hls/top.cpp:61]   --->   Operation 9696 'specregionend' 'empty_401' <Predicate = (!exitcond5_64)> <Delay = 0.00>
ST_2469 : Operation 9697 [1/1] (0.00ns)   --->   "br label %._crit_edge.65" [combined_hls/top.cpp:57]   --->   Operation 9697 'br' <Predicate = (!exitcond5_64)> <Delay = 0.00>

State 2470 <SV = 1369> <Delay = 1.76>
ST_2470 : Operation 9698 [1/1] (1.76ns)   --->   "br label %.preheader23.65" [combined_hls/top.cpp:64]   --->   Operation 9698 'br' <Predicate = true> <Delay = 1.76>

State 2471 <SV = 1370> <Delay = 5.19>
ST_2471 : Operation 9699 [1/1] (0.00ns)   --->   "%q_65 = phi i10 [ %q_1_64, %199 ], [ 0, %.preheader23.65.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9699 'phi' 'q_65' <Predicate = true> <Delay = 0.00>
ST_2471 : Operation 9700 [1/1] (0.00ns)   --->   "%sum_65 = phi float [ %sum_2_64, %199 ], [ 0.000000e+00, %.preheader23.65.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9700 'phi' 'sum_65' <Predicate = true> <Delay = 0.00>
ST_2471 : Operation 9701 [1/1] (1.77ns)   --->   "%tmp_26_64 = icmp eq i10 %q_65, -240" [combined_hls/top.cpp:64]   --->   Operation 9701 'icmp' 'tmp_26_64' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2471 : Operation 9702 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9702 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_2471 : Operation 9703 [1/1] (1.73ns)   --->   "%q_1_64 = add i10 %q_65, 1" [combined_hls/top.cpp:64]   --->   Operation 9703 'add' 'q_1_64' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2471 : Operation 9704 [1/1] (0.00ns)   --->   "br i1 %tmp_26_64, label %198, label %199" [combined_hls/top.cpp:64]   --->   Operation 9704 'br' <Predicate = true> <Delay = 0.00>
ST_2471 : Operation 9705 [1/1] (0.00ns)   --->   "%tmp_34_64 = zext i10 %q_65 to i64" [combined_hls/top.cpp:66]   --->   Operation 9705 'zext' 'tmp_34_64' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2471 : Operation 9706 [1/1] (0.00ns)   --->   "%tmp_34_64_cast_cast = zext i10 %q_65 to i15" [combined_hls/top.cpp:66]   --->   Operation 9706 'zext' 'tmp_34_64_cast_cast' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2471 : Operation 9707 [1/1] (1.94ns)   --->   "%tmp_481 = add i15 %tmp_34_64_cast_cast, -14576" [combined_hls/top.cpp:66]   --->   Operation 9707 'add' 'tmp_481' <Predicate = (!tmp_26_64)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2471 : Operation 9708 [1/1] (0.00ns)   --->   "%tmp_483_cast1 = sext i15 %tmp_481 to i16" [combined_hls/top.cpp:66]   --->   Operation 9708 'sext' 'tmp_483_cast1' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2471 : Operation 9709 [1/1] (0.00ns)   --->   "%tmp_483_cast = zext i16 %tmp_483_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 9709 'zext' 'tmp_483_cast' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2471 : Operation 9710 [1/1] (0.00ns)   --->   "%input_buf_addr_133 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_483_cast" [combined_hls/top.cpp:66]   --->   Operation 9710 'getelementptr' 'input_buf_addr_133' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2471 : Operation 9711 [1/1] (0.00ns)   --->   "%index_buf_addr_66 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_64" [combined_hls/top.cpp:66]   --->   Operation 9711 'getelementptr' 'index_buf_addr_66' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2471 : Operation 9712 [2/2] (3.25ns)   --->   "%index_buf_load_65 = load float* %index_buf_addr_66, align 4" [combined_hls/top.cpp:66]   --->   Operation 9712 'load' 'index_buf_load_65' <Predicate = (!tmp_26_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2471 : Operation 9713 [2/2] (3.25ns)   --->   "%input_buf_load_66 = load float* %input_buf_addr_133, align 4" [combined_hls/top.cpp:66]   --->   Operation 9713 'load' 'input_buf_load_66' <Predicate = (!tmp_26_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2472 <SV = 1371> <Delay = 3.25>
ST_2472 : Operation 9714 [1/2] (3.25ns)   --->   "%index_buf_load_65 = load float* %index_buf_addr_66, align 4" [combined_hls/top.cpp:66]   --->   Operation 9714 'load' 'index_buf_load_65' <Predicate = (!tmp_26_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2472 : Operation 9715 [1/2] (3.25ns)   --->   "%input_buf_load_66 = load float* %input_buf_addr_133, align 4" [combined_hls/top.cpp:66]   --->   Operation 9715 'load' 'input_buf_load_66' <Predicate = (!tmp_26_64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2473 <SV = 1372> <Delay = 7.25>
ST_2473 : Operation 9716 [5/5] (7.25ns)   --->   "%tmp_35_64 = fsub float %index_buf_load_65, %input_buf_load_66" [combined_hls/top.cpp:66]   --->   Operation 9716 'fsub' 'tmp_35_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2474 <SV = 1373> <Delay = 7.25>
ST_2474 : Operation 9717 [4/5] (7.25ns)   --->   "%tmp_35_64 = fsub float %index_buf_load_65, %input_buf_load_66" [combined_hls/top.cpp:66]   --->   Operation 9717 'fsub' 'tmp_35_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2475 <SV = 1374> <Delay = 7.25>
ST_2475 : Operation 9718 [3/5] (7.25ns)   --->   "%tmp_35_64 = fsub float %index_buf_load_65, %input_buf_load_66" [combined_hls/top.cpp:66]   --->   Operation 9718 'fsub' 'tmp_35_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2476 <SV = 1375> <Delay = 7.25>
ST_2476 : Operation 9719 [2/5] (7.25ns)   --->   "%tmp_35_64 = fsub float %index_buf_load_65, %input_buf_load_66" [combined_hls/top.cpp:66]   --->   Operation 9719 'fsub' 'tmp_35_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2477 <SV = 1376> <Delay = 7.25>
ST_2477 : Operation 9720 [1/5] (7.25ns)   --->   "%tmp_35_64 = fsub float %index_buf_load_65, %input_buf_load_66" [combined_hls/top.cpp:66]   --->   Operation 9720 'fsub' 'tmp_35_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2478 <SV = 1377> <Delay = 5.70>
ST_2478 : Operation 9721 [4/4] (5.70ns)   --->   "%tmp_36_64 = fmul float %tmp_35_64, %tmp_35_64" [combined_hls/top.cpp:67]   --->   Operation 9721 'fmul' 'tmp_36_64' <Predicate = (!tmp_26_64)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2479 <SV = 1378> <Delay = 5.70>
ST_2479 : Operation 9722 [3/4] (5.70ns)   --->   "%tmp_36_64 = fmul float %tmp_35_64, %tmp_35_64" [combined_hls/top.cpp:67]   --->   Operation 9722 'fmul' 'tmp_36_64' <Predicate = (!tmp_26_64)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2480 <SV = 1379> <Delay = 5.70>
ST_2480 : Operation 9723 [2/4] (5.70ns)   --->   "%tmp_36_64 = fmul float %tmp_35_64, %tmp_35_64" [combined_hls/top.cpp:67]   --->   Operation 9723 'fmul' 'tmp_36_64' <Predicate = (!tmp_26_64)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2481 <SV = 1380> <Delay = 5.70>
ST_2481 : Operation 9724 [1/4] (5.70ns)   --->   "%tmp_36_64 = fmul float %tmp_35_64, %tmp_35_64" [combined_hls/top.cpp:67]   --->   Operation 9724 'fmul' 'tmp_36_64' <Predicate = (!tmp_26_64)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2482 <SV = 1381> <Delay = 7.25>
ST_2482 : Operation 9725 [5/5] (7.25ns)   --->   "%sum_2_64 = fadd float %sum_65, %tmp_36_64" [combined_hls/top.cpp:67]   --->   Operation 9725 'fadd' 'sum_2_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2483 <SV = 1382> <Delay = 7.25>
ST_2483 : Operation 9726 [4/5] (7.25ns)   --->   "%sum_2_64 = fadd float %sum_65, %tmp_36_64" [combined_hls/top.cpp:67]   --->   Operation 9726 'fadd' 'sum_2_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2484 <SV = 1383> <Delay = 7.25>
ST_2484 : Operation 9727 [3/5] (7.25ns)   --->   "%sum_2_64 = fadd float %sum_65, %tmp_36_64" [combined_hls/top.cpp:67]   --->   Operation 9727 'fadd' 'sum_2_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2485 <SV = 1384> <Delay = 7.25>
ST_2485 : Operation 9728 [2/5] (7.25ns)   --->   "%sum_2_64 = fadd float %sum_65, %tmp_36_64" [combined_hls/top.cpp:67]   --->   Operation 9728 'fadd' 'sum_2_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2486 <SV = 1385> <Delay = 7.25>
ST_2486 : Operation 9729 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9729 'specloopname' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2486 : Operation 9730 [1/1] (0.00ns)   --->   "%tmp_242 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9730 'specregionbegin' 'tmp_242' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2486 : Operation 9731 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9731 'specpipeline' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2486 : Operation 9732 [1/5] (7.25ns)   --->   "%sum_2_64 = fadd float %sum_65, %tmp_36_64" [combined_hls/top.cpp:67]   --->   Operation 9732 'fadd' 'sum_2_64' <Predicate = (!tmp_26_64)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2486 : Operation 9733 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_242)" [combined_hls/top.cpp:68]   --->   Operation 9733 'specregionend' 'empty_398' <Predicate = (!tmp_26_64)> <Delay = 0.00>
ST_2486 : Operation 9734 [1/1] (0.00ns)   --->   "br label %.preheader23.65" [combined_hls/top.cpp:64]   --->   Operation 9734 'br' <Predicate = (!tmp_26_64)> <Delay = 0.00>

State 2487 <SV = 1371> <Delay = 5.54>
ST_2487 : Operation 9735 [1/1] (5.54ns)   --->   "%tmp_29_64 = fpext float %sum_65 to double" [combined_hls/top.cpp:69]   --->   Operation 9735 'fpext' 'tmp_29_64' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2487 : Operation 9736 [1/1] (0.00ns)   --->   "%tmp_241 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9736 'specregionbegin' 'tmp_241' <Predicate = true> <Delay = 0.00>

State 2488 <SV = 1372> <Delay = 7.78>
ST_2488 : Operation 9737 [6/6] (7.78ns)   --->   "%tmp_30_64 = fmul double %tmp_29_64, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9737 'dmul' 'tmp_30_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2489 <SV = 1373> <Delay = 7.78>
ST_2489 : Operation 9738 [5/6] (7.78ns)   --->   "%tmp_30_64 = fmul double %tmp_29_64, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9738 'dmul' 'tmp_30_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2490 <SV = 1374> <Delay = 7.78>
ST_2490 : Operation 9739 [4/6] (7.78ns)   --->   "%tmp_30_64 = fmul double %tmp_29_64, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9739 'dmul' 'tmp_30_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2491 <SV = 1375> <Delay = 7.78>
ST_2491 : Operation 9740 [3/6] (7.78ns)   --->   "%tmp_30_64 = fmul double %tmp_29_64, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9740 'dmul' 'tmp_30_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2492 <SV = 1376> <Delay = 7.78>
ST_2492 : Operation 9741 [2/6] (7.78ns)   --->   "%tmp_30_64 = fmul double %tmp_29_64, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9741 'dmul' 'tmp_30_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2493 <SV = 1377> <Delay = 7.78>
ST_2493 : Operation 9742 [1/6] (7.78ns)   --->   "%tmp_30_64 = fmul double %tmp_29_64, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9742 'dmul' 'tmp_30_64' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2494 <SV = 1378> <Delay = 6.50>
ST_2494 : Operation 9743 [1/1] (6.50ns)   --->   "%tmp_31_64 = fptrunc double %tmp_30_64 to float" [combined_hls/top.cpp:69]   --->   Operation 9743 'fptrunc' 'tmp_31_64' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2495 <SV = 1379> <Delay = 7.68>
ST_2495 : Operation 9744 [9/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9744 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2496 <SV = 1380> <Delay = 7.68>
ST_2496 : Operation 9745 [8/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9745 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2497 <SV = 1381> <Delay = 7.68>
ST_2497 : Operation 9746 [7/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9746 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2498 <SV = 1382> <Delay = 7.68>
ST_2498 : Operation 9747 [6/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9747 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2499 <SV = 1383> <Delay = 7.68>
ST_2499 : Operation 9748 [5/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9748 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2500 <SV = 1384> <Delay = 7.68>
ST_2500 : Operation 9749 [4/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9749 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2501 <SV = 1385> <Delay = 7.68>
ST_2501 : Operation 9750 [3/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9750 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2502 <SV = 1386> <Delay = 7.68>
ST_2502 : Operation 9751 [2/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9751 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2503 <SV = 1387> <Delay = 7.68>
ST_2503 : Operation 9752 [1/9] (7.68ns)   --->   "%tmp_32_64 = call float @llvm.exp.f32(float %tmp_31_64)" [combined_hls/top.cpp:69]   --->   Operation 9752 'fexp' 'tmp_32_64' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2504 <SV = 1388> <Delay = 5.91>
ST_2504 : Operation 9753 [1/1] (0.00ns)   --->   "%l_idx_load932 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9753 'load' 'l_idx_load932' <Predicate = true> <Delay = 0.00>
ST_2504 : Operation 9754 [1/1] (0.00ns)   --->   "%tmp_33_64 = sext i32 %l_idx_2_63 to i64" [combined_hls/top.cpp:69]   --->   Operation 9754 'sext' 'tmp_33_64' <Predicate = true> <Delay = 0.00>
ST_2504 : Operation 9755 [1/1] (0.00ns)   --->   "%result_buf_addr_69 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_64" [combined_hls/top.cpp:69]   --->   Operation 9755 'getelementptr' 'result_buf_addr_69' <Predicate = true> <Delay = 0.00>
ST_2504 : Operation 9756 [1/1] (3.25ns)   --->   "store float %tmp_32_64, float* %result_buf_addr_69, align 4" [combined_hls/top.cpp:69]   --->   Operation 9756 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2504 : Operation 9757 [1/1] (2.55ns)   --->   "%l_idx_2_64 = add nsw i32 %l_idx_load932, 66" [combined_hls/top.cpp:70]   --->   Operation 9757 'add' 'l_idx_2_64' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2504 : Operation 9758 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_238)" [combined_hls/top.cpp:72]   --->   Operation 9758 'specregionend' 'empty_396' <Predicate = true> <Delay = 0.00>
ST_2504 : Operation 9759 [1/1] (0.97ns)   --->   "%or_cond68 = or i1 %tmp_16_59, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9759 'or' 'or_cond68' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2504 : Operation 9760 [1/1] (0.00ns)   --->   "br i1 %or_cond68, label %._crit_edge.66.preheader, label %..preheader24.backedge_crit_edge865" [combined_hls/top.cpp:54]   --->   Operation 9760 'br' <Predicate = true> <Delay = 0.00>
ST_2504 : Operation 9761 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_64, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9761 'store' <Predicate = (!or_cond68)> <Delay = 3.36>
ST_2504 : Operation 9762 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9762 'br' <Predicate = (!or_cond68)> <Delay = 0.00>
ST_2504 : Operation 9763 [1/1] (1.76ns)   --->   "br label %._crit_edge.66" [combined_hls/top.cpp:57]   --->   Operation 9763 'br' <Predicate = (or_cond68)> <Delay = 1.76>

State 2505 <SV = 1389> <Delay = 2.74>
ST_2505 : Operation 9764 [1/1] (0.00ns)   --->   "%j1_65 = phi i10 [ %j_4_65, %203 ], [ 0, %._crit_edge.66.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9764 'phi' 'j1_65' <Predicate = true> <Delay = 0.00>
ST_2505 : Operation 9765 [1/1] (1.77ns)   --->   "%exitcond5_65 = icmp eq i10 %j1_65, -240" [combined_hls/top.cpp:57]   --->   Operation 9765 'icmp' 'exitcond5_65' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2505 : Operation 9766 [1/1] (0.00ns)   --->   "%empty_405 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9766 'speclooptripcount' 'empty_405' <Predicate = true> <Delay = 0.00>
ST_2505 : Operation 9767 [1/1] (1.73ns)   --->   "%j_4_65 = add i10 %j1_65, 1" [combined_hls/top.cpp:57]   --->   Operation 9767 'add' 'j_4_65' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2505 : Operation 9768 [1/1] (0.00ns)   --->   "br i1 %exitcond5_65, label %.preheader23.66.preheader, label %203" [combined_hls/top.cpp:57]   --->   Operation 9768 'br' <Predicate = true> <Delay = 0.00>
ST_2505 : Operation 9769 [2/2] (0.00ns)   --->   "%empty_406 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9769 'read' 'empty_406' <Predicate = (!exitcond5_65)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2505 : Operation 9770 [1/1] (0.00ns)   --->   "%tmp_21_64_cast_cast = zext i10 %j1_65 to i15" [combined_hls/top.cpp:60]   --->   Operation 9770 'zext' 'tmp_21_64_cast_cast' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2505 : Operation 9771 [1/1] (1.94ns)   --->   "%tmp_482 = add i15 %tmp_21_64_cast_cast, -13792" [combined_hls/top.cpp:60]   --->   Operation 9771 'add' 'tmp_482' <Predicate = (!exitcond5_65)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2506 <SV = 1390> <Delay = 3.25>
ST_2506 : Operation 9772 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9772 'specloopname' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9773 [1/1] (0.00ns)   --->   "%tmp_243 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9773 'specregionbegin' 'tmp_243' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9774 'specpipeline' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9775 [1/2] (0.00ns)   --->   "%empty_406 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9775 'read' 'empty_406' <Predicate = (!exitcond5_65)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2506 : Operation 9776 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_166 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_406, 0"   --->   Operation 9776 'extractvalue' 'in_stream_data_V_val_166' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9777 [1/1] (0.00ns)   --->   "%bitcast_65 = bitcast i32 %in_stream_data_V_val_166 to float"   --->   Operation 9777 'bitcast' 'bitcast_65' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9778 [1/1] (0.00ns)   --->   "%tmp_484_cast1 = sext i15 %tmp_482 to i16" [combined_hls/top.cpp:60]   --->   Operation 9778 'sext' 'tmp_484_cast1' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9779 [1/1] (0.00ns)   --->   "%tmp_484_cast = zext i16 %tmp_484_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 9779 'zext' 'tmp_484_cast' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9780 [1/1] (0.00ns)   --->   "%input_buf_addr_134 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_484_cast" [combined_hls/top.cpp:60]   --->   Operation 9780 'getelementptr' 'input_buf_addr_134' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9781 [1/1] (3.25ns)   --->   "store float %bitcast_65, float* %input_buf_addr_134, align 4" [combined_hls/top.cpp:60]   --->   Operation 9781 'store' <Predicate = (!exitcond5_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2506 : Operation 9782 [1/1] (0.00ns)   --->   "%empty_407 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_243)" [combined_hls/top.cpp:61]   --->   Operation 9782 'specregionend' 'empty_407' <Predicate = (!exitcond5_65)> <Delay = 0.00>
ST_2506 : Operation 9783 [1/1] (0.00ns)   --->   "br label %._crit_edge.66" [combined_hls/top.cpp:57]   --->   Operation 9783 'br' <Predicate = (!exitcond5_65)> <Delay = 0.00>

State 2507 <SV = 1390> <Delay = 1.76>
ST_2507 : Operation 9784 [1/1] (1.76ns)   --->   "br label %.preheader23.66" [combined_hls/top.cpp:64]   --->   Operation 9784 'br' <Predicate = true> <Delay = 1.76>

State 2508 <SV = 1391> <Delay = 5.19>
ST_2508 : Operation 9785 [1/1] (0.00ns)   --->   "%q_66 = phi i10 [ %q_1_65, %202 ], [ 0, %.preheader23.66.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9785 'phi' 'q_66' <Predicate = true> <Delay = 0.00>
ST_2508 : Operation 9786 [1/1] (0.00ns)   --->   "%sum_66 = phi float [ %sum_2_65, %202 ], [ 0.000000e+00, %.preheader23.66.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9786 'phi' 'sum_66' <Predicate = true> <Delay = 0.00>
ST_2508 : Operation 9787 [1/1] (1.77ns)   --->   "%tmp_26_65 = icmp eq i10 %q_66, -240" [combined_hls/top.cpp:64]   --->   Operation 9787 'icmp' 'tmp_26_65' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2508 : Operation 9788 [1/1] (0.00ns)   --->   "%empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9788 'speclooptripcount' 'empty_403' <Predicate = true> <Delay = 0.00>
ST_2508 : Operation 9789 [1/1] (1.73ns)   --->   "%q_1_65 = add i10 %q_66, 1" [combined_hls/top.cpp:64]   --->   Operation 9789 'add' 'q_1_65' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2508 : Operation 9790 [1/1] (0.00ns)   --->   "br i1 %tmp_26_65, label %201, label %202" [combined_hls/top.cpp:64]   --->   Operation 9790 'br' <Predicate = true> <Delay = 0.00>
ST_2508 : Operation 9791 [1/1] (0.00ns)   --->   "%tmp_34_65 = zext i10 %q_66 to i64" [combined_hls/top.cpp:66]   --->   Operation 9791 'zext' 'tmp_34_65' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2508 : Operation 9792 [1/1] (0.00ns)   --->   "%tmp_34_65_cast_cast = zext i10 %q_66 to i15" [combined_hls/top.cpp:66]   --->   Operation 9792 'zext' 'tmp_34_65_cast_cast' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2508 : Operation 9793 [1/1] (1.94ns)   --->   "%tmp_483 = add i15 %tmp_34_65_cast_cast, -13792" [combined_hls/top.cpp:66]   --->   Operation 9793 'add' 'tmp_483' <Predicate = (!tmp_26_65)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2508 : Operation 9794 [1/1] (0.00ns)   --->   "%tmp_485_cast1 = sext i15 %tmp_483 to i16" [combined_hls/top.cpp:66]   --->   Operation 9794 'sext' 'tmp_485_cast1' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2508 : Operation 9795 [1/1] (0.00ns)   --->   "%tmp_485_cast = zext i16 %tmp_485_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 9795 'zext' 'tmp_485_cast' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2508 : Operation 9796 [1/1] (0.00ns)   --->   "%input_buf_addr_135 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_485_cast" [combined_hls/top.cpp:66]   --->   Operation 9796 'getelementptr' 'input_buf_addr_135' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2508 : Operation 9797 [1/1] (0.00ns)   --->   "%index_buf_addr_67 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_65" [combined_hls/top.cpp:66]   --->   Operation 9797 'getelementptr' 'index_buf_addr_67' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2508 : Operation 9798 [2/2] (3.25ns)   --->   "%index_buf_load_66 = load float* %index_buf_addr_67, align 4" [combined_hls/top.cpp:66]   --->   Operation 9798 'load' 'index_buf_load_66' <Predicate = (!tmp_26_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2508 : Operation 9799 [2/2] (3.25ns)   --->   "%input_buf_load_67 = load float* %input_buf_addr_135, align 4" [combined_hls/top.cpp:66]   --->   Operation 9799 'load' 'input_buf_load_67' <Predicate = (!tmp_26_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2509 <SV = 1392> <Delay = 3.25>
ST_2509 : Operation 9800 [1/2] (3.25ns)   --->   "%index_buf_load_66 = load float* %index_buf_addr_67, align 4" [combined_hls/top.cpp:66]   --->   Operation 9800 'load' 'index_buf_load_66' <Predicate = (!tmp_26_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2509 : Operation 9801 [1/2] (3.25ns)   --->   "%input_buf_load_67 = load float* %input_buf_addr_135, align 4" [combined_hls/top.cpp:66]   --->   Operation 9801 'load' 'input_buf_load_67' <Predicate = (!tmp_26_65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2510 <SV = 1393> <Delay = 7.25>
ST_2510 : Operation 9802 [5/5] (7.25ns)   --->   "%tmp_35_65 = fsub float %index_buf_load_66, %input_buf_load_67" [combined_hls/top.cpp:66]   --->   Operation 9802 'fsub' 'tmp_35_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2511 <SV = 1394> <Delay = 7.25>
ST_2511 : Operation 9803 [4/5] (7.25ns)   --->   "%tmp_35_65 = fsub float %index_buf_load_66, %input_buf_load_67" [combined_hls/top.cpp:66]   --->   Operation 9803 'fsub' 'tmp_35_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2512 <SV = 1395> <Delay = 7.25>
ST_2512 : Operation 9804 [3/5] (7.25ns)   --->   "%tmp_35_65 = fsub float %index_buf_load_66, %input_buf_load_67" [combined_hls/top.cpp:66]   --->   Operation 9804 'fsub' 'tmp_35_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2513 <SV = 1396> <Delay = 7.25>
ST_2513 : Operation 9805 [2/5] (7.25ns)   --->   "%tmp_35_65 = fsub float %index_buf_load_66, %input_buf_load_67" [combined_hls/top.cpp:66]   --->   Operation 9805 'fsub' 'tmp_35_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2514 <SV = 1397> <Delay = 7.25>
ST_2514 : Operation 9806 [1/5] (7.25ns)   --->   "%tmp_35_65 = fsub float %index_buf_load_66, %input_buf_load_67" [combined_hls/top.cpp:66]   --->   Operation 9806 'fsub' 'tmp_35_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2515 <SV = 1398> <Delay = 5.70>
ST_2515 : Operation 9807 [4/4] (5.70ns)   --->   "%tmp_36_65 = fmul float %tmp_35_65, %tmp_35_65" [combined_hls/top.cpp:67]   --->   Operation 9807 'fmul' 'tmp_36_65' <Predicate = (!tmp_26_65)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2516 <SV = 1399> <Delay = 5.70>
ST_2516 : Operation 9808 [3/4] (5.70ns)   --->   "%tmp_36_65 = fmul float %tmp_35_65, %tmp_35_65" [combined_hls/top.cpp:67]   --->   Operation 9808 'fmul' 'tmp_36_65' <Predicate = (!tmp_26_65)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2517 <SV = 1400> <Delay = 5.70>
ST_2517 : Operation 9809 [2/4] (5.70ns)   --->   "%tmp_36_65 = fmul float %tmp_35_65, %tmp_35_65" [combined_hls/top.cpp:67]   --->   Operation 9809 'fmul' 'tmp_36_65' <Predicate = (!tmp_26_65)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2518 <SV = 1401> <Delay = 5.70>
ST_2518 : Operation 9810 [1/4] (5.70ns)   --->   "%tmp_36_65 = fmul float %tmp_35_65, %tmp_35_65" [combined_hls/top.cpp:67]   --->   Operation 9810 'fmul' 'tmp_36_65' <Predicate = (!tmp_26_65)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2519 <SV = 1402> <Delay = 7.25>
ST_2519 : Operation 9811 [5/5] (7.25ns)   --->   "%sum_2_65 = fadd float %sum_66, %tmp_36_65" [combined_hls/top.cpp:67]   --->   Operation 9811 'fadd' 'sum_2_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2520 <SV = 1403> <Delay = 7.25>
ST_2520 : Operation 9812 [4/5] (7.25ns)   --->   "%sum_2_65 = fadd float %sum_66, %tmp_36_65" [combined_hls/top.cpp:67]   --->   Operation 9812 'fadd' 'sum_2_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2521 <SV = 1404> <Delay = 7.25>
ST_2521 : Operation 9813 [3/5] (7.25ns)   --->   "%sum_2_65 = fadd float %sum_66, %tmp_36_65" [combined_hls/top.cpp:67]   --->   Operation 9813 'fadd' 'sum_2_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2522 <SV = 1405> <Delay = 7.25>
ST_2522 : Operation 9814 [2/5] (7.25ns)   --->   "%sum_2_65 = fadd float %sum_66, %tmp_36_65" [combined_hls/top.cpp:67]   --->   Operation 9814 'fadd' 'sum_2_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2523 <SV = 1406> <Delay = 7.25>
ST_2523 : Operation 9815 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9815 'specloopname' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2523 : Operation 9816 [1/1] (0.00ns)   --->   "%tmp_245 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9816 'specregionbegin' 'tmp_245' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2523 : Operation 9817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9817 'specpipeline' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2523 : Operation 9818 [1/5] (7.25ns)   --->   "%sum_2_65 = fadd float %sum_66, %tmp_36_65" [combined_hls/top.cpp:67]   --->   Operation 9818 'fadd' 'sum_2_65' <Predicate = (!tmp_26_65)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2523 : Operation 9819 [1/1] (0.00ns)   --->   "%empty_404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_245)" [combined_hls/top.cpp:68]   --->   Operation 9819 'specregionend' 'empty_404' <Predicate = (!tmp_26_65)> <Delay = 0.00>
ST_2523 : Operation 9820 [1/1] (0.00ns)   --->   "br label %.preheader23.66" [combined_hls/top.cpp:64]   --->   Operation 9820 'br' <Predicate = (!tmp_26_65)> <Delay = 0.00>

State 2524 <SV = 1392> <Delay = 5.54>
ST_2524 : Operation 9821 [1/1] (5.54ns)   --->   "%tmp_29_65 = fpext float %sum_66 to double" [combined_hls/top.cpp:69]   --->   Operation 9821 'fpext' 'tmp_29_65' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2525 <SV = 1393> <Delay = 7.78>
ST_2525 : Operation 9822 [6/6] (7.78ns)   --->   "%tmp_30_65 = fmul double %tmp_29_65, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9822 'dmul' 'tmp_30_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2526 <SV = 1394> <Delay = 7.78>
ST_2526 : Operation 9823 [5/6] (7.78ns)   --->   "%tmp_30_65 = fmul double %tmp_29_65, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9823 'dmul' 'tmp_30_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2527 <SV = 1395> <Delay = 7.78>
ST_2527 : Operation 9824 [4/6] (7.78ns)   --->   "%tmp_30_65 = fmul double %tmp_29_65, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9824 'dmul' 'tmp_30_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2528 <SV = 1396> <Delay = 7.78>
ST_2528 : Operation 9825 [3/6] (7.78ns)   --->   "%tmp_30_65 = fmul double %tmp_29_65, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9825 'dmul' 'tmp_30_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2529 <SV = 1397> <Delay = 7.78>
ST_2529 : Operation 9826 [2/6] (7.78ns)   --->   "%tmp_30_65 = fmul double %tmp_29_65, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9826 'dmul' 'tmp_30_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2530 <SV = 1398> <Delay = 7.78>
ST_2530 : Operation 9827 [1/6] (7.78ns)   --->   "%tmp_30_65 = fmul double %tmp_29_65, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9827 'dmul' 'tmp_30_65' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2531 <SV = 1399> <Delay = 6.50>
ST_2531 : Operation 9828 [1/1] (6.50ns)   --->   "%tmp_31_65 = fptrunc double %tmp_30_65 to float" [combined_hls/top.cpp:69]   --->   Operation 9828 'fptrunc' 'tmp_31_65' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2532 <SV = 1400> <Delay = 7.68>
ST_2532 : Operation 9829 [9/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9829 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2533 <SV = 1401> <Delay = 7.68>
ST_2533 : Operation 9830 [8/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9830 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2534 <SV = 1402> <Delay = 7.68>
ST_2534 : Operation 9831 [7/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9831 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2535 <SV = 1403> <Delay = 7.68>
ST_2535 : Operation 9832 [6/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9832 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2536 <SV = 1404> <Delay = 7.68>
ST_2536 : Operation 9833 [5/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9833 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2537 <SV = 1405> <Delay = 7.68>
ST_2537 : Operation 9834 [4/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9834 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2538 <SV = 1406> <Delay = 7.68>
ST_2538 : Operation 9835 [3/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9835 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2539 <SV = 1407> <Delay = 7.68>
ST_2539 : Operation 9836 [2/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9836 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2540 <SV = 1408> <Delay = 7.68>
ST_2540 : Operation 9837 [1/9] (7.68ns)   --->   "%tmp_32_65 = call float @llvm.exp.f32(float %tmp_31_65)" [combined_hls/top.cpp:69]   --->   Operation 9837 'fexp' 'tmp_32_65' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2541 <SV = 1409> <Delay = 5.91>
ST_2541 : Operation 9838 [1/1] (0.00ns)   --->   "%l_idx_load931 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9838 'load' 'l_idx_load931' <Predicate = true> <Delay = 0.00>
ST_2541 : Operation 9839 [1/1] (0.00ns)   --->   "%tmp_33_65 = sext i32 %l_idx_2_64 to i64" [combined_hls/top.cpp:69]   --->   Operation 9839 'sext' 'tmp_33_65' <Predicate = true> <Delay = 0.00>
ST_2541 : Operation 9840 [1/1] (0.00ns)   --->   "%result_buf_addr_70 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_65" [combined_hls/top.cpp:69]   --->   Operation 9840 'getelementptr' 'result_buf_addr_70' <Predicate = true> <Delay = 0.00>
ST_2541 : Operation 9841 [1/1] (3.25ns)   --->   "store float %tmp_32_65, float* %result_buf_addr_70, align 4" [combined_hls/top.cpp:69]   --->   Operation 9841 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2541 : Operation 9842 [1/1] (2.55ns)   --->   "%l_idx_2_65 = add nsw i32 %l_idx_load931, 67" [combined_hls/top.cpp:70]   --->   Operation 9842 'add' 'l_idx_2_65' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2541 : Operation 9843 [1/1] (0.00ns)   --->   "%empty_402 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_241)" [combined_hls/top.cpp:72]   --->   Operation 9843 'specregionend' 'empty_402' <Predicate = true> <Delay = 0.00>
ST_2541 : Operation 9844 [1/1] (0.00ns)   --->   "%tmp_244 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9844 'specregionbegin' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_2541 : Operation 9845 [1/1] (0.97ns)   --->   "%or_cond69 = or i1 %tmp_16_60, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9845 'or' 'or_cond69' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2541 : Operation 9846 [1/1] (0.00ns)   --->   "br i1 %or_cond69, label %._crit_edge.67.preheader, label %..preheader24.backedge_crit_edge866" [combined_hls/top.cpp:54]   --->   Operation 9846 'br' <Predicate = true> <Delay = 0.00>
ST_2541 : Operation 9847 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_65, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9847 'store' <Predicate = (!or_cond69)> <Delay = 3.36>
ST_2541 : Operation 9848 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9848 'br' <Predicate = (!or_cond69)> <Delay = 0.00>
ST_2541 : Operation 9849 [1/1] (1.76ns)   --->   "br label %._crit_edge.67" [combined_hls/top.cpp:57]   --->   Operation 9849 'br' <Predicate = (or_cond69)> <Delay = 1.76>

State 2542 <SV = 1410> <Delay = 2.74>
ST_2542 : Operation 9850 [1/1] (0.00ns)   --->   "%j1_66 = phi i10 [ %j_4_66, %206 ], [ 0, %._crit_edge.67.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9850 'phi' 'j1_66' <Predicate = true> <Delay = 0.00>
ST_2542 : Operation 9851 [1/1] (1.77ns)   --->   "%exitcond5_66 = icmp eq i10 %j1_66, -240" [combined_hls/top.cpp:57]   --->   Operation 9851 'icmp' 'exitcond5_66' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2542 : Operation 9852 [1/1] (0.00ns)   --->   "%empty_411 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9852 'speclooptripcount' 'empty_411' <Predicate = true> <Delay = 0.00>
ST_2542 : Operation 9853 [1/1] (1.73ns)   --->   "%j_4_66 = add i10 %j1_66, 1" [combined_hls/top.cpp:57]   --->   Operation 9853 'add' 'j_4_66' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2542 : Operation 9854 [1/1] (0.00ns)   --->   "br i1 %exitcond5_66, label %.preheader23.67.preheader, label %206" [combined_hls/top.cpp:57]   --->   Operation 9854 'br' <Predicate = true> <Delay = 0.00>
ST_2542 : Operation 9855 [2/2] (0.00ns)   --->   "%empty_412 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9855 'read' 'empty_412' <Predicate = (!exitcond5_66)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2542 : Operation 9856 [1/1] (0.00ns)   --->   "%tmp_21_65_cast_cast = zext i10 %j1_66 to i15" [combined_hls/top.cpp:60]   --->   Operation 9856 'zext' 'tmp_21_65_cast_cast' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2542 : Operation 9857 [1/1] (1.94ns)   --->   "%tmp_484 = add i15 %tmp_21_65_cast_cast, -13008" [combined_hls/top.cpp:60]   --->   Operation 9857 'add' 'tmp_484' <Predicate = (!exitcond5_66)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2543 <SV = 1411> <Delay = 3.25>
ST_2543 : Operation 9858 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9858 'specloopname' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9859 [1/1] (0.00ns)   --->   "%tmp_246 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9859 'specregionbegin' 'tmp_246' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9860 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9860 'specpipeline' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9861 [1/2] (0.00ns)   --->   "%empty_412 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9861 'read' 'empty_412' <Predicate = (!exitcond5_66)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2543 : Operation 9862 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_167 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_412, 0"   --->   Operation 9862 'extractvalue' 'in_stream_data_V_val_167' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9863 [1/1] (0.00ns)   --->   "%bitcast_66 = bitcast i32 %in_stream_data_V_val_167 to float"   --->   Operation 9863 'bitcast' 'bitcast_66' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9864 [1/1] (0.00ns)   --->   "%tmp_486_cast1 = sext i15 %tmp_484 to i16" [combined_hls/top.cpp:60]   --->   Operation 9864 'sext' 'tmp_486_cast1' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9865 [1/1] (0.00ns)   --->   "%tmp_486_cast = zext i16 %tmp_486_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 9865 'zext' 'tmp_486_cast' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9866 [1/1] (0.00ns)   --->   "%input_buf_addr_136 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_486_cast" [combined_hls/top.cpp:60]   --->   Operation 9866 'getelementptr' 'input_buf_addr_136' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9867 [1/1] (3.25ns)   --->   "store float %bitcast_66, float* %input_buf_addr_136, align 4" [combined_hls/top.cpp:60]   --->   Operation 9867 'store' <Predicate = (!exitcond5_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2543 : Operation 9868 [1/1] (0.00ns)   --->   "%empty_413 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_246)" [combined_hls/top.cpp:61]   --->   Operation 9868 'specregionend' 'empty_413' <Predicate = (!exitcond5_66)> <Delay = 0.00>
ST_2543 : Operation 9869 [1/1] (0.00ns)   --->   "br label %._crit_edge.67" [combined_hls/top.cpp:57]   --->   Operation 9869 'br' <Predicate = (!exitcond5_66)> <Delay = 0.00>

State 2544 <SV = 1411> <Delay = 1.76>
ST_2544 : Operation 9870 [1/1] (1.76ns)   --->   "br label %.preheader23.67" [combined_hls/top.cpp:64]   --->   Operation 9870 'br' <Predicate = true> <Delay = 1.76>

State 2545 <SV = 1412> <Delay = 5.19>
ST_2545 : Operation 9871 [1/1] (0.00ns)   --->   "%q_67 = phi i10 [ %q_1_66, %205 ], [ 0, %.preheader23.67.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9871 'phi' 'q_67' <Predicate = true> <Delay = 0.00>
ST_2545 : Operation 9872 [1/1] (0.00ns)   --->   "%sum_67 = phi float [ %sum_2_66, %205 ], [ 0.000000e+00, %.preheader23.67.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9872 'phi' 'sum_67' <Predicate = true> <Delay = 0.00>
ST_2545 : Operation 9873 [1/1] (1.77ns)   --->   "%tmp_26_66 = icmp eq i10 %q_67, -240" [combined_hls/top.cpp:64]   --->   Operation 9873 'icmp' 'tmp_26_66' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2545 : Operation 9874 [1/1] (0.00ns)   --->   "%empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9874 'speclooptripcount' 'empty_409' <Predicate = true> <Delay = 0.00>
ST_2545 : Operation 9875 [1/1] (1.73ns)   --->   "%q_1_66 = add i10 %q_67, 1" [combined_hls/top.cpp:64]   --->   Operation 9875 'add' 'q_1_66' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2545 : Operation 9876 [1/1] (0.00ns)   --->   "br i1 %tmp_26_66, label %204, label %205" [combined_hls/top.cpp:64]   --->   Operation 9876 'br' <Predicate = true> <Delay = 0.00>
ST_2545 : Operation 9877 [1/1] (0.00ns)   --->   "%tmp_34_66 = zext i10 %q_67 to i64" [combined_hls/top.cpp:66]   --->   Operation 9877 'zext' 'tmp_34_66' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2545 : Operation 9878 [1/1] (0.00ns)   --->   "%tmp_34_66_cast_cast = zext i10 %q_67 to i15" [combined_hls/top.cpp:66]   --->   Operation 9878 'zext' 'tmp_34_66_cast_cast' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2545 : Operation 9879 [1/1] (1.94ns)   --->   "%tmp_485 = add i15 %tmp_34_66_cast_cast, -13008" [combined_hls/top.cpp:66]   --->   Operation 9879 'add' 'tmp_485' <Predicate = (!tmp_26_66)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2545 : Operation 9880 [1/1] (0.00ns)   --->   "%tmp_487_cast1 = sext i15 %tmp_485 to i16" [combined_hls/top.cpp:66]   --->   Operation 9880 'sext' 'tmp_487_cast1' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2545 : Operation 9881 [1/1] (0.00ns)   --->   "%tmp_487_cast = zext i16 %tmp_487_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 9881 'zext' 'tmp_487_cast' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2545 : Operation 9882 [1/1] (0.00ns)   --->   "%input_buf_addr_137 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_487_cast" [combined_hls/top.cpp:66]   --->   Operation 9882 'getelementptr' 'input_buf_addr_137' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2545 : Operation 9883 [1/1] (0.00ns)   --->   "%index_buf_addr_68 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_66" [combined_hls/top.cpp:66]   --->   Operation 9883 'getelementptr' 'index_buf_addr_68' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2545 : Operation 9884 [2/2] (3.25ns)   --->   "%index_buf_load_67 = load float* %index_buf_addr_68, align 4" [combined_hls/top.cpp:66]   --->   Operation 9884 'load' 'index_buf_load_67' <Predicate = (!tmp_26_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2545 : Operation 9885 [2/2] (3.25ns)   --->   "%input_buf_load_68 = load float* %input_buf_addr_137, align 4" [combined_hls/top.cpp:66]   --->   Operation 9885 'load' 'input_buf_load_68' <Predicate = (!tmp_26_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2546 <SV = 1413> <Delay = 3.25>
ST_2546 : Operation 9886 [1/2] (3.25ns)   --->   "%index_buf_load_67 = load float* %index_buf_addr_68, align 4" [combined_hls/top.cpp:66]   --->   Operation 9886 'load' 'index_buf_load_67' <Predicate = (!tmp_26_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2546 : Operation 9887 [1/2] (3.25ns)   --->   "%input_buf_load_68 = load float* %input_buf_addr_137, align 4" [combined_hls/top.cpp:66]   --->   Operation 9887 'load' 'input_buf_load_68' <Predicate = (!tmp_26_66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2547 <SV = 1414> <Delay = 7.25>
ST_2547 : Operation 9888 [5/5] (7.25ns)   --->   "%tmp_35_66 = fsub float %index_buf_load_67, %input_buf_load_68" [combined_hls/top.cpp:66]   --->   Operation 9888 'fsub' 'tmp_35_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2548 <SV = 1415> <Delay = 7.25>
ST_2548 : Operation 9889 [4/5] (7.25ns)   --->   "%tmp_35_66 = fsub float %index_buf_load_67, %input_buf_load_68" [combined_hls/top.cpp:66]   --->   Operation 9889 'fsub' 'tmp_35_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2549 <SV = 1416> <Delay = 7.25>
ST_2549 : Operation 9890 [3/5] (7.25ns)   --->   "%tmp_35_66 = fsub float %index_buf_load_67, %input_buf_load_68" [combined_hls/top.cpp:66]   --->   Operation 9890 'fsub' 'tmp_35_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2550 <SV = 1417> <Delay = 7.25>
ST_2550 : Operation 9891 [2/5] (7.25ns)   --->   "%tmp_35_66 = fsub float %index_buf_load_67, %input_buf_load_68" [combined_hls/top.cpp:66]   --->   Operation 9891 'fsub' 'tmp_35_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2551 <SV = 1418> <Delay = 7.25>
ST_2551 : Operation 9892 [1/5] (7.25ns)   --->   "%tmp_35_66 = fsub float %index_buf_load_67, %input_buf_load_68" [combined_hls/top.cpp:66]   --->   Operation 9892 'fsub' 'tmp_35_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2552 <SV = 1419> <Delay = 5.70>
ST_2552 : Operation 9893 [4/4] (5.70ns)   --->   "%tmp_36_66 = fmul float %tmp_35_66, %tmp_35_66" [combined_hls/top.cpp:67]   --->   Operation 9893 'fmul' 'tmp_36_66' <Predicate = (!tmp_26_66)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2553 <SV = 1420> <Delay = 5.70>
ST_2553 : Operation 9894 [3/4] (5.70ns)   --->   "%tmp_36_66 = fmul float %tmp_35_66, %tmp_35_66" [combined_hls/top.cpp:67]   --->   Operation 9894 'fmul' 'tmp_36_66' <Predicate = (!tmp_26_66)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2554 <SV = 1421> <Delay = 5.70>
ST_2554 : Operation 9895 [2/4] (5.70ns)   --->   "%tmp_36_66 = fmul float %tmp_35_66, %tmp_35_66" [combined_hls/top.cpp:67]   --->   Operation 9895 'fmul' 'tmp_36_66' <Predicate = (!tmp_26_66)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2555 <SV = 1422> <Delay = 5.70>
ST_2555 : Operation 9896 [1/4] (5.70ns)   --->   "%tmp_36_66 = fmul float %tmp_35_66, %tmp_35_66" [combined_hls/top.cpp:67]   --->   Operation 9896 'fmul' 'tmp_36_66' <Predicate = (!tmp_26_66)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2556 <SV = 1423> <Delay = 7.25>
ST_2556 : Operation 9897 [5/5] (7.25ns)   --->   "%sum_2_66 = fadd float %sum_67, %tmp_36_66" [combined_hls/top.cpp:67]   --->   Operation 9897 'fadd' 'sum_2_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2557 <SV = 1424> <Delay = 7.25>
ST_2557 : Operation 9898 [4/5] (7.25ns)   --->   "%sum_2_66 = fadd float %sum_67, %tmp_36_66" [combined_hls/top.cpp:67]   --->   Operation 9898 'fadd' 'sum_2_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2558 <SV = 1425> <Delay = 7.25>
ST_2558 : Operation 9899 [3/5] (7.25ns)   --->   "%sum_2_66 = fadd float %sum_67, %tmp_36_66" [combined_hls/top.cpp:67]   --->   Operation 9899 'fadd' 'sum_2_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2559 <SV = 1426> <Delay = 7.25>
ST_2559 : Operation 9900 [2/5] (7.25ns)   --->   "%sum_2_66 = fadd float %sum_67, %tmp_36_66" [combined_hls/top.cpp:67]   --->   Operation 9900 'fadd' 'sum_2_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2560 <SV = 1427> <Delay = 7.25>
ST_2560 : Operation 9901 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9901 'specloopname' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2560 : Operation 9902 [1/1] (0.00ns)   --->   "%tmp_248 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9902 'specregionbegin' 'tmp_248' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2560 : Operation 9903 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9903 'specpipeline' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2560 : Operation 9904 [1/5] (7.25ns)   --->   "%sum_2_66 = fadd float %sum_67, %tmp_36_66" [combined_hls/top.cpp:67]   --->   Operation 9904 'fadd' 'sum_2_66' <Predicate = (!tmp_26_66)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2560 : Operation 9905 [1/1] (0.00ns)   --->   "%empty_410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_248)" [combined_hls/top.cpp:68]   --->   Operation 9905 'specregionend' 'empty_410' <Predicate = (!tmp_26_66)> <Delay = 0.00>
ST_2560 : Operation 9906 [1/1] (0.00ns)   --->   "br label %.preheader23.67" [combined_hls/top.cpp:64]   --->   Operation 9906 'br' <Predicate = (!tmp_26_66)> <Delay = 0.00>

State 2561 <SV = 1413> <Delay = 5.54>
ST_2561 : Operation 9907 [1/1] (5.54ns)   --->   "%tmp_29_66 = fpext float %sum_67 to double" [combined_hls/top.cpp:69]   --->   Operation 9907 'fpext' 'tmp_29_66' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2561 : Operation 9908 [1/1] (0.00ns)   --->   "%tmp_247 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9908 'specregionbegin' 'tmp_247' <Predicate = true> <Delay = 0.00>

State 2562 <SV = 1414> <Delay = 7.78>
ST_2562 : Operation 9909 [6/6] (7.78ns)   --->   "%tmp_30_66 = fmul double %tmp_29_66, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9909 'dmul' 'tmp_30_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2563 <SV = 1415> <Delay = 7.78>
ST_2563 : Operation 9910 [5/6] (7.78ns)   --->   "%tmp_30_66 = fmul double %tmp_29_66, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9910 'dmul' 'tmp_30_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2564 <SV = 1416> <Delay = 7.78>
ST_2564 : Operation 9911 [4/6] (7.78ns)   --->   "%tmp_30_66 = fmul double %tmp_29_66, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9911 'dmul' 'tmp_30_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2565 <SV = 1417> <Delay = 7.78>
ST_2565 : Operation 9912 [3/6] (7.78ns)   --->   "%tmp_30_66 = fmul double %tmp_29_66, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9912 'dmul' 'tmp_30_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2566 <SV = 1418> <Delay = 7.78>
ST_2566 : Operation 9913 [2/6] (7.78ns)   --->   "%tmp_30_66 = fmul double %tmp_29_66, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9913 'dmul' 'tmp_30_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2567 <SV = 1419> <Delay = 7.78>
ST_2567 : Operation 9914 [1/6] (7.78ns)   --->   "%tmp_30_66 = fmul double %tmp_29_66, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9914 'dmul' 'tmp_30_66' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2568 <SV = 1420> <Delay = 6.50>
ST_2568 : Operation 9915 [1/1] (6.50ns)   --->   "%tmp_31_66 = fptrunc double %tmp_30_66 to float" [combined_hls/top.cpp:69]   --->   Operation 9915 'fptrunc' 'tmp_31_66' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2569 <SV = 1421> <Delay = 7.68>
ST_2569 : Operation 9916 [9/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9916 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2570 <SV = 1422> <Delay = 7.68>
ST_2570 : Operation 9917 [8/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9917 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2571 <SV = 1423> <Delay = 7.68>
ST_2571 : Operation 9918 [7/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9918 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2572 <SV = 1424> <Delay = 7.68>
ST_2572 : Operation 9919 [6/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9919 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2573 <SV = 1425> <Delay = 7.68>
ST_2573 : Operation 9920 [5/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9920 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2574 <SV = 1426> <Delay = 7.68>
ST_2574 : Operation 9921 [4/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9921 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2575 <SV = 1427> <Delay = 7.68>
ST_2575 : Operation 9922 [3/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9922 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2576 <SV = 1428> <Delay = 7.68>
ST_2576 : Operation 9923 [2/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9923 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2577 <SV = 1429> <Delay = 7.68>
ST_2577 : Operation 9924 [1/9] (7.68ns)   --->   "%tmp_32_66 = call float @llvm.exp.f32(float %tmp_31_66)" [combined_hls/top.cpp:69]   --->   Operation 9924 'fexp' 'tmp_32_66' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2578 <SV = 1430> <Delay = 5.91>
ST_2578 : Operation 9925 [1/1] (0.00ns)   --->   "%l_idx_load930 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9925 'load' 'l_idx_load930' <Predicate = true> <Delay = 0.00>
ST_2578 : Operation 9926 [1/1] (0.00ns)   --->   "%tmp_33_66 = sext i32 %l_idx_2_65 to i64" [combined_hls/top.cpp:69]   --->   Operation 9926 'sext' 'tmp_33_66' <Predicate = true> <Delay = 0.00>
ST_2578 : Operation 9927 [1/1] (0.00ns)   --->   "%result_buf_addr_71 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_66" [combined_hls/top.cpp:69]   --->   Operation 9927 'getelementptr' 'result_buf_addr_71' <Predicate = true> <Delay = 0.00>
ST_2578 : Operation 9928 [1/1] (3.25ns)   --->   "store float %tmp_32_66, float* %result_buf_addr_71, align 4" [combined_hls/top.cpp:69]   --->   Operation 9928 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2578 : Operation 9929 [1/1] (2.55ns)   --->   "%l_idx_2_66 = add nsw i32 %l_idx_load930, 68" [combined_hls/top.cpp:70]   --->   Operation 9929 'add' 'l_idx_2_66' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2578 : Operation 9930 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_244)" [combined_hls/top.cpp:72]   --->   Operation 9930 'specregionend' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_2578 : Operation 9931 [1/1] (0.97ns)   --->   "%or_cond70 = or i1 %tmp_16_61, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 9931 'or' 'or_cond70' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2578 : Operation 9932 [1/1] (0.00ns)   --->   "br i1 %or_cond70, label %._crit_edge.68.preheader, label %..preheader24.backedge_crit_edge867" [combined_hls/top.cpp:54]   --->   Operation 9932 'br' <Predicate = true> <Delay = 0.00>
ST_2578 : Operation 9933 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_66, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 9933 'store' <Predicate = (!or_cond70)> <Delay = 3.36>
ST_2578 : Operation 9934 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 9934 'br' <Predicate = (!or_cond70)> <Delay = 0.00>
ST_2578 : Operation 9935 [1/1] (1.76ns)   --->   "br label %._crit_edge.68" [combined_hls/top.cpp:57]   --->   Operation 9935 'br' <Predicate = (or_cond70)> <Delay = 1.76>

State 2579 <SV = 1431> <Delay = 2.74>
ST_2579 : Operation 9936 [1/1] (0.00ns)   --->   "%j1_67 = phi i10 [ %j_4_67, %209 ], [ 0, %._crit_edge.68.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 9936 'phi' 'j1_67' <Predicate = true> <Delay = 0.00>
ST_2579 : Operation 9937 [1/1] (1.77ns)   --->   "%exitcond5_67 = icmp eq i10 %j1_67, -240" [combined_hls/top.cpp:57]   --->   Operation 9937 'icmp' 'exitcond5_67' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2579 : Operation 9938 [1/1] (0.00ns)   --->   "%empty_417 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9938 'speclooptripcount' 'empty_417' <Predicate = true> <Delay = 0.00>
ST_2579 : Operation 9939 [1/1] (1.73ns)   --->   "%j_4_67 = add i10 %j1_67, 1" [combined_hls/top.cpp:57]   --->   Operation 9939 'add' 'j_4_67' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2579 : Operation 9940 [1/1] (0.00ns)   --->   "br i1 %exitcond5_67, label %.preheader23.68.preheader, label %209" [combined_hls/top.cpp:57]   --->   Operation 9940 'br' <Predicate = true> <Delay = 0.00>
ST_2579 : Operation 9941 [2/2] (0.00ns)   --->   "%empty_418 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9941 'read' 'empty_418' <Predicate = (!exitcond5_67)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2579 : Operation 9942 [1/1] (0.00ns)   --->   "%tmp_21_66_cast_cast = zext i10 %j1_67 to i15" [combined_hls/top.cpp:60]   --->   Operation 9942 'zext' 'tmp_21_66_cast_cast' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2579 : Operation 9943 [1/1] (1.94ns)   --->   "%tmp_486 = add i15 %tmp_21_66_cast_cast, -12224" [combined_hls/top.cpp:60]   --->   Operation 9943 'add' 'tmp_486' <Predicate = (!exitcond5_67)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2580 <SV = 1432> <Delay = 3.25>
ST_2580 : Operation 9944 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 9944 'specloopname' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9945 [1/1] (0.00ns)   --->   "%tmp_249 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 9945 'specregionbegin' 'tmp_249' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9946 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 9946 'specpipeline' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9947 [1/2] (0.00ns)   --->   "%empty_418 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 9947 'read' 'empty_418' <Predicate = (!exitcond5_67)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2580 : Operation 9948 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_168 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_418, 0"   --->   Operation 9948 'extractvalue' 'in_stream_data_V_val_168' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9949 [1/1] (0.00ns)   --->   "%bitcast_67 = bitcast i32 %in_stream_data_V_val_168 to float"   --->   Operation 9949 'bitcast' 'bitcast_67' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9950 [1/1] (0.00ns)   --->   "%tmp_488_cast1 = sext i15 %tmp_486 to i16" [combined_hls/top.cpp:60]   --->   Operation 9950 'sext' 'tmp_488_cast1' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9951 [1/1] (0.00ns)   --->   "%tmp_488_cast = zext i16 %tmp_488_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 9951 'zext' 'tmp_488_cast' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9952 [1/1] (0.00ns)   --->   "%input_buf_addr_138 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_488_cast" [combined_hls/top.cpp:60]   --->   Operation 9952 'getelementptr' 'input_buf_addr_138' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9953 [1/1] (3.25ns)   --->   "store float %bitcast_67, float* %input_buf_addr_138, align 4" [combined_hls/top.cpp:60]   --->   Operation 9953 'store' <Predicate = (!exitcond5_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2580 : Operation 9954 [1/1] (0.00ns)   --->   "%empty_419 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_249)" [combined_hls/top.cpp:61]   --->   Operation 9954 'specregionend' 'empty_419' <Predicate = (!exitcond5_67)> <Delay = 0.00>
ST_2580 : Operation 9955 [1/1] (0.00ns)   --->   "br label %._crit_edge.68" [combined_hls/top.cpp:57]   --->   Operation 9955 'br' <Predicate = (!exitcond5_67)> <Delay = 0.00>

State 2581 <SV = 1432> <Delay = 1.76>
ST_2581 : Operation 9956 [1/1] (1.76ns)   --->   "br label %.preheader23.68" [combined_hls/top.cpp:64]   --->   Operation 9956 'br' <Predicate = true> <Delay = 1.76>

State 2582 <SV = 1433> <Delay = 5.19>
ST_2582 : Operation 9957 [1/1] (0.00ns)   --->   "%q_68 = phi i10 [ %q_1_67, %208 ], [ 0, %.preheader23.68.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 9957 'phi' 'q_68' <Predicate = true> <Delay = 0.00>
ST_2582 : Operation 9958 [1/1] (0.00ns)   --->   "%sum_68 = phi float [ %sum_2_67, %208 ], [ 0.000000e+00, %.preheader23.68.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 9958 'phi' 'sum_68' <Predicate = true> <Delay = 0.00>
ST_2582 : Operation 9959 [1/1] (1.77ns)   --->   "%tmp_26_67 = icmp eq i10 %q_68, -240" [combined_hls/top.cpp:64]   --->   Operation 9959 'icmp' 'tmp_26_67' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2582 : Operation 9960 [1/1] (0.00ns)   --->   "%empty_415 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 9960 'speclooptripcount' 'empty_415' <Predicate = true> <Delay = 0.00>
ST_2582 : Operation 9961 [1/1] (1.73ns)   --->   "%q_1_67 = add i10 %q_68, 1" [combined_hls/top.cpp:64]   --->   Operation 9961 'add' 'q_1_67' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2582 : Operation 9962 [1/1] (0.00ns)   --->   "br i1 %tmp_26_67, label %207, label %208" [combined_hls/top.cpp:64]   --->   Operation 9962 'br' <Predicate = true> <Delay = 0.00>
ST_2582 : Operation 9963 [1/1] (0.00ns)   --->   "%tmp_34_67 = zext i10 %q_68 to i64" [combined_hls/top.cpp:66]   --->   Operation 9963 'zext' 'tmp_34_67' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2582 : Operation 9964 [1/1] (0.00ns)   --->   "%tmp_34_67_cast_cast = zext i10 %q_68 to i15" [combined_hls/top.cpp:66]   --->   Operation 9964 'zext' 'tmp_34_67_cast_cast' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2582 : Operation 9965 [1/1] (1.94ns)   --->   "%tmp_487 = add i15 %tmp_34_67_cast_cast, -12224" [combined_hls/top.cpp:66]   --->   Operation 9965 'add' 'tmp_487' <Predicate = (!tmp_26_67)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2582 : Operation 9966 [1/1] (0.00ns)   --->   "%tmp_489_cast1 = sext i15 %tmp_487 to i16" [combined_hls/top.cpp:66]   --->   Operation 9966 'sext' 'tmp_489_cast1' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2582 : Operation 9967 [1/1] (0.00ns)   --->   "%tmp_489_cast = zext i16 %tmp_489_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 9967 'zext' 'tmp_489_cast' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2582 : Operation 9968 [1/1] (0.00ns)   --->   "%input_buf_addr_139 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_489_cast" [combined_hls/top.cpp:66]   --->   Operation 9968 'getelementptr' 'input_buf_addr_139' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2582 : Operation 9969 [1/1] (0.00ns)   --->   "%index_buf_addr_69 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_67" [combined_hls/top.cpp:66]   --->   Operation 9969 'getelementptr' 'index_buf_addr_69' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2582 : Operation 9970 [2/2] (3.25ns)   --->   "%index_buf_load_68 = load float* %index_buf_addr_69, align 4" [combined_hls/top.cpp:66]   --->   Operation 9970 'load' 'index_buf_load_68' <Predicate = (!tmp_26_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2582 : Operation 9971 [2/2] (3.25ns)   --->   "%input_buf_load_69 = load float* %input_buf_addr_139, align 4" [combined_hls/top.cpp:66]   --->   Operation 9971 'load' 'input_buf_load_69' <Predicate = (!tmp_26_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2583 <SV = 1434> <Delay = 3.25>
ST_2583 : Operation 9972 [1/2] (3.25ns)   --->   "%index_buf_load_68 = load float* %index_buf_addr_69, align 4" [combined_hls/top.cpp:66]   --->   Operation 9972 'load' 'index_buf_load_68' <Predicate = (!tmp_26_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2583 : Operation 9973 [1/2] (3.25ns)   --->   "%input_buf_load_69 = load float* %input_buf_addr_139, align 4" [combined_hls/top.cpp:66]   --->   Operation 9973 'load' 'input_buf_load_69' <Predicate = (!tmp_26_67)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2584 <SV = 1435> <Delay = 7.25>
ST_2584 : Operation 9974 [5/5] (7.25ns)   --->   "%tmp_35_67 = fsub float %index_buf_load_68, %input_buf_load_69" [combined_hls/top.cpp:66]   --->   Operation 9974 'fsub' 'tmp_35_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2585 <SV = 1436> <Delay = 7.25>
ST_2585 : Operation 9975 [4/5] (7.25ns)   --->   "%tmp_35_67 = fsub float %index_buf_load_68, %input_buf_load_69" [combined_hls/top.cpp:66]   --->   Operation 9975 'fsub' 'tmp_35_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2586 <SV = 1437> <Delay = 7.25>
ST_2586 : Operation 9976 [3/5] (7.25ns)   --->   "%tmp_35_67 = fsub float %index_buf_load_68, %input_buf_load_69" [combined_hls/top.cpp:66]   --->   Operation 9976 'fsub' 'tmp_35_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2587 <SV = 1438> <Delay = 7.25>
ST_2587 : Operation 9977 [2/5] (7.25ns)   --->   "%tmp_35_67 = fsub float %index_buf_load_68, %input_buf_load_69" [combined_hls/top.cpp:66]   --->   Operation 9977 'fsub' 'tmp_35_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2588 <SV = 1439> <Delay = 7.25>
ST_2588 : Operation 9978 [1/5] (7.25ns)   --->   "%tmp_35_67 = fsub float %index_buf_load_68, %input_buf_load_69" [combined_hls/top.cpp:66]   --->   Operation 9978 'fsub' 'tmp_35_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2589 <SV = 1440> <Delay = 5.70>
ST_2589 : Operation 9979 [4/4] (5.70ns)   --->   "%tmp_36_67 = fmul float %tmp_35_67, %tmp_35_67" [combined_hls/top.cpp:67]   --->   Operation 9979 'fmul' 'tmp_36_67' <Predicate = (!tmp_26_67)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2590 <SV = 1441> <Delay = 5.70>
ST_2590 : Operation 9980 [3/4] (5.70ns)   --->   "%tmp_36_67 = fmul float %tmp_35_67, %tmp_35_67" [combined_hls/top.cpp:67]   --->   Operation 9980 'fmul' 'tmp_36_67' <Predicate = (!tmp_26_67)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2591 <SV = 1442> <Delay = 5.70>
ST_2591 : Operation 9981 [2/4] (5.70ns)   --->   "%tmp_36_67 = fmul float %tmp_35_67, %tmp_35_67" [combined_hls/top.cpp:67]   --->   Operation 9981 'fmul' 'tmp_36_67' <Predicate = (!tmp_26_67)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2592 <SV = 1443> <Delay = 5.70>
ST_2592 : Operation 9982 [1/4] (5.70ns)   --->   "%tmp_36_67 = fmul float %tmp_35_67, %tmp_35_67" [combined_hls/top.cpp:67]   --->   Operation 9982 'fmul' 'tmp_36_67' <Predicate = (!tmp_26_67)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2593 <SV = 1444> <Delay = 7.25>
ST_2593 : Operation 9983 [5/5] (7.25ns)   --->   "%sum_2_67 = fadd float %sum_68, %tmp_36_67" [combined_hls/top.cpp:67]   --->   Operation 9983 'fadd' 'sum_2_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2594 <SV = 1445> <Delay = 7.25>
ST_2594 : Operation 9984 [4/5] (7.25ns)   --->   "%sum_2_67 = fadd float %sum_68, %tmp_36_67" [combined_hls/top.cpp:67]   --->   Operation 9984 'fadd' 'sum_2_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2595 <SV = 1446> <Delay = 7.25>
ST_2595 : Operation 9985 [3/5] (7.25ns)   --->   "%sum_2_67 = fadd float %sum_68, %tmp_36_67" [combined_hls/top.cpp:67]   --->   Operation 9985 'fadd' 'sum_2_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2596 <SV = 1447> <Delay = 7.25>
ST_2596 : Operation 9986 [2/5] (7.25ns)   --->   "%sum_2_67 = fadd float %sum_68, %tmp_36_67" [combined_hls/top.cpp:67]   --->   Operation 9986 'fadd' 'sum_2_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2597 <SV = 1448> <Delay = 7.25>
ST_2597 : Operation 9987 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 9987 'specloopname' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2597 : Operation 9988 [1/1] (0.00ns)   --->   "%tmp_251 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 9988 'specregionbegin' 'tmp_251' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2597 : Operation 9989 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 9989 'specpipeline' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2597 : Operation 9990 [1/5] (7.25ns)   --->   "%sum_2_67 = fadd float %sum_68, %tmp_36_67" [combined_hls/top.cpp:67]   --->   Operation 9990 'fadd' 'sum_2_67' <Predicate = (!tmp_26_67)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2597 : Operation 9991 [1/1] (0.00ns)   --->   "%empty_416 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_251)" [combined_hls/top.cpp:68]   --->   Operation 9991 'specregionend' 'empty_416' <Predicate = (!tmp_26_67)> <Delay = 0.00>
ST_2597 : Operation 9992 [1/1] (0.00ns)   --->   "br label %.preheader23.68" [combined_hls/top.cpp:64]   --->   Operation 9992 'br' <Predicate = (!tmp_26_67)> <Delay = 0.00>

State 2598 <SV = 1434> <Delay = 5.54>
ST_2598 : Operation 9993 [1/1] (5.54ns)   --->   "%tmp_29_67 = fpext float %sum_68 to double" [combined_hls/top.cpp:69]   --->   Operation 9993 'fpext' 'tmp_29_67' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2598 : Operation 9994 [1/1] (0.00ns)   --->   "%tmp_250 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 9994 'specregionbegin' 'tmp_250' <Predicate = true> <Delay = 0.00>

State 2599 <SV = 1435> <Delay = 7.78>
ST_2599 : Operation 9995 [6/6] (7.78ns)   --->   "%tmp_30_67 = fmul double %tmp_29_67, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9995 'dmul' 'tmp_30_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2600 <SV = 1436> <Delay = 7.78>
ST_2600 : Operation 9996 [5/6] (7.78ns)   --->   "%tmp_30_67 = fmul double %tmp_29_67, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9996 'dmul' 'tmp_30_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2601 <SV = 1437> <Delay = 7.78>
ST_2601 : Operation 9997 [4/6] (7.78ns)   --->   "%tmp_30_67 = fmul double %tmp_29_67, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9997 'dmul' 'tmp_30_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2602 <SV = 1438> <Delay = 7.78>
ST_2602 : Operation 9998 [3/6] (7.78ns)   --->   "%tmp_30_67 = fmul double %tmp_29_67, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9998 'dmul' 'tmp_30_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2603 <SV = 1439> <Delay = 7.78>
ST_2603 : Operation 9999 [2/6] (7.78ns)   --->   "%tmp_30_67 = fmul double %tmp_29_67, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 9999 'dmul' 'tmp_30_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2604 <SV = 1440> <Delay = 7.78>
ST_2604 : Operation 10000 [1/6] (7.78ns)   --->   "%tmp_30_67 = fmul double %tmp_29_67, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10000 'dmul' 'tmp_30_67' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2605 <SV = 1441> <Delay = 6.50>
ST_2605 : Operation 10001 [1/1] (6.50ns)   --->   "%tmp_31_67 = fptrunc double %tmp_30_67 to float" [combined_hls/top.cpp:69]   --->   Operation 10001 'fptrunc' 'tmp_31_67' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2606 <SV = 1442> <Delay = 7.68>
ST_2606 : Operation 10002 [9/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10002 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2607 <SV = 1443> <Delay = 7.68>
ST_2607 : Operation 10003 [8/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10003 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2608 <SV = 1444> <Delay = 7.68>
ST_2608 : Operation 10004 [7/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10004 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2609 <SV = 1445> <Delay = 7.68>
ST_2609 : Operation 10005 [6/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10005 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2610 <SV = 1446> <Delay = 7.68>
ST_2610 : Operation 10006 [5/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10006 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2611 <SV = 1447> <Delay = 7.68>
ST_2611 : Operation 10007 [4/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10007 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2612 <SV = 1448> <Delay = 7.68>
ST_2612 : Operation 10008 [3/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10008 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2613 <SV = 1449> <Delay = 7.68>
ST_2613 : Operation 10009 [2/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10009 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2614 <SV = 1450> <Delay = 7.68>
ST_2614 : Operation 10010 [1/9] (7.68ns)   --->   "%tmp_32_67 = call float @llvm.exp.f32(float %tmp_31_67)" [combined_hls/top.cpp:69]   --->   Operation 10010 'fexp' 'tmp_32_67' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2615 <SV = 1451> <Delay = 5.91>
ST_2615 : Operation 10011 [1/1] (0.00ns)   --->   "%l_idx_load929 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10011 'load' 'l_idx_load929' <Predicate = true> <Delay = 0.00>
ST_2615 : Operation 10012 [1/1] (0.00ns)   --->   "%tmp_33_67 = sext i32 %l_idx_2_66 to i64" [combined_hls/top.cpp:69]   --->   Operation 10012 'sext' 'tmp_33_67' <Predicate = true> <Delay = 0.00>
ST_2615 : Operation 10013 [1/1] (0.00ns)   --->   "%result_buf_addr_72 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_67" [combined_hls/top.cpp:69]   --->   Operation 10013 'getelementptr' 'result_buf_addr_72' <Predicate = true> <Delay = 0.00>
ST_2615 : Operation 10014 [1/1] (3.25ns)   --->   "store float %tmp_32_67, float* %result_buf_addr_72, align 4" [combined_hls/top.cpp:69]   --->   Operation 10014 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2615 : Operation 10015 [1/1] (2.55ns)   --->   "%l_idx_2_67 = add nsw i32 %l_idx_load929, 69" [combined_hls/top.cpp:70]   --->   Operation 10015 'add' 'l_idx_2_67' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2615 : Operation 10016 [1/1] (0.00ns)   --->   "%empty_414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_247)" [combined_hls/top.cpp:72]   --->   Operation 10016 'specregionend' 'empty_414' <Predicate = true> <Delay = 0.00>
ST_2615 : Operation 10017 [1/1] (0.97ns)   --->   "%or_cond71 = or i1 %tmp_16_62, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10017 'or' 'or_cond71' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2615 : Operation 10018 [1/1] (0.00ns)   --->   "br i1 %or_cond71, label %._crit_edge.69.preheader, label %..preheader24.backedge_crit_edge868" [combined_hls/top.cpp:54]   --->   Operation 10018 'br' <Predicate = true> <Delay = 0.00>
ST_2615 : Operation 10019 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_67, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10019 'store' <Predicate = (!or_cond71)> <Delay = 3.36>
ST_2615 : Operation 10020 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10020 'br' <Predicate = (!or_cond71)> <Delay = 0.00>
ST_2615 : Operation 10021 [1/1] (1.76ns)   --->   "br label %._crit_edge.69" [combined_hls/top.cpp:57]   --->   Operation 10021 'br' <Predicate = (or_cond71)> <Delay = 1.76>

State 2616 <SV = 1452> <Delay = 2.74>
ST_2616 : Operation 10022 [1/1] (0.00ns)   --->   "%j1_68 = phi i10 [ %j_4_68, %212 ], [ 0, %._crit_edge.69.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10022 'phi' 'j1_68' <Predicate = true> <Delay = 0.00>
ST_2616 : Operation 10023 [1/1] (1.77ns)   --->   "%exitcond5_68 = icmp eq i10 %j1_68, -240" [combined_hls/top.cpp:57]   --->   Operation 10023 'icmp' 'exitcond5_68' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2616 : Operation 10024 [1/1] (0.00ns)   --->   "%empty_423 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10024 'speclooptripcount' 'empty_423' <Predicate = true> <Delay = 0.00>
ST_2616 : Operation 10025 [1/1] (1.73ns)   --->   "%j_4_68 = add i10 %j1_68, 1" [combined_hls/top.cpp:57]   --->   Operation 10025 'add' 'j_4_68' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2616 : Operation 10026 [1/1] (0.00ns)   --->   "br i1 %exitcond5_68, label %.preheader23.69.preheader, label %212" [combined_hls/top.cpp:57]   --->   Operation 10026 'br' <Predicate = true> <Delay = 0.00>
ST_2616 : Operation 10027 [2/2] (0.00ns)   --->   "%empty_424 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10027 'read' 'empty_424' <Predicate = (!exitcond5_68)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2616 : Operation 10028 [1/1] (0.00ns)   --->   "%tmp_21_67_cast_cast = zext i10 %j1_68 to i15" [combined_hls/top.cpp:60]   --->   Operation 10028 'zext' 'tmp_21_67_cast_cast' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2616 : Operation 10029 [1/1] (1.94ns)   --->   "%tmp_488 = add i15 %tmp_21_67_cast_cast, -11440" [combined_hls/top.cpp:60]   --->   Operation 10029 'add' 'tmp_488' <Predicate = (!exitcond5_68)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2617 <SV = 1453> <Delay = 3.25>
ST_2617 : Operation 10030 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10030 'specloopname' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10031 [1/1] (0.00ns)   --->   "%tmp_252 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10031 'specregionbegin' 'tmp_252' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10032 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10032 'specpipeline' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10033 [1/2] (0.00ns)   --->   "%empty_424 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10033 'read' 'empty_424' <Predicate = (!exitcond5_68)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2617 : Operation 10034 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_169 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_424, 0"   --->   Operation 10034 'extractvalue' 'in_stream_data_V_val_169' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10035 [1/1] (0.00ns)   --->   "%bitcast_68 = bitcast i32 %in_stream_data_V_val_169 to float"   --->   Operation 10035 'bitcast' 'bitcast_68' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10036 [1/1] (0.00ns)   --->   "%tmp_490_cast1 = sext i15 %tmp_488 to i16" [combined_hls/top.cpp:60]   --->   Operation 10036 'sext' 'tmp_490_cast1' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10037 [1/1] (0.00ns)   --->   "%tmp_490_cast = zext i16 %tmp_490_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10037 'zext' 'tmp_490_cast' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10038 [1/1] (0.00ns)   --->   "%input_buf_addr_140 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_490_cast" [combined_hls/top.cpp:60]   --->   Operation 10038 'getelementptr' 'input_buf_addr_140' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10039 [1/1] (3.25ns)   --->   "store float %bitcast_68, float* %input_buf_addr_140, align 4" [combined_hls/top.cpp:60]   --->   Operation 10039 'store' <Predicate = (!exitcond5_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2617 : Operation 10040 [1/1] (0.00ns)   --->   "%empty_425 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_252)" [combined_hls/top.cpp:61]   --->   Operation 10040 'specregionend' 'empty_425' <Predicate = (!exitcond5_68)> <Delay = 0.00>
ST_2617 : Operation 10041 [1/1] (0.00ns)   --->   "br label %._crit_edge.69" [combined_hls/top.cpp:57]   --->   Operation 10041 'br' <Predicate = (!exitcond5_68)> <Delay = 0.00>

State 2618 <SV = 1453> <Delay = 1.76>
ST_2618 : Operation 10042 [1/1] (1.76ns)   --->   "br label %.preheader23.69" [combined_hls/top.cpp:64]   --->   Operation 10042 'br' <Predicate = true> <Delay = 1.76>

State 2619 <SV = 1454> <Delay = 5.19>
ST_2619 : Operation 10043 [1/1] (0.00ns)   --->   "%q_69 = phi i10 [ %q_1_68, %211 ], [ 0, %.preheader23.69.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10043 'phi' 'q_69' <Predicate = true> <Delay = 0.00>
ST_2619 : Operation 10044 [1/1] (0.00ns)   --->   "%sum_69 = phi float [ %sum_2_68, %211 ], [ 0.000000e+00, %.preheader23.69.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10044 'phi' 'sum_69' <Predicate = true> <Delay = 0.00>
ST_2619 : Operation 10045 [1/1] (1.77ns)   --->   "%tmp_26_68 = icmp eq i10 %q_69, -240" [combined_hls/top.cpp:64]   --->   Operation 10045 'icmp' 'tmp_26_68' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2619 : Operation 10046 [1/1] (0.00ns)   --->   "%empty_421 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10046 'speclooptripcount' 'empty_421' <Predicate = true> <Delay = 0.00>
ST_2619 : Operation 10047 [1/1] (1.73ns)   --->   "%q_1_68 = add i10 %q_69, 1" [combined_hls/top.cpp:64]   --->   Operation 10047 'add' 'q_1_68' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2619 : Operation 10048 [1/1] (0.00ns)   --->   "br i1 %tmp_26_68, label %210, label %211" [combined_hls/top.cpp:64]   --->   Operation 10048 'br' <Predicate = true> <Delay = 0.00>
ST_2619 : Operation 10049 [1/1] (0.00ns)   --->   "%tmp_34_68 = zext i10 %q_69 to i64" [combined_hls/top.cpp:66]   --->   Operation 10049 'zext' 'tmp_34_68' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2619 : Operation 10050 [1/1] (0.00ns)   --->   "%tmp_34_68_cast_cast = zext i10 %q_69 to i15" [combined_hls/top.cpp:66]   --->   Operation 10050 'zext' 'tmp_34_68_cast_cast' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2619 : Operation 10051 [1/1] (1.94ns)   --->   "%tmp_489 = add i15 %tmp_34_68_cast_cast, -11440" [combined_hls/top.cpp:66]   --->   Operation 10051 'add' 'tmp_489' <Predicate = (!tmp_26_68)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2619 : Operation 10052 [1/1] (0.00ns)   --->   "%tmp_491_cast1 = sext i15 %tmp_489 to i16" [combined_hls/top.cpp:66]   --->   Operation 10052 'sext' 'tmp_491_cast1' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2619 : Operation 10053 [1/1] (0.00ns)   --->   "%tmp_491_cast = zext i16 %tmp_491_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10053 'zext' 'tmp_491_cast' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2619 : Operation 10054 [1/1] (0.00ns)   --->   "%input_buf_addr_141 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_491_cast" [combined_hls/top.cpp:66]   --->   Operation 10054 'getelementptr' 'input_buf_addr_141' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2619 : Operation 10055 [1/1] (0.00ns)   --->   "%index_buf_addr_70 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_68" [combined_hls/top.cpp:66]   --->   Operation 10055 'getelementptr' 'index_buf_addr_70' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2619 : Operation 10056 [2/2] (3.25ns)   --->   "%index_buf_load_69 = load float* %index_buf_addr_70, align 4" [combined_hls/top.cpp:66]   --->   Operation 10056 'load' 'index_buf_load_69' <Predicate = (!tmp_26_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2619 : Operation 10057 [2/2] (3.25ns)   --->   "%input_buf_load_70 = load float* %input_buf_addr_141, align 4" [combined_hls/top.cpp:66]   --->   Operation 10057 'load' 'input_buf_load_70' <Predicate = (!tmp_26_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2620 <SV = 1455> <Delay = 3.25>
ST_2620 : Operation 10058 [1/2] (3.25ns)   --->   "%index_buf_load_69 = load float* %index_buf_addr_70, align 4" [combined_hls/top.cpp:66]   --->   Operation 10058 'load' 'index_buf_load_69' <Predicate = (!tmp_26_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2620 : Operation 10059 [1/2] (3.25ns)   --->   "%input_buf_load_70 = load float* %input_buf_addr_141, align 4" [combined_hls/top.cpp:66]   --->   Operation 10059 'load' 'input_buf_load_70' <Predicate = (!tmp_26_68)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2621 <SV = 1456> <Delay = 7.25>
ST_2621 : Operation 10060 [5/5] (7.25ns)   --->   "%tmp_35_68 = fsub float %index_buf_load_69, %input_buf_load_70" [combined_hls/top.cpp:66]   --->   Operation 10060 'fsub' 'tmp_35_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2622 <SV = 1457> <Delay = 7.25>
ST_2622 : Operation 10061 [4/5] (7.25ns)   --->   "%tmp_35_68 = fsub float %index_buf_load_69, %input_buf_load_70" [combined_hls/top.cpp:66]   --->   Operation 10061 'fsub' 'tmp_35_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2623 <SV = 1458> <Delay = 7.25>
ST_2623 : Operation 10062 [3/5] (7.25ns)   --->   "%tmp_35_68 = fsub float %index_buf_load_69, %input_buf_load_70" [combined_hls/top.cpp:66]   --->   Operation 10062 'fsub' 'tmp_35_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2624 <SV = 1459> <Delay = 7.25>
ST_2624 : Operation 10063 [2/5] (7.25ns)   --->   "%tmp_35_68 = fsub float %index_buf_load_69, %input_buf_load_70" [combined_hls/top.cpp:66]   --->   Operation 10063 'fsub' 'tmp_35_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2625 <SV = 1460> <Delay = 7.25>
ST_2625 : Operation 10064 [1/5] (7.25ns)   --->   "%tmp_35_68 = fsub float %index_buf_load_69, %input_buf_load_70" [combined_hls/top.cpp:66]   --->   Operation 10064 'fsub' 'tmp_35_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2626 <SV = 1461> <Delay = 5.70>
ST_2626 : Operation 10065 [4/4] (5.70ns)   --->   "%tmp_36_68 = fmul float %tmp_35_68, %tmp_35_68" [combined_hls/top.cpp:67]   --->   Operation 10065 'fmul' 'tmp_36_68' <Predicate = (!tmp_26_68)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2627 <SV = 1462> <Delay = 5.70>
ST_2627 : Operation 10066 [3/4] (5.70ns)   --->   "%tmp_36_68 = fmul float %tmp_35_68, %tmp_35_68" [combined_hls/top.cpp:67]   --->   Operation 10066 'fmul' 'tmp_36_68' <Predicate = (!tmp_26_68)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2628 <SV = 1463> <Delay = 5.70>
ST_2628 : Operation 10067 [2/4] (5.70ns)   --->   "%tmp_36_68 = fmul float %tmp_35_68, %tmp_35_68" [combined_hls/top.cpp:67]   --->   Operation 10067 'fmul' 'tmp_36_68' <Predicate = (!tmp_26_68)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2629 <SV = 1464> <Delay = 5.70>
ST_2629 : Operation 10068 [1/4] (5.70ns)   --->   "%tmp_36_68 = fmul float %tmp_35_68, %tmp_35_68" [combined_hls/top.cpp:67]   --->   Operation 10068 'fmul' 'tmp_36_68' <Predicate = (!tmp_26_68)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2630 <SV = 1465> <Delay = 7.25>
ST_2630 : Operation 10069 [5/5] (7.25ns)   --->   "%sum_2_68 = fadd float %sum_69, %tmp_36_68" [combined_hls/top.cpp:67]   --->   Operation 10069 'fadd' 'sum_2_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2631 <SV = 1466> <Delay = 7.25>
ST_2631 : Operation 10070 [4/5] (7.25ns)   --->   "%sum_2_68 = fadd float %sum_69, %tmp_36_68" [combined_hls/top.cpp:67]   --->   Operation 10070 'fadd' 'sum_2_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2632 <SV = 1467> <Delay = 7.25>
ST_2632 : Operation 10071 [3/5] (7.25ns)   --->   "%sum_2_68 = fadd float %sum_69, %tmp_36_68" [combined_hls/top.cpp:67]   --->   Operation 10071 'fadd' 'sum_2_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2633 <SV = 1468> <Delay = 7.25>
ST_2633 : Operation 10072 [2/5] (7.25ns)   --->   "%sum_2_68 = fadd float %sum_69, %tmp_36_68" [combined_hls/top.cpp:67]   --->   Operation 10072 'fadd' 'sum_2_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2634 <SV = 1469> <Delay = 7.25>
ST_2634 : Operation 10073 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10073 'specloopname' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2634 : Operation 10074 [1/1] (0.00ns)   --->   "%tmp_254 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10074 'specregionbegin' 'tmp_254' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2634 : Operation 10075 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10075 'specpipeline' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2634 : Operation 10076 [1/5] (7.25ns)   --->   "%sum_2_68 = fadd float %sum_69, %tmp_36_68" [combined_hls/top.cpp:67]   --->   Operation 10076 'fadd' 'sum_2_68' <Predicate = (!tmp_26_68)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2634 : Operation 10077 [1/1] (0.00ns)   --->   "%empty_422 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_254)" [combined_hls/top.cpp:68]   --->   Operation 10077 'specregionend' 'empty_422' <Predicate = (!tmp_26_68)> <Delay = 0.00>
ST_2634 : Operation 10078 [1/1] (0.00ns)   --->   "br label %.preheader23.69" [combined_hls/top.cpp:64]   --->   Operation 10078 'br' <Predicate = (!tmp_26_68)> <Delay = 0.00>

State 2635 <SV = 1455> <Delay = 5.54>
ST_2635 : Operation 10079 [1/1] (5.54ns)   --->   "%tmp_29_68 = fpext float %sum_69 to double" [combined_hls/top.cpp:69]   --->   Operation 10079 'fpext' 'tmp_29_68' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2636 <SV = 1456> <Delay = 7.78>
ST_2636 : Operation 10080 [6/6] (7.78ns)   --->   "%tmp_30_68 = fmul double %tmp_29_68, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10080 'dmul' 'tmp_30_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2637 <SV = 1457> <Delay = 7.78>
ST_2637 : Operation 10081 [5/6] (7.78ns)   --->   "%tmp_30_68 = fmul double %tmp_29_68, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10081 'dmul' 'tmp_30_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2638 <SV = 1458> <Delay = 7.78>
ST_2638 : Operation 10082 [4/6] (7.78ns)   --->   "%tmp_30_68 = fmul double %tmp_29_68, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10082 'dmul' 'tmp_30_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2639 <SV = 1459> <Delay = 7.78>
ST_2639 : Operation 10083 [3/6] (7.78ns)   --->   "%tmp_30_68 = fmul double %tmp_29_68, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10083 'dmul' 'tmp_30_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2640 <SV = 1460> <Delay = 7.78>
ST_2640 : Operation 10084 [2/6] (7.78ns)   --->   "%tmp_30_68 = fmul double %tmp_29_68, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10084 'dmul' 'tmp_30_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2641 <SV = 1461> <Delay = 7.78>
ST_2641 : Operation 10085 [1/6] (7.78ns)   --->   "%tmp_30_68 = fmul double %tmp_29_68, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10085 'dmul' 'tmp_30_68' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2642 <SV = 1462> <Delay = 6.50>
ST_2642 : Operation 10086 [1/1] (6.50ns)   --->   "%tmp_31_68 = fptrunc double %tmp_30_68 to float" [combined_hls/top.cpp:69]   --->   Operation 10086 'fptrunc' 'tmp_31_68' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2643 <SV = 1463> <Delay = 7.68>
ST_2643 : Operation 10087 [9/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10087 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2644 <SV = 1464> <Delay = 7.68>
ST_2644 : Operation 10088 [8/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10088 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2645 <SV = 1465> <Delay = 7.68>
ST_2645 : Operation 10089 [7/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10089 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2646 <SV = 1466> <Delay = 7.68>
ST_2646 : Operation 10090 [6/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10090 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2647 <SV = 1467> <Delay = 7.68>
ST_2647 : Operation 10091 [5/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10091 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2648 <SV = 1468> <Delay = 7.68>
ST_2648 : Operation 10092 [4/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10092 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2649 <SV = 1469> <Delay = 7.68>
ST_2649 : Operation 10093 [3/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10093 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2650 <SV = 1470> <Delay = 7.68>
ST_2650 : Operation 10094 [2/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10094 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2651 <SV = 1471> <Delay = 7.68>
ST_2651 : Operation 10095 [1/9] (7.68ns)   --->   "%tmp_32_68 = call float @llvm.exp.f32(float %tmp_31_68)" [combined_hls/top.cpp:69]   --->   Operation 10095 'fexp' 'tmp_32_68' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2652 <SV = 1472> <Delay = 5.91>
ST_2652 : Operation 10096 [1/1] (0.00ns)   --->   "%l_idx_load928 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10096 'load' 'l_idx_load928' <Predicate = true> <Delay = 0.00>
ST_2652 : Operation 10097 [1/1] (0.00ns)   --->   "%tmp_33_68 = sext i32 %l_idx_2_67 to i64" [combined_hls/top.cpp:69]   --->   Operation 10097 'sext' 'tmp_33_68' <Predicate = true> <Delay = 0.00>
ST_2652 : Operation 10098 [1/1] (0.00ns)   --->   "%result_buf_addr_73 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_68" [combined_hls/top.cpp:69]   --->   Operation 10098 'getelementptr' 'result_buf_addr_73' <Predicate = true> <Delay = 0.00>
ST_2652 : Operation 10099 [1/1] (3.25ns)   --->   "store float %tmp_32_68, float* %result_buf_addr_73, align 4" [combined_hls/top.cpp:69]   --->   Operation 10099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2652 : Operation 10100 [1/1] (2.55ns)   --->   "%l_idx_2_68 = add nsw i32 %l_idx_load928, 70" [combined_hls/top.cpp:70]   --->   Operation 10100 'add' 'l_idx_2_68' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2652 : Operation 10101 [1/1] (0.00ns)   --->   "%empty_420 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_250)" [combined_hls/top.cpp:72]   --->   Operation 10101 'specregionend' 'empty_420' <Predicate = true> <Delay = 0.00>
ST_2652 : Operation 10102 [1/1] (0.00ns)   --->   "%tmp_253 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10102 'specregionbegin' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_2652 : Operation 10103 [1/1] (0.97ns)   --->   "%or_cond72 = or i1 %tmp_16_63, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10103 'or' 'or_cond72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2652 : Operation 10104 [1/1] (0.00ns)   --->   "br i1 %or_cond72, label %._crit_edge.70.preheader, label %..preheader24.backedge_crit_edge869" [combined_hls/top.cpp:54]   --->   Operation 10104 'br' <Predicate = true> <Delay = 0.00>
ST_2652 : Operation 10105 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_68, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10105 'store' <Predicate = (!or_cond72)> <Delay = 3.36>
ST_2652 : Operation 10106 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10106 'br' <Predicate = (!or_cond72)> <Delay = 0.00>
ST_2652 : Operation 10107 [1/1] (1.76ns)   --->   "br label %._crit_edge.70" [combined_hls/top.cpp:57]   --->   Operation 10107 'br' <Predicate = (or_cond72)> <Delay = 1.76>

State 2653 <SV = 1473> <Delay = 2.74>
ST_2653 : Operation 10108 [1/1] (0.00ns)   --->   "%j1_69 = phi i10 [ %j_4_69, %215 ], [ 0, %._crit_edge.70.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10108 'phi' 'j1_69' <Predicate = true> <Delay = 0.00>
ST_2653 : Operation 10109 [1/1] (1.77ns)   --->   "%exitcond5_69 = icmp eq i10 %j1_69, -240" [combined_hls/top.cpp:57]   --->   Operation 10109 'icmp' 'exitcond5_69' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2653 : Operation 10110 [1/1] (0.00ns)   --->   "%empty_429 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10110 'speclooptripcount' 'empty_429' <Predicate = true> <Delay = 0.00>
ST_2653 : Operation 10111 [1/1] (1.73ns)   --->   "%j_4_69 = add i10 %j1_69, 1" [combined_hls/top.cpp:57]   --->   Operation 10111 'add' 'j_4_69' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2653 : Operation 10112 [1/1] (0.00ns)   --->   "br i1 %exitcond5_69, label %.preheader23.70.preheader, label %215" [combined_hls/top.cpp:57]   --->   Operation 10112 'br' <Predicate = true> <Delay = 0.00>
ST_2653 : Operation 10113 [2/2] (0.00ns)   --->   "%empty_430 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10113 'read' 'empty_430' <Predicate = (!exitcond5_69)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2653 : Operation 10114 [1/1] (0.00ns)   --->   "%tmp_21_68_cast_cast = zext i10 %j1_69 to i15" [combined_hls/top.cpp:60]   --->   Operation 10114 'zext' 'tmp_21_68_cast_cast' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2653 : Operation 10115 [1/1] (1.94ns)   --->   "%tmp_490 = add i15 %tmp_21_68_cast_cast, -10656" [combined_hls/top.cpp:60]   --->   Operation 10115 'add' 'tmp_490' <Predicate = (!exitcond5_69)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2654 <SV = 1474> <Delay = 3.25>
ST_2654 : Operation 10116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10116 'specloopname' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10117 [1/1] (0.00ns)   --->   "%tmp_255 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10117 'specregionbegin' 'tmp_255' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10118 'specpipeline' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10119 [1/2] (0.00ns)   --->   "%empty_430 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10119 'read' 'empty_430' <Predicate = (!exitcond5_69)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2654 : Operation 10120 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_170 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_430, 0"   --->   Operation 10120 'extractvalue' 'in_stream_data_V_val_170' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10121 [1/1] (0.00ns)   --->   "%bitcast_69 = bitcast i32 %in_stream_data_V_val_170 to float"   --->   Operation 10121 'bitcast' 'bitcast_69' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10122 [1/1] (0.00ns)   --->   "%tmp_492_cast1 = sext i15 %tmp_490 to i16" [combined_hls/top.cpp:60]   --->   Operation 10122 'sext' 'tmp_492_cast1' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10123 [1/1] (0.00ns)   --->   "%tmp_492_cast = zext i16 %tmp_492_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10123 'zext' 'tmp_492_cast' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10124 [1/1] (0.00ns)   --->   "%input_buf_addr_142 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_492_cast" [combined_hls/top.cpp:60]   --->   Operation 10124 'getelementptr' 'input_buf_addr_142' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10125 [1/1] (3.25ns)   --->   "store float %bitcast_69, float* %input_buf_addr_142, align 4" [combined_hls/top.cpp:60]   --->   Operation 10125 'store' <Predicate = (!exitcond5_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2654 : Operation 10126 [1/1] (0.00ns)   --->   "%empty_431 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_255)" [combined_hls/top.cpp:61]   --->   Operation 10126 'specregionend' 'empty_431' <Predicate = (!exitcond5_69)> <Delay = 0.00>
ST_2654 : Operation 10127 [1/1] (0.00ns)   --->   "br label %._crit_edge.70" [combined_hls/top.cpp:57]   --->   Operation 10127 'br' <Predicate = (!exitcond5_69)> <Delay = 0.00>

State 2655 <SV = 1474> <Delay = 1.76>
ST_2655 : Operation 10128 [1/1] (1.76ns)   --->   "br label %.preheader23.70" [combined_hls/top.cpp:64]   --->   Operation 10128 'br' <Predicate = true> <Delay = 1.76>

State 2656 <SV = 1475> <Delay = 5.19>
ST_2656 : Operation 10129 [1/1] (0.00ns)   --->   "%q_70 = phi i10 [ %q_1_69, %214 ], [ 0, %.preheader23.70.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10129 'phi' 'q_70' <Predicate = true> <Delay = 0.00>
ST_2656 : Operation 10130 [1/1] (0.00ns)   --->   "%sum_70 = phi float [ %sum_2_69, %214 ], [ 0.000000e+00, %.preheader23.70.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10130 'phi' 'sum_70' <Predicate = true> <Delay = 0.00>
ST_2656 : Operation 10131 [1/1] (1.77ns)   --->   "%tmp_26_69 = icmp eq i10 %q_70, -240" [combined_hls/top.cpp:64]   --->   Operation 10131 'icmp' 'tmp_26_69' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2656 : Operation 10132 [1/1] (0.00ns)   --->   "%empty_427 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10132 'speclooptripcount' 'empty_427' <Predicate = true> <Delay = 0.00>
ST_2656 : Operation 10133 [1/1] (1.73ns)   --->   "%q_1_69 = add i10 %q_70, 1" [combined_hls/top.cpp:64]   --->   Operation 10133 'add' 'q_1_69' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2656 : Operation 10134 [1/1] (0.00ns)   --->   "br i1 %tmp_26_69, label %213, label %214" [combined_hls/top.cpp:64]   --->   Operation 10134 'br' <Predicate = true> <Delay = 0.00>
ST_2656 : Operation 10135 [1/1] (0.00ns)   --->   "%tmp_34_69 = zext i10 %q_70 to i64" [combined_hls/top.cpp:66]   --->   Operation 10135 'zext' 'tmp_34_69' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2656 : Operation 10136 [1/1] (0.00ns)   --->   "%tmp_34_69_cast_cast = zext i10 %q_70 to i15" [combined_hls/top.cpp:66]   --->   Operation 10136 'zext' 'tmp_34_69_cast_cast' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2656 : Operation 10137 [1/1] (1.94ns)   --->   "%tmp_491 = add i15 %tmp_34_69_cast_cast, -10656" [combined_hls/top.cpp:66]   --->   Operation 10137 'add' 'tmp_491' <Predicate = (!tmp_26_69)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2656 : Operation 10138 [1/1] (0.00ns)   --->   "%tmp_493_cast1 = sext i15 %tmp_491 to i16" [combined_hls/top.cpp:66]   --->   Operation 10138 'sext' 'tmp_493_cast1' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2656 : Operation 10139 [1/1] (0.00ns)   --->   "%tmp_493_cast = zext i16 %tmp_493_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10139 'zext' 'tmp_493_cast' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2656 : Operation 10140 [1/1] (0.00ns)   --->   "%input_buf_addr_143 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_493_cast" [combined_hls/top.cpp:66]   --->   Operation 10140 'getelementptr' 'input_buf_addr_143' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2656 : Operation 10141 [1/1] (0.00ns)   --->   "%index_buf_addr_71 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_69" [combined_hls/top.cpp:66]   --->   Operation 10141 'getelementptr' 'index_buf_addr_71' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2656 : Operation 10142 [2/2] (3.25ns)   --->   "%index_buf_load_70 = load float* %index_buf_addr_71, align 4" [combined_hls/top.cpp:66]   --->   Operation 10142 'load' 'index_buf_load_70' <Predicate = (!tmp_26_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2656 : Operation 10143 [2/2] (3.25ns)   --->   "%input_buf_load_71 = load float* %input_buf_addr_143, align 4" [combined_hls/top.cpp:66]   --->   Operation 10143 'load' 'input_buf_load_71' <Predicate = (!tmp_26_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2657 <SV = 1476> <Delay = 3.25>
ST_2657 : Operation 10144 [1/2] (3.25ns)   --->   "%index_buf_load_70 = load float* %index_buf_addr_71, align 4" [combined_hls/top.cpp:66]   --->   Operation 10144 'load' 'index_buf_load_70' <Predicate = (!tmp_26_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2657 : Operation 10145 [1/2] (3.25ns)   --->   "%input_buf_load_71 = load float* %input_buf_addr_143, align 4" [combined_hls/top.cpp:66]   --->   Operation 10145 'load' 'input_buf_load_71' <Predicate = (!tmp_26_69)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2658 <SV = 1477> <Delay = 7.25>
ST_2658 : Operation 10146 [5/5] (7.25ns)   --->   "%tmp_35_69 = fsub float %index_buf_load_70, %input_buf_load_71" [combined_hls/top.cpp:66]   --->   Operation 10146 'fsub' 'tmp_35_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2659 <SV = 1478> <Delay = 7.25>
ST_2659 : Operation 10147 [4/5] (7.25ns)   --->   "%tmp_35_69 = fsub float %index_buf_load_70, %input_buf_load_71" [combined_hls/top.cpp:66]   --->   Operation 10147 'fsub' 'tmp_35_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2660 <SV = 1479> <Delay = 7.25>
ST_2660 : Operation 10148 [3/5] (7.25ns)   --->   "%tmp_35_69 = fsub float %index_buf_load_70, %input_buf_load_71" [combined_hls/top.cpp:66]   --->   Operation 10148 'fsub' 'tmp_35_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2661 <SV = 1480> <Delay = 7.25>
ST_2661 : Operation 10149 [2/5] (7.25ns)   --->   "%tmp_35_69 = fsub float %index_buf_load_70, %input_buf_load_71" [combined_hls/top.cpp:66]   --->   Operation 10149 'fsub' 'tmp_35_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2662 <SV = 1481> <Delay = 7.25>
ST_2662 : Operation 10150 [1/5] (7.25ns)   --->   "%tmp_35_69 = fsub float %index_buf_load_70, %input_buf_load_71" [combined_hls/top.cpp:66]   --->   Operation 10150 'fsub' 'tmp_35_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2663 <SV = 1482> <Delay = 5.70>
ST_2663 : Operation 10151 [4/4] (5.70ns)   --->   "%tmp_36_69 = fmul float %tmp_35_69, %tmp_35_69" [combined_hls/top.cpp:67]   --->   Operation 10151 'fmul' 'tmp_36_69' <Predicate = (!tmp_26_69)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2664 <SV = 1483> <Delay = 5.70>
ST_2664 : Operation 10152 [3/4] (5.70ns)   --->   "%tmp_36_69 = fmul float %tmp_35_69, %tmp_35_69" [combined_hls/top.cpp:67]   --->   Operation 10152 'fmul' 'tmp_36_69' <Predicate = (!tmp_26_69)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2665 <SV = 1484> <Delay = 5.70>
ST_2665 : Operation 10153 [2/4] (5.70ns)   --->   "%tmp_36_69 = fmul float %tmp_35_69, %tmp_35_69" [combined_hls/top.cpp:67]   --->   Operation 10153 'fmul' 'tmp_36_69' <Predicate = (!tmp_26_69)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2666 <SV = 1485> <Delay = 5.70>
ST_2666 : Operation 10154 [1/4] (5.70ns)   --->   "%tmp_36_69 = fmul float %tmp_35_69, %tmp_35_69" [combined_hls/top.cpp:67]   --->   Operation 10154 'fmul' 'tmp_36_69' <Predicate = (!tmp_26_69)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2667 <SV = 1486> <Delay = 7.25>
ST_2667 : Operation 10155 [5/5] (7.25ns)   --->   "%sum_2_69 = fadd float %sum_70, %tmp_36_69" [combined_hls/top.cpp:67]   --->   Operation 10155 'fadd' 'sum_2_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2668 <SV = 1487> <Delay = 7.25>
ST_2668 : Operation 10156 [4/5] (7.25ns)   --->   "%sum_2_69 = fadd float %sum_70, %tmp_36_69" [combined_hls/top.cpp:67]   --->   Operation 10156 'fadd' 'sum_2_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2669 <SV = 1488> <Delay = 7.25>
ST_2669 : Operation 10157 [3/5] (7.25ns)   --->   "%sum_2_69 = fadd float %sum_70, %tmp_36_69" [combined_hls/top.cpp:67]   --->   Operation 10157 'fadd' 'sum_2_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2670 <SV = 1489> <Delay = 7.25>
ST_2670 : Operation 10158 [2/5] (7.25ns)   --->   "%sum_2_69 = fadd float %sum_70, %tmp_36_69" [combined_hls/top.cpp:67]   --->   Operation 10158 'fadd' 'sum_2_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2671 <SV = 1490> <Delay = 7.25>
ST_2671 : Operation 10159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10159 'specloopname' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2671 : Operation 10160 [1/1] (0.00ns)   --->   "%tmp_257 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10160 'specregionbegin' 'tmp_257' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2671 : Operation 10161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10161 'specpipeline' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2671 : Operation 10162 [1/5] (7.25ns)   --->   "%sum_2_69 = fadd float %sum_70, %tmp_36_69" [combined_hls/top.cpp:67]   --->   Operation 10162 'fadd' 'sum_2_69' <Predicate = (!tmp_26_69)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2671 : Operation 10163 [1/1] (0.00ns)   --->   "%empty_428 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_257)" [combined_hls/top.cpp:68]   --->   Operation 10163 'specregionend' 'empty_428' <Predicate = (!tmp_26_69)> <Delay = 0.00>
ST_2671 : Operation 10164 [1/1] (0.00ns)   --->   "br label %.preheader23.70" [combined_hls/top.cpp:64]   --->   Operation 10164 'br' <Predicate = (!tmp_26_69)> <Delay = 0.00>

State 2672 <SV = 1476> <Delay = 5.54>
ST_2672 : Operation 10165 [1/1] (5.54ns)   --->   "%tmp_29_69 = fpext float %sum_70 to double" [combined_hls/top.cpp:69]   --->   Operation 10165 'fpext' 'tmp_29_69' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2673 <SV = 1477> <Delay = 7.78>
ST_2673 : Operation 10166 [6/6] (7.78ns)   --->   "%tmp_30_69 = fmul double %tmp_29_69, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10166 'dmul' 'tmp_30_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2674 <SV = 1478> <Delay = 7.78>
ST_2674 : Operation 10167 [5/6] (7.78ns)   --->   "%tmp_30_69 = fmul double %tmp_29_69, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10167 'dmul' 'tmp_30_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2675 <SV = 1479> <Delay = 7.78>
ST_2675 : Operation 10168 [4/6] (7.78ns)   --->   "%tmp_30_69 = fmul double %tmp_29_69, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10168 'dmul' 'tmp_30_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2676 <SV = 1480> <Delay = 7.78>
ST_2676 : Operation 10169 [3/6] (7.78ns)   --->   "%tmp_30_69 = fmul double %tmp_29_69, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10169 'dmul' 'tmp_30_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2677 <SV = 1481> <Delay = 7.78>
ST_2677 : Operation 10170 [2/6] (7.78ns)   --->   "%tmp_30_69 = fmul double %tmp_29_69, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10170 'dmul' 'tmp_30_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2678 <SV = 1482> <Delay = 7.78>
ST_2678 : Operation 10171 [1/6] (7.78ns)   --->   "%tmp_30_69 = fmul double %tmp_29_69, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10171 'dmul' 'tmp_30_69' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2679 <SV = 1483> <Delay = 6.50>
ST_2679 : Operation 10172 [1/1] (6.50ns)   --->   "%tmp_31_69 = fptrunc double %tmp_30_69 to float" [combined_hls/top.cpp:69]   --->   Operation 10172 'fptrunc' 'tmp_31_69' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2680 <SV = 1484> <Delay = 7.68>
ST_2680 : Operation 10173 [9/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10173 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2681 <SV = 1485> <Delay = 7.68>
ST_2681 : Operation 10174 [8/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10174 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2682 <SV = 1486> <Delay = 7.68>
ST_2682 : Operation 10175 [7/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10175 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2683 <SV = 1487> <Delay = 7.68>
ST_2683 : Operation 10176 [6/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10176 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2684 <SV = 1488> <Delay = 7.68>
ST_2684 : Operation 10177 [5/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10177 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2685 <SV = 1489> <Delay = 7.68>
ST_2685 : Operation 10178 [4/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10178 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2686 <SV = 1490> <Delay = 7.68>
ST_2686 : Operation 10179 [3/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10179 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2687 <SV = 1491> <Delay = 7.68>
ST_2687 : Operation 10180 [2/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10180 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2688 <SV = 1492> <Delay = 7.68>
ST_2688 : Operation 10181 [1/9] (7.68ns)   --->   "%tmp_32_69 = call float @llvm.exp.f32(float %tmp_31_69)" [combined_hls/top.cpp:69]   --->   Operation 10181 'fexp' 'tmp_32_69' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2689 <SV = 1493> <Delay = 5.91>
ST_2689 : Operation 10182 [1/1] (0.00ns)   --->   "%l_idx_load927 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10182 'load' 'l_idx_load927' <Predicate = true> <Delay = 0.00>
ST_2689 : Operation 10183 [1/1] (0.00ns)   --->   "%tmp_33_69 = sext i32 %l_idx_2_68 to i64" [combined_hls/top.cpp:69]   --->   Operation 10183 'sext' 'tmp_33_69' <Predicate = true> <Delay = 0.00>
ST_2689 : Operation 10184 [1/1] (0.00ns)   --->   "%result_buf_addr_74 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_69" [combined_hls/top.cpp:69]   --->   Operation 10184 'getelementptr' 'result_buf_addr_74' <Predicate = true> <Delay = 0.00>
ST_2689 : Operation 10185 [1/1] (3.25ns)   --->   "store float %tmp_32_69, float* %result_buf_addr_74, align 4" [combined_hls/top.cpp:69]   --->   Operation 10185 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2689 : Operation 10186 [1/1] (2.55ns)   --->   "%l_idx_2_69 = add nsw i32 %l_idx_load927, 71" [combined_hls/top.cpp:70]   --->   Operation 10186 'add' 'l_idx_2_69' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2689 : Operation 10187 [1/1] (0.00ns)   --->   "%empty_426 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_253)" [combined_hls/top.cpp:72]   --->   Operation 10187 'specregionend' 'empty_426' <Predicate = true> <Delay = 0.00>
ST_2689 : Operation 10188 [1/1] (0.00ns)   --->   "%tmp_256 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10188 'specregionbegin' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_2689 : Operation 10189 [1/1] (0.97ns)   --->   "%or_cond73 = or i1 %tmp_16_64, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10189 'or' 'or_cond73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2689 : Operation 10190 [1/1] (0.00ns)   --->   "br i1 %or_cond73, label %._crit_edge.71.preheader, label %..preheader24.backedge_crit_edge870" [combined_hls/top.cpp:54]   --->   Operation 10190 'br' <Predicate = true> <Delay = 0.00>
ST_2689 : Operation 10191 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_69, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10191 'store' <Predicate = (!or_cond73)> <Delay = 3.36>
ST_2689 : Operation 10192 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10192 'br' <Predicate = (!or_cond73)> <Delay = 0.00>
ST_2689 : Operation 10193 [1/1] (1.76ns)   --->   "br label %._crit_edge.71" [combined_hls/top.cpp:57]   --->   Operation 10193 'br' <Predicate = (or_cond73)> <Delay = 1.76>

State 2690 <SV = 1494> <Delay = 2.74>
ST_2690 : Operation 10194 [1/1] (0.00ns)   --->   "%j1_70 = phi i10 [ %j_4_70, %218 ], [ 0, %._crit_edge.71.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10194 'phi' 'j1_70' <Predicate = true> <Delay = 0.00>
ST_2690 : Operation 10195 [1/1] (1.77ns)   --->   "%exitcond5_70 = icmp eq i10 %j1_70, -240" [combined_hls/top.cpp:57]   --->   Operation 10195 'icmp' 'exitcond5_70' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2690 : Operation 10196 [1/1] (0.00ns)   --->   "%empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10196 'speclooptripcount' 'empty_435' <Predicate = true> <Delay = 0.00>
ST_2690 : Operation 10197 [1/1] (1.73ns)   --->   "%j_4_70 = add i10 %j1_70, 1" [combined_hls/top.cpp:57]   --->   Operation 10197 'add' 'j_4_70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2690 : Operation 10198 [1/1] (0.00ns)   --->   "br i1 %exitcond5_70, label %.preheader23.71.preheader, label %218" [combined_hls/top.cpp:57]   --->   Operation 10198 'br' <Predicate = true> <Delay = 0.00>
ST_2690 : Operation 10199 [2/2] (0.00ns)   --->   "%empty_436 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10199 'read' 'empty_436' <Predicate = (!exitcond5_70)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2690 : Operation 10200 [1/1] (0.00ns)   --->   "%tmp_21_69_cast_cast = zext i10 %j1_70 to i15" [combined_hls/top.cpp:60]   --->   Operation 10200 'zext' 'tmp_21_69_cast_cast' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2690 : Operation 10201 [1/1] (1.94ns)   --->   "%tmp_492 = add i15 %tmp_21_69_cast_cast, -9872" [combined_hls/top.cpp:60]   --->   Operation 10201 'add' 'tmp_492' <Predicate = (!exitcond5_70)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2691 <SV = 1495> <Delay = 3.25>
ST_2691 : Operation 10202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10202 'specloopname' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10203 [1/1] (0.00ns)   --->   "%tmp_258 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10203 'specregionbegin' 'tmp_258' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10204 'specpipeline' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10205 [1/2] (0.00ns)   --->   "%empty_436 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10205 'read' 'empty_436' <Predicate = (!exitcond5_70)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2691 : Operation 10206 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_171 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_436, 0"   --->   Operation 10206 'extractvalue' 'in_stream_data_V_val_171' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10207 [1/1] (0.00ns)   --->   "%bitcast_70 = bitcast i32 %in_stream_data_V_val_171 to float"   --->   Operation 10207 'bitcast' 'bitcast_70' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10208 [1/1] (0.00ns)   --->   "%tmp_494_cast1 = sext i15 %tmp_492 to i16" [combined_hls/top.cpp:60]   --->   Operation 10208 'sext' 'tmp_494_cast1' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10209 [1/1] (0.00ns)   --->   "%tmp_494_cast = zext i16 %tmp_494_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10209 'zext' 'tmp_494_cast' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10210 [1/1] (0.00ns)   --->   "%input_buf_addr_144 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_494_cast" [combined_hls/top.cpp:60]   --->   Operation 10210 'getelementptr' 'input_buf_addr_144' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10211 [1/1] (3.25ns)   --->   "store float %bitcast_70, float* %input_buf_addr_144, align 4" [combined_hls/top.cpp:60]   --->   Operation 10211 'store' <Predicate = (!exitcond5_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2691 : Operation 10212 [1/1] (0.00ns)   --->   "%empty_437 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_258)" [combined_hls/top.cpp:61]   --->   Operation 10212 'specregionend' 'empty_437' <Predicate = (!exitcond5_70)> <Delay = 0.00>
ST_2691 : Operation 10213 [1/1] (0.00ns)   --->   "br label %._crit_edge.71" [combined_hls/top.cpp:57]   --->   Operation 10213 'br' <Predicate = (!exitcond5_70)> <Delay = 0.00>

State 2692 <SV = 1495> <Delay = 1.76>
ST_2692 : Operation 10214 [1/1] (1.76ns)   --->   "br label %.preheader23.71" [combined_hls/top.cpp:64]   --->   Operation 10214 'br' <Predicate = true> <Delay = 1.76>

State 2693 <SV = 1496> <Delay = 5.19>
ST_2693 : Operation 10215 [1/1] (0.00ns)   --->   "%q_71 = phi i10 [ %q_1_70, %217 ], [ 0, %.preheader23.71.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10215 'phi' 'q_71' <Predicate = true> <Delay = 0.00>
ST_2693 : Operation 10216 [1/1] (0.00ns)   --->   "%sum_71 = phi float [ %sum_2_70, %217 ], [ 0.000000e+00, %.preheader23.71.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10216 'phi' 'sum_71' <Predicate = true> <Delay = 0.00>
ST_2693 : Operation 10217 [1/1] (1.77ns)   --->   "%tmp_26_70 = icmp eq i10 %q_71, -240" [combined_hls/top.cpp:64]   --->   Operation 10217 'icmp' 'tmp_26_70' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2693 : Operation 10218 [1/1] (0.00ns)   --->   "%empty_433 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10218 'speclooptripcount' 'empty_433' <Predicate = true> <Delay = 0.00>
ST_2693 : Operation 10219 [1/1] (1.73ns)   --->   "%q_1_70 = add i10 %q_71, 1" [combined_hls/top.cpp:64]   --->   Operation 10219 'add' 'q_1_70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2693 : Operation 10220 [1/1] (0.00ns)   --->   "br i1 %tmp_26_70, label %216, label %217" [combined_hls/top.cpp:64]   --->   Operation 10220 'br' <Predicate = true> <Delay = 0.00>
ST_2693 : Operation 10221 [1/1] (0.00ns)   --->   "%tmp_34_70 = zext i10 %q_71 to i64" [combined_hls/top.cpp:66]   --->   Operation 10221 'zext' 'tmp_34_70' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2693 : Operation 10222 [1/1] (0.00ns)   --->   "%tmp_34_70_cast_cast = zext i10 %q_71 to i15" [combined_hls/top.cpp:66]   --->   Operation 10222 'zext' 'tmp_34_70_cast_cast' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2693 : Operation 10223 [1/1] (1.94ns)   --->   "%tmp_493 = add i15 %tmp_34_70_cast_cast, -9872" [combined_hls/top.cpp:66]   --->   Operation 10223 'add' 'tmp_493' <Predicate = (!tmp_26_70)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2693 : Operation 10224 [1/1] (0.00ns)   --->   "%tmp_495_cast1 = sext i15 %tmp_493 to i16" [combined_hls/top.cpp:66]   --->   Operation 10224 'sext' 'tmp_495_cast1' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2693 : Operation 10225 [1/1] (0.00ns)   --->   "%tmp_495_cast = zext i16 %tmp_495_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10225 'zext' 'tmp_495_cast' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2693 : Operation 10226 [1/1] (0.00ns)   --->   "%input_buf_addr_145 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_495_cast" [combined_hls/top.cpp:66]   --->   Operation 10226 'getelementptr' 'input_buf_addr_145' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2693 : Operation 10227 [1/1] (0.00ns)   --->   "%index_buf_addr_72 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_70" [combined_hls/top.cpp:66]   --->   Operation 10227 'getelementptr' 'index_buf_addr_72' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2693 : Operation 10228 [2/2] (3.25ns)   --->   "%index_buf_load_71 = load float* %index_buf_addr_72, align 4" [combined_hls/top.cpp:66]   --->   Operation 10228 'load' 'index_buf_load_71' <Predicate = (!tmp_26_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2693 : Operation 10229 [2/2] (3.25ns)   --->   "%input_buf_load_72 = load float* %input_buf_addr_145, align 4" [combined_hls/top.cpp:66]   --->   Operation 10229 'load' 'input_buf_load_72' <Predicate = (!tmp_26_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2694 <SV = 1497> <Delay = 3.25>
ST_2694 : Operation 10230 [1/2] (3.25ns)   --->   "%index_buf_load_71 = load float* %index_buf_addr_72, align 4" [combined_hls/top.cpp:66]   --->   Operation 10230 'load' 'index_buf_load_71' <Predicate = (!tmp_26_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2694 : Operation 10231 [1/2] (3.25ns)   --->   "%input_buf_load_72 = load float* %input_buf_addr_145, align 4" [combined_hls/top.cpp:66]   --->   Operation 10231 'load' 'input_buf_load_72' <Predicate = (!tmp_26_70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2695 <SV = 1498> <Delay = 7.25>
ST_2695 : Operation 10232 [5/5] (7.25ns)   --->   "%tmp_35_70 = fsub float %index_buf_load_71, %input_buf_load_72" [combined_hls/top.cpp:66]   --->   Operation 10232 'fsub' 'tmp_35_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2696 <SV = 1499> <Delay = 7.25>
ST_2696 : Operation 10233 [4/5] (7.25ns)   --->   "%tmp_35_70 = fsub float %index_buf_load_71, %input_buf_load_72" [combined_hls/top.cpp:66]   --->   Operation 10233 'fsub' 'tmp_35_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2697 <SV = 1500> <Delay = 7.25>
ST_2697 : Operation 10234 [3/5] (7.25ns)   --->   "%tmp_35_70 = fsub float %index_buf_load_71, %input_buf_load_72" [combined_hls/top.cpp:66]   --->   Operation 10234 'fsub' 'tmp_35_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2698 <SV = 1501> <Delay = 7.25>
ST_2698 : Operation 10235 [2/5] (7.25ns)   --->   "%tmp_35_70 = fsub float %index_buf_load_71, %input_buf_load_72" [combined_hls/top.cpp:66]   --->   Operation 10235 'fsub' 'tmp_35_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2699 <SV = 1502> <Delay = 7.25>
ST_2699 : Operation 10236 [1/5] (7.25ns)   --->   "%tmp_35_70 = fsub float %index_buf_load_71, %input_buf_load_72" [combined_hls/top.cpp:66]   --->   Operation 10236 'fsub' 'tmp_35_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2700 <SV = 1503> <Delay = 5.70>
ST_2700 : Operation 10237 [4/4] (5.70ns)   --->   "%tmp_36_70 = fmul float %tmp_35_70, %tmp_35_70" [combined_hls/top.cpp:67]   --->   Operation 10237 'fmul' 'tmp_36_70' <Predicate = (!tmp_26_70)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2701 <SV = 1504> <Delay = 5.70>
ST_2701 : Operation 10238 [3/4] (5.70ns)   --->   "%tmp_36_70 = fmul float %tmp_35_70, %tmp_35_70" [combined_hls/top.cpp:67]   --->   Operation 10238 'fmul' 'tmp_36_70' <Predicate = (!tmp_26_70)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2702 <SV = 1505> <Delay = 5.70>
ST_2702 : Operation 10239 [2/4] (5.70ns)   --->   "%tmp_36_70 = fmul float %tmp_35_70, %tmp_35_70" [combined_hls/top.cpp:67]   --->   Operation 10239 'fmul' 'tmp_36_70' <Predicate = (!tmp_26_70)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2703 <SV = 1506> <Delay = 5.70>
ST_2703 : Operation 10240 [1/4] (5.70ns)   --->   "%tmp_36_70 = fmul float %tmp_35_70, %tmp_35_70" [combined_hls/top.cpp:67]   --->   Operation 10240 'fmul' 'tmp_36_70' <Predicate = (!tmp_26_70)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2704 <SV = 1507> <Delay = 7.25>
ST_2704 : Operation 10241 [5/5] (7.25ns)   --->   "%sum_2_70 = fadd float %sum_71, %tmp_36_70" [combined_hls/top.cpp:67]   --->   Operation 10241 'fadd' 'sum_2_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2705 <SV = 1508> <Delay = 7.25>
ST_2705 : Operation 10242 [4/5] (7.25ns)   --->   "%sum_2_70 = fadd float %sum_71, %tmp_36_70" [combined_hls/top.cpp:67]   --->   Operation 10242 'fadd' 'sum_2_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2706 <SV = 1509> <Delay = 7.25>
ST_2706 : Operation 10243 [3/5] (7.25ns)   --->   "%sum_2_70 = fadd float %sum_71, %tmp_36_70" [combined_hls/top.cpp:67]   --->   Operation 10243 'fadd' 'sum_2_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2707 <SV = 1510> <Delay = 7.25>
ST_2707 : Operation 10244 [2/5] (7.25ns)   --->   "%sum_2_70 = fadd float %sum_71, %tmp_36_70" [combined_hls/top.cpp:67]   --->   Operation 10244 'fadd' 'sum_2_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2708 <SV = 1511> <Delay = 7.25>
ST_2708 : Operation 10245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10245 'specloopname' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2708 : Operation 10246 [1/1] (0.00ns)   --->   "%tmp_260 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10246 'specregionbegin' 'tmp_260' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2708 : Operation 10247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10247 'specpipeline' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2708 : Operation 10248 [1/5] (7.25ns)   --->   "%sum_2_70 = fadd float %sum_71, %tmp_36_70" [combined_hls/top.cpp:67]   --->   Operation 10248 'fadd' 'sum_2_70' <Predicate = (!tmp_26_70)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2708 : Operation 10249 [1/1] (0.00ns)   --->   "%empty_434 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_260)" [combined_hls/top.cpp:68]   --->   Operation 10249 'specregionend' 'empty_434' <Predicate = (!tmp_26_70)> <Delay = 0.00>
ST_2708 : Operation 10250 [1/1] (0.00ns)   --->   "br label %.preheader23.71" [combined_hls/top.cpp:64]   --->   Operation 10250 'br' <Predicate = (!tmp_26_70)> <Delay = 0.00>

State 2709 <SV = 1497> <Delay = 5.54>
ST_2709 : Operation 10251 [1/1] (5.54ns)   --->   "%tmp_29_70 = fpext float %sum_71 to double" [combined_hls/top.cpp:69]   --->   Operation 10251 'fpext' 'tmp_29_70' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2709 : Operation 10252 [1/1] (0.00ns)   --->   "%tmp_259 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10252 'specregionbegin' 'tmp_259' <Predicate = true> <Delay = 0.00>

State 2710 <SV = 1498> <Delay = 7.78>
ST_2710 : Operation 10253 [6/6] (7.78ns)   --->   "%tmp_30_70 = fmul double %tmp_29_70, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10253 'dmul' 'tmp_30_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2711 <SV = 1499> <Delay = 7.78>
ST_2711 : Operation 10254 [5/6] (7.78ns)   --->   "%tmp_30_70 = fmul double %tmp_29_70, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10254 'dmul' 'tmp_30_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2712 <SV = 1500> <Delay = 7.78>
ST_2712 : Operation 10255 [4/6] (7.78ns)   --->   "%tmp_30_70 = fmul double %tmp_29_70, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10255 'dmul' 'tmp_30_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2713 <SV = 1501> <Delay = 7.78>
ST_2713 : Operation 10256 [3/6] (7.78ns)   --->   "%tmp_30_70 = fmul double %tmp_29_70, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10256 'dmul' 'tmp_30_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2714 <SV = 1502> <Delay = 7.78>
ST_2714 : Operation 10257 [2/6] (7.78ns)   --->   "%tmp_30_70 = fmul double %tmp_29_70, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10257 'dmul' 'tmp_30_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2715 <SV = 1503> <Delay = 7.78>
ST_2715 : Operation 10258 [1/6] (7.78ns)   --->   "%tmp_30_70 = fmul double %tmp_29_70, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10258 'dmul' 'tmp_30_70' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2716 <SV = 1504> <Delay = 6.50>
ST_2716 : Operation 10259 [1/1] (6.50ns)   --->   "%tmp_31_70 = fptrunc double %tmp_30_70 to float" [combined_hls/top.cpp:69]   --->   Operation 10259 'fptrunc' 'tmp_31_70' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2717 <SV = 1505> <Delay = 7.68>
ST_2717 : Operation 10260 [9/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10260 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2718 <SV = 1506> <Delay = 7.68>
ST_2718 : Operation 10261 [8/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10261 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2719 <SV = 1507> <Delay = 7.68>
ST_2719 : Operation 10262 [7/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10262 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2720 <SV = 1508> <Delay = 7.68>
ST_2720 : Operation 10263 [6/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10263 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2721 <SV = 1509> <Delay = 7.68>
ST_2721 : Operation 10264 [5/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10264 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2722 <SV = 1510> <Delay = 7.68>
ST_2722 : Operation 10265 [4/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10265 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2723 <SV = 1511> <Delay = 7.68>
ST_2723 : Operation 10266 [3/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10266 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2724 <SV = 1512> <Delay = 7.68>
ST_2724 : Operation 10267 [2/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10267 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2725 <SV = 1513> <Delay = 7.68>
ST_2725 : Operation 10268 [1/9] (7.68ns)   --->   "%tmp_32_70 = call float @llvm.exp.f32(float %tmp_31_70)" [combined_hls/top.cpp:69]   --->   Operation 10268 'fexp' 'tmp_32_70' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2726 <SV = 1514> <Delay = 5.91>
ST_2726 : Operation 10269 [1/1] (0.00ns)   --->   "%l_idx_load926 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10269 'load' 'l_idx_load926' <Predicate = true> <Delay = 0.00>
ST_2726 : Operation 10270 [1/1] (0.00ns)   --->   "%tmp_33_70 = sext i32 %l_idx_2_69 to i64" [combined_hls/top.cpp:69]   --->   Operation 10270 'sext' 'tmp_33_70' <Predicate = true> <Delay = 0.00>
ST_2726 : Operation 10271 [1/1] (0.00ns)   --->   "%result_buf_addr_75 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_70" [combined_hls/top.cpp:69]   --->   Operation 10271 'getelementptr' 'result_buf_addr_75' <Predicate = true> <Delay = 0.00>
ST_2726 : Operation 10272 [1/1] (3.25ns)   --->   "store float %tmp_32_70, float* %result_buf_addr_75, align 4" [combined_hls/top.cpp:69]   --->   Operation 10272 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2726 : Operation 10273 [1/1] (2.55ns)   --->   "%l_idx_2_70 = add nsw i32 %l_idx_load926, 72" [combined_hls/top.cpp:70]   --->   Operation 10273 'add' 'l_idx_2_70' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2726 : Operation 10274 [1/1] (0.00ns)   --->   "%empty_432 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_256)" [combined_hls/top.cpp:72]   --->   Operation 10274 'specregionend' 'empty_432' <Predicate = true> <Delay = 0.00>
ST_2726 : Operation 10275 [1/1] (0.97ns)   --->   "%or_cond74 = or i1 %tmp_16_65, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10275 'or' 'or_cond74' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2726 : Operation 10276 [1/1] (0.00ns)   --->   "br i1 %or_cond74, label %._crit_edge.72.preheader, label %..preheader24.backedge_crit_edge871" [combined_hls/top.cpp:54]   --->   Operation 10276 'br' <Predicate = true> <Delay = 0.00>
ST_2726 : Operation 10277 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_70, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10277 'store' <Predicate = (!or_cond74)> <Delay = 3.36>
ST_2726 : Operation 10278 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10278 'br' <Predicate = (!or_cond74)> <Delay = 0.00>
ST_2726 : Operation 10279 [1/1] (1.76ns)   --->   "br label %._crit_edge.72" [combined_hls/top.cpp:57]   --->   Operation 10279 'br' <Predicate = (or_cond74)> <Delay = 1.76>

State 2727 <SV = 1515> <Delay = 2.74>
ST_2727 : Operation 10280 [1/1] (0.00ns)   --->   "%j1_71 = phi i10 [ %j_4_71, %221 ], [ 0, %._crit_edge.72.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10280 'phi' 'j1_71' <Predicate = true> <Delay = 0.00>
ST_2727 : Operation 10281 [1/1] (1.77ns)   --->   "%exitcond5_71 = icmp eq i10 %j1_71, -240" [combined_hls/top.cpp:57]   --->   Operation 10281 'icmp' 'exitcond5_71' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2727 : Operation 10282 [1/1] (0.00ns)   --->   "%empty_441 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10282 'speclooptripcount' 'empty_441' <Predicate = true> <Delay = 0.00>
ST_2727 : Operation 10283 [1/1] (1.73ns)   --->   "%j_4_71 = add i10 %j1_71, 1" [combined_hls/top.cpp:57]   --->   Operation 10283 'add' 'j_4_71' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2727 : Operation 10284 [1/1] (0.00ns)   --->   "br i1 %exitcond5_71, label %.preheader23.72.preheader, label %221" [combined_hls/top.cpp:57]   --->   Operation 10284 'br' <Predicate = true> <Delay = 0.00>
ST_2727 : Operation 10285 [2/2] (0.00ns)   --->   "%empty_442 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10285 'read' 'empty_442' <Predicate = (!exitcond5_71)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2727 : Operation 10286 [1/1] (0.00ns)   --->   "%tmp_21_70_cast_cast = zext i10 %j1_71 to i15" [combined_hls/top.cpp:60]   --->   Operation 10286 'zext' 'tmp_21_70_cast_cast' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2727 : Operation 10287 [1/1] (1.94ns)   --->   "%tmp_494 = add i15 %tmp_21_70_cast_cast, -9088" [combined_hls/top.cpp:60]   --->   Operation 10287 'add' 'tmp_494' <Predicate = (!exitcond5_71)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2728 <SV = 1516> <Delay = 3.25>
ST_2728 : Operation 10288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10288 'specloopname' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10289 [1/1] (0.00ns)   --->   "%tmp_261 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10289 'specregionbegin' 'tmp_261' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10290 'specpipeline' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10291 [1/2] (0.00ns)   --->   "%empty_442 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10291 'read' 'empty_442' <Predicate = (!exitcond5_71)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2728 : Operation 10292 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_172 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_442, 0"   --->   Operation 10292 'extractvalue' 'in_stream_data_V_val_172' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10293 [1/1] (0.00ns)   --->   "%bitcast_71 = bitcast i32 %in_stream_data_V_val_172 to float"   --->   Operation 10293 'bitcast' 'bitcast_71' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10294 [1/1] (0.00ns)   --->   "%tmp_496_cast1 = sext i15 %tmp_494 to i16" [combined_hls/top.cpp:60]   --->   Operation 10294 'sext' 'tmp_496_cast1' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10295 [1/1] (0.00ns)   --->   "%tmp_496_cast = zext i16 %tmp_496_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10295 'zext' 'tmp_496_cast' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10296 [1/1] (0.00ns)   --->   "%input_buf_addr_146 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_496_cast" [combined_hls/top.cpp:60]   --->   Operation 10296 'getelementptr' 'input_buf_addr_146' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10297 [1/1] (3.25ns)   --->   "store float %bitcast_71, float* %input_buf_addr_146, align 4" [combined_hls/top.cpp:60]   --->   Operation 10297 'store' <Predicate = (!exitcond5_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2728 : Operation 10298 [1/1] (0.00ns)   --->   "%empty_443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_261)" [combined_hls/top.cpp:61]   --->   Operation 10298 'specregionend' 'empty_443' <Predicate = (!exitcond5_71)> <Delay = 0.00>
ST_2728 : Operation 10299 [1/1] (0.00ns)   --->   "br label %._crit_edge.72" [combined_hls/top.cpp:57]   --->   Operation 10299 'br' <Predicate = (!exitcond5_71)> <Delay = 0.00>

State 2729 <SV = 1516> <Delay = 1.76>
ST_2729 : Operation 10300 [1/1] (1.76ns)   --->   "br label %.preheader23.72" [combined_hls/top.cpp:64]   --->   Operation 10300 'br' <Predicate = true> <Delay = 1.76>

State 2730 <SV = 1517> <Delay = 5.19>
ST_2730 : Operation 10301 [1/1] (0.00ns)   --->   "%q_72 = phi i10 [ %q_1_71, %220 ], [ 0, %.preheader23.72.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10301 'phi' 'q_72' <Predicate = true> <Delay = 0.00>
ST_2730 : Operation 10302 [1/1] (0.00ns)   --->   "%sum_72 = phi float [ %sum_2_71, %220 ], [ 0.000000e+00, %.preheader23.72.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10302 'phi' 'sum_72' <Predicate = true> <Delay = 0.00>
ST_2730 : Operation 10303 [1/1] (1.77ns)   --->   "%tmp_26_71 = icmp eq i10 %q_72, -240" [combined_hls/top.cpp:64]   --->   Operation 10303 'icmp' 'tmp_26_71' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2730 : Operation 10304 [1/1] (0.00ns)   --->   "%empty_439 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10304 'speclooptripcount' 'empty_439' <Predicate = true> <Delay = 0.00>
ST_2730 : Operation 10305 [1/1] (1.73ns)   --->   "%q_1_71 = add i10 %q_72, 1" [combined_hls/top.cpp:64]   --->   Operation 10305 'add' 'q_1_71' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2730 : Operation 10306 [1/1] (0.00ns)   --->   "br i1 %tmp_26_71, label %219, label %220" [combined_hls/top.cpp:64]   --->   Operation 10306 'br' <Predicate = true> <Delay = 0.00>
ST_2730 : Operation 10307 [1/1] (0.00ns)   --->   "%tmp_34_71 = zext i10 %q_72 to i64" [combined_hls/top.cpp:66]   --->   Operation 10307 'zext' 'tmp_34_71' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2730 : Operation 10308 [1/1] (0.00ns)   --->   "%tmp_34_71_cast_cast = zext i10 %q_72 to i15" [combined_hls/top.cpp:66]   --->   Operation 10308 'zext' 'tmp_34_71_cast_cast' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2730 : Operation 10309 [1/1] (1.94ns)   --->   "%tmp_495 = add i15 %tmp_34_71_cast_cast, -9088" [combined_hls/top.cpp:66]   --->   Operation 10309 'add' 'tmp_495' <Predicate = (!tmp_26_71)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2730 : Operation 10310 [1/1] (0.00ns)   --->   "%tmp_497_cast1 = sext i15 %tmp_495 to i16" [combined_hls/top.cpp:66]   --->   Operation 10310 'sext' 'tmp_497_cast1' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2730 : Operation 10311 [1/1] (0.00ns)   --->   "%tmp_497_cast = zext i16 %tmp_497_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10311 'zext' 'tmp_497_cast' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2730 : Operation 10312 [1/1] (0.00ns)   --->   "%input_buf_addr_147 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_497_cast" [combined_hls/top.cpp:66]   --->   Operation 10312 'getelementptr' 'input_buf_addr_147' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2730 : Operation 10313 [1/1] (0.00ns)   --->   "%index_buf_addr_73 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_71" [combined_hls/top.cpp:66]   --->   Operation 10313 'getelementptr' 'index_buf_addr_73' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2730 : Operation 10314 [2/2] (3.25ns)   --->   "%index_buf_load_72 = load float* %index_buf_addr_73, align 4" [combined_hls/top.cpp:66]   --->   Operation 10314 'load' 'index_buf_load_72' <Predicate = (!tmp_26_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2730 : Operation 10315 [2/2] (3.25ns)   --->   "%input_buf_load_73 = load float* %input_buf_addr_147, align 4" [combined_hls/top.cpp:66]   --->   Operation 10315 'load' 'input_buf_load_73' <Predicate = (!tmp_26_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2731 <SV = 1518> <Delay = 3.25>
ST_2731 : Operation 10316 [1/2] (3.25ns)   --->   "%index_buf_load_72 = load float* %index_buf_addr_73, align 4" [combined_hls/top.cpp:66]   --->   Operation 10316 'load' 'index_buf_load_72' <Predicate = (!tmp_26_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2731 : Operation 10317 [1/2] (3.25ns)   --->   "%input_buf_load_73 = load float* %input_buf_addr_147, align 4" [combined_hls/top.cpp:66]   --->   Operation 10317 'load' 'input_buf_load_73' <Predicate = (!tmp_26_71)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2732 <SV = 1519> <Delay = 7.25>
ST_2732 : Operation 10318 [5/5] (7.25ns)   --->   "%tmp_35_71 = fsub float %index_buf_load_72, %input_buf_load_73" [combined_hls/top.cpp:66]   --->   Operation 10318 'fsub' 'tmp_35_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2733 <SV = 1520> <Delay = 7.25>
ST_2733 : Operation 10319 [4/5] (7.25ns)   --->   "%tmp_35_71 = fsub float %index_buf_load_72, %input_buf_load_73" [combined_hls/top.cpp:66]   --->   Operation 10319 'fsub' 'tmp_35_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2734 <SV = 1521> <Delay = 7.25>
ST_2734 : Operation 10320 [3/5] (7.25ns)   --->   "%tmp_35_71 = fsub float %index_buf_load_72, %input_buf_load_73" [combined_hls/top.cpp:66]   --->   Operation 10320 'fsub' 'tmp_35_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2735 <SV = 1522> <Delay = 7.25>
ST_2735 : Operation 10321 [2/5] (7.25ns)   --->   "%tmp_35_71 = fsub float %index_buf_load_72, %input_buf_load_73" [combined_hls/top.cpp:66]   --->   Operation 10321 'fsub' 'tmp_35_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2736 <SV = 1523> <Delay = 7.25>
ST_2736 : Operation 10322 [1/5] (7.25ns)   --->   "%tmp_35_71 = fsub float %index_buf_load_72, %input_buf_load_73" [combined_hls/top.cpp:66]   --->   Operation 10322 'fsub' 'tmp_35_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2737 <SV = 1524> <Delay = 5.70>
ST_2737 : Operation 10323 [4/4] (5.70ns)   --->   "%tmp_36_71 = fmul float %tmp_35_71, %tmp_35_71" [combined_hls/top.cpp:67]   --->   Operation 10323 'fmul' 'tmp_36_71' <Predicate = (!tmp_26_71)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2738 <SV = 1525> <Delay = 5.70>
ST_2738 : Operation 10324 [3/4] (5.70ns)   --->   "%tmp_36_71 = fmul float %tmp_35_71, %tmp_35_71" [combined_hls/top.cpp:67]   --->   Operation 10324 'fmul' 'tmp_36_71' <Predicate = (!tmp_26_71)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2739 <SV = 1526> <Delay = 5.70>
ST_2739 : Operation 10325 [2/4] (5.70ns)   --->   "%tmp_36_71 = fmul float %tmp_35_71, %tmp_35_71" [combined_hls/top.cpp:67]   --->   Operation 10325 'fmul' 'tmp_36_71' <Predicate = (!tmp_26_71)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2740 <SV = 1527> <Delay = 5.70>
ST_2740 : Operation 10326 [1/4] (5.70ns)   --->   "%tmp_36_71 = fmul float %tmp_35_71, %tmp_35_71" [combined_hls/top.cpp:67]   --->   Operation 10326 'fmul' 'tmp_36_71' <Predicate = (!tmp_26_71)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2741 <SV = 1528> <Delay = 7.25>
ST_2741 : Operation 10327 [5/5] (7.25ns)   --->   "%sum_2_71 = fadd float %sum_72, %tmp_36_71" [combined_hls/top.cpp:67]   --->   Operation 10327 'fadd' 'sum_2_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2742 <SV = 1529> <Delay = 7.25>
ST_2742 : Operation 10328 [4/5] (7.25ns)   --->   "%sum_2_71 = fadd float %sum_72, %tmp_36_71" [combined_hls/top.cpp:67]   --->   Operation 10328 'fadd' 'sum_2_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2743 <SV = 1530> <Delay = 7.25>
ST_2743 : Operation 10329 [3/5] (7.25ns)   --->   "%sum_2_71 = fadd float %sum_72, %tmp_36_71" [combined_hls/top.cpp:67]   --->   Operation 10329 'fadd' 'sum_2_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2744 <SV = 1531> <Delay = 7.25>
ST_2744 : Operation 10330 [2/5] (7.25ns)   --->   "%sum_2_71 = fadd float %sum_72, %tmp_36_71" [combined_hls/top.cpp:67]   --->   Operation 10330 'fadd' 'sum_2_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2745 <SV = 1532> <Delay = 7.25>
ST_2745 : Operation 10331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10331 'specloopname' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2745 : Operation 10332 [1/1] (0.00ns)   --->   "%tmp_263 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10332 'specregionbegin' 'tmp_263' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2745 : Operation 10333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10333 'specpipeline' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2745 : Operation 10334 [1/5] (7.25ns)   --->   "%sum_2_71 = fadd float %sum_72, %tmp_36_71" [combined_hls/top.cpp:67]   --->   Operation 10334 'fadd' 'sum_2_71' <Predicate = (!tmp_26_71)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2745 : Operation 10335 [1/1] (0.00ns)   --->   "%empty_440 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_263)" [combined_hls/top.cpp:68]   --->   Operation 10335 'specregionend' 'empty_440' <Predicate = (!tmp_26_71)> <Delay = 0.00>
ST_2745 : Operation 10336 [1/1] (0.00ns)   --->   "br label %.preheader23.72" [combined_hls/top.cpp:64]   --->   Operation 10336 'br' <Predicate = (!tmp_26_71)> <Delay = 0.00>

State 2746 <SV = 1518> <Delay = 5.54>
ST_2746 : Operation 10337 [1/1] (5.54ns)   --->   "%tmp_29_71 = fpext float %sum_72 to double" [combined_hls/top.cpp:69]   --->   Operation 10337 'fpext' 'tmp_29_71' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2747 <SV = 1519> <Delay = 7.78>
ST_2747 : Operation 10338 [6/6] (7.78ns)   --->   "%tmp_30_71 = fmul double %tmp_29_71, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10338 'dmul' 'tmp_30_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2748 <SV = 1520> <Delay = 7.78>
ST_2748 : Operation 10339 [5/6] (7.78ns)   --->   "%tmp_30_71 = fmul double %tmp_29_71, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10339 'dmul' 'tmp_30_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2749 <SV = 1521> <Delay = 7.78>
ST_2749 : Operation 10340 [4/6] (7.78ns)   --->   "%tmp_30_71 = fmul double %tmp_29_71, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10340 'dmul' 'tmp_30_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2750 <SV = 1522> <Delay = 7.78>
ST_2750 : Operation 10341 [3/6] (7.78ns)   --->   "%tmp_30_71 = fmul double %tmp_29_71, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10341 'dmul' 'tmp_30_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2751 <SV = 1523> <Delay = 7.78>
ST_2751 : Operation 10342 [2/6] (7.78ns)   --->   "%tmp_30_71 = fmul double %tmp_29_71, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10342 'dmul' 'tmp_30_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2752 <SV = 1524> <Delay = 7.78>
ST_2752 : Operation 10343 [1/6] (7.78ns)   --->   "%tmp_30_71 = fmul double %tmp_29_71, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10343 'dmul' 'tmp_30_71' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2753 <SV = 1525> <Delay = 6.50>
ST_2753 : Operation 10344 [1/1] (6.50ns)   --->   "%tmp_31_71 = fptrunc double %tmp_30_71 to float" [combined_hls/top.cpp:69]   --->   Operation 10344 'fptrunc' 'tmp_31_71' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2754 <SV = 1526> <Delay = 7.68>
ST_2754 : Operation 10345 [9/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10345 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2755 <SV = 1527> <Delay = 7.68>
ST_2755 : Operation 10346 [8/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10346 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2756 <SV = 1528> <Delay = 7.68>
ST_2756 : Operation 10347 [7/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10347 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2757 <SV = 1529> <Delay = 7.68>
ST_2757 : Operation 10348 [6/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10348 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2758 <SV = 1530> <Delay = 7.68>
ST_2758 : Operation 10349 [5/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10349 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2759 <SV = 1531> <Delay = 7.68>
ST_2759 : Operation 10350 [4/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10350 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2760 <SV = 1532> <Delay = 7.68>
ST_2760 : Operation 10351 [3/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10351 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2761 <SV = 1533> <Delay = 7.68>
ST_2761 : Operation 10352 [2/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10352 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2762 <SV = 1534> <Delay = 7.68>
ST_2762 : Operation 10353 [1/9] (7.68ns)   --->   "%tmp_32_71 = call float @llvm.exp.f32(float %tmp_31_71)" [combined_hls/top.cpp:69]   --->   Operation 10353 'fexp' 'tmp_32_71' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2763 <SV = 1535> <Delay = 5.91>
ST_2763 : Operation 10354 [1/1] (0.00ns)   --->   "%l_idx_load925 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10354 'load' 'l_idx_load925' <Predicate = true> <Delay = 0.00>
ST_2763 : Operation 10355 [1/1] (0.00ns)   --->   "%tmp_33_71 = sext i32 %l_idx_2_70 to i64" [combined_hls/top.cpp:69]   --->   Operation 10355 'sext' 'tmp_33_71' <Predicate = true> <Delay = 0.00>
ST_2763 : Operation 10356 [1/1] (0.00ns)   --->   "%result_buf_addr_76 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_71" [combined_hls/top.cpp:69]   --->   Operation 10356 'getelementptr' 'result_buf_addr_76' <Predicate = true> <Delay = 0.00>
ST_2763 : Operation 10357 [1/1] (3.25ns)   --->   "store float %tmp_32_71, float* %result_buf_addr_76, align 4" [combined_hls/top.cpp:69]   --->   Operation 10357 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2763 : Operation 10358 [1/1] (2.55ns)   --->   "%l_idx_2_71 = add nsw i32 %l_idx_load925, 73" [combined_hls/top.cpp:70]   --->   Operation 10358 'add' 'l_idx_2_71' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2763 : Operation 10359 [1/1] (0.00ns)   --->   "%empty_438 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_259)" [combined_hls/top.cpp:72]   --->   Operation 10359 'specregionend' 'empty_438' <Predicate = true> <Delay = 0.00>
ST_2763 : Operation 10360 [1/1] (0.00ns)   --->   "%tmp_262 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10360 'specregionbegin' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_2763 : Operation 10361 [1/1] (0.97ns)   --->   "%or_cond75 = or i1 %tmp_16_66, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10361 'or' 'or_cond75' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2763 : Operation 10362 [1/1] (0.00ns)   --->   "br i1 %or_cond75, label %._crit_edge.73.preheader, label %..preheader24.backedge_crit_edge872" [combined_hls/top.cpp:54]   --->   Operation 10362 'br' <Predicate = true> <Delay = 0.00>
ST_2763 : Operation 10363 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_71, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10363 'store' <Predicate = (!or_cond75)> <Delay = 3.36>
ST_2763 : Operation 10364 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10364 'br' <Predicate = (!or_cond75)> <Delay = 0.00>
ST_2763 : Operation 10365 [1/1] (1.76ns)   --->   "br label %._crit_edge.73" [combined_hls/top.cpp:57]   --->   Operation 10365 'br' <Predicate = (or_cond75)> <Delay = 1.76>

State 2764 <SV = 1536> <Delay = 2.74>
ST_2764 : Operation 10366 [1/1] (0.00ns)   --->   "%j1_72 = phi i10 [ %j_4_72, %224 ], [ 0, %._crit_edge.73.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10366 'phi' 'j1_72' <Predicate = true> <Delay = 0.00>
ST_2764 : Operation 10367 [1/1] (1.77ns)   --->   "%exitcond5_72 = icmp eq i10 %j1_72, -240" [combined_hls/top.cpp:57]   --->   Operation 10367 'icmp' 'exitcond5_72' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2764 : Operation 10368 [1/1] (0.00ns)   --->   "%empty_447 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10368 'speclooptripcount' 'empty_447' <Predicate = true> <Delay = 0.00>
ST_2764 : Operation 10369 [1/1] (1.73ns)   --->   "%j_4_72 = add i10 %j1_72, 1" [combined_hls/top.cpp:57]   --->   Operation 10369 'add' 'j_4_72' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2764 : Operation 10370 [1/1] (0.00ns)   --->   "br i1 %exitcond5_72, label %.preheader23.73.preheader, label %224" [combined_hls/top.cpp:57]   --->   Operation 10370 'br' <Predicate = true> <Delay = 0.00>
ST_2764 : Operation 10371 [2/2] (0.00ns)   --->   "%empty_448 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10371 'read' 'empty_448' <Predicate = (!exitcond5_72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2764 : Operation 10372 [1/1] (0.00ns)   --->   "%tmp_21_71_cast_cast = zext i10 %j1_72 to i15" [combined_hls/top.cpp:60]   --->   Operation 10372 'zext' 'tmp_21_71_cast_cast' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2764 : Operation 10373 [1/1] (1.94ns)   --->   "%tmp_496 = add i15 %tmp_21_71_cast_cast, -8304" [combined_hls/top.cpp:60]   --->   Operation 10373 'add' 'tmp_496' <Predicate = (!exitcond5_72)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2765 <SV = 1537> <Delay = 3.25>
ST_2765 : Operation 10374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10374 'specloopname' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10375 [1/1] (0.00ns)   --->   "%tmp_264 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10375 'specregionbegin' 'tmp_264' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10376 'specpipeline' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10377 [1/2] (0.00ns)   --->   "%empty_448 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10377 'read' 'empty_448' <Predicate = (!exitcond5_72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2765 : Operation 10378 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_173 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_448, 0"   --->   Operation 10378 'extractvalue' 'in_stream_data_V_val_173' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10379 [1/1] (0.00ns)   --->   "%bitcast_72 = bitcast i32 %in_stream_data_V_val_173 to float"   --->   Operation 10379 'bitcast' 'bitcast_72' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10380 [1/1] (0.00ns)   --->   "%tmp_498_cast1 = sext i15 %tmp_496 to i16" [combined_hls/top.cpp:60]   --->   Operation 10380 'sext' 'tmp_498_cast1' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10381 [1/1] (0.00ns)   --->   "%tmp_498_cast = zext i16 %tmp_498_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10381 'zext' 'tmp_498_cast' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10382 [1/1] (0.00ns)   --->   "%input_buf_addr_148 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_498_cast" [combined_hls/top.cpp:60]   --->   Operation 10382 'getelementptr' 'input_buf_addr_148' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10383 [1/1] (3.25ns)   --->   "store float %bitcast_72, float* %input_buf_addr_148, align 4" [combined_hls/top.cpp:60]   --->   Operation 10383 'store' <Predicate = (!exitcond5_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2765 : Operation 10384 [1/1] (0.00ns)   --->   "%empty_449 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_264)" [combined_hls/top.cpp:61]   --->   Operation 10384 'specregionend' 'empty_449' <Predicate = (!exitcond5_72)> <Delay = 0.00>
ST_2765 : Operation 10385 [1/1] (0.00ns)   --->   "br label %._crit_edge.73" [combined_hls/top.cpp:57]   --->   Operation 10385 'br' <Predicate = (!exitcond5_72)> <Delay = 0.00>

State 2766 <SV = 1537> <Delay = 1.76>
ST_2766 : Operation 10386 [1/1] (1.76ns)   --->   "br label %.preheader23.73" [combined_hls/top.cpp:64]   --->   Operation 10386 'br' <Predicate = true> <Delay = 1.76>

State 2767 <SV = 1538> <Delay = 5.19>
ST_2767 : Operation 10387 [1/1] (0.00ns)   --->   "%q_73 = phi i10 [ %q_1_72, %223 ], [ 0, %.preheader23.73.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10387 'phi' 'q_73' <Predicate = true> <Delay = 0.00>
ST_2767 : Operation 10388 [1/1] (0.00ns)   --->   "%sum_73 = phi float [ %sum_2_72, %223 ], [ 0.000000e+00, %.preheader23.73.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10388 'phi' 'sum_73' <Predicate = true> <Delay = 0.00>
ST_2767 : Operation 10389 [1/1] (1.77ns)   --->   "%tmp_26_72 = icmp eq i10 %q_73, -240" [combined_hls/top.cpp:64]   --->   Operation 10389 'icmp' 'tmp_26_72' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2767 : Operation 10390 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10390 'speclooptripcount' 'empty_445' <Predicate = true> <Delay = 0.00>
ST_2767 : Operation 10391 [1/1] (1.73ns)   --->   "%q_1_72 = add i10 %q_73, 1" [combined_hls/top.cpp:64]   --->   Operation 10391 'add' 'q_1_72' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2767 : Operation 10392 [1/1] (0.00ns)   --->   "br i1 %tmp_26_72, label %222, label %223" [combined_hls/top.cpp:64]   --->   Operation 10392 'br' <Predicate = true> <Delay = 0.00>
ST_2767 : Operation 10393 [1/1] (0.00ns)   --->   "%tmp_34_72 = zext i10 %q_73 to i64" [combined_hls/top.cpp:66]   --->   Operation 10393 'zext' 'tmp_34_72' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2767 : Operation 10394 [1/1] (0.00ns)   --->   "%tmp_34_72_cast_cast = zext i10 %q_73 to i15" [combined_hls/top.cpp:66]   --->   Operation 10394 'zext' 'tmp_34_72_cast_cast' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2767 : Operation 10395 [1/1] (1.94ns)   --->   "%tmp_497 = add i15 %tmp_34_72_cast_cast, -8304" [combined_hls/top.cpp:66]   --->   Operation 10395 'add' 'tmp_497' <Predicate = (!tmp_26_72)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2767 : Operation 10396 [1/1] (0.00ns)   --->   "%tmp_499_cast1 = sext i15 %tmp_497 to i16" [combined_hls/top.cpp:66]   --->   Operation 10396 'sext' 'tmp_499_cast1' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2767 : Operation 10397 [1/1] (0.00ns)   --->   "%tmp_499_cast = zext i16 %tmp_499_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10397 'zext' 'tmp_499_cast' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2767 : Operation 10398 [1/1] (0.00ns)   --->   "%input_buf_addr_149 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_499_cast" [combined_hls/top.cpp:66]   --->   Operation 10398 'getelementptr' 'input_buf_addr_149' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2767 : Operation 10399 [1/1] (0.00ns)   --->   "%index_buf_addr_74 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_72" [combined_hls/top.cpp:66]   --->   Operation 10399 'getelementptr' 'index_buf_addr_74' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2767 : Operation 10400 [2/2] (3.25ns)   --->   "%index_buf_load_73 = load float* %index_buf_addr_74, align 4" [combined_hls/top.cpp:66]   --->   Operation 10400 'load' 'index_buf_load_73' <Predicate = (!tmp_26_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2767 : Operation 10401 [2/2] (3.25ns)   --->   "%input_buf_load_74 = load float* %input_buf_addr_149, align 4" [combined_hls/top.cpp:66]   --->   Operation 10401 'load' 'input_buf_load_74' <Predicate = (!tmp_26_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2768 <SV = 1539> <Delay = 3.25>
ST_2768 : Operation 10402 [1/2] (3.25ns)   --->   "%index_buf_load_73 = load float* %index_buf_addr_74, align 4" [combined_hls/top.cpp:66]   --->   Operation 10402 'load' 'index_buf_load_73' <Predicate = (!tmp_26_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2768 : Operation 10403 [1/2] (3.25ns)   --->   "%input_buf_load_74 = load float* %input_buf_addr_149, align 4" [combined_hls/top.cpp:66]   --->   Operation 10403 'load' 'input_buf_load_74' <Predicate = (!tmp_26_72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2769 <SV = 1540> <Delay = 7.25>
ST_2769 : Operation 10404 [5/5] (7.25ns)   --->   "%tmp_35_72 = fsub float %index_buf_load_73, %input_buf_load_74" [combined_hls/top.cpp:66]   --->   Operation 10404 'fsub' 'tmp_35_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2770 <SV = 1541> <Delay = 7.25>
ST_2770 : Operation 10405 [4/5] (7.25ns)   --->   "%tmp_35_72 = fsub float %index_buf_load_73, %input_buf_load_74" [combined_hls/top.cpp:66]   --->   Operation 10405 'fsub' 'tmp_35_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2771 <SV = 1542> <Delay = 7.25>
ST_2771 : Operation 10406 [3/5] (7.25ns)   --->   "%tmp_35_72 = fsub float %index_buf_load_73, %input_buf_load_74" [combined_hls/top.cpp:66]   --->   Operation 10406 'fsub' 'tmp_35_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2772 <SV = 1543> <Delay = 7.25>
ST_2772 : Operation 10407 [2/5] (7.25ns)   --->   "%tmp_35_72 = fsub float %index_buf_load_73, %input_buf_load_74" [combined_hls/top.cpp:66]   --->   Operation 10407 'fsub' 'tmp_35_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2773 <SV = 1544> <Delay = 7.25>
ST_2773 : Operation 10408 [1/5] (7.25ns)   --->   "%tmp_35_72 = fsub float %index_buf_load_73, %input_buf_load_74" [combined_hls/top.cpp:66]   --->   Operation 10408 'fsub' 'tmp_35_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2774 <SV = 1545> <Delay = 5.70>
ST_2774 : Operation 10409 [4/4] (5.70ns)   --->   "%tmp_36_72 = fmul float %tmp_35_72, %tmp_35_72" [combined_hls/top.cpp:67]   --->   Operation 10409 'fmul' 'tmp_36_72' <Predicate = (!tmp_26_72)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2775 <SV = 1546> <Delay = 5.70>
ST_2775 : Operation 10410 [3/4] (5.70ns)   --->   "%tmp_36_72 = fmul float %tmp_35_72, %tmp_35_72" [combined_hls/top.cpp:67]   --->   Operation 10410 'fmul' 'tmp_36_72' <Predicate = (!tmp_26_72)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2776 <SV = 1547> <Delay = 5.70>
ST_2776 : Operation 10411 [2/4] (5.70ns)   --->   "%tmp_36_72 = fmul float %tmp_35_72, %tmp_35_72" [combined_hls/top.cpp:67]   --->   Operation 10411 'fmul' 'tmp_36_72' <Predicate = (!tmp_26_72)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2777 <SV = 1548> <Delay = 5.70>
ST_2777 : Operation 10412 [1/4] (5.70ns)   --->   "%tmp_36_72 = fmul float %tmp_35_72, %tmp_35_72" [combined_hls/top.cpp:67]   --->   Operation 10412 'fmul' 'tmp_36_72' <Predicate = (!tmp_26_72)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2778 <SV = 1549> <Delay = 7.25>
ST_2778 : Operation 10413 [5/5] (7.25ns)   --->   "%sum_2_72 = fadd float %sum_73, %tmp_36_72" [combined_hls/top.cpp:67]   --->   Operation 10413 'fadd' 'sum_2_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2779 <SV = 1550> <Delay = 7.25>
ST_2779 : Operation 10414 [4/5] (7.25ns)   --->   "%sum_2_72 = fadd float %sum_73, %tmp_36_72" [combined_hls/top.cpp:67]   --->   Operation 10414 'fadd' 'sum_2_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2780 <SV = 1551> <Delay = 7.25>
ST_2780 : Operation 10415 [3/5] (7.25ns)   --->   "%sum_2_72 = fadd float %sum_73, %tmp_36_72" [combined_hls/top.cpp:67]   --->   Operation 10415 'fadd' 'sum_2_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2781 <SV = 1552> <Delay = 7.25>
ST_2781 : Operation 10416 [2/5] (7.25ns)   --->   "%sum_2_72 = fadd float %sum_73, %tmp_36_72" [combined_hls/top.cpp:67]   --->   Operation 10416 'fadd' 'sum_2_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2782 <SV = 1553> <Delay = 7.25>
ST_2782 : Operation 10417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10417 'specloopname' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2782 : Operation 10418 [1/1] (0.00ns)   --->   "%tmp_266 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10418 'specregionbegin' 'tmp_266' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2782 : Operation 10419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10419 'specpipeline' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2782 : Operation 10420 [1/5] (7.25ns)   --->   "%sum_2_72 = fadd float %sum_73, %tmp_36_72" [combined_hls/top.cpp:67]   --->   Operation 10420 'fadd' 'sum_2_72' <Predicate = (!tmp_26_72)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2782 : Operation 10421 [1/1] (0.00ns)   --->   "%empty_446 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_266)" [combined_hls/top.cpp:68]   --->   Operation 10421 'specregionend' 'empty_446' <Predicate = (!tmp_26_72)> <Delay = 0.00>
ST_2782 : Operation 10422 [1/1] (0.00ns)   --->   "br label %.preheader23.73" [combined_hls/top.cpp:64]   --->   Operation 10422 'br' <Predicate = (!tmp_26_72)> <Delay = 0.00>

State 2783 <SV = 1539> <Delay = 5.54>
ST_2783 : Operation 10423 [1/1] (5.54ns)   --->   "%tmp_29_72 = fpext float %sum_73 to double" [combined_hls/top.cpp:69]   --->   Operation 10423 'fpext' 'tmp_29_72' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2783 : Operation 10424 [1/1] (0.00ns)   --->   "%tmp_265 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10424 'specregionbegin' 'tmp_265' <Predicate = true> <Delay = 0.00>

State 2784 <SV = 1540> <Delay = 7.78>
ST_2784 : Operation 10425 [6/6] (7.78ns)   --->   "%tmp_30_72 = fmul double %tmp_29_72, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10425 'dmul' 'tmp_30_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2785 <SV = 1541> <Delay = 7.78>
ST_2785 : Operation 10426 [5/6] (7.78ns)   --->   "%tmp_30_72 = fmul double %tmp_29_72, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10426 'dmul' 'tmp_30_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2786 <SV = 1542> <Delay = 7.78>
ST_2786 : Operation 10427 [4/6] (7.78ns)   --->   "%tmp_30_72 = fmul double %tmp_29_72, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10427 'dmul' 'tmp_30_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2787 <SV = 1543> <Delay = 7.78>
ST_2787 : Operation 10428 [3/6] (7.78ns)   --->   "%tmp_30_72 = fmul double %tmp_29_72, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10428 'dmul' 'tmp_30_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2788 <SV = 1544> <Delay = 7.78>
ST_2788 : Operation 10429 [2/6] (7.78ns)   --->   "%tmp_30_72 = fmul double %tmp_29_72, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10429 'dmul' 'tmp_30_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2789 <SV = 1545> <Delay = 7.78>
ST_2789 : Operation 10430 [1/6] (7.78ns)   --->   "%tmp_30_72 = fmul double %tmp_29_72, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10430 'dmul' 'tmp_30_72' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2790 <SV = 1546> <Delay = 6.50>
ST_2790 : Operation 10431 [1/1] (6.50ns)   --->   "%tmp_31_72 = fptrunc double %tmp_30_72 to float" [combined_hls/top.cpp:69]   --->   Operation 10431 'fptrunc' 'tmp_31_72' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2791 <SV = 1547> <Delay = 7.68>
ST_2791 : Operation 10432 [9/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10432 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2792 <SV = 1548> <Delay = 7.68>
ST_2792 : Operation 10433 [8/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10433 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2793 <SV = 1549> <Delay = 7.68>
ST_2793 : Operation 10434 [7/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10434 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2794 <SV = 1550> <Delay = 7.68>
ST_2794 : Operation 10435 [6/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10435 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2795 <SV = 1551> <Delay = 7.68>
ST_2795 : Operation 10436 [5/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10436 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2796 <SV = 1552> <Delay = 7.68>
ST_2796 : Operation 10437 [4/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10437 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2797 <SV = 1553> <Delay = 7.68>
ST_2797 : Operation 10438 [3/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10438 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2798 <SV = 1554> <Delay = 7.68>
ST_2798 : Operation 10439 [2/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10439 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2799 <SV = 1555> <Delay = 7.68>
ST_2799 : Operation 10440 [1/9] (7.68ns)   --->   "%tmp_32_72 = call float @llvm.exp.f32(float %tmp_31_72)" [combined_hls/top.cpp:69]   --->   Operation 10440 'fexp' 'tmp_32_72' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2800 <SV = 1556> <Delay = 5.91>
ST_2800 : Operation 10441 [1/1] (0.00ns)   --->   "%l_idx_load924 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10441 'load' 'l_idx_load924' <Predicate = true> <Delay = 0.00>
ST_2800 : Operation 10442 [1/1] (0.00ns)   --->   "%tmp_33_72 = sext i32 %l_idx_2_71 to i64" [combined_hls/top.cpp:69]   --->   Operation 10442 'sext' 'tmp_33_72' <Predicate = true> <Delay = 0.00>
ST_2800 : Operation 10443 [1/1] (0.00ns)   --->   "%result_buf_addr_77 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_72" [combined_hls/top.cpp:69]   --->   Operation 10443 'getelementptr' 'result_buf_addr_77' <Predicate = true> <Delay = 0.00>
ST_2800 : Operation 10444 [1/1] (3.25ns)   --->   "store float %tmp_32_72, float* %result_buf_addr_77, align 4" [combined_hls/top.cpp:69]   --->   Operation 10444 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2800 : Operation 10445 [1/1] (2.55ns)   --->   "%l_idx_2_72 = add nsw i32 %l_idx_load924, 74" [combined_hls/top.cpp:70]   --->   Operation 10445 'add' 'l_idx_2_72' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2800 : Operation 10446 [1/1] (0.00ns)   --->   "%empty_444 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_262)" [combined_hls/top.cpp:72]   --->   Operation 10446 'specregionend' 'empty_444' <Predicate = true> <Delay = 0.00>
ST_2800 : Operation 10447 [1/1] (0.97ns)   --->   "%or_cond76 = or i1 %tmp_16_67, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10447 'or' 'or_cond76' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2800 : Operation 10448 [1/1] (0.00ns)   --->   "br i1 %or_cond76, label %._crit_edge.74.preheader, label %..preheader24.backedge_crit_edge873" [combined_hls/top.cpp:54]   --->   Operation 10448 'br' <Predicate = true> <Delay = 0.00>
ST_2800 : Operation 10449 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_72, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10449 'store' <Predicate = (!or_cond76)> <Delay = 3.36>
ST_2800 : Operation 10450 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10450 'br' <Predicate = (!or_cond76)> <Delay = 0.00>
ST_2800 : Operation 10451 [1/1] (1.76ns)   --->   "br label %._crit_edge.74" [combined_hls/top.cpp:57]   --->   Operation 10451 'br' <Predicate = (or_cond76)> <Delay = 1.76>

State 2801 <SV = 1557> <Delay = 2.74>
ST_2801 : Operation 10452 [1/1] (0.00ns)   --->   "%j1_73 = phi i10 [ %j_4_73, %227 ], [ 0, %._crit_edge.74.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10452 'phi' 'j1_73' <Predicate = true> <Delay = 0.00>
ST_2801 : Operation 10453 [1/1] (1.77ns)   --->   "%exitcond5_73 = icmp eq i10 %j1_73, -240" [combined_hls/top.cpp:57]   --->   Operation 10453 'icmp' 'exitcond5_73' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2801 : Operation 10454 [1/1] (0.00ns)   --->   "%empty_453 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10454 'speclooptripcount' 'empty_453' <Predicate = true> <Delay = 0.00>
ST_2801 : Operation 10455 [1/1] (1.73ns)   --->   "%j_4_73 = add i10 %j1_73, 1" [combined_hls/top.cpp:57]   --->   Operation 10455 'add' 'j_4_73' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2801 : Operation 10456 [1/1] (0.00ns)   --->   "br i1 %exitcond5_73, label %.preheader23.74.preheader, label %227" [combined_hls/top.cpp:57]   --->   Operation 10456 'br' <Predicate = true> <Delay = 0.00>
ST_2801 : Operation 10457 [2/2] (0.00ns)   --->   "%empty_454 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10457 'read' 'empty_454' <Predicate = (!exitcond5_73)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2801 : Operation 10458 [1/1] (0.00ns)   --->   "%tmp_21_72_cast_cast = zext i10 %j1_73 to i14" [combined_hls/top.cpp:60]   --->   Operation 10458 'zext' 'tmp_21_72_cast_cast' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2801 : Operation 10459 [1/1] (1.81ns)   --->   "%tmp_498 = add i14 %tmp_21_72_cast_cast, -7520" [combined_hls/top.cpp:60]   --->   Operation 10459 'add' 'tmp_498' <Predicate = (!exitcond5_73)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2802 <SV = 1558> <Delay = 3.25>
ST_2802 : Operation 10460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10460 'specloopname' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10461 [1/1] (0.00ns)   --->   "%tmp_267 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10461 'specregionbegin' 'tmp_267' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10462 'specpipeline' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10463 [1/2] (0.00ns)   --->   "%empty_454 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10463 'read' 'empty_454' <Predicate = (!exitcond5_73)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2802 : Operation 10464 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_174 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_454, 0"   --->   Operation 10464 'extractvalue' 'in_stream_data_V_val_174' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10465 [1/1] (0.00ns)   --->   "%bitcast_73 = bitcast i32 %in_stream_data_V_val_174 to float"   --->   Operation 10465 'bitcast' 'bitcast_73' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10466 [1/1] (0.00ns)   --->   "%tmp_500_cast1 = sext i14 %tmp_498 to i16" [combined_hls/top.cpp:60]   --->   Operation 10466 'sext' 'tmp_500_cast1' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10467 [1/1] (0.00ns)   --->   "%tmp_500_cast = zext i16 %tmp_500_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10467 'zext' 'tmp_500_cast' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10468 [1/1] (0.00ns)   --->   "%input_buf_addr_150 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_500_cast" [combined_hls/top.cpp:60]   --->   Operation 10468 'getelementptr' 'input_buf_addr_150' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10469 [1/1] (3.25ns)   --->   "store float %bitcast_73, float* %input_buf_addr_150, align 4" [combined_hls/top.cpp:60]   --->   Operation 10469 'store' <Predicate = (!exitcond5_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2802 : Operation 10470 [1/1] (0.00ns)   --->   "%empty_455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_267)" [combined_hls/top.cpp:61]   --->   Operation 10470 'specregionend' 'empty_455' <Predicate = (!exitcond5_73)> <Delay = 0.00>
ST_2802 : Operation 10471 [1/1] (0.00ns)   --->   "br label %._crit_edge.74" [combined_hls/top.cpp:57]   --->   Operation 10471 'br' <Predicate = (!exitcond5_73)> <Delay = 0.00>

State 2803 <SV = 1558> <Delay = 1.76>
ST_2803 : Operation 10472 [1/1] (1.76ns)   --->   "br label %.preheader23.74" [combined_hls/top.cpp:64]   --->   Operation 10472 'br' <Predicate = true> <Delay = 1.76>

State 2804 <SV = 1559> <Delay = 5.06>
ST_2804 : Operation 10473 [1/1] (0.00ns)   --->   "%q_74 = phi i10 [ %q_1_73, %226 ], [ 0, %.preheader23.74.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10473 'phi' 'q_74' <Predicate = true> <Delay = 0.00>
ST_2804 : Operation 10474 [1/1] (0.00ns)   --->   "%sum_74 = phi float [ %sum_2_73, %226 ], [ 0.000000e+00, %.preheader23.74.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10474 'phi' 'sum_74' <Predicate = true> <Delay = 0.00>
ST_2804 : Operation 10475 [1/1] (1.77ns)   --->   "%tmp_26_73 = icmp eq i10 %q_74, -240" [combined_hls/top.cpp:64]   --->   Operation 10475 'icmp' 'tmp_26_73' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2804 : Operation 10476 [1/1] (0.00ns)   --->   "%empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10476 'speclooptripcount' 'empty_451' <Predicate = true> <Delay = 0.00>
ST_2804 : Operation 10477 [1/1] (1.73ns)   --->   "%q_1_73 = add i10 %q_74, 1" [combined_hls/top.cpp:64]   --->   Operation 10477 'add' 'q_1_73' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2804 : Operation 10478 [1/1] (0.00ns)   --->   "br i1 %tmp_26_73, label %225, label %226" [combined_hls/top.cpp:64]   --->   Operation 10478 'br' <Predicate = true> <Delay = 0.00>
ST_2804 : Operation 10479 [1/1] (0.00ns)   --->   "%tmp_34_73 = zext i10 %q_74 to i64" [combined_hls/top.cpp:66]   --->   Operation 10479 'zext' 'tmp_34_73' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2804 : Operation 10480 [1/1] (0.00ns)   --->   "%tmp_34_73_cast_cast = zext i10 %q_74 to i14" [combined_hls/top.cpp:66]   --->   Operation 10480 'zext' 'tmp_34_73_cast_cast' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2804 : Operation 10481 [1/1] (1.81ns)   --->   "%tmp_499 = add i14 %tmp_34_73_cast_cast, -7520" [combined_hls/top.cpp:66]   --->   Operation 10481 'add' 'tmp_499' <Predicate = (!tmp_26_73)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2804 : Operation 10482 [1/1] (0.00ns)   --->   "%tmp_501_cast1 = sext i14 %tmp_499 to i16" [combined_hls/top.cpp:66]   --->   Operation 10482 'sext' 'tmp_501_cast1' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2804 : Operation 10483 [1/1] (0.00ns)   --->   "%tmp_501_cast = zext i16 %tmp_501_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10483 'zext' 'tmp_501_cast' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2804 : Operation 10484 [1/1] (0.00ns)   --->   "%input_buf_addr_151 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_501_cast" [combined_hls/top.cpp:66]   --->   Operation 10484 'getelementptr' 'input_buf_addr_151' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2804 : Operation 10485 [1/1] (0.00ns)   --->   "%index_buf_addr_75 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_73" [combined_hls/top.cpp:66]   --->   Operation 10485 'getelementptr' 'index_buf_addr_75' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2804 : Operation 10486 [2/2] (3.25ns)   --->   "%index_buf_load_74 = load float* %index_buf_addr_75, align 4" [combined_hls/top.cpp:66]   --->   Operation 10486 'load' 'index_buf_load_74' <Predicate = (!tmp_26_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2804 : Operation 10487 [2/2] (3.25ns)   --->   "%input_buf_load_75 = load float* %input_buf_addr_151, align 4" [combined_hls/top.cpp:66]   --->   Operation 10487 'load' 'input_buf_load_75' <Predicate = (!tmp_26_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2805 <SV = 1560> <Delay = 3.25>
ST_2805 : Operation 10488 [1/2] (3.25ns)   --->   "%index_buf_load_74 = load float* %index_buf_addr_75, align 4" [combined_hls/top.cpp:66]   --->   Operation 10488 'load' 'index_buf_load_74' <Predicate = (!tmp_26_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2805 : Operation 10489 [1/2] (3.25ns)   --->   "%input_buf_load_75 = load float* %input_buf_addr_151, align 4" [combined_hls/top.cpp:66]   --->   Operation 10489 'load' 'input_buf_load_75' <Predicate = (!tmp_26_73)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2806 <SV = 1561> <Delay = 7.25>
ST_2806 : Operation 10490 [5/5] (7.25ns)   --->   "%tmp_35_73 = fsub float %index_buf_load_74, %input_buf_load_75" [combined_hls/top.cpp:66]   --->   Operation 10490 'fsub' 'tmp_35_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2807 <SV = 1562> <Delay = 7.25>
ST_2807 : Operation 10491 [4/5] (7.25ns)   --->   "%tmp_35_73 = fsub float %index_buf_load_74, %input_buf_load_75" [combined_hls/top.cpp:66]   --->   Operation 10491 'fsub' 'tmp_35_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2808 <SV = 1563> <Delay = 7.25>
ST_2808 : Operation 10492 [3/5] (7.25ns)   --->   "%tmp_35_73 = fsub float %index_buf_load_74, %input_buf_load_75" [combined_hls/top.cpp:66]   --->   Operation 10492 'fsub' 'tmp_35_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2809 <SV = 1564> <Delay = 7.25>
ST_2809 : Operation 10493 [2/5] (7.25ns)   --->   "%tmp_35_73 = fsub float %index_buf_load_74, %input_buf_load_75" [combined_hls/top.cpp:66]   --->   Operation 10493 'fsub' 'tmp_35_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2810 <SV = 1565> <Delay = 7.25>
ST_2810 : Operation 10494 [1/5] (7.25ns)   --->   "%tmp_35_73 = fsub float %index_buf_load_74, %input_buf_load_75" [combined_hls/top.cpp:66]   --->   Operation 10494 'fsub' 'tmp_35_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2811 <SV = 1566> <Delay = 5.70>
ST_2811 : Operation 10495 [4/4] (5.70ns)   --->   "%tmp_36_73 = fmul float %tmp_35_73, %tmp_35_73" [combined_hls/top.cpp:67]   --->   Operation 10495 'fmul' 'tmp_36_73' <Predicate = (!tmp_26_73)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2812 <SV = 1567> <Delay = 5.70>
ST_2812 : Operation 10496 [3/4] (5.70ns)   --->   "%tmp_36_73 = fmul float %tmp_35_73, %tmp_35_73" [combined_hls/top.cpp:67]   --->   Operation 10496 'fmul' 'tmp_36_73' <Predicate = (!tmp_26_73)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2813 <SV = 1568> <Delay = 5.70>
ST_2813 : Operation 10497 [2/4] (5.70ns)   --->   "%tmp_36_73 = fmul float %tmp_35_73, %tmp_35_73" [combined_hls/top.cpp:67]   --->   Operation 10497 'fmul' 'tmp_36_73' <Predicate = (!tmp_26_73)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2814 <SV = 1569> <Delay = 5.70>
ST_2814 : Operation 10498 [1/4] (5.70ns)   --->   "%tmp_36_73 = fmul float %tmp_35_73, %tmp_35_73" [combined_hls/top.cpp:67]   --->   Operation 10498 'fmul' 'tmp_36_73' <Predicate = (!tmp_26_73)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2815 <SV = 1570> <Delay = 7.25>
ST_2815 : Operation 10499 [5/5] (7.25ns)   --->   "%sum_2_73 = fadd float %sum_74, %tmp_36_73" [combined_hls/top.cpp:67]   --->   Operation 10499 'fadd' 'sum_2_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2816 <SV = 1571> <Delay = 7.25>
ST_2816 : Operation 10500 [4/5] (7.25ns)   --->   "%sum_2_73 = fadd float %sum_74, %tmp_36_73" [combined_hls/top.cpp:67]   --->   Operation 10500 'fadd' 'sum_2_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2817 <SV = 1572> <Delay = 7.25>
ST_2817 : Operation 10501 [3/5] (7.25ns)   --->   "%sum_2_73 = fadd float %sum_74, %tmp_36_73" [combined_hls/top.cpp:67]   --->   Operation 10501 'fadd' 'sum_2_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2818 <SV = 1573> <Delay = 7.25>
ST_2818 : Operation 10502 [2/5] (7.25ns)   --->   "%sum_2_73 = fadd float %sum_74, %tmp_36_73" [combined_hls/top.cpp:67]   --->   Operation 10502 'fadd' 'sum_2_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2819 <SV = 1574> <Delay = 7.25>
ST_2819 : Operation 10503 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10503 'specloopname' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2819 : Operation 10504 [1/1] (0.00ns)   --->   "%tmp_269 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10504 'specregionbegin' 'tmp_269' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2819 : Operation 10505 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10505 'specpipeline' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2819 : Operation 10506 [1/5] (7.25ns)   --->   "%sum_2_73 = fadd float %sum_74, %tmp_36_73" [combined_hls/top.cpp:67]   --->   Operation 10506 'fadd' 'sum_2_73' <Predicate = (!tmp_26_73)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2819 : Operation 10507 [1/1] (0.00ns)   --->   "%empty_452 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_269)" [combined_hls/top.cpp:68]   --->   Operation 10507 'specregionend' 'empty_452' <Predicate = (!tmp_26_73)> <Delay = 0.00>
ST_2819 : Operation 10508 [1/1] (0.00ns)   --->   "br label %.preheader23.74" [combined_hls/top.cpp:64]   --->   Operation 10508 'br' <Predicate = (!tmp_26_73)> <Delay = 0.00>

State 2820 <SV = 1560> <Delay = 5.54>
ST_2820 : Operation 10509 [1/1] (5.54ns)   --->   "%tmp_29_73 = fpext float %sum_74 to double" [combined_hls/top.cpp:69]   --->   Operation 10509 'fpext' 'tmp_29_73' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2820 : Operation 10510 [1/1] (0.00ns)   --->   "%tmp_268 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10510 'specregionbegin' 'tmp_268' <Predicate = true> <Delay = 0.00>

State 2821 <SV = 1561> <Delay = 7.78>
ST_2821 : Operation 10511 [6/6] (7.78ns)   --->   "%tmp_30_73 = fmul double %tmp_29_73, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10511 'dmul' 'tmp_30_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2822 <SV = 1562> <Delay = 7.78>
ST_2822 : Operation 10512 [5/6] (7.78ns)   --->   "%tmp_30_73 = fmul double %tmp_29_73, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10512 'dmul' 'tmp_30_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2823 <SV = 1563> <Delay = 7.78>
ST_2823 : Operation 10513 [4/6] (7.78ns)   --->   "%tmp_30_73 = fmul double %tmp_29_73, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10513 'dmul' 'tmp_30_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2824 <SV = 1564> <Delay = 7.78>
ST_2824 : Operation 10514 [3/6] (7.78ns)   --->   "%tmp_30_73 = fmul double %tmp_29_73, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10514 'dmul' 'tmp_30_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2825 <SV = 1565> <Delay = 7.78>
ST_2825 : Operation 10515 [2/6] (7.78ns)   --->   "%tmp_30_73 = fmul double %tmp_29_73, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10515 'dmul' 'tmp_30_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2826 <SV = 1566> <Delay = 7.78>
ST_2826 : Operation 10516 [1/6] (7.78ns)   --->   "%tmp_30_73 = fmul double %tmp_29_73, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10516 'dmul' 'tmp_30_73' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2827 <SV = 1567> <Delay = 6.50>
ST_2827 : Operation 10517 [1/1] (6.50ns)   --->   "%tmp_31_73 = fptrunc double %tmp_30_73 to float" [combined_hls/top.cpp:69]   --->   Operation 10517 'fptrunc' 'tmp_31_73' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2828 <SV = 1568> <Delay = 7.68>
ST_2828 : Operation 10518 [9/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10518 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2829 <SV = 1569> <Delay = 7.68>
ST_2829 : Operation 10519 [8/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10519 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2830 <SV = 1570> <Delay = 7.68>
ST_2830 : Operation 10520 [7/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10520 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2831 <SV = 1571> <Delay = 7.68>
ST_2831 : Operation 10521 [6/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10521 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2832 <SV = 1572> <Delay = 7.68>
ST_2832 : Operation 10522 [5/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10522 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2833 <SV = 1573> <Delay = 7.68>
ST_2833 : Operation 10523 [4/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10523 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2834 <SV = 1574> <Delay = 7.68>
ST_2834 : Operation 10524 [3/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10524 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2835 <SV = 1575> <Delay = 7.68>
ST_2835 : Operation 10525 [2/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10525 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2836 <SV = 1576> <Delay = 7.68>
ST_2836 : Operation 10526 [1/9] (7.68ns)   --->   "%tmp_32_73 = call float @llvm.exp.f32(float %tmp_31_73)" [combined_hls/top.cpp:69]   --->   Operation 10526 'fexp' 'tmp_32_73' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2837 <SV = 1577> <Delay = 5.91>
ST_2837 : Operation 10527 [1/1] (0.00ns)   --->   "%l_idx_load923 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10527 'load' 'l_idx_load923' <Predicate = true> <Delay = 0.00>
ST_2837 : Operation 10528 [1/1] (0.00ns)   --->   "%tmp_33_73 = sext i32 %l_idx_2_72 to i64" [combined_hls/top.cpp:69]   --->   Operation 10528 'sext' 'tmp_33_73' <Predicate = true> <Delay = 0.00>
ST_2837 : Operation 10529 [1/1] (0.00ns)   --->   "%result_buf_addr_78 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_73" [combined_hls/top.cpp:69]   --->   Operation 10529 'getelementptr' 'result_buf_addr_78' <Predicate = true> <Delay = 0.00>
ST_2837 : Operation 10530 [1/1] (3.25ns)   --->   "store float %tmp_32_73, float* %result_buf_addr_78, align 4" [combined_hls/top.cpp:69]   --->   Operation 10530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2837 : Operation 10531 [1/1] (2.55ns)   --->   "%l_idx_2_73 = add nsw i32 %l_idx_load923, 75" [combined_hls/top.cpp:70]   --->   Operation 10531 'add' 'l_idx_2_73' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2837 : Operation 10532 [1/1] (0.00ns)   --->   "%empty_450 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_265)" [combined_hls/top.cpp:72]   --->   Operation 10532 'specregionend' 'empty_450' <Predicate = true> <Delay = 0.00>
ST_2837 : Operation 10533 [1/1] (0.97ns)   --->   "%or_cond77 = or i1 %tmp_16_68, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10533 'or' 'or_cond77' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2837 : Operation 10534 [1/1] (0.00ns)   --->   "br i1 %or_cond77, label %._crit_edge.75.preheader, label %..preheader24.backedge_crit_edge874" [combined_hls/top.cpp:54]   --->   Operation 10534 'br' <Predicate = true> <Delay = 0.00>
ST_2837 : Operation 10535 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_73, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10535 'store' <Predicate = (!or_cond77)> <Delay = 3.36>
ST_2837 : Operation 10536 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10536 'br' <Predicate = (!or_cond77)> <Delay = 0.00>
ST_2837 : Operation 10537 [1/1] (1.76ns)   --->   "br label %._crit_edge.75" [combined_hls/top.cpp:57]   --->   Operation 10537 'br' <Predicate = (or_cond77)> <Delay = 1.76>

State 2838 <SV = 1578> <Delay = 2.74>
ST_2838 : Operation 10538 [1/1] (0.00ns)   --->   "%j1_74 = phi i10 [ %j_4_74, %230 ], [ 0, %._crit_edge.75.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10538 'phi' 'j1_74' <Predicate = true> <Delay = 0.00>
ST_2838 : Operation 10539 [1/1] (1.77ns)   --->   "%exitcond5_74 = icmp eq i10 %j1_74, -240" [combined_hls/top.cpp:57]   --->   Operation 10539 'icmp' 'exitcond5_74' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2838 : Operation 10540 [1/1] (0.00ns)   --->   "%empty_459 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10540 'speclooptripcount' 'empty_459' <Predicate = true> <Delay = 0.00>
ST_2838 : Operation 10541 [1/1] (1.73ns)   --->   "%j_4_74 = add i10 %j1_74, 1" [combined_hls/top.cpp:57]   --->   Operation 10541 'add' 'j_4_74' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2838 : Operation 10542 [1/1] (0.00ns)   --->   "br i1 %exitcond5_74, label %.preheader23.75.preheader, label %230" [combined_hls/top.cpp:57]   --->   Operation 10542 'br' <Predicate = true> <Delay = 0.00>
ST_2838 : Operation 10543 [2/2] (0.00ns)   --->   "%empty_460 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10543 'read' 'empty_460' <Predicate = (!exitcond5_74)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2838 : Operation 10544 [1/1] (0.00ns)   --->   "%tmp_21_73_cast_cast = zext i10 %j1_74 to i14" [combined_hls/top.cpp:60]   --->   Operation 10544 'zext' 'tmp_21_73_cast_cast' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2838 : Operation 10545 [1/1] (1.81ns)   --->   "%tmp_500 = add i14 %tmp_21_73_cast_cast, -6736" [combined_hls/top.cpp:60]   --->   Operation 10545 'add' 'tmp_500' <Predicate = (!exitcond5_74)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2839 <SV = 1579> <Delay = 3.25>
ST_2839 : Operation 10546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10546 'specloopname' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10547 [1/1] (0.00ns)   --->   "%tmp_270 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10547 'specregionbegin' 'tmp_270' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10548 'specpipeline' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10549 [1/2] (0.00ns)   --->   "%empty_460 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10549 'read' 'empty_460' <Predicate = (!exitcond5_74)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2839 : Operation 10550 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_175 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_460, 0"   --->   Operation 10550 'extractvalue' 'in_stream_data_V_val_175' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10551 [1/1] (0.00ns)   --->   "%bitcast_74 = bitcast i32 %in_stream_data_V_val_175 to float"   --->   Operation 10551 'bitcast' 'bitcast_74' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10552 [1/1] (0.00ns)   --->   "%tmp_502_cast1 = sext i14 %tmp_500 to i16" [combined_hls/top.cpp:60]   --->   Operation 10552 'sext' 'tmp_502_cast1' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10553 [1/1] (0.00ns)   --->   "%tmp_502_cast = zext i16 %tmp_502_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10553 'zext' 'tmp_502_cast' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10554 [1/1] (0.00ns)   --->   "%input_buf_addr_152 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_502_cast" [combined_hls/top.cpp:60]   --->   Operation 10554 'getelementptr' 'input_buf_addr_152' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10555 [1/1] (3.25ns)   --->   "store float %bitcast_74, float* %input_buf_addr_152, align 4" [combined_hls/top.cpp:60]   --->   Operation 10555 'store' <Predicate = (!exitcond5_74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2839 : Operation 10556 [1/1] (0.00ns)   --->   "%empty_461 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_270)" [combined_hls/top.cpp:61]   --->   Operation 10556 'specregionend' 'empty_461' <Predicate = (!exitcond5_74)> <Delay = 0.00>
ST_2839 : Operation 10557 [1/1] (0.00ns)   --->   "br label %._crit_edge.75" [combined_hls/top.cpp:57]   --->   Operation 10557 'br' <Predicate = (!exitcond5_74)> <Delay = 0.00>

State 2840 <SV = 1579> <Delay = 1.76>
ST_2840 : Operation 10558 [1/1] (1.76ns)   --->   "br label %.preheader23.75" [combined_hls/top.cpp:64]   --->   Operation 10558 'br' <Predicate = true> <Delay = 1.76>

State 2841 <SV = 1580> <Delay = 5.06>
ST_2841 : Operation 10559 [1/1] (0.00ns)   --->   "%q_75 = phi i10 [ %q_1_74, %229 ], [ 0, %.preheader23.75.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10559 'phi' 'q_75' <Predicate = true> <Delay = 0.00>
ST_2841 : Operation 10560 [1/1] (0.00ns)   --->   "%sum_75 = phi float [ %sum_2_74, %229 ], [ 0.000000e+00, %.preheader23.75.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10560 'phi' 'sum_75' <Predicate = true> <Delay = 0.00>
ST_2841 : Operation 10561 [1/1] (1.77ns)   --->   "%tmp_26_74 = icmp eq i10 %q_75, -240" [combined_hls/top.cpp:64]   --->   Operation 10561 'icmp' 'tmp_26_74' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2841 : Operation 10562 [1/1] (0.00ns)   --->   "%empty_457 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10562 'speclooptripcount' 'empty_457' <Predicate = true> <Delay = 0.00>
ST_2841 : Operation 10563 [1/1] (1.73ns)   --->   "%q_1_74 = add i10 %q_75, 1" [combined_hls/top.cpp:64]   --->   Operation 10563 'add' 'q_1_74' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2841 : Operation 10564 [1/1] (0.00ns)   --->   "br i1 %tmp_26_74, label %228, label %229" [combined_hls/top.cpp:64]   --->   Operation 10564 'br' <Predicate = true> <Delay = 0.00>
ST_2841 : Operation 10565 [1/1] (0.00ns)   --->   "%tmp_34_74 = zext i10 %q_75 to i64" [combined_hls/top.cpp:66]   --->   Operation 10565 'zext' 'tmp_34_74' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2841 : Operation 10566 [1/1] (0.00ns)   --->   "%tmp_34_74_cast_cast = zext i10 %q_75 to i14" [combined_hls/top.cpp:66]   --->   Operation 10566 'zext' 'tmp_34_74_cast_cast' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2841 : Operation 10567 [1/1] (1.81ns)   --->   "%tmp_501 = add i14 %tmp_34_74_cast_cast, -6736" [combined_hls/top.cpp:66]   --->   Operation 10567 'add' 'tmp_501' <Predicate = (!tmp_26_74)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2841 : Operation 10568 [1/1] (0.00ns)   --->   "%tmp_503_cast1 = sext i14 %tmp_501 to i16" [combined_hls/top.cpp:66]   --->   Operation 10568 'sext' 'tmp_503_cast1' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2841 : Operation 10569 [1/1] (0.00ns)   --->   "%tmp_503_cast = zext i16 %tmp_503_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10569 'zext' 'tmp_503_cast' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2841 : Operation 10570 [1/1] (0.00ns)   --->   "%input_buf_addr_153 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_503_cast" [combined_hls/top.cpp:66]   --->   Operation 10570 'getelementptr' 'input_buf_addr_153' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2841 : Operation 10571 [1/1] (0.00ns)   --->   "%index_buf_addr_76 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_74" [combined_hls/top.cpp:66]   --->   Operation 10571 'getelementptr' 'index_buf_addr_76' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2841 : Operation 10572 [2/2] (3.25ns)   --->   "%index_buf_load_75 = load float* %index_buf_addr_76, align 4" [combined_hls/top.cpp:66]   --->   Operation 10572 'load' 'index_buf_load_75' <Predicate = (!tmp_26_74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2841 : Operation 10573 [2/2] (3.25ns)   --->   "%input_buf_load_76 = load float* %input_buf_addr_153, align 4" [combined_hls/top.cpp:66]   --->   Operation 10573 'load' 'input_buf_load_76' <Predicate = (!tmp_26_74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2842 <SV = 1581> <Delay = 3.25>
ST_2842 : Operation 10574 [1/2] (3.25ns)   --->   "%index_buf_load_75 = load float* %index_buf_addr_76, align 4" [combined_hls/top.cpp:66]   --->   Operation 10574 'load' 'index_buf_load_75' <Predicate = (!tmp_26_74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2842 : Operation 10575 [1/2] (3.25ns)   --->   "%input_buf_load_76 = load float* %input_buf_addr_153, align 4" [combined_hls/top.cpp:66]   --->   Operation 10575 'load' 'input_buf_load_76' <Predicate = (!tmp_26_74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2843 <SV = 1582> <Delay = 7.25>
ST_2843 : Operation 10576 [5/5] (7.25ns)   --->   "%tmp_35_74 = fsub float %index_buf_load_75, %input_buf_load_76" [combined_hls/top.cpp:66]   --->   Operation 10576 'fsub' 'tmp_35_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2844 <SV = 1583> <Delay = 7.25>
ST_2844 : Operation 10577 [4/5] (7.25ns)   --->   "%tmp_35_74 = fsub float %index_buf_load_75, %input_buf_load_76" [combined_hls/top.cpp:66]   --->   Operation 10577 'fsub' 'tmp_35_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2845 <SV = 1584> <Delay = 7.25>
ST_2845 : Operation 10578 [3/5] (7.25ns)   --->   "%tmp_35_74 = fsub float %index_buf_load_75, %input_buf_load_76" [combined_hls/top.cpp:66]   --->   Operation 10578 'fsub' 'tmp_35_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2846 <SV = 1585> <Delay = 7.25>
ST_2846 : Operation 10579 [2/5] (7.25ns)   --->   "%tmp_35_74 = fsub float %index_buf_load_75, %input_buf_load_76" [combined_hls/top.cpp:66]   --->   Operation 10579 'fsub' 'tmp_35_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2847 <SV = 1586> <Delay = 7.25>
ST_2847 : Operation 10580 [1/5] (7.25ns)   --->   "%tmp_35_74 = fsub float %index_buf_load_75, %input_buf_load_76" [combined_hls/top.cpp:66]   --->   Operation 10580 'fsub' 'tmp_35_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2848 <SV = 1587> <Delay = 5.70>
ST_2848 : Operation 10581 [4/4] (5.70ns)   --->   "%tmp_36_74 = fmul float %tmp_35_74, %tmp_35_74" [combined_hls/top.cpp:67]   --->   Operation 10581 'fmul' 'tmp_36_74' <Predicate = (!tmp_26_74)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2849 <SV = 1588> <Delay = 5.70>
ST_2849 : Operation 10582 [3/4] (5.70ns)   --->   "%tmp_36_74 = fmul float %tmp_35_74, %tmp_35_74" [combined_hls/top.cpp:67]   --->   Operation 10582 'fmul' 'tmp_36_74' <Predicate = (!tmp_26_74)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2850 <SV = 1589> <Delay = 5.70>
ST_2850 : Operation 10583 [2/4] (5.70ns)   --->   "%tmp_36_74 = fmul float %tmp_35_74, %tmp_35_74" [combined_hls/top.cpp:67]   --->   Operation 10583 'fmul' 'tmp_36_74' <Predicate = (!tmp_26_74)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2851 <SV = 1590> <Delay = 5.70>
ST_2851 : Operation 10584 [1/4] (5.70ns)   --->   "%tmp_36_74 = fmul float %tmp_35_74, %tmp_35_74" [combined_hls/top.cpp:67]   --->   Operation 10584 'fmul' 'tmp_36_74' <Predicate = (!tmp_26_74)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2852 <SV = 1591> <Delay = 7.25>
ST_2852 : Operation 10585 [5/5] (7.25ns)   --->   "%sum_2_74 = fadd float %sum_75, %tmp_36_74" [combined_hls/top.cpp:67]   --->   Operation 10585 'fadd' 'sum_2_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2853 <SV = 1592> <Delay = 7.25>
ST_2853 : Operation 10586 [4/5] (7.25ns)   --->   "%sum_2_74 = fadd float %sum_75, %tmp_36_74" [combined_hls/top.cpp:67]   --->   Operation 10586 'fadd' 'sum_2_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2854 <SV = 1593> <Delay = 7.25>
ST_2854 : Operation 10587 [3/5] (7.25ns)   --->   "%sum_2_74 = fadd float %sum_75, %tmp_36_74" [combined_hls/top.cpp:67]   --->   Operation 10587 'fadd' 'sum_2_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2855 <SV = 1594> <Delay = 7.25>
ST_2855 : Operation 10588 [2/5] (7.25ns)   --->   "%sum_2_74 = fadd float %sum_75, %tmp_36_74" [combined_hls/top.cpp:67]   --->   Operation 10588 'fadd' 'sum_2_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2856 <SV = 1595> <Delay = 7.25>
ST_2856 : Operation 10589 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10589 'specloopname' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2856 : Operation 10590 [1/1] (0.00ns)   --->   "%tmp_272 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10590 'specregionbegin' 'tmp_272' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2856 : Operation 10591 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10591 'specpipeline' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2856 : Operation 10592 [1/5] (7.25ns)   --->   "%sum_2_74 = fadd float %sum_75, %tmp_36_74" [combined_hls/top.cpp:67]   --->   Operation 10592 'fadd' 'sum_2_74' <Predicate = (!tmp_26_74)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2856 : Operation 10593 [1/1] (0.00ns)   --->   "%empty_458 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_272)" [combined_hls/top.cpp:68]   --->   Operation 10593 'specregionend' 'empty_458' <Predicate = (!tmp_26_74)> <Delay = 0.00>
ST_2856 : Operation 10594 [1/1] (0.00ns)   --->   "br label %.preheader23.75" [combined_hls/top.cpp:64]   --->   Operation 10594 'br' <Predicate = (!tmp_26_74)> <Delay = 0.00>

State 2857 <SV = 1581> <Delay = 5.54>
ST_2857 : Operation 10595 [1/1] (5.54ns)   --->   "%tmp_29_74 = fpext float %sum_75 to double" [combined_hls/top.cpp:69]   --->   Operation 10595 'fpext' 'tmp_29_74' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2857 : Operation 10596 [1/1] (0.00ns)   --->   "%tmp_271 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10596 'specregionbegin' 'tmp_271' <Predicate = true> <Delay = 0.00>

State 2858 <SV = 1582> <Delay = 7.78>
ST_2858 : Operation 10597 [6/6] (7.78ns)   --->   "%tmp_30_74 = fmul double %tmp_29_74, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10597 'dmul' 'tmp_30_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2859 <SV = 1583> <Delay = 7.78>
ST_2859 : Operation 10598 [5/6] (7.78ns)   --->   "%tmp_30_74 = fmul double %tmp_29_74, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10598 'dmul' 'tmp_30_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2860 <SV = 1584> <Delay = 7.78>
ST_2860 : Operation 10599 [4/6] (7.78ns)   --->   "%tmp_30_74 = fmul double %tmp_29_74, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10599 'dmul' 'tmp_30_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2861 <SV = 1585> <Delay = 7.78>
ST_2861 : Operation 10600 [3/6] (7.78ns)   --->   "%tmp_30_74 = fmul double %tmp_29_74, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10600 'dmul' 'tmp_30_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2862 <SV = 1586> <Delay = 7.78>
ST_2862 : Operation 10601 [2/6] (7.78ns)   --->   "%tmp_30_74 = fmul double %tmp_29_74, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10601 'dmul' 'tmp_30_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2863 <SV = 1587> <Delay = 7.78>
ST_2863 : Operation 10602 [1/6] (7.78ns)   --->   "%tmp_30_74 = fmul double %tmp_29_74, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10602 'dmul' 'tmp_30_74' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2864 <SV = 1588> <Delay = 6.50>
ST_2864 : Operation 10603 [1/1] (6.50ns)   --->   "%tmp_31_74 = fptrunc double %tmp_30_74 to float" [combined_hls/top.cpp:69]   --->   Operation 10603 'fptrunc' 'tmp_31_74' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2865 <SV = 1589> <Delay = 7.68>
ST_2865 : Operation 10604 [9/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10604 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2866 <SV = 1590> <Delay = 7.68>
ST_2866 : Operation 10605 [8/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10605 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2867 <SV = 1591> <Delay = 7.68>
ST_2867 : Operation 10606 [7/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10606 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2868 <SV = 1592> <Delay = 7.68>
ST_2868 : Operation 10607 [6/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10607 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2869 <SV = 1593> <Delay = 7.68>
ST_2869 : Operation 10608 [5/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10608 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2870 <SV = 1594> <Delay = 7.68>
ST_2870 : Operation 10609 [4/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10609 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2871 <SV = 1595> <Delay = 7.68>
ST_2871 : Operation 10610 [3/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10610 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2872 <SV = 1596> <Delay = 7.68>
ST_2872 : Operation 10611 [2/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10611 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2873 <SV = 1597> <Delay = 7.68>
ST_2873 : Operation 10612 [1/9] (7.68ns)   --->   "%tmp_32_74 = call float @llvm.exp.f32(float %tmp_31_74)" [combined_hls/top.cpp:69]   --->   Operation 10612 'fexp' 'tmp_32_74' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2874 <SV = 1598> <Delay = 5.91>
ST_2874 : Operation 10613 [1/1] (0.00ns)   --->   "%l_idx_load922 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10613 'load' 'l_idx_load922' <Predicate = true> <Delay = 0.00>
ST_2874 : Operation 10614 [1/1] (0.00ns)   --->   "%tmp_33_74 = sext i32 %l_idx_2_73 to i64" [combined_hls/top.cpp:69]   --->   Operation 10614 'sext' 'tmp_33_74' <Predicate = true> <Delay = 0.00>
ST_2874 : Operation 10615 [1/1] (0.00ns)   --->   "%result_buf_addr_79 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_74" [combined_hls/top.cpp:69]   --->   Operation 10615 'getelementptr' 'result_buf_addr_79' <Predicate = true> <Delay = 0.00>
ST_2874 : Operation 10616 [1/1] (3.25ns)   --->   "store float %tmp_32_74, float* %result_buf_addr_79, align 4" [combined_hls/top.cpp:69]   --->   Operation 10616 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2874 : Operation 10617 [1/1] (2.55ns)   --->   "%l_idx_2_74 = add nsw i32 %l_idx_load922, 76" [combined_hls/top.cpp:70]   --->   Operation 10617 'add' 'l_idx_2_74' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2874 : Operation 10618 [1/1] (0.00ns)   --->   "%empty_456 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_268)" [combined_hls/top.cpp:72]   --->   Operation 10618 'specregionend' 'empty_456' <Predicate = true> <Delay = 0.00>
ST_2874 : Operation 10619 [1/1] (0.97ns)   --->   "%or_cond78 = or i1 %tmp_16_69, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10619 'or' 'or_cond78' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2874 : Operation 10620 [1/1] (0.00ns)   --->   "br i1 %or_cond78, label %._crit_edge.76.preheader, label %..preheader24.backedge_crit_edge875" [combined_hls/top.cpp:54]   --->   Operation 10620 'br' <Predicate = true> <Delay = 0.00>
ST_2874 : Operation 10621 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_74, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10621 'store' <Predicate = (!or_cond78)> <Delay = 3.36>
ST_2874 : Operation 10622 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10622 'br' <Predicate = (!or_cond78)> <Delay = 0.00>
ST_2874 : Operation 10623 [1/1] (1.76ns)   --->   "br label %._crit_edge.76" [combined_hls/top.cpp:57]   --->   Operation 10623 'br' <Predicate = (or_cond78)> <Delay = 1.76>

State 2875 <SV = 1599> <Delay = 2.74>
ST_2875 : Operation 10624 [1/1] (0.00ns)   --->   "%j1_75 = phi i10 [ %j_4_75, %233 ], [ 0, %._crit_edge.76.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10624 'phi' 'j1_75' <Predicate = true> <Delay = 0.00>
ST_2875 : Operation 10625 [1/1] (1.77ns)   --->   "%exitcond5_75 = icmp eq i10 %j1_75, -240" [combined_hls/top.cpp:57]   --->   Operation 10625 'icmp' 'exitcond5_75' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2875 : Operation 10626 [1/1] (0.00ns)   --->   "%empty_465 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10626 'speclooptripcount' 'empty_465' <Predicate = true> <Delay = 0.00>
ST_2875 : Operation 10627 [1/1] (1.73ns)   --->   "%j_4_75 = add i10 %j1_75, 1" [combined_hls/top.cpp:57]   --->   Operation 10627 'add' 'j_4_75' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2875 : Operation 10628 [1/1] (0.00ns)   --->   "br i1 %exitcond5_75, label %.preheader23.76.preheader, label %233" [combined_hls/top.cpp:57]   --->   Operation 10628 'br' <Predicate = true> <Delay = 0.00>
ST_2875 : Operation 10629 [2/2] (0.00ns)   --->   "%empty_466 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10629 'read' 'empty_466' <Predicate = (!exitcond5_75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2875 : Operation 10630 [1/1] (0.00ns)   --->   "%tmp_21_74_cast_cast = zext i10 %j1_75 to i14" [combined_hls/top.cpp:60]   --->   Operation 10630 'zext' 'tmp_21_74_cast_cast' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2875 : Operation 10631 [1/1] (1.81ns)   --->   "%tmp_502 = add i14 %tmp_21_74_cast_cast, -5952" [combined_hls/top.cpp:60]   --->   Operation 10631 'add' 'tmp_502' <Predicate = (!exitcond5_75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2876 <SV = 1600> <Delay = 3.25>
ST_2876 : Operation 10632 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10632 'specloopname' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10633 [1/1] (0.00ns)   --->   "%tmp_273 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10633 'specregionbegin' 'tmp_273' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10634 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10634 'specpipeline' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10635 [1/2] (0.00ns)   --->   "%empty_466 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10635 'read' 'empty_466' <Predicate = (!exitcond5_75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2876 : Operation 10636 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_176 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_466, 0"   --->   Operation 10636 'extractvalue' 'in_stream_data_V_val_176' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10637 [1/1] (0.00ns)   --->   "%bitcast_75 = bitcast i32 %in_stream_data_V_val_176 to float"   --->   Operation 10637 'bitcast' 'bitcast_75' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10638 [1/1] (0.00ns)   --->   "%tmp_504_cast1 = sext i14 %tmp_502 to i16" [combined_hls/top.cpp:60]   --->   Operation 10638 'sext' 'tmp_504_cast1' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10639 [1/1] (0.00ns)   --->   "%tmp_504_cast = zext i16 %tmp_504_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10639 'zext' 'tmp_504_cast' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10640 [1/1] (0.00ns)   --->   "%input_buf_addr_154 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_504_cast" [combined_hls/top.cpp:60]   --->   Operation 10640 'getelementptr' 'input_buf_addr_154' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10641 [1/1] (3.25ns)   --->   "store float %bitcast_75, float* %input_buf_addr_154, align 4" [combined_hls/top.cpp:60]   --->   Operation 10641 'store' <Predicate = (!exitcond5_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2876 : Operation 10642 [1/1] (0.00ns)   --->   "%empty_467 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_273)" [combined_hls/top.cpp:61]   --->   Operation 10642 'specregionend' 'empty_467' <Predicate = (!exitcond5_75)> <Delay = 0.00>
ST_2876 : Operation 10643 [1/1] (0.00ns)   --->   "br label %._crit_edge.76" [combined_hls/top.cpp:57]   --->   Operation 10643 'br' <Predicate = (!exitcond5_75)> <Delay = 0.00>

State 2877 <SV = 1600> <Delay = 1.76>
ST_2877 : Operation 10644 [1/1] (1.76ns)   --->   "br label %.preheader23.76" [combined_hls/top.cpp:64]   --->   Operation 10644 'br' <Predicate = true> <Delay = 1.76>

State 2878 <SV = 1601> <Delay = 5.06>
ST_2878 : Operation 10645 [1/1] (0.00ns)   --->   "%q_76 = phi i10 [ %q_1_75, %232 ], [ 0, %.preheader23.76.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10645 'phi' 'q_76' <Predicate = true> <Delay = 0.00>
ST_2878 : Operation 10646 [1/1] (0.00ns)   --->   "%sum_76 = phi float [ %sum_2_75, %232 ], [ 0.000000e+00, %.preheader23.76.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10646 'phi' 'sum_76' <Predicate = true> <Delay = 0.00>
ST_2878 : Operation 10647 [1/1] (1.77ns)   --->   "%tmp_26_75 = icmp eq i10 %q_76, -240" [combined_hls/top.cpp:64]   --->   Operation 10647 'icmp' 'tmp_26_75' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2878 : Operation 10648 [1/1] (0.00ns)   --->   "%empty_463 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10648 'speclooptripcount' 'empty_463' <Predicate = true> <Delay = 0.00>
ST_2878 : Operation 10649 [1/1] (1.73ns)   --->   "%q_1_75 = add i10 %q_76, 1" [combined_hls/top.cpp:64]   --->   Operation 10649 'add' 'q_1_75' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2878 : Operation 10650 [1/1] (0.00ns)   --->   "br i1 %tmp_26_75, label %231, label %232" [combined_hls/top.cpp:64]   --->   Operation 10650 'br' <Predicate = true> <Delay = 0.00>
ST_2878 : Operation 10651 [1/1] (0.00ns)   --->   "%tmp_34_75 = zext i10 %q_76 to i64" [combined_hls/top.cpp:66]   --->   Operation 10651 'zext' 'tmp_34_75' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2878 : Operation 10652 [1/1] (0.00ns)   --->   "%tmp_34_75_cast_cast = zext i10 %q_76 to i14" [combined_hls/top.cpp:66]   --->   Operation 10652 'zext' 'tmp_34_75_cast_cast' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2878 : Operation 10653 [1/1] (1.81ns)   --->   "%tmp_503 = add i14 %tmp_34_75_cast_cast, -5952" [combined_hls/top.cpp:66]   --->   Operation 10653 'add' 'tmp_503' <Predicate = (!tmp_26_75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2878 : Operation 10654 [1/1] (0.00ns)   --->   "%tmp_505_cast1 = sext i14 %tmp_503 to i16" [combined_hls/top.cpp:66]   --->   Operation 10654 'sext' 'tmp_505_cast1' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2878 : Operation 10655 [1/1] (0.00ns)   --->   "%tmp_505_cast = zext i16 %tmp_505_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10655 'zext' 'tmp_505_cast' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2878 : Operation 10656 [1/1] (0.00ns)   --->   "%input_buf_addr_155 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_505_cast" [combined_hls/top.cpp:66]   --->   Operation 10656 'getelementptr' 'input_buf_addr_155' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2878 : Operation 10657 [1/1] (0.00ns)   --->   "%index_buf_addr_77 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_75" [combined_hls/top.cpp:66]   --->   Operation 10657 'getelementptr' 'index_buf_addr_77' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2878 : Operation 10658 [2/2] (3.25ns)   --->   "%index_buf_load_76 = load float* %index_buf_addr_77, align 4" [combined_hls/top.cpp:66]   --->   Operation 10658 'load' 'index_buf_load_76' <Predicate = (!tmp_26_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2878 : Operation 10659 [2/2] (3.25ns)   --->   "%input_buf_load_77 = load float* %input_buf_addr_155, align 4" [combined_hls/top.cpp:66]   --->   Operation 10659 'load' 'input_buf_load_77' <Predicate = (!tmp_26_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2879 <SV = 1602> <Delay = 3.25>
ST_2879 : Operation 10660 [1/2] (3.25ns)   --->   "%index_buf_load_76 = load float* %index_buf_addr_77, align 4" [combined_hls/top.cpp:66]   --->   Operation 10660 'load' 'index_buf_load_76' <Predicate = (!tmp_26_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2879 : Operation 10661 [1/2] (3.25ns)   --->   "%input_buf_load_77 = load float* %input_buf_addr_155, align 4" [combined_hls/top.cpp:66]   --->   Operation 10661 'load' 'input_buf_load_77' <Predicate = (!tmp_26_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2880 <SV = 1603> <Delay = 7.25>
ST_2880 : Operation 10662 [5/5] (7.25ns)   --->   "%tmp_35_75 = fsub float %index_buf_load_76, %input_buf_load_77" [combined_hls/top.cpp:66]   --->   Operation 10662 'fsub' 'tmp_35_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2881 <SV = 1604> <Delay = 7.25>
ST_2881 : Operation 10663 [4/5] (7.25ns)   --->   "%tmp_35_75 = fsub float %index_buf_load_76, %input_buf_load_77" [combined_hls/top.cpp:66]   --->   Operation 10663 'fsub' 'tmp_35_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2882 <SV = 1605> <Delay = 7.25>
ST_2882 : Operation 10664 [3/5] (7.25ns)   --->   "%tmp_35_75 = fsub float %index_buf_load_76, %input_buf_load_77" [combined_hls/top.cpp:66]   --->   Operation 10664 'fsub' 'tmp_35_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2883 <SV = 1606> <Delay = 7.25>
ST_2883 : Operation 10665 [2/5] (7.25ns)   --->   "%tmp_35_75 = fsub float %index_buf_load_76, %input_buf_load_77" [combined_hls/top.cpp:66]   --->   Operation 10665 'fsub' 'tmp_35_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2884 <SV = 1607> <Delay = 7.25>
ST_2884 : Operation 10666 [1/5] (7.25ns)   --->   "%tmp_35_75 = fsub float %index_buf_load_76, %input_buf_load_77" [combined_hls/top.cpp:66]   --->   Operation 10666 'fsub' 'tmp_35_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2885 <SV = 1608> <Delay = 5.70>
ST_2885 : Operation 10667 [4/4] (5.70ns)   --->   "%tmp_36_75 = fmul float %tmp_35_75, %tmp_35_75" [combined_hls/top.cpp:67]   --->   Operation 10667 'fmul' 'tmp_36_75' <Predicate = (!tmp_26_75)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2886 <SV = 1609> <Delay = 5.70>
ST_2886 : Operation 10668 [3/4] (5.70ns)   --->   "%tmp_36_75 = fmul float %tmp_35_75, %tmp_35_75" [combined_hls/top.cpp:67]   --->   Operation 10668 'fmul' 'tmp_36_75' <Predicate = (!tmp_26_75)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2887 <SV = 1610> <Delay = 5.70>
ST_2887 : Operation 10669 [2/4] (5.70ns)   --->   "%tmp_36_75 = fmul float %tmp_35_75, %tmp_35_75" [combined_hls/top.cpp:67]   --->   Operation 10669 'fmul' 'tmp_36_75' <Predicate = (!tmp_26_75)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2888 <SV = 1611> <Delay = 5.70>
ST_2888 : Operation 10670 [1/4] (5.70ns)   --->   "%tmp_36_75 = fmul float %tmp_35_75, %tmp_35_75" [combined_hls/top.cpp:67]   --->   Operation 10670 'fmul' 'tmp_36_75' <Predicate = (!tmp_26_75)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2889 <SV = 1612> <Delay = 7.25>
ST_2889 : Operation 10671 [5/5] (7.25ns)   --->   "%sum_2_75 = fadd float %sum_76, %tmp_36_75" [combined_hls/top.cpp:67]   --->   Operation 10671 'fadd' 'sum_2_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2890 <SV = 1613> <Delay = 7.25>
ST_2890 : Operation 10672 [4/5] (7.25ns)   --->   "%sum_2_75 = fadd float %sum_76, %tmp_36_75" [combined_hls/top.cpp:67]   --->   Operation 10672 'fadd' 'sum_2_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2891 <SV = 1614> <Delay = 7.25>
ST_2891 : Operation 10673 [3/5] (7.25ns)   --->   "%sum_2_75 = fadd float %sum_76, %tmp_36_75" [combined_hls/top.cpp:67]   --->   Operation 10673 'fadd' 'sum_2_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2892 <SV = 1615> <Delay = 7.25>
ST_2892 : Operation 10674 [2/5] (7.25ns)   --->   "%sum_2_75 = fadd float %sum_76, %tmp_36_75" [combined_hls/top.cpp:67]   --->   Operation 10674 'fadd' 'sum_2_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2893 <SV = 1616> <Delay = 7.25>
ST_2893 : Operation 10675 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10675 'specloopname' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2893 : Operation 10676 [1/1] (0.00ns)   --->   "%tmp_275 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10676 'specregionbegin' 'tmp_275' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2893 : Operation 10677 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10677 'specpipeline' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2893 : Operation 10678 [1/5] (7.25ns)   --->   "%sum_2_75 = fadd float %sum_76, %tmp_36_75" [combined_hls/top.cpp:67]   --->   Operation 10678 'fadd' 'sum_2_75' <Predicate = (!tmp_26_75)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2893 : Operation 10679 [1/1] (0.00ns)   --->   "%empty_464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_275)" [combined_hls/top.cpp:68]   --->   Operation 10679 'specregionend' 'empty_464' <Predicate = (!tmp_26_75)> <Delay = 0.00>
ST_2893 : Operation 10680 [1/1] (0.00ns)   --->   "br label %.preheader23.76" [combined_hls/top.cpp:64]   --->   Operation 10680 'br' <Predicate = (!tmp_26_75)> <Delay = 0.00>

State 2894 <SV = 1602> <Delay = 5.54>
ST_2894 : Operation 10681 [1/1] (5.54ns)   --->   "%tmp_29_75 = fpext float %sum_76 to double" [combined_hls/top.cpp:69]   --->   Operation 10681 'fpext' 'tmp_29_75' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2894 : Operation 10682 [1/1] (0.00ns)   --->   "%tmp_274 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10682 'specregionbegin' 'tmp_274' <Predicate = true> <Delay = 0.00>

State 2895 <SV = 1603> <Delay = 7.78>
ST_2895 : Operation 10683 [6/6] (7.78ns)   --->   "%tmp_30_75 = fmul double %tmp_29_75, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10683 'dmul' 'tmp_30_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2896 <SV = 1604> <Delay = 7.78>
ST_2896 : Operation 10684 [5/6] (7.78ns)   --->   "%tmp_30_75 = fmul double %tmp_29_75, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10684 'dmul' 'tmp_30_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2897 <SV = 1605> <Delay = 7.78>
ST_2897 : Operation 10685 [4/6] (7.78ns)   --->   "%tmp_30_75 = fmul double %tmp_29_75, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10685 'dmul' 'tmp_30_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2898 <SV = 1606> <Delay = 7.78>
ST_2898 : Operation 10686 [3/6] (7.78ns)   --->   "%tmp_30_75 = fmul double %tmp_29_75, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10686 'dmul' 'tmp_30_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2899 <SV = 1607> <Delay = 7.78>
ST_2899 : Operation 10687 [2/6] (7.78ns)   --->   "%tmp_30_75 = fmul double %tmp_29_75, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10687 'dmul' 'tmp_30_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2900 <SV = 1608> <Delay = 7.78>
ST_2900 : Operation 10688 [1/6] (7.78ns)   --->   "%tmp_30_75 = fmul double %tmp_29_75, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10688 'dmul' 'tmp_30_75' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2901 <SV = 1609> <Delay = 6.50>
ST_2901 : Operation 10689 [1/1] (6.50ns)   --->   "%tmp_31_75 = fptrunc double %tmp_30_75 to float" [combined_hls/top.cpp:69]   --->   Operation 10689 'fptrunc' 'tmp_31_75' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2902 <SV = 1610> <Delay = 7.68>
ST_2902 : Operation 10690 [9/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10690 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2903 <SV = 1611> <Delay = 7.68>
ST_2903 : Operation 10691 [8/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10691 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2904 <SV = 1612> <Delay = 7.68>
ST_2904 : Operation 10692 [7/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10692 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2905 <SV = 1613> <Delay = 7.68>
ST_2905 : Operation 10693 [6/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10693 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2906 <SV = 1614> <Delay = 7.68>
ST_2906 : Operation 10694 [5/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10694 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2907 <SV = 1615> <Delay = 7.68>
ST_2907 : Operation 10695 [4/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10695 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2908 <SV = 1616> <Delay = 7.68>
ST_2908 : Operation 10696 [3/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10696 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2909 <SV = 1617> <Delay = 7.68>
ST_2909 : Operation 10697 [2/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10697 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2910 <SV = 1618> <Delay = 7.68>
ST_2910 : Operation 10698 [1/9] (7.68ns)   --->   "%tmp_32_75 = call float @llvm.exp.f32(float %tmp_31_75)" [combined_hls/top.cpp:69]   --->   Operation 10698 'fexp' 'tmp_32_75' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2911 <SV = 1619> <Delay = 5.91>
ST_2911 : Operation 10699 [1/1] (0.00ns)   --->   "%l_idx_load921 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10699 'load' 'l_idx_load921' <Predicate = true> <Delay = 0.00>
ST_2911 : Operation 10700 [1/1] (0.00ns)   --->   "%tmp_33_75 = sext i32 %l_idx_2_74 to i64" [combined_hls/top.cpp:69]   --->   Operation 10700 'sext' 'tmp_33_75' <Predicate = true> <Delay = 0.00>
ST_2911 : Operation 10701 [1/1] (0.00ns)   --->   "%result_buf_addr_80 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_75" [combined_hls/top.cpp:69]   --->   Operation 10701 'getelementptr' 'result_buf_addr_80' <Predicate = true> <Delay = 0.00>
ST_2911 : Operation 10702 [1/1] (3.25ns)   --->   "store float %tmp_32_75, float* %result_buf_addr_80, align 4" [combined_hls/top.cpp:69]   --->   Operation 10702 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2911 : Operation 10703 [1/1] (2.55ns)   --->   "%l_idx_2_75 = add nsw i32 %l_idx_load921, 77" [combined_hls/top.cpp:70]   --->   Operation 10703 'add' 'l_idx_2_75' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2911 : Operation 10704 [1/1] (0.00ns)   --->   "%empty_462 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_271)" [combined_hls/top.cpp:72]   --->   Operation 10704 'specregionend' 'empty_462' <Predicate = true> <Delay = 0.00>
ST_2911 : Operation 10705 [1/1] (0.97ns)   --->   "%or_cond79 = or i1 %tmp_16_70, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10705 'or' 'or_cond79' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2911 : Operation 10706 [1/1] (0.00ns)   --->   "br i1 %or_cond79, label %._crit_edge.77.preheader, label %..preheader24.backedge_crit_edge876" [combined_hls/top.cpp:54]   --->   Operation 10706 'br' <Predicate = true> <Delay = 0.00>
ST_2911 : Operation 10707 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_75, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10707 'store' <Predicate = (!or_cond79)> <Delay = 3.36>
ST_2911 : Operation 10708 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10708 'br' <Predicate = (!or_cond79)> <Delay = 0.00>
ST_2911 : Operation 10709 [1/1] (1.76ns)   --->   "br label %._crit_edge.77" [combined_hls/top.cpp:57]   --->   Operation 10709 'br' <Predicate = (or_cond79)> <Delay = 1.76>

State 2912 <SV = 1620> <Delay = 2.74>
ST_2912 : Operation 10710 [1/1] (0.00ns)   --->   "%j1_76 = phi i10 [ %j_4_76, %236 ], [ 0, %._crit_edge.77.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10710 'phi' 'j1_76' <Predicate = true> <Delay = 0.00>
ST_2912 : Operation 10711 [1/1] (1.77ns)   --->   "%exitcond5_76 = icmp eq i10 %j1_76, -240" [combined_hls/top.cpp:57]   --->   Operation 10711 'icmp' 'exitcond5_76' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2912 : Operation 10712 [1/1] (0.00ns)   --->   "%empty_471 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10712 'speclooptripcount' 'empty_471' <Predicate = true> <Delay = 0.00>
ST_2912 : Operation 10713 [1/1] (1.73ns)   --->   "%j_4_76 = add i10 %j1_76, 1" [combined_hls/top.cpp:57]   --->   Operation 10713 'add' 'j_4_76' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2912 : Operation 10714 [1/1] (0.00ns)   --->   "br i1 %exitcond5_76, label %.preheader23.77.preheader, label %236" [combined_hls/top.cpp:57]   --->   Operation 10714 'br' <Predicate = true> <Delay = 0.00>
ST_2912 : Operation 10715 [2/2] (0.00ns)   --->   "%empty_472 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10715 'read' 'empty_472' <Predicate = (!exitcond5_76)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2912 : Operation 10716 [1/1] (0.00ns)   --->   "%tmp_21_75_cast_cast = zext i10 %j1_76 to i14" [combined_hls/top.cpp:60]   --->   Operation 10716 'zext' 'tmp_21_75_cast_cast' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2912 : Operation 10717 [1/1] (1.81ns)   --->   "%tmp_504 = add i14 %tmp_21_75_cast_cast, -5168" [combined_hls/top.cpp:60]   --->   Operation 10717 'add' 'tmp_504' <Predicate = (!exitcond5_76)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2913 <SV = 1621> <Delay = 3.25>
ST_2913 : Operation 10718 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10718 'specloopname' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10719 [1/1] (0.00ns)   --->   "%tmp_276 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10719 'specregionbegin' 'tmp_276' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10720 'specpipeline' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10721 [1/2] (0.00ns)   --->   "%empty_472 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10721 'read' 'empty_472' <Predicate = (!exitcond5_76)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2913 : Operation 10722 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_177 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_472, 0"   --->   Operation 10722 'extractvalue' 'in_stream_data_V_val_177' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10723 [1/1] (0.00ns)   --->   "%bitcast_76 = bitcast i32 %in_stream_data_V_val_177 to float"   --->   Operation 10723 'bitcast' 'bitcast_76' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10724 [1/1] (0.00ns)   --->   "%tmp_506_cast1 = sext i14 %tmp_504 to i16" [combined_hls/top.cpp:60]   --->   Operation 10724 'sext' 'tmp_506_cast1' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10725 [1/1] (0.00ns)   --->   "%tmp_506_cast = zext i16 %tmp_506_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10725 'zext' 'tmp_506_cast' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10726 [1/1] (0.00ns)   --->   "%input_buf_addr_156 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_506_cast" [combined_hls/top.cpp:60]   --->   Operation 10726 'getelementptr' 'input_buf_addr_156' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10727 [1/1] (3.25ns)   --->   "store float %bitcast_76, float* %input_buf_addr_156, align 4" [combined_hls/top.cpp:60]   --->   Operation 10727 'store' <Predicate = (!exitcond5_76)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2913 : Operation 10728 [1/1] (0.00ns)   --->   "%empty_473 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_276)" [combined_hls/top.cpp:61]   --->   Operation 10728 'specregionend' 'empty_473' <Predicate = (!exitcond5_76)> <Delay = 0.00>
ST_2913 : Operation 10729 [1/1] (0.00ns)   --->   "br label %._crit_edge.77" [combined_hls/top.cpp:57]   --->   Operation 10729 'br' <Predicate = (!exitcond5_76)> <Delay = 0.00>

State 2914 <SV = 1621> <Delay = 1.76>
ST_2914 : Operation 10730 [1/1] (1.76ns)   --->   "br label %.preheader23.77" [combined_hls/top.cpp:64]   --->   Operation 10730 'br' <Predicate = true> <Delay = 1.76>

State 2915 <SV = 1622> <Delay = 5.06>
ST_2915 : Operation 10731 [1/1] (0.00ns)   --->   "%q_77 = phi i10 [ %q_1_76, %235 ], [ 0, %.preheader23.77.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10731 'phi' 'q_77' <Predicate = true> <Delay = 0.00>
ST_2915 : Operation 10732 [1/1] (0.00ns)   --->   "%sum_77 = phi float [ %sum_2_76, %235 ], [ 0.000000e+00, %.preheader23.77.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10732 'phi' 'sum_77' <Predicate = true> <Delay = 0.00>
ST_2915 : Operation 10733 [1/1] (1.77ns)   --->   "%tmp_26_76 = icmp eq i10 %q_77, -240" [combined_hls/top.cpp:64]   --->   Operation 10733 'icmp' 'tmp_26_76' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2915 : Operation 10734 [1/1] (0.00ns)   --->   "%empty_469 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10734 'speclooptripcount' 'empty_469' <Predicate = true> <Delay = 0.00>
ST_2915 : Operation 10735 [1/1] (1.73ns)   --->   "%q_1_76 = add i10 %q_77, 1" [combined_hls/top.cpp:64]   --->   Operation 10735 'add' 'q_1_76' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2915 : Operation 10736 [1/1] (0.00ns)   --->   "br i1 %tmp_26_76, label %234, label %235" [combined_hls/top.cpp:64]   --->   Operation 10736 'br' <Predicate = true> <Delay = 0.00>
ST_2915 : Operation 10737 [1/1] (0.00ns)   --->   "%tmp_34_76 = zext i10 %q_77 to i64" [combined_hls/top.cpp:66]   --->   Operation 10737 'zext' 'tmp_34_76' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2915 : Operation 10738 [1/1] (0.00ns)   --->   "%tmp_34_76_cast_cast = zext i10 %q_77 to i14" [combined_hls/top.cpp:66]   --->   Operation 10738 'zext' 'tmp_34_76_cast_cast' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2915 : Operation 10739 [1/1] (1.81ns)   --->   "%tmp_505 = add i14 %tmp_34_76_cast_cast, -5168" [combined_hls/top.cpp:66]   --->   Operation 10739 'add' 'tmp_505' <Predicate = (!tmp_26_76)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2915 : Operation 10740 [1/1] (0.00ns)   --->   "%tmp_507_cast1 = sext i14 %tmp_505 to i16" [combined_hls/top.cpp:66]   --->   Operation 10740 'sext' 'tmp_507_cast1' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2915 : Operation 10741 [1/1] (0.00ns)   --->   "%tmp_507_cast = zext i16 %tmp_507_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10741 'zext' 'tmp_507_cast' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2915 : Operation 10742 [1/1] (0.00ns)   --->   "%input_buf_addr_157 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_507_cast" [combined_hls/top.cpp:66]   --->   Operation 10742 'getelementptr' 'input_buf_addr_157' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2915 : Operation 10743 [1/1] (0.00ns)   --->   "%index_buf_addr_78 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_76" [combined_hls/top.cpp:66]   --->   Operation 10743 'getelementptr' 'index_buf_addr_78' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2915 : Operation 10744 [2/2] (3.25ns)   --->   "%index_buf_load_77 = load float* %index_buf_addr_78, align 4" [combined_hls/top.cpp:66]   --->   Operation 10744 'load' 'index_buf_load_77' <Predicate = (!tmp_26_76)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2915 : Operation 10745 [2/2] (3.25ns)   --->   "%input_buf_load_78 = load float* %input_buf_addr_157, align 4" [combined_hls/top.cpp:66]   --->   Operation 10745 'load' 'input_buf_load_78' <Predicate = (!tmp_26_76)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2916 <SV = 1623> <Delay = 3.25>
ST_2916 : Operation 10746 [1/2] (3.25ns)   --->   "%index_buf_load_77 = load float* %index_buf_addr_78, align 4" [combined_hls/top.cpp:66]   --->   Operation 10746 'load' 'index_buf_load_77' <Predicate = (!tmp_26_76)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2916 : Operation 10747 [1/2] (3.25ns)   --->   "%input_buf_load_78 = load float* %input_buf_addr_157, align 4" [combined_hls/top.cpp:66]   --->   Operation 10747 'load' 'input_buf_load_78' <Predicate = (!tmp_26_76)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2917 <SV = 1624> <Delay = 7.25>
ST_2917 : Operation 10748 [5/5] (7.25ns)   --->   "%tmp_35_76 = fsub float %index_buf_load_77, %input_buf_load_78" [combined_hls/top.cpp:66]   --->   Operation 10748 'fsub' 'tmp_35_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2918 <SV = 1625> <Delay = 7.25>
ST_2918 : Operation 10749 [4/5] (7.25ns)   --->   "%tmp_35_76 = fsub float %index_buf_load_77, %input_buf_load_78" [combined_hls/top.cpp:66]   --->   Operation 10749 'fsub' 'tmp_35_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2919 <SV = 1626> <Delay = 7.25>
ST_2919 : Operation 10750 [3/5] (7.25ns)   --->   "%tmp_35_76 = fsub float %index_buf_load_77, %input_buf_load_78" [combined_hls/top.cpp:66]   --->   Operation 10750 'fsub' 'tmp_35_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2920 <SV = 1627> <Delay = 7.25>
ST_2920 : Operation 10751 [2/5] (7.25ns)   --->   "%tmp_35_76 = fsub float %index_buf_load_77, %input_buf_load_78" [combined_hls/top.cpp:66]   --->   Operation 10751 'fsub' 'tmp_35_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2921 <SV = 1628> <Delay = 7.25>
ST_2921 : Operation 10752 [1/5] (7.25ns)   --->   "%tmp_35_76 = fsub float %index_buf_load_77, %input_buf_load_78" [combined_hls/top.cpp:66]   --->   Operation 10752 'fsub' 'tmp_35_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2922 <SV = 1629> <Delay = 5.70>
ST_2922 : Operation 10753 [4/4] (5.70ns)   --->   "%tmp_36_76 = fmul float %tmp_35_76, %tmp_35_76" [combined_hls/top.cpp:67]   --->   Operation 10753 'fmul' 'tmp_36_76' <Predicate = (!tmp_26_76)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2923 <SV = 1630> <Delay = 5.70>
ST_2923 : Operation 10754 [3/4] (5.70ns)   --->   "%tmp_36_76 = fmul float %tmp_35_76, %tmp_35_76" [combined_hls/top.cpp:67]   --->   Operation 10754 'fmul' 'tmp_36_76' <Predicate = (!tmp_26_76)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2924 <SV = 1631> <Delay = 5.70>
ST_2924 : Operation 10755 [2/4] (5.70ns)   --->   "%tmp_36_76 = fmul float %tmp_35_76, %tmp_35_76" [combined_hls/top.cpp:67]   --->   Operation 10755 'fmul' 'tmp_36_76' <Predicate = (!tmp_26_76)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2925 <SV = 1632> <Delay = 5.70>
ST_2925 : Operation 10756 [1/4] (5.70ns)   --->   "%tmp_36_76 = fmul float %tmp_35_76, %tmp_35_76" [combined_hls/top.cpp:67]   --->   Operation 10756 'fmul' 'tmp_36_76' <Predicate = (!tmp_26_76)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2926 <SV = 1633> <Delay = 7.25>
ST_2926 : Operation 10757 [5/5] (7.25ns)   --->   "%sum_2_76 = fadd float %sum_77, %tmp_36_76" [combined_hls/top.cpp:67]   --->   Operation 10757 'fadd' 'sum_2_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2927 <SV = 1634> <Delay = 7.25>
ST_2927 : Operation 10758 [4/5] (7.25ns)   --->   "%sum_2_76 = fadd float %sum_77, %tmp_36_76" [combined_hls/top.cpp:67]   --->   Operation 10758 'fadd' 'sum_2_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2928 <SV = 1635> <Delay = 7.25>
ST_2928 : Operation 10759 [3/5] (7.25ns)   --->   "%sum_2_76 = fadd float %sum_77, %tmp_36_76" [combined_hls/top.cpp:67]   --->   Operation 10759 'fadd' 'sum_2_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2929 <SV = 1636> <Delay = 7.25>
ST_2929 : Operation 10760 [2/5] (7.25ns)   --->   "%sum_2_76 = fadd float %sum_77, %tmp_36_76" [combined_hls/top.cpp:67]   --->   Operation 10760 'fadd' 'sum_2_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2930 <SV = 1637> <Delay = 7.25>
ST_2930 : Operation 10761 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10761 'specloopname' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2930 : Operation 10762 [1/1] (0.00ns)   --->   "%tmp_278 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10762 'specregionbegin' 'tmp_278' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2930 : Operation 10763 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10763 'specpipeline' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2930 : Operation 10764 [1/5] (7.25ns)   --->   "%sum_2_76 = fadd float %sum_77, %tmp_36_76" [combined_hls/top.cpp:67]   --->   Operation 10764 'fadd' 'sum_2_76' <Predicate = (!tmp_26_76)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2930 : Operation 10765 [1/1] (0.00ns)   --->   "%empty_470 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_278)" [combined_hls/top.cpp:68]   --->   Operation 10765 'specregionend' 'empty_470' <Predicate = (!tmp_26_76)> <Delay = 0.00>
ST_2930 : Operation 10766 [1/1] (0.00ns)   --->   "br label %.preheader23.77" [combined_hls/top.cpp:64]   --->   Operation 10766 'br' <Predicate = (!tmp_26_76)> <Delay = 0.00>

State 2931 <SV = 1623> <Delay = 5.54>
ST_2931 : Operation 10767 [1/1] (5.54ns)   --->   "%tmp_29_76 = fpext float %sum_77 to double" [combined_hls/top.cpp:69]   --->   Operation 10767 'fpext' 'tmp_29_76' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2932 <SV = 1624> <Delay = 7.78>
ST_2932 : Operation 10768 [6/6] (7.78ns)   --->   "%tmp_30_76 = fmul double %tmp_29_76, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10768 'dmul' 'tmp_30_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2933 <SV = 1625> <Delay = 7.78>
ST_2933 : Operation 10769 [5/6] (7.78ns)   --->   "%tmp_30_76 = fmul double %tmp_29_76, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10769 'dmul' 'tmp_30_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2934 <SV = 1626> <Delay = 7.78>
ST_2934 : Operation 10770 [4/6] (7.78ns)   --->   "%tmp_30_76 = fmul double %tmp_29_76, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10770 'dmul' 'tmp_30_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2935 <SV = 1627> <Delay = 7.78>
ST_2935 : Operation 10771 [3/6] (7.78ns)   --->   "%tmp_30_76 = fmul double %tmp_29_76, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10771 'dmul' 'tmp_30_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2936 <SV = 1628> <Delay = 7.78>
ST_2936 : Operation 10772 [2/6] (7.78ns)   --->   "%tmp_30_76 = fmul double %tmp_29_76, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10772 'dmul' 'tmp_30_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2937 <SV = 1629> <Delay = 7.78>
ST_2937 : Operation 10773 [1/6] (7.78ns)   --->   "%tmp_30_76 = fmul double %tmp_29_76, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10773 'dmul' 'tmp_30_76' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2938 <SV = 1630> <Delay = 6.50>
ST_2938 : Operation 10774 [1/1] (6.50ns)   --->   "%tmp_31_76 = fptrunc double %tmp_30_76 to float" [combined_hls/top.cpp:69]   --->   Operation 10774 'fptrunc' 'tmp_31_76' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2939 <SV = 1631> <Delay = 7.68>
ST_2939 : Operation 10775 [9/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10775 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2940 <SV = 1632> <Delay = 7.68>
ST_2940 : Operation 10776 [8/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10776 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2941 <SV = 1633> <Delay = 7.68>
ST_2941 : Operation 10777 [7/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10777 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2942 <SV = 1634> <Delay = 7.68>
ST_2942 : Operation 10778 [6/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10778 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2943 <SV = 1635> <Delay = 7.68>
ST_2943 : Operation 10779 [5/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10779 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2944 <SV = 1636> <Delay = 7.68>
ST_2944 : Operation 10780 [4/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10780 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2945 <SV = 1637> <Delay = 7.68>
ST_2945 : Operation 10781 [3/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10781 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2946 <SV = 1638> <Delay = 7.68>
ST_2946 : Operation 10782 [2/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10782 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2947 <SV = 1639> <Delay = 7.68>
ST_2947 : Operation 10783 [1/9] (7.68ns)   --->   "%tmp_32_76 = call float @llvm.exp.f32(float %tmp_31_76)" [combined_hls/top.cpp:69]   --->   Operation 10783 'fexp' 'tmp_32_76' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2948 <SV = 1640> <Delay = 5.91>
ST_2948 : Operation 10784 [1/1] (0.00ns)   --->   "%l_idx_load920 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10784 'load' 'l_idx_load920' <Predicate = true> <Delay = 0.00>
ST_2948 : Operation 10785 [1/1] (0.00ns)   --->   "%tmp_33_76 = sext i32 %l_idx_2_75 to i64" [combined_hls/top.cpp:69]   --->   Operation 10785 'sext' 'tmp_33_76' <Predicate = true> <Delay = 0.00>
ST_2948 : Operation 10786 [1/1] (0.00ns)   --->   "%result_buf_addr_81 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_76" [combined_hls/top.cpp:69]   --->   Operation 10786 'getelementptr' 'result_buf_addr_81' <Predicate = true> <Delay = 0.00>
ST_2948 : Operation 10787 [1/1] (3.25ns)   --->   "store float %tmp_32_76, float* %result_buf_addr_81, align 4" [combined_hls/top.cpp:69]   --->   Operation 10787 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2948 : Operation 10788 [1/1] (2.55ns)   --->   "%l_idx_2_76 = add nsw i32 %l_idx_load920, 78" [combined_hls/top.cpp:70]   --->   Operation 10788 'add' 'l_idx_2_76' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2948 : Operation 10789 [1/1] (0.00ns)   --->   "%empty_468 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_274)" [combined_hls/top.cpp:72]   --->   Operation 10789 'specregionend' 'empty_468' <Predicate = true> <Delay = 0.00>
ST_2948 : Operation 10790 [1/1] (0.00ns)   --->   "%tmp_277 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10790 'specregionbegin' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_2948 : Operation 10791 [1/1] (0.97ns)   --->   "%or_cond80 = or i1 %tmp_16_71, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10791 'or' 'or_cond80' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2948 : Operation 10792 [1/1] (0.00ns)   --->   "br i1 %or_cond80, label %._crit_edge.78.preheader, label %..preheader24.backedge_crit_edge877" [combined_hls/top.cpp:54]   --->   Operation 10792 'br' <Predicate = true> <Delay = 0.00>
ST_2948 : Operation 10793 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_76, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10793 'store' <Predicate = (!or_cond80)> <Delay = 3.36>
ST_2948 : Operation 10794 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10794 'br' <Predicate = (!or_cond80)> <Delay = 0.00>
ST_2948 : Operation 10795 [1/1] (1.76ns)   --->   "br label %._crit_edge.78" [combined_hls/top.cpp:57]   --->   Operation 10795 'br' <Predicate = (or_cond80)> <Delay = 1.76>

State 2949 <SV = 1641> <Delay = 2.74>
ST_2949 : Operation 10796 [1/1] (0.00ns)   --->   "%j1_77 = phi i10 [ %j_4_77, %239 ], [ 0, %._crit_edge.78.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10796 'phi' 'j1_77' <Predicate = true> <Delay = 0.00>
ST_2949 : Operation 10797 [1/1] (1.77ns)   --->   "%exitcond5_77 = icmp eq i10 %j1_77, -240" [combined_hls/top.cpp:57]   --->   Operation 10797 'icmp' 'exitcond5_77' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2949 : Operation 10798 [1/1] (0.00ns)   --->   "%empty_477 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10798 'speclooptripcount' 'empty_477' <Predicate = true> <Delay = 0.00>
ST_2949 : Operation 10799 [1/1] (1.73ns)   --->   "%j_4_77 = add i10 %j1_77, 1" [combined_hls/top.cpp:57]   --->   Operation 10799 'add' 'j_4_77' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2949 : Operation 10800 [1/1] (0.00ns)   --->   "br i1 %exitcond5_77, label %.preheader23.78.preheader, label %239" [combined_hls/top.cpp:57]   --->   Operation 10800 'br' <Predicate = true> <Delay = 0.00>
ST_2949 : Operation 10801 [2/2] (0.00ns)   --->   "%empty_478 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10801 'read' 'empty_478' <Predicate = (!exitcond5_77)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2949 : Operation 10802 [1/1] (0.00ns)   --->   "%tmp_21_76_cast_cast = zext i10 %j1_77 to i14" [combined_hls/top.cpp:60]   --->   Operation 10802 'zext' 'tmp_21_76_cast_cast' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2949 : Operation 10803 [1/1] (1.81ns)   --->   "%tmp_506 = add i14 %tmp_21_76_cast_cast, -4384" [combined_hls/top.cpp:60]   --->   Operation 10803 'add' 'tmp_506' <Predicate = (!exitcond5_77)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2950 <SV = 1642> <Delay = 3.25>
ST_2950 : Operation 10804 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10804 'specloopname' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10805 [1/1] (0.00ns)   --->   "%tmp_279 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10805 'specregionbegin' 'tmp_279' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10806 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10806 'specpipeline' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10807 [1/2] (0.00ns)   --->   "%empty_478 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10807 'read' 'empty_478' <Predicate = (!exitcond5_77)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2950 : Operation 10808 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_178 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_478, 0"   --->   Operation 10808 'extractvalue' 'in_stream_data_V_val_178' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10809 [1/1] (0.00ns)   --->   "%bitcast_77 = bitcast i32 %in_stream_data_V_val_178 to float"   --->   Operation 10809 'bitcast' 'bitcast_77' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10810 [1/1] (0.00ns)   --->   "%tmp_508_cast1 = sext i14 %tmp_506 to i16" [combined_hls/top.cpp:60]   --->   Operation 10810 'sext' 'tmp_508_cast1' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10811 [1/1] (0.00ns)   --->   "%tmp_508_cast = zext i16 %tmp_508_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10811 'zext' 'tmp_508_cast' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10812 [1/1] (0.00ns)   --->   "%input_buf_addr_158 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_508_cast" [combined_hls/top.cpp:60]   --->   Operation 10812 'getelementptr' 'input_buf_addr_158' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10813 [1/1] (3.25ns)   --->   "store float %bitcast_77, float* %input_buf_addr_158, align 4" [combined_hls/top.cpp:60]   --->   Operation 10813 'store' <Predicate = (!exitcond5_77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2950 : Operation 10814 [1/1] (0.00ns)   --->   "%empty_479 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_279)" [combined_hls/top.cpp:61]   --->   Operation 10814 'specregionend' 'empty_479' <Predicate = (!exitcond5_77)> <Delay = 0.00>
ST_2950 : Operation 10815 [1/1] (0.00ns)   --->   "br label %._crit_edge.78" [combined_hls/top.cpp:57]   --->   Operation 10815 'br' <Predicate = (!exitcond5_77)> <Delay = 0.00>

State 2951 <SV = 1642> <Delay = 1.76>
ST_2951 : Operation 10816 [1/1] (1.76ns)   --->   "br label %.preheader23.78" [combined_hls/top.cpp:64]   --->   Operation 10816 'br' <Predicate = true> <Delay = 1.76>

State 2952 <SV = 1643> <Delay = 5.06>
ST_2952 : Operation 10817 [1/1] (0.00ns)   --->   "%q_78 = phi i10 [ %q_1_77, %238 ], [ 0, %.preheader23.78.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10817 'phi' 'q_78' <Predicate = true> <Delay = 0.00>
ST_2952 : Operation 10818 [1/1] (0.00ns)   --->   "%sum_78 = phi float [ %sum_2_77, %238 ], [ 0.000000e+00, %.preheader23.78.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10818 'phi' 'sum_78' <Predicate = true> <Delay = 0.00>
ST_2952 : Operation 10819 [1/1] (1.77ns)   --->   "%tmp_26_77 = icmp eq i10 %q_78, -240" [combined_hls/top.cpp:64]   --->   Operation 10819 'icmp' 'tmp_26_77' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2952 : Operation 10820 [1/1] (0.00ns)   --->   "%empty_475 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10820 'speclooptripcount' 'empty_475' <Predicate = true> <Delay = 0.00>
ST_2952 : Operation 10821 [1/1] (1.73ns)   --->   "%q_1_77 = add i10 %q_78, 1" [combined_hls/top.cpp:64]   --->   Operation 10821 'add' 'q_1_77' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2952 : Operation 10822 [1/1] (0.00ns)   --->   "br i1 %tmp_26_77, label %237, label %238" [combined_hls/top.cpp:64]   --->   Operation 10822 'br' <Predicate = true> <Delay = 0.00>
ST_2952 : Operation 10823 [1/1] (0.00ns)   --->   "%tmp_34_77 = zext i10 %q_78 to i64" [combined_hls/top.cpp:66]   --->   Operation 10823 'zext' 'tmp_34_77' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2952 : Operation 10824 [1/1] (0.00ns)   --->   "%tmp_34_77_cast_cast = zext i10 %q_78 to i14" [combined_hls/top.cpp:66]   --->   Operation 10824 'zext' 'tmp_34_77_cast_cast' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2952 : Operation 10825 [1/1] (1.81ns)   --->   "%tmp_507 = add i14 %tmp_34_77_cast_cast, -4384" [combined_hls/top.cpp:66]   --->   Operation 10825 'add' 'tmp_507' <Predicate = (!tmp_26_77)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2952 : Operation 10826 [1/1] (0.00ns)   --->   "%tmp_509_cast1 = sext i14 %tmp_507 to i16" [combined_hls/top.cpp:66]   --->   Operation 10826 'sext' 'tmp_509_cast1' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2952 : Operation 10827 [1/1] (0.00ns)   --->   "%tmp_509_cast = zext i16 %tmp_509_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10827 'zext' 'tmp_509_cast' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2952 : Operation 10828 [1/1] (0.00ns)   --->   "%input_buf_addr_159 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_509_cast" [combined_hls/top.cpp:66]   --->   Operation 10828 'getelementptr' 'input_buf_addr_159' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2952 : Operation 10829 [1/1] (0.00ns)   --->   "%index_buf_addr_79 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_77" [combined_hls/top.cpp:66]   --->   Operation 10829 'getelementptr' 'index_buf_addr_79' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2952 : Operation 10830 [2/2] (3.25ns)   --->   "%index_buf_load_78 = load float* %index_buf_addr_79, align 4" [combined_hls/top.cpp:66]   --->   Operation 10830 'load' 'index_buf_load_78' <Predicate = (!tmp_26_77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2952 : Operation 10831 [2/2] (3.25ns)   --->   "%input_buf_load_79 = load float* %input_buf_addr_159, align 4" [combined_hls/top.cpp:66]   --->   Operation 10831 'load' 'input_buf_load_79' <Predicate = (!tmp_26_77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2953 <SV = 1644> <Delay = 3.25>
ST_2953 : Operation 10832 [1/2] (3.25ns)   --->   "%index_buf_load_78 = load float* %index_buf_addr_79, align 4" [combined_hls/top.cpp:66]   --->   Operation 10832 'load' 'index_buf_load_78' <Predicate = (!tmp_26_77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2953 : Operation 10833 [1/2] (3.25ns)   --->   "%input_buf_load_79 = load float* %input_buf_addr_159, align 4" [combined_hls/top.cpp:66]   --->   Operation 10833 'load' 'input_buf_load_79' <Predicate = (!tmp_26_77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2954 <SV = 1645> <Delay = 7.25>
ST_2954 : Operation 10834 [5/5] (7.25ns)   --->   "%tmp_35_77 = fsub float %index_buf_load_78, %input_buf_load_79" [combined_hls/top.cpp:66]   --->   Operation 10834 'fsub' 'tmp_35_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2955 <SV = 1646> <Delay = 7.25>
ST_2955 : Operation 10835 [4/5] (7.25ns)   --->   "%tmp_35_77 = fsub float %index_buf_load_78, %input_buf_load_79" [combined_hls/top.cpp:66]   --->   Operation 10835 'fsub' 'tmp_35_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2956 <SV = 1647> <Delay = 7.25>
ST_2956 : Operation 10836 [3/5] (7.25ns)   --->   "%tmp_35_77 = fsub float %index_buf_load_78, %input_buf_load_79" [combined_hls/top.cpp:66]   --->   Operation 10836 'fsub' 'tmp_35_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2957 <SV = 1648> <Delay = 7.25>
ST_2957 : Operation 10837 [2/5] (7.25ns)   --->   "%tmp_35_77 = fsub float %index_buf_load_78, %input_buf_load_79" [combined_hls/top.cpp:66]   --->   Operation 10837 'fsub' 'tmp_35_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2958 <SV = 1649> <Delay = 7.25>
ST_2958 : Operation 10838 [1/5] (7.25ns)   --->   "%tmp_35_77 = fsub float %index_buf_load_78, %input_buf_load_79" [combined_hls/top.cpp:66]   --->   Operation 10838 'fsub' 'tmp_35_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2959 <SV = 1650> <Delay = 5.70>
ST_2959 : Operation 10839 [4/4] (5.70ns)   --->   "%tmp_36_77 = fmul float %tmp_35_77, %tmp_35_77" [combined_hls/top.cpp:67]   --->   Operation 10839 'fmul' 'tmp_36_77' <Predicate = (!tmp_26_77)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2960 <SV = 1651> <Delay = 5.70>
ST_2960 : Operation 10840 [3/4] (5.70ns)   --->   "%tmp_36_77 = fmul float %tmp_35_77, %tmp_35_77" [combined_hls/top.cpp:67]   --->   Operation 10840 'fmul' 'tmp_36_77' <Predicate = (!tmp_26_77)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2961 <SV = 1652> <Delay = 5.70>
ST_2961 : Operation 10841 [2/4] (5.70ns)   --->   "%tmp_36_77 = fmul float %tmp_35_77, %tmp_35_77" [combined_hls/top.cpp:67]   --->   Operation 10841 'fmul' 'tmp_36_77' <Predicate = (!tmp_26_77)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2962 <SV = 1653> <Delay = 5.70>
ST_2962 : Operation 10842 [1/4] (5.70ns)   --->   "%tmp_36_77 = fmul float %tmp_35_77, %tmp_35_77" [combined_hls/top.cpp:67]   --->   Operation 10842 'fmul' 'tmp_36_77' <Predicate = (!tmp_26_77)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2963 <SV = 1654> <Delay = 7.25>
ST_2963 : Operation 10843 [5/5] (7.25ns)   --->   "%sum_2_77 = fadd float %sum_78, %tmp_36_77" [combined_hls/top.cpp:67]   --->   Operation 10843 'fadd' 'sum_2_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2964 <SV = 1655> <Delay = 7.25>
ST_2964 : Operation 10844 [4/5] (7.25ns)   --->   "%sum_2_77 = fadd float %sum_78, %tmp_36_77" [combined_hls/top.cpp:67]   --->   Operation 10844 'fadd' 'sum_2_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2965 <SV = 1656> <Delay = 7.25>
ST_2965 : Operation 10845 [3/5] (7.25ns)   --->   "%sum_2_77 = fadd float %sum_78, %tmp_36_77" [combined_hls/top.cpp:67]   --->   Operation 10845 'fadd' 'sum_2_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2966 <SV = 1657> <Delay = 7.25>
ST_2966 : Operation 10846 [2/5] (7.25ns)   --->   "%sum_2_77 = fadd float %sum_78, %tmp_36_77" [combined_hls/top.cpp:67]   --->   Operation 10846 'fadd' 'sum_2_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2967 <SV = 1658> <Delay = 7.25>
ST_2967 : Operation 10847 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10847 'specloopname' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2967 : Operation 10848 [1/1] (0.00ns)   --->   "%tmp_281 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10848 'specregionbegin' 'tmp_281' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2967 : Operation 10849 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10849 'specpipeline' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2967 : Operation 10850 [1/5] (7.25ns)   --->   "%sum_2_77 = fadd float %sum_78, %tmp_36_77" [combined_hls/top.cpp:67]   --->   Operation 10850 'fadd' 'sum_2_77' <Predicate = (!tmp_26_77)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2967 : Operation 10851 [1/1] (0.00ns)   --->   "%empty_476 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_281)" [combined_hls/top.cpp:68]   --->   Operation 10851 'specregionend' 'empty_476' <Predicate = (!tmp_26_77)> <Delay = 0.00>
ST_2967 : Operation 10852 [1/1] (0.00ns)   --->   "br label %.preheader23.78" [combined_hls/top.cpp:64]   --->   Operation 10852 'br' <Predicate = (!tmp_26_77)> <Delay = 0.00>

State 2968 <SV = 1644> <Delay = 5.54>
ST_2968 : Operation 10853 [1/1] (5.54ns)   --->   "%tmp_29_77 = fpext float %sum_78 to double" [combined_hls/top.cpp:69]   --->   Operation 10853 'fpext' 'tmp_29_77' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2969 <SV = 1645> <Delay = 7.78>
ST_2969 : Operation 10854 [6/6] (7.78ns)   --->   "%tmp_30_77 = fmul double %tmp_29_77, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10854 'dmul' 'tmp_30_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2970 <SV = 1646> <Delay = 7.78>
ST_2970 : Operation 10855 [5/6] (7.78ns)   --->   "%tmp_30_77 = fmul double %tmp_29_77, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10855 'dmul' 'tmp_30_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2971 <SV = 1647> <Delay = 7.78>
ST_2971 : Operation 10856 [4/6] (7.78ns)   --->   "%tmp_30_77 = fmul double %tmp_29_77, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10856 'dmul' 'tmp_30_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2972 <SV = 1648> <Delay = 7.78>
ST_2972 : Operation 10857 [3/6] (7.78ns)   --->   "%tmp_30_77 = fmul double %tmp_29_77, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10857 'dmul' 'tmp_30_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2973 <SV = 1649> <Delay = 7.78>
ST_2973 : Operation 10858 [2/6] (7.78ns)   --->   "%tmp_30_77 = fmul double %tmp_29_77, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10858 'dmul' 'tmp_30_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2974 <SV = 1650> <Delay = 7.78>
ST_2974 : Operation 10859 [1/6] (7.78ns)   --->   "%tmp_30_77 = fmul double %tmp_29_77, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10859 'dmul' 'tmp_30_77' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 2975 <SV = 1651> <Delay = 6.50>
ST_2975 : Operation 10860 [1/1] (6.50ns)   --->   "%tmp_31_77 = fptrunc double %tmp_30_77 to float" [combined_hls/top.cpp:69]   --->   Operation 10860 'fptrunc' 'tmp_31_77' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 2976 <SV = 1652> <Delay = 7.68>
ST_2976 : Operation 10861 [9/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10861 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2977 <SV = 1653> <Delay = 7.68>
ST_2977 : Operation 10862 [8/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10862 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2978 <SV = 1654> <Delay = 7.68>
ST_2978 : Operation 10863 [7/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10863 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2979 <SV = 1655> <Delay = 7.68>
ST_2979 : Operation 10864 [6/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10864 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2980 <SV = 1656> <Delay = 7.68>
ST_2980 : Operation 10865 [5/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10865 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2981 <SV = 1657> <Delay = 7.68>
ST_2981 : Operation 10866 [4/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10866 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2982 <SV = 1658> <Delay = 7.68>
ST_2982 : Operation 10867 [3/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10867 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2983 <SV = 1659> <Delay = 7.68>
ST_2983 : Operation 10868 [2/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10868 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2984 <SV = 1660> <Delay = 7.68>
ST_2984 : Operation 10869 [1/9] (7.68ns)   --->   "%tmp_32_77 = call float @llvm.exp.f32(float %tmp_31_77)" [combined_hls/top.cpp:69]   --->   Operation 10869 'fexp' 'tmp_32_77' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 2985 <SV = 1661> <Delay = 5.91>
ST_2985 : Operation 10870 [1/1] (0.00ns)   --->   "%l_idx_load919 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10870 'load' 'l_idx_load919' <Predicate = true> <Delay = 0.00>
ST_2985 : Operation 10871 [1/1] (0.00ns)   --->   "%tmp_33_77 = sext i32 %l_idx_2_76 to i64" [combined_hls/top.cpp:69]   --->   Operation 10871 'sext' 'tmp_33_77' <Predicate = true> <Delay = 0.00>
ST_2985 : Operation 10872 [1/1] (0.00ns)   --->   "%result_buf_addr_82 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_77" [combined_hls/top.cpp:69]   --->   Operation 10872 'getelementptr' 'result_buf_addr_82' <Predicate = true> <Delay = 0.00>
ST_2985 : Operation 10873 [1/1] (3.25ns)   --->   "store float %tmp_32_77, float* %result_buf_addr_82, align 4" [combined_hls/top.cpp:69]   --->   Operation 10873 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2985 : Operation 10874 [1/1] (2.55ns)   --->   "%l_idx_2_77 = add nsw i32 %l_idx_load919, 79" [combined_hls/top.cpp:70]   --->   Operation 10874 'add' 'l_idx_2_77' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2985 : Operation 10875 [1/1] (0.00ns)   --->   "%empty_474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_277)" [combined_hls/top.cpp:72]   --->   Operation 10875 'specregionend' 'empty_474' <Predicate = true> <Delay = 0.00>
ST_2985 : Operation 10876 [1/1] (0.00ns)   --->   "%tmp_280 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10876 'specregionbegin' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_2985 : Operation 10877 [1/1] (0.97ns)   --->   "%or_cond81 = or i1 %tmp_16_72, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10877 'or' 'or_cond81' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2985 : Operation 10878 [1/1] (0.00ns)   --->   "br i1 %or_cond81, label %._crit_edge.79.preheader, label %..preheader24.backedge_crit_edge878" [combined_hls/top.cpp:54]   --->   Operation 10878 'br' <Predicate = true> <Delay = 0.00>
ST_2985 : Operation 10879 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_77, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10879 'store' <Predicate = (!or_cond81)> <Delay = 3.36>
ST_2985 : Operation 10880 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10880 'br' <Predicate = (!or_cond81)> <Delay = 0.00>
ST_2985 : Operation 10881 [1/1] (1.76ns)   --->   "br label %._crit_edge.79" [combined_hls/top.cpp:57]   --->   Operation 10881 'br' <Predicate = (or_cond81)> <Delay = 1.76>

State 2986 <SV = 1662> <Delay = 2.74>
ST_2986 : Operation 10882 [1/1] (0.00ns)   --->   "%j1_78 = phi i10 [ %j_4_78, %242 ], [ 0, %._crit_edge.79.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10882 'phi' 'j1_78' <Predicate = true> <Delay = 0.00>
ST_2986 : Operation 10883 [1/1] (1.77ns)   --->   "%exitcond5_78 = icmp eq i10 %j1_78, -240" [combined_hls/top.cpp:57]   --->   Operation 10883 'icmp' 'exitcond5_78' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2986 : Operation 10884 [1/1] (0.00ns)   --->   "%empty_483 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10884 'speclooptripcount' 'empty_483' <Predicate = true> <Delay = 0.00>
ST_2986 : Operation 10885 [1/1] (1.73ns)   --->   "%j_4_78 = add i10 %j1_78, 1" [combined_hls/top.cpp:57]   --->   Operation 10885 'add' 'j_4_78' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2986 : Operation 10886 [1/1] (0.00ns)   --->   "br i1 %exitcond5_78, label %.preheader23.79.preheader, label %242" [combined_hls/top.cpp:57]   --->   Operation 10886 'br' <Predicate = true> <Delay = 0.00>
ST_2986 : Operation 10887 [2/2] (0.00ns)   --->   "%empty_484 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10887 'read' 'empty_484' <Predicate = (!exitcond5_78)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2986 : Operation 10888 [1/1] (0.00ns)   --->   "%tmp_21_77_cast_cast = zext i10 %j1_78 to i13" [combined_hls/top.cpp:60]   --->   Operation 10888 'zext' 'tmp_21_77_cast_cast' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2986 : Operation 10889 [1/1] (1.67ns)   --->   "%tmp_508 = add i13 %tmp_21_77_cast_cast, -3600" [combined_hls/top.cpp:60]   --->   Operation 10889 'add' 'tmp_508' <Predicate = (!exitcond5_78)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2987 <SV = 1663> <Delay = 3.25>
ST_2987 : Operation 10890 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10890 'specloopname' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10891 [1/1] (0.00ns)   --->   "%tmp_282 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10891 'specregionbegin' 'tmp_282' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10892 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10892 'specpipeline' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10893 [1/2] (0.00ns)   --->   "%empty_484 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10893 'read' 'empty_484' <Predicate = (!exitcond5_78)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2987 : Operation 10894 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_179 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_484, 0"   --->   Operation 10894 'extractvalue' 'in_stream_data_V_val_179' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10895 [1/1] (0.00ns)   --->   "%bitcast_78 = bitcast i32 %in_stream_data_V_val_179 to float"   --->   Operation 10895 'bitcast' 'bitcast_78' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10896 [1/1] (0.00ns)   --->   "%tmp_510_cast1 = sext i13 %tmp_508 to i16" [combined_hls/top.cpp:60]   --->   Operation 10896 'sext' 'tmp_510_cast1' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10897 [1/1] (0.00ns)   --->   "%tmp_510_cast = zext i16 %tmp_510_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10897 'zext' 'tmp_510_cast' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10898 [1/1] (0.00ns)   --->   "%input_buf_addr_160 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_510_cast" [combined_hls/top.cpp:60]   --->   Operation 10898 'getelementptr' 'input_buf_addr_160' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10899 [1/1] (3.25ns)   --->   "store float %bitcast_78, float* %input_buf_addr_160, align 4" [combined_hls/top.cpp:60]   --->   Operation 10899 'store' <Predicate = (!exitcond5_78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2987 : Operation 10900 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_282)" [combined_hls/top.cpp:61]   --->   Operation 10900 'specregionend' 'empty_485' <Predicate = (!exitcond5_78)> <Delay = 0.00>
ST_2987 : Operation 10901 [1/1] (0.00ns)   --->   "br label %._crit_edge.79" [combined_hls/top.cpp:57]   --->   Operation 10901 'br' <Predicate = (!exitcond5_78)> <Delay = 0.00>

State 2988 <SV = 1663> <Delay = 1.76>
ST_2988 : Operation 10902 [1/1] (1.76ns)   --->   "br label %.preheader23.79" [combined_hls/top.cpp:64]   --->   Operation 10902 'br' <Predicate = true> <Delay = 1.76>

State 2989 <SV = 1664> <Delay = 4.93>
ST_2989 : Operation 10903 [1/1] (0.00ns)   --->   "%q_79 = phi i10 [ %q_1_78, %241 ], [ 0, %.preheader23.79.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10903 'phi' 'q_79' <Predicate = true> <Delay = 0.00>
ST_2989 : Operation 10904 [1/1] (0.00ns)   --->   "%sum_79 = phi float [ %sum_2_78, %241 ], [ 0.000000e+00, %.preheader23.79.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10904 'phi' 'sum_79' <Predicate = true> <Delay = 0.00>
ST_2989 : Operation 10905 [1/1] (1.77ns)   --->   "%tmp_26_78 = icmp eq i10 %q_79, -240" [combined_hls/top.cpp:64]   --->   Operation 10905 'icmp' 'tmp_26_78' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2989 : Operation 10906 [1/1] (0.00ns)   --->   "%empty_481 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10906 'speclooptripcount' 'empty_481' <Predicate = true> <Delay = 0.00>
ST_2989 : Operation 10907 [1/1] (1.73ns)   --->   "%q_1_78 = add i10 %q_79, 1" [combined_hls/top.cpp:64]   --->   Operation 10907 'add' 'q_1_78' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2989 : Operation 10908 [1/1] (0.00ns)   --->   "br i1 %tmp_26_78, label %240, label %241" [combined_hls/top.cpp:64]   --->   Operation 10908 'br' <Predicate = true> <Delay = 0.00>
ST_2989 : Operation 10909 [1/1] (0.00ns)   --->   "%tmp_34_78 = zext i10 %q_79 to i64" [combined_hls/top.cpp:66]   --->   Operation 10909 'zext' 'tmp_34_78' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_2989 : Operation 10910 [1/1] (0.00ns)   --->   "%tmp_34_78_cast_cast = zext i10 %q_79 to i13" [combined_hls/top.cpp:66]   --->   Operation 10910 'zext' 'tmp_34_78_cast_cast' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_2989 : Operation 10911 [1/1] (1.67ns)   --->   "%tmp_509 = add i13 %tmp_34_78_cast_cast, -3600" [combined_hls/top.cpp:66]   --->   Operation 10911 'add' 'tmp_509' <Predicate = (!tmp_26_78)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2989 : Operation 10912 [1/1] (0.00ns)   --->   "%tmp_511_cast1 = sext i13 %tmp_509 to i16" [combined_hls/top.cpp:66]   --->   Operation 10912 'sext' 'tmp_511_cast1' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_2989 : Operation 10913 [1/1] (0.00ns)   --->   "%tmp_511_cast = zext i16 %tmp_511_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10913 'zext' 'tmp_511_cast' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_2989 : Operation 10914 [1/1] (0.00ns)   --->   "%input_buf_addr_161 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_511_cast" [combined_hls/top.cpp:66]   --->   Operation 10914 'getelementptr' 'input_buf_addr_161' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_2989 : Operation 10915 [1/1] (0.00ns)   --->   "%index_buf_addr_80 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_78" [combined_hls/top.cpp:66]   --->   Operation 10915 'getelementptr' 'index_buf_addr_80' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_2989 : Operation 10916 [2/2] (3.25ns)   --->   "%index_buf_load_79 = load float* %index_buf_addr_80, align 4" [combined_hls/top.cpp:66]   --->   Operation 10916 'load' 'index_buf_load_79' <Predicate = (!tmp_26_78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2989 : Operation 10917 [2/2] (3.25ns)   --->   "%input_buf_load_80 = load float* %input_buf_addr_161, align 4" [combined_hls/top.cpp:66]   --->   Operation 10917 'load' 'input_buf_load_80' <Predicate = (!tmp_26_78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2990 <SV = 1665> <Delay = 3.25>
ST_2990 : Operation 10918 [1/2] (3.25ns)   --->   "%index_buf_load_79 = load float* %index_buf_addr_80, align 4" [combined_hls/top.cpp:66]   --->   Operation 10918 'load' 'index_buf_load_79' <Predicate = (!tmp_26_78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_2990 : Operation 10919 [1/2] (3.25ns)   --->   "%input_buf_load_80 = load float* %input_buf_addr_161, align 4" [combined_hls/top.cpp:66]   --->   Operation 10919 'load' 'input_buf_load_80' <Predicate = (!tmp_26_78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 2991 <SV = 1666> <Delay = 7.25>
ST_2991 : Operation 10920 [5/5] (7.25ns)   --->   "%tmp_35_78 = fsub float %index_buf_load_79, %input_buf_load_80" [combined_hls/top.cpp:66]   --->   Operation 10920 'fsub' 'tmp_35_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2992 <SV = 1667> <Delay = 7.25>
ST_2992 : Operation 10921 [4/5] (7.25ns)   --->   "%tmp_35_78 = fsub float %index_buf_load_79, %input_buf_load_80" [combined_hls/top.cpp:66]   --->   Operation 10921 'fsub' 'tmp_35_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2993 <SV = 1668> <Delay = 7.25>
ST_2993 : Operation 10922 [3/5] (7.25ns)   --->   "%tmp_35_78 = fsub float %index_buf_load_79, %input_buf_load_80" [combined_hls/top.cpp:66]   --->   Operation 10922 'fsub' 'tmp_35_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2994 <SV = 1669> <Delay = 7.25>
ST_2994 : Operation 10923 [2/5] (7.25ns)   --->   "%tmp_35_78 = fsub float %index_buf_load_79, %input_buf_load_80" [combined_hls/top.cpp:66]   --->   Operation 10923 'fsub' 'tmp_35_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2995 <SV = 1670> <Delay = 7.25>
ST_2995 : Operation 10924 [1/5] (7.25ns)   --->   "%tmp_35_78 = fsub float %index_buf_load_79, %input_buf_load_80" [combined_hls/top.cpp:66]   --->   Operation 10924 'fsub' 'tmp_35_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2996 <SV = 1671> <Delay = 5.70>
ST_2996 : Operation 10925 [4/4] (5.70ns)   --->   "%tmp_36_78 = fmul float %tmp_35_78, %tmp_35_78" [combined_hls/top.cpp:67]   --->   Operation 10925 'fmul' 'tmp_36_78' <Predicate = (!tmp_26_78)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2997 <SV = 1672> <Delay = 5.70>
ST_2997 : Operation 10926 [3/4] (5.70ns)   --->   "%tmp_36_78 = fmul float %tmp_35_78, %tmp_35_78" [combined_hls/top.cpp:67]   --->   Operation 10926 'fmul' 'tmp_36_78' <Predicate = (!tmp_26_78)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2998 <SV = 1673> <Delay = 5.70>
ST_2998 : Operation 10927 [2/4] (5.70ns)   --->   "%tmp_36_78 = fmul float %tmp_35_78, %tmp_35_78" [combined_hls/top.cpp:67]   --->   Operation 10927 'fmul' 'tmp_36_78' <Predicate = (!tmp_26_78)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2999 <SV = 1674> <Delay = 5.70>
ST_2999 : Operation 10928 [1/4] (5.70ns)   --->   "%tmp_36_78 = fmul float %tmp_35_78, %tmp_35_78" [combined_hls/top.cpp:67]   --->   Operation 10928 'fmul' 'tmp_36_78' <Predicate = (!tmp_26_78)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3000 <SV = 1675> <Delay = 7.25>
ST_3000 : Operation 10929 [5/5] (7.25ns)   --->   "%sum_2_78 = fadd float %sum_79, %tmp_36_78" [combined_hls/top.cpp:67]   --->   Operation 10929 'fadd' 'sum_2_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3001 <SV = 1676> <Delay = 7.25>
ST_3001 : Operation 10930 [4/5] (7.25ns)   --->   "%sum_2_78 = fadd float %sum_79, %tmp_36_78" [combined_hls/top.cpp:67]   --->   Operation 10930 'fadd' 'sum_2_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3002 <SV = 1677> <Delay = 7.25>
ST_3002 : Operation 10931 [3/5] (7.25ns)   --->   "%sum_2_78 = fadd float %sum_79, %tmp_36_78" [combined_hls/top.cpp:67]   --->   Operation 10931 'fadd' 'sum_2_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3003 <SV = 1678> <Delay = 7.25>
ST_3003 : Operation 10932 [2/5] (7.25ns)   --->   "%sum_2_78 = fadd float %sum_79, %tmp_36_78" [combined_hls/top.cpp:67]   --->   Operation 10932 'fadd' 'sum_2_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3004 <SV = 1679> <Delay = 7.25>
ST_3004 : Operation 10933 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 10933 'specloopname' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_3004 : Operation 10934 [1/1] (0.00ns)   --->   "%tmp_284 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 10934 'specregionbegin' 'tmp_284' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_3004 : Operation 10935 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 10935 'specpipeline' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_3004 : Operation 10936 [1/5] (7.25ns)   --->   "%sum_2_78 = fadd float %sum_79, %tmp_36_78" [combined_hls/top.cpp:67]   --->   Operation 10936 'fadd' 'sum_2_78' <Predicate = (!tmp_26_78)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3004 : Operation 10937 [1/1] (0.00ns)   --->   "%empty_482 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_284)" [combined_hls/top.cpp:68]   --->   Operation 10937 'specregionend' 'empty_482' <Predicate = (!tmp_26_78)> <Delay = 0.00>
ST_3004 : Operation 10938 [1/1] (0.00ns)   --->   "br label %.preheader23.79" [combined_hls/top.cpp:64]   --->   Operation 10938 'br' <Predicate = (!tmp_26_78)> <Delay = 0.00>

State 3005 <SV = 1665> <Delay = 5.54>
ST_3005 : Operation 10939 [1/1] (5.54ns)   --->   "%tmp_29_78 = fpext float %sum_79 to double" [combined_hls/top.cpp:69]   --->   Operation 10939 'fpext' 'tmp_29_78' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3006 <SV = 1666> <Delay = 7.78>
ST_3006 : Operation 10940 [6/6] (7.78ns)   --->   "%tmp_30_78 = fmul double %tmp_29_78, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10940 'dmul' 'tmp_30_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3007 <SV = 1667> <Delay = 7.78>
ST_3007 : Operation 10941 [5/6] (7.78ns)   --->   "%tmp_30_78 = fmul double %tmp_29_78, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10941 'dmul' 'tmp_30_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3008 <SV = 1668> <Delay = 7.78>
ST_3008 : Operation 10942 [4/6] (7.78ns)   --->   "%tmp_30_78 = fmul double %tmp_29_78, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10942 'dmul' 'tmp_30_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3009 <SV = 1669> <Delay = 7.78>
ST_3009 : Operation 10943 [3/6] (7.78ns)   --->   "%tmp_30_78 = fmul double %tmp_29_78, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10943 'dmul' 'tmp_30_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3010 <SV = 1670> <Delay = 7.78>
ST_3010 : Operation 10944 [2/6] (7.78ns)   --->   "%tmp_30_78 = fmul double %tmp_29_78, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10944 'dmul' 'tmp_30_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3011 <SV = 1671> <Delay = 7.78>
ST_3011 : Operation 10945 [1/6] (7.78ns)   --->   "%tmp_30_78 = fmul double %tmp_29_78, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 10945 'dmul' 'tmp_30_78' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3012 <SV = 1672> <Delay = 6.50>
ST_3012 : Operation 10946 [1/1] (6.50ns)   --->   "%tmp_31_78 = fptrunc double %tmp_30_78 to float" [combined_hls/top.cpp:69]   --->   Operation 10946 'fptrunc' 'tmp_31_78' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3013 <SV = 1673> <Delay = 7.68>
ST_3013 : Operation 10947 [9/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10947 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3014 <SV = 1674> <Delay = 7.68>
ST_3014 : Operation 10948 [8/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10948 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3015 <SV = 1675> <Delay = 7.68>
ST_3015 : Operation 10949 [7/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10949 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3016 <SV = 1676> <Delay = 7.68>
ST_3016 : Operation 10950 [6/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10950 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3017 <SV = 1677> <Delay = 7.68>
ST_3017 : Operation 10951 [5/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10951 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3018 <SV = 1678> <Delay = 7.68>
ST_3018 : Operation 10952 [4/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10952 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3019 <SV = 1679> <Delay = 7.68>
ST_3019 : Operation 10953 [3/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10953 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3020 <SV = 1680> <Delay = 7.68>
ST_3020 : Operation 10954 [2/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10954 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3021 <SV = 1681> <Delay = 7.68>
ST_3021 : Operation 10955 [1/9] (7.68ns)   --->   "%tmp_32_78 = call float @llvm.exp.f32(float %tmp_31_78)" [combined_hls/top.cpp:69]   --->   Operation 10955 'fexp' 'tmp_32_78' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3022 <SV = 1682> <Delay = 5.91>
ST_3022 : Operation 10956 [1/1] (0.00ns)   --->   "%l_idx_load918 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10956 'load' 'l_idx_load918' <Predicate = true> <Delay = 0.00>
ST_3022 : Operation 10957 [1/1] (0.00ns)   --->   "%tmp_33_78 = sext i32 %l_idx_2_77 to i64" [combined_hls/top.cpp:69]   --->   Operation 10957 'sext' 'tmp_33_78' <Predicate = true> <Delay = 0.00>
ST_3022 : Operation 10958 [1/1] (0.00ns)   --->   "%result_buf_addr_83 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_78" [combined_hls/top.cpp:69]   --->   Operation 10958 'getelementptr' 'result_buf_addr_83' <Predicate = true> <Delay = 0.00>
ST_3022 : Operation 10959 [1/1] (3.25ns)   --->   "store float %tmp_32_78, float* %result_buf_addr_83, align 4" [combined_hls/top.cpp:69]   --->   Operation 10959 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3022 : Operation 10960 [1/1] (2.55ns)   --->   "%l_idx_2_78 = add nsw i32 %l_idx_load918, 80" [combined_hls/top.cpp:70]   --->   Operation 10960 'add' 'l_idx_2_78' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3022 : Operation 10961 [1/1] (0.00ns)   --->   "%empty_480 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_280)" [combined_hls/top.cpp:72]   --->   Operation 10961 'specregionend' 'empty_480' <Predicate = true> <Delay = 0.00>
ST_3022 : Operation 10962 [1/1] (0.00ns)   --->   "%tmp_283 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 10962 'specregionbegin' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_3022 : Operation 10963 [1/1] (0.97ns)   --->   "%or_cond82 = or i1 %tmp_16_73, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 10963 'or' 'or_cond82' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3022 : Operation 10964 [1/1] (0.00ns)   --->   "br i1 %or_cond82, label %._crit_edge.80.preheader, label %..preheader24.backedge_crit_edge879" [combined_hls/top.cpp:54]   --->   Operation 10964 'br' <Predicate = true> <Delay = 0.00>
ST_3022 : Operation 10965 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_78, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 10965 'store' <Predicate = (!or_cond82)> <Delay = 3.36>
ST_3022 : Operation 10966 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 10966 'br' <Predicate = (!or_cond82)> <Delay = 0.00>
ST_3022 : Operation 10967 [1/1] (1.76ns)   --->   "br label %._crit_edge.80" [combined_hls/top.cpp:57]   --->   Operation 10967 'br' <Predicate = (or_cond82)> <Delay = 1.76>

State 3023 <SV = 1683> <Delay = 2.74>
ST_3023 : Operation 10968 [1/1] (0.00ns)   --->   "%j1_79 = phi i10 [ %j_4_79, %245 ], [ 0, %._crit_edge.80.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 10968 'phi' 'j1_79' <Predicate = true> <Delay = 0.00>
ST_3023 : Operation 10969 [1/1] (1.77ns)   --->   "%exitcond5_79 = icmp eq i10 %j1_79, -240" [combined_hls/top.cpp:57]   --->   Operation 10969 'icmp' 'exitcond5_79' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3023 : Operation 10970 [1/1] (0.00ns)   --->   "%empty_489 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10970 'speclooptripcount' 'empty_489' <Predicate = true> <Delay = 0.00>
ST_3023 : Operation 10971 [1/1] (1.73ns)   --->   "%j_4_79 = add i10 %j1_79, 1" [combined_hls/top.cpp:57]   --->   Operation 10971 'add' 'j_4_79' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3023 : Operation 10972 [1/1] (0.00ns)   --->   "br i1 %exitcond5_79, label %.preheader23.80.preheader, label %245" [combined_hls/top.cpp:57]   --->   Operation 10972 'br' <Predicate = true> <Delay = 0.00>
ST_3023 : Operation 10973 [2/2] (0.00ns)   --->   "%empty_490 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10973 'read' 'empty_490' <Predicate = (!exitcond5_79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3023 : Operation 10974 [1/1] (0.00ns)   --->   "%tmp_21_78_cast_cast = zext i10 %j1_79 to i13" [combined_hls/top.cpp:60]   --->   Operation 10974 'zext' 'tmp_21_78_cast_cast' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3023 : Operation 10975 [1/1] (1.67ns)   --->   "%tmp_510 = add i13 %tmp_21_78_cast_cast, -2816" [combined_hls/top.cpp:60]   --->   Operation 10975 'add' 'tmp_510' <Predicate = (!exitcond5_79)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3024 <SV = 1684> <Delay = 3.25>
ST_3024 : Operation 10976 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 10976 'specloopname' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10977 [1/1] (0.00ns)   --->   "%tmp_285 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 10977 'specregionbegin' 'tmp_285' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10978 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 10978 'specpipeline' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10979 [1/2] (0.00ns)   --->   "%empty_490 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 10979 'read' 'empty_490' <Predicate = (!exitcond5_79)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3024 : Operation 10980 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_180 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_490, 0"   --->   Operation 10980 'extractvalue' 'in_stream_data_V_val_180' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10981 [1/1] (0.00ns)   --->   "%bitcast_79 = bitcast i32 %in_stream_data_V_val_180 to float"   --->   Operation 10981 'bitcast' 'bitcast_79' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10982 [1/1] (0.00ns)   --->   "%tmp_512_cast1 = sext i13 %tmp_510 to i16" [combined_hls/top.cpp:60]   --->   Operation 10982 'sext' 'tmp_512_cast1' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10983 [1/1] (0.00ns)   --->   "%tmp_512_cast = zext i16 %tmp_512_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 10983 'zext' 'tmp_512_cast' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10984 [1/1] (0.00ns)   --->   "%input_buf_addr_162 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_512_cast" [combined_hls/top.cpp:60]   --->   Operation 10984 'getelementptr' 'input_buf_addr_162' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10985 [1/1] (3.25ns)   --->   "store float %bitcast_79, float* %input_buf_addr_162, align 4" [combined_hls/top.cpp:60]   --->   Operation 10985 'store' <Predicate = (!exitcond5_79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3024 : Operation 10986 [1/1] (0.00ns)   --->   "%empty_491 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_285)" [combined_hls/top.cpp:61]   --->   Operation 10986 'specregionend' 'empty_491' <Predicate = (!exitcond5_79)> <Delay = 0.00>
ST_3024 : Operation 10987 [1/1] (0.00ns)   --->   "br label %._crit_edge.80" [combined_hls/top.cpp:57]   --->   Operation 10987 'br' <Predicate = (!exitcond5_79)> <Delay = 0.00>

State 3025 <SV = 1684> <Delay = 1.76>
ST_3025 : Operation 10988 [1/1] (1.76ns)   --->   "br label %.preheader23.80" [combined_hls/top.cpp:64]   --->   Operation 10988 'br' <Predicate = true> <Delay = 1.76>

State 3026 <SV = 1685> <Delay = 4.93>
ST_3026 : Operation 10989 [1/1] (0.00ns)   --->   "%q_80 = phi i10 [ %q_1_79, %244 ], [ 0, %.preheader23.80.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 10989 'phi' 'q_80' <Predicate = true> <Delay = 0.00>
ST_3026 : Operation 10990 [1/1] (0.00ns)   --->   "%sum_80 = phi float [ %sum_2_79, %244 ], [ 0.000000e+00, %.preheader23.80.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 10990 'phi' 'sum_80' <Predicate = true> <Delay = 0.00>
ST_3026 : Operation 10991 [1/1] (1.77ns)   --->   "%tmp_26_79 = icmp eq i10 %q_80, -240" [combined_hls/top.cpp:64]   --->   Operation 10991 'icmp' 'tmp_26_79' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3026 : Operation 10992 [1/1] (0.00ns)   --->   "%empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 10992 'speclooptripcount' 'empty_487' <Predicate = true> <Delay = 0.00>
ST_3026 : Operation 10993 [1/1] (1.73ns)   --->   "%q_1_79 = add i10 %q_80, 1" [combined_hls/top.cpp:64]   --->   Operation 10993 'add' 'q_1_79' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3026 : Operation 10994 [1/1] (0.00ns)   --->   "br i1 %tmp_26_79, label %243, label %244" [combined_hls/top.cpp:64]   --->   Operation 10994 'br' <Predicate = true> <Delay = 0.00>
ST_3026 : Operation 10995 [1/1] (0.00ns)   --->   "%tmp_34_79 = zext i10 %q_80 to i64" [combined_hls/top.cpp:66]   --->   Operation 10995 'zext' 'tmp_34_79' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3026 : Operation 10996 [1/1] (0.00ns)   --->   "%tmp_34_79_cast_cast = zext i10 %q_80 to i13" [combined_hls/top.cpp:66]   --->   Operation 10996 'zext' 'tmp_34_79_cast_cast' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3026 : Operation 10997 [1/1] (1.67ns)   --->   "%tmp_511 = add i13 %tmp_34_79_cast_cast, -2816" [combined_hls/top.cpp:66]   --->   Operation 10997 'add' 'tmp_511' <Predicate = (!tmp_26_79)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3026 : Operation 10998 [1/1] (0.00ns)   --->   "%tmp_513_cast1 = sext i13 %tmp_511 to i16" [combined_hls/top.cpp:66]   --->   Operation 10998 'sext' 'tmp_513_cast1' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3026 : Operation 10999 [1/1] (0.00ns)   --->   "%tmp_513_cast = zext i16 %tmp_513_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 10999 'zext' 'tmp_513_cast' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3026 : Operation 11000 [1/1] (0.00ns)   --->   "%input_buf_addr_163 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_513_cast" [combined_hls/top.cpp:66]   --->   Operation 11000 'getelementptr' 'input_buf_addr_163' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3026 : Operation 11001 [1/1] (0.00ns)   --->   "%index_buf_addr_81 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_79" [combined_hls/top.cpp:66]   --->   Operation 11001 'getelementptr' 'index_buf_addr_81' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3026 : Operation 11002 [2/2] (3.25ns)   --->   "%index_buf_load_80 = load float* %index_buf_addr_81, align 4" [combined_hls/top.cpp:66]   --->   Operation 11002 'load' 'index_buf_load_80' <Predicate = (!tmp_26_79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3026 : Operation 11003 [2/2] (3.25ns)   --->   "%input_buf_load_81 = load float* %input_buf_addr_163, align 4" [combined_hls/top.cpp:66]   --->   Operation 11003 'load' 'input_buf_load_81' <Predicate = (!tmp_26_79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3027 <SV = 1686> <Delay = 3.25>
ST_3027 : Operation 11004 [1/2] (3.25ns)   --->   "%index_buf_load_80 = load float* %index_buf_addr_81, align 4" [combined_hls/top.cpp:66]   --->   Operation 11004 'load' 'index_buf_load_80' <Predicate = (!tmp_26_79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3027 : Operation 11005 [1/2] (3.25ns)   --->   "%input_buf_load_81 = load float* %input_buf_addr_163, align 4" [combined_hls/top.cpp:66]   --->   Operation 11005 'load' 'input_buf_load_81' <Predicate = (!tmp_26_79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3028 <SV = 1687> <Delay = 7.25>
ST_3028 : Operation 11006 [5/5] (7.25ns)   --->   "%tmp_35_79 = fsub float %index_buf_load_80, %input_buf_load_81" [combined_hls/top.cpp:66]   --->   Operation 11006 'fsub' 'tmp_35_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3029 <SV = 1688> <Delay = 7.25>
ST_3029 : Operation 11007 [4/5] (7.25ns)   --->   "%tmp_35_79 = fsub float %index_buf_load_80, %input_buf_load_81" [combined_hls/top.cpp:66]   --->   Operation 11007 'fsub' 'tmp_35_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3030 <SV = 1689> <Delay = 7.25>
ST_3030 : Operation 11008 [3/5] (7.25ns)   --->   "%tmp_35_79 = fsub float %index_buf_load_80, %input_buf_load_81" [combined_hls/top.cpp:66]   --->   Operation 11008 'fsub' 'tmp_35_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3031 <SV = 1690> <Delay = 7.25>
ST_3031 : Operation 11009 [2/5] (7.25ns)   --->   "%tmp_35_79 = fsub float %index_buf_load_80, %input_buf_load_81" [combined_hls/top.cpp:66]   --->   Operation 11009 'fsub' 'tmp_35_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3032 <SV = 1691> <Delay = 7.25>
ST_3032 : Operation 11010 [1/5] (7.25ns)   --->   "%tmp_35_79 = fsub float %index_buf_load_80, %input_buf_load_81" [combined_hls/top.cpp:66]   --->   Operation 11010 'fsub' 'tmp_35_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3033 <SV = 1692> <Delay = 5.70>
ST_3033 : Operation 11011 [4/4] (5.70ns)   --->   "%tmp_36_79 = fmul float %tmp_35_79, %tmp_35_79" [combined_hls/top.cpp:67]   --->   Operation 11011 'fmul' 'tmp_36_79' <Predicate = (!tmp_26_79)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3034 <SV = 1693> <Delay = 5.70>
ST_3034 : Operation 11012 [3/4] (5.70ns)   --->   "%tmp_36_79 = fmul float %tmp_35_79, %tmp_35_79" [combined_hls/top.cpp:67]   --->   Operation 11012 'fmul' 'tmp_36_79' <Predicate = (!tmp_26_79)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3035 <SV = 1694> <Delay = 5.70>
ST_3035 : Operation 11013 [2/4] (5.70ns)   --->   "%tmp_36_79 = fmul float %tmp_35_79, %tmp_35_79" [combined_hls/top.cpp:67]   --->   Operation 11013 'fmul' 'tmp_36_79' <Predicate = (!tmp_26_79)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3036 <SV = 1695> <Delay = 5.70>
ST_3036 : Operation 11014 [1/4] (5.70ns)   --->   "%tmp_36_79 = fmul float %tmp_35_79, %tmp_35_79" [combined_hls/top.cpp:67]   --->   Operation 11014 'fmul' 'tmp_36_79' <Predicate = (!tmp_26_79)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3037 <SV = 1696> <Delay = 7.25>
ST_3037 : Operation 11015 [5/5] (7.25ns)   --->   "%sum_2_79 = fadd float %sum_80, %tmp_36_79" [combined_hls/top.cpp:67]   --->   Operation 11015 'fadd' 'sum_2_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3038 <SV = 1697> <Delay = 7.25>
ST_3038 : Operation 11016 [4/5] (7.25ns)   --->   "%sum_2_79 = fadd float %sum_80, %tmp_36_79" [combined_hls/top.cpp:67]   --->   Operation 11016 'fadd' 'sum_2_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3039 <SV = 1698> <Delay = 7.25>
ST_3039 : Operation 11017 [3/5] (7.25ns)   --->   "%sum_2_79 = fadd float %sum_80, %tmp_36_79" [combined_hls/top.cpp:67]   --->   Operation 11017 'fadd' 'sum_2_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3040 <SV = 1699> <Delay = 7.25>
ST_3040 : Operation 11018 [2/5] (7.25ns)   --->   "%sum_2_79 = fadd float %sum_80, %tmp_36_79" [combined_hls/top.cpp:67]   --->   Operation 11018 'fadd' 'sum_2_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3041 <SV = 1700> <Delay = 7.25>
ST_3041 : Operation 11019 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11019 'specloopname' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3041 : Operation 11020 [1/1] (0.00ns)   --->   "%tmp_287 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11020 'specregionbegin' 'tmp_287' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3041 : Operation 11021 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11021 'specpipeline' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3041 : Operation 11022 [1/5] (7.25ns)   --->   "%sum_2_79 = fadd float %sum_80, %tmp_36_79" [combined_hls/top.cpp:67]   --->   Operation 11022 'fadd' 'sum_2_79' <Predicate = (!tmp_26_79)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3041 : Operation 11023 [1/1] (0.00ns)   --->   "%empty_488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_287)" [combined_hls/top.cpp:68]   --->   Operation 11023 'specregionend' 'empty_488' <Predicate = (!tmp_26_79)> <Delay = 0.00>
ST_3041 : Operation 11024 [1/1] (0.00ns)   --->   "br label %.preheader23.80" [combined_hls/top.cpp:64]   --->   Operation 11024 'br' <Predicate = (!tmp_26_79)> <Delay = 0.00>

State 3042 <SV = 1686> <Delay = 5.54>
ST_3042 : Operation 11025 [1/1] (5.54ns)   --->   "%tmp_29_79 = fpext float %sum_80 to double" [combined_hls/top.cpp:69]   --->   Operation 11025 'fpext' 'tmp_29_79' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3042 : Operation 11026 [1/1] (0.00ns)   --->   "%tmp_286 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11026 'specregionbegin' 'tmp_286' <Predicate = true> <Delay = 0.00>

State 3043 <SV = 1687> <Delay = 7.78>
ST_3043 : Operation 11027 [6/6] (7.78ns)   --->   "%tmp_30_79 = fmul double %tmp_29_79, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11027 'dmul' 'tmp_30_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3044 <SV = 1688> <Delay = 7.78>
ST_3044 : Operation 11028 [5/6] (7.78ns)   --->   "%tmp_30_79 = fmul double %tmp_29_79, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11028 'dmul' 'tmp_30_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3045 <SV = 1689> <Delay = 7.78>
ST_3045 : Operation 11029 [4/6] (7.78ns)   --->   "%tmp_30_79 = fmul double %tmp_29_79, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11029 'dmul' 'tmp_30_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3046 <SV = 1690> <Delay = 7.78>
ST_3046 : Operation 11030 [3/6] (7.78ns)   --->   "%tmp_30_79 = fmul double %tmp_29_79, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11030 'dmul' 'tmp_30_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3047 <SV = 1691> <Delay = 7.78>
ST_3047 : Operation 11031 [2/6] (7.78ns)   --->   "%tmp_30_79 = fmul double %tmp_29_79, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11031 'dmul' 'tmp_30_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3048 <SV = 1692> <Delay = 7.78>
ST_3048 : Operation 11032 [1/6] (7.78ns)   --->   "%tmp_30_79 = fmul double %tmp_29_79, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11032 'dmul' 'tmp_30_79' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3049 <SV = 1693> <Delay = 6.50>
ST_3049 : Operation 11033 [1/1] (6.50ns)   --->   "%tmp_31_79 = fptrunc double %tmp_30_79 to float" [combined_hls/top.cpp:69]   --->   Operation 11033 'fptrunc' 'tmp_31_79' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3050 <SV = 1694> <Delay = 7.68>
ST_3050 : Operation 11034 [9/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11034 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3051 <SV = 1695> <Delay = 7.68>
ST_3051 : Operation 11035 [8/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11035 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3052 <SV = 1696> <Delay = 7.68>
ST_3052 : Operation 11036 [7/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11036 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3053 <SV = 1697> <Delay = 7.68>
ST_3053 : Operation 11037 [6/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11037 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3054 <SV = 1698> <Delay = 7.68>
ST_3054 : Operation 11038 [5/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11038 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3055 <SV = 1699> <Delay = 7.68>
ST_3055 : Operation 11039 [4/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11039 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3056 <SV = 1700> <Delay = 7.68>
ST_3056 : Operation 11040 [3/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11040 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3057 <SV = 1701> <Delay = 7.68>
ST_3057 : Operation 11041 [2/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11041 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3058 <SV = 1702> <Delay = 7.68>
ST_3058 : Operation 11042 [1/9] (7.68ns)   --->   "%tmp_32_79 = call float @llvm.exp.f32(float %tmp_31_79)" [combined_hls/top.cpp:69]   --->   Operation 11042 'fexp' 'tmp_32_79' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3059 <SV = 1703> <Delay = 5.91>
ST_3059 : Operation 11043 [1/1] (0.00ns)   --->   "%l_idx_load917 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11043 'load' 'l_idx_load917' <Predicate = true> <Delay = 0.00>
ST_3059 : Operation 11044 [1/1] (0.00ns)   --->   "%tmp_33_79 = sext i32 %l_idx_2_78 to i64" [combined_hls/top.cpp:69]   --->   Operation 11044 'sext' 'tmp_33_79' <Predicate = true> <Delay = 0.00>
ST_3059 : Operation 11045 [1/1] (0.00ns)   --->   "%result_buf_addr_84 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_79" [combined_hls/top.cpp:69]   --->   Operation 11045 'getelementptr' 'result_buf_addr_84' <Predicate = true> <Delay = 0.00>
ST_3059 : Operation 11046 [1/1] (3.25ns)   --->   "store float %tmp_32_79, float* %result_buf_addr_84, align 4" [combined_hls/top.cpp:69]   --->   Operation 11046 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3059 : Operation 11047 [1/1] (2.55ns)   --->   "%l_idx_2_79 = add nsw i32 %l_idx_load917, 81" [combined_hls/top.cpp:70]   --->   Operation 11047 'add' 'l_idx_2_79' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3059 : Operation 11048 [1/1] (0.00ns)   --->   "%empty_486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_283)" [combined_hls/top.cpp:72]   --->   Operation 11048 'specregionend' 'empty_486' <Predicate = true> <Delay = 0.00>
ST_3059 : Operation 11049 [1/1] (0.97ns)   --->   "%or_cond83 = or i1 %tmp_16_74, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11049 'or' 'or_cond83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3059 : Operation 11050 [1/1] (0.00ns)   --->   "br i1 %or_cond83, label %._crit_edge.81.preheader, label %..preheader24.backedge_crit_edge880" [combined_hls/top.cpp:54]   --->   Operation 11050 'br' <Predicate = true> <Delay = 0.00>
ST_3059 : Operation 11051 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_79, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11051 'store' <Predicate = (!or_cond83)> <Delay = 3.36>
ST_3059 : Operation 11052 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11052 'br' <Predicate = (!or_cond83)> <Delay = 0.00>
ST_3059 : Operation 11053 [1/1] (1.76ns)   --->   "br label %._crit_edge.81" [combined_hls/top.cpp:57]   --->   Operation 11053 'br' <Predicate = (or_cond83)> <Delay = 1.76>

State 3060 <SV = 1704> <Delay = 2.74>
ST_3060 : Operation 11054 [1/1] (0.00ns)   --->   "%j1_80 = phi i10 [ %j_4_80, %248 ], [ 0, %._crit_edge.81.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11054 'phi' 'j1_80' <Predicate = true> <Delay = 0.00>
ST_3060 : Operation 11055 [1/1] (1.77ns)   --->   "%exitcond5_80 = icmp eq i10 %j1_80, -240" [combined_hls/top.cpp:57]   --->   Operation 11055 'icmp' 'exitcond5_80' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3060 : Operation 11056 [1/1] (0.00ns)   --->   "%empty_495 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11056 'speclooptripcount' 'empty_495' <Predicate = true> <Delay = 0.00>
ST_3060 : Operation 11057 [1/1] (1.73ns)   --->   "%j_4_80 = add i10 %j1_80, 1" [combined_hls/top.cpp:57]   --->   Operation 11057 'add' 'j_4_80' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3060 : Operation 11058 [1/1] (0.00ns)   --->   "br i1 %exitcond5_80, label %.preheader23.81.preheader, label %248" [combined_hls/top.cpp:57]   --->   Operation 11058 'br' <Predicate = true> <Delay = 0.00>
ST_3060 : Operation 11059 [2/2] (0.00ns)   --->   "%empty_496 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11059 'read' 'empty_496' <Predicate = (!exitcond5_80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3060 : Operation 11060 [1/1] (0.00ns)   --->   "%tmp_21_79_cast_cast = zext i10 %j1_80 to i12" [combined_hls/top.cpp:60]   --->   Operation 11060 'zext' 'tmp_21_79_cast_cast' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3060 : Operation 11061 [1/1] (1.54ns)   --->   "%tmp_512 = add i12 %tmp_21_79_cast_cast, -2032" [combined_hls/top.cpp:60]   --->   Operation 11061 'add' 'tmp_512' <Predicate = (!exitcond5_80)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3061 <SV = 1705> <Delay = 3.25>
ST_3061 : Operation 11062 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11062 'specloopname' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11063 [1/1] (0.00ns)   --->   "%tmp_288 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11063 'specregionbegin' 'tmp_288' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11064 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11064 'specpipeline' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11065 [1/2] (0.00ns)   --->   "%empty_496 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11065 'read' 'empty_496' <Predicate = (!exitcond5_80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3061 : Operation 11066 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_181 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_496, 0"   --->   Operation 11066 'extractvalue' 'in_stream_data_V_val_181' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11067 [1/1] (0.00ns)   --->   "%bitcast_80 = bitcast i32 %in_stream_data_V_val_181 to float"   --->   Operation 11067 'bitcast' 'bitcast_80' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11068 [1/1] (0.00ns)   --->   "%tmp_514_cast1 = sext i12 %tmp_512 to i16" [combined_hls/top.cpp:60]   --->   Operation 11068 'sext' 'tmp_514_cast1' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11069 [1/1] (0.00ns)   --->   "%tmp_514_cast = zext i16 %tmp_514_cast1 to i64" [combined_hls/top.cpp:60]   --->   Operation 11069 'zext' 'tmp_514_cast' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11070 [1/1] (0.00ns)   --->   "%input_buf_addr_164 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_514_cast" [combined_hls/top.cpp:60]   --->   Operation 11070 'getelementptr' 'input_buf_addr_164' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11071 [1/1] (3.25ns)   --->   "store float %bitcast_80, float* %input_buf_addr_164, align 4" [combined_hls/top.cpp:60]   --->   Operation 11071 'store' <Predicate = (!exitcond5_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3061 : Operation 11072 [1/1] (0.00ns)   --->   "%empty_497 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_288)" [combined_hls/top.cpp:61]   --->   Operation 11072 'specregionend' 'empty_497' <Predicate = (!exitcond5_80)> <Delay = 0.00>
ST_3061 : Operation 11073 [1/1] (0.00ns)   --->   "br label %._crit_edge.81" [combined_hls/top.cpp:57]   --->   Operation 11073 'br' <Predicate = (!exitcond5_80)> <Delay = 0.00>

State 3062 <SV = 1705> <Delay = 1.76>
ST_3062 : Operation 11074 [1/1] (1.76ns)   --->   "br label %.preheader23.81" [combined_hls/top.cpp:64]   --->   Operation 11074 'br' <Predicate = true> <Delay = 1.76>

State 3063 <SV = 1706> <Delay = 4.80>
ST_3063 : Operation 11075 [1/1] (0.00ns)   --->   "%q_81 = phi i10 [ %q_1_80, %247 ], [ 0, %.preheader23.81.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11075 'phi' 'q_81' <Predicate = true> <Delay = 0.00>
ST_3063 : Operation 11076 [1/1] (0.00ns)   --->   "%sum_81 = phi float [ %sum_2_80, %247 ], [ 0.000000e+00, %.preheader23.81.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11076 'phi' 'sum_81' <Predicate = true> <Delay = 0.00>
ST_3063 : Operation 11077 [1/1] (1.77ns)   --->   "%tmp_26_80 = icmp eq i10 %q_81, -240" [combined_hls/top.cpp:64]   --->   Operation 11077 'icmp' 'tmp_26_80' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3063 : Operation 11078 [1/1] (0.00ns)   --->   "%empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11078 'speclooptripcount' 'empty_493' <Predicate = true> <Delay = 0.00>
ST_3063 : Operation 11079 [1/1] (1.73ns)   --->   "%q_1_80 = add i10 %q_81, 1" [combined_hls/top.cpp:64]   --->   Operation 11079 'add' 'q_1_80' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3063 : Operation 11080 [1/1] (0.00ns)   --->   "br i1 %tmp_26_80, label %246, label %247" [combined_hls/top.cpp:64]   --->   Operation 11080 'br' <Predicate = true> <Delay = 0.00>
ST_3063 : Operation 11081 [1/1] (0.00ns)   --->   "%tmp_34_80 = zext i10 %q_81 to i64" [combined_hls/top.cpp:66]   --->   Operation 11081 'zext' 'tmp_34_80' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3063 : Operation 11082 [1/1] (0.00ns)   --->   "%tmp_34_80_cast_cast = zext i10 %q_81 to i12" [combined_hls/top.cpp:66]   --->   Operation 11082 'zext' 'tmp_34_80_cast_cast' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3063 : Operation 11083 [1/1] (1.54ns)   --->   "%tmp_513 = add i12 %tmp_34_80_cast_cast, -2032" [combined_hls/top.cpp:66]   --->   Operation 11083 'add' 'tmp_513' <Predicate = (!tmp_26_80)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3063 : Operation 11084 [1/1] (0.00ns)   --->   "%tmp_515_cast1 = sext i12 %tmp_513 to i16" [combined_hls/top.cpp:66]   --->   Operation 11084 'sext' 'tmp_515_cast1' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3063 : Operation 11085 [1/1] (0.00ns)   --->   "%tmp_515_cast = zext i16 %tmp_515_cast1 to i64" [combined_hls/top.cpp:66]   --->   Operation 11085 'zext' 'tmp_515_cast' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3063 : Operation 11086 [1/1] (0.00ns)   --->   "%input_buf_addr_165 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_515_cast" [combined_hls/top.cpp:66]   --->   Operation 11086 'getelementptr' 'input_buf_addr_165' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3063 : Operation 11087 [1/1] (0.00ns)   --->   "%index_buf_addr_82 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_80" [combined_hls/top.cpp:66]   --->   Operation 11087 'getelementptr' 'index_buf_addr_82' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3063 : Operation 11088 [2/2] (3.25ns)   --->   "%index_buf_load_81 = load float* %index_buf_addr_82, align 4" [combined_hls/top.cpp:66]   --->   Operation 11088 'load' 'index_buf_load_81' <Predicate = (!tmp_26_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3063 : Operation 11089 [2/2] (3.25ns)   --->   "%input_buf_load_82 = load float* %input_buf_addr_165, align 4" [combined_hls/top.cpp:66]   --->   Operation 11089 'load' 'input_buf_load_82' <Predicate = (!tmp_26_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3064 <SV = 1707> <Delay = 3.25>
ST_3064 : Operation 11090 [1/2] (3.25ns)   --->   "%index_buf_load_81 = load float* %index_buf_addr_82, align 4" [combined_hls/top.cpp:66]   --->   Operation 11090 'load' 'index_buf_load_81' <Predicate = (!tmp_26_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3064 : Operation 11091 [1/2] (3.25ns)   --->   "%input_buf_load_82 = load float* %input_buf_addr_165, align 4" [combined_hls/top.cpp:66]   --->   Operation 11091 'load' 'input_buf_load_82' <Predicate = (!tmp_26_80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3065 <SV = 1708> <Delay = 7.25>
ST_3065 : Operation 11092 [5/5] (7.25ns)   --->   "%tmp_35_80 = fsub float %index_buf_load_81, %input_buf_load_82" [combined_hls/top.cpp:66]   --->   Operation 11092 'fsub' 'tmp_35_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3066 <SV = 1709> <Delay = 7.25>
ST_3066 : Operation 11093 [4/5] (7.25ns)   --->   "%tmp_35_80 = fsub float %index_buf_load_81, %input_buf_load_82" [combined_hls/top.cpp:66]   --->   Operation 11093 'fsub' 'tmp_35_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3067 <SV = 1710> <Delay = 7.25>
ST_3067 : Operation 11094 [3/5] (7.25ns)   --->   "%tmp_35_80 = fsub float %index_buf_load_81, %input_buf_load_82" [combined_hls/top.cpp:66]   --->   Operation 11094 'fsub' 'tmp_35_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3068 <SV = 1711> <Delay = 7.25>
ST_3068 : Operation 11095 [2/5] (7.25ns)   --->   "%tmp_35_80 = fsub float %index_buf_load_81, %input_buf_load_82" [combined_hls/top.cpp:66]   --->   Operation 11095 'fsub' 'tmp_35_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3069 <SV = 1712> <Delay = 7.25>
ST_3069 : Operation 11096 [1/5] (7.25ns)   --->   "%tmp_35_80 = fsub float %index_buf_load_81, %input_buf_load_82" [combined_hls/top.cpp:66]   --->   Operation 11096 'fsub' 'tmp_35_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3070 <SV = 1713> <Delay = 5.70>
ST_3070 : Operation 11097 [4/4] (5.70ns)   --->   "%tmp_36_80 = fmul float %tmp_35_80, %tmp_35_80" [combined_hls/top.cpp:67]   --->   Operation 11097 'fmul' 'tmp_36_80' <Predicate = (!tmp_26_80)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3071 <SV = 1714> <Delay = 5.70>
ST_3071 : Operation 11098 [3/4] (5.70ns)   --->   "%tmp_36_80 = fmul float %tmp_35_80, %tmp_35_80" [combined_hls/top.cpp:67]   --->   Operation 11098 'fmul' 'tmp_36_80' <Predicate = (!tmp_26_80)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3072 <SV = 1715> <Delay = 5.70>
ST_3072 : Operation 11099 [2/4] (5.70ns)   --->   "%tmp_36_80 = fmul float %tmp_35_80, %tmp_35_80" [combined_hls/top.cpp:67]   --->   Operation 11099 'fmul' 'tmp_36_80' <Predicate = (!tmp_26_80)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3073 <SV = 1716> <Delay = 5.70>
ST_3073 : Operation 11100 [1/4] (5.70ns)   --->   "%tmp_36_80 = fmul float %tmp_35_80, %tmp_35_80" [combined_hls/top.cpp:67]   --->   Operation 11100 'fmul' 'tmp_36_80' <Predicate = (!tmp_26_80)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3074 <SV = 1717> <Delay = 7.25>
ST_3074 : Operation 11101 [5/5] (7.25ns)   --->   "%sum_2_80 = fadd float %sum_81, %tmp_36_80" [combined_hls/top.cpp:67]   --->   Operation 11101 'fadd' 'sum_2_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3075 <SV = 1718> <Delay = 7.25>
ST_3075 : Operation 11102 [4/5] (7.25ns)   --->   "%sum_2_80 = fadd float %sum_81, %tmp_36_80" [combined_hls/top.cpp:67]   --->   Operation 11102 'fadd' 'sum_2_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3076 <SV = 1719> <Delay = 7.25>
ST_3076 : Operation 11103 [3/5] (7.25ns)   --->   "%sum_2_80 = fadd float %sum_81, %tmp_36_80" [combined_hls/top.cpp:67]   --->   Operation 11103 'fadd' 'sum_2_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3077 <SV = 1720> <Delay = 7.25>
ST_3077 : Operation 11104 [2/5] (7.25ns)   --->   "%sum_2_80 = fadd float %sum_81, %tmp_36_80" [combined_hls/top.cpp:67]   --->   Operation 11104 'fadd' 'sum_2_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3078 <SV = 1721> <Delay = 7.25>
ST_3078 : Operation 11105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11105 'specloopname' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3078 : Operation 11106 [1/1] (0.00ns)   --->   "%tmp_290 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11106 'specregionbegin' 'tmp_290' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3078 : Operation 11107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11107 'specpipeline' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3078 : Operation 11108 [1/5] (7.25ns)   --->   "%sum_2_80 = fadd float %sum_81, %tmp_36_80" [combined_hls/top.cpp:67]   --->   Operation 11108 'fadd' 'sum_2_80' <Predicate = (!tmp_26_80)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3078 : Operation 11109 [1/1] (0.00ns)   --->   "%empty_494 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_290)" [combined_hls/top.cpp:68]   --->   Operation 11109 'specregionend' 'empty_494' <Predicate = (!tmp_26_80)> <Delay = 0.00>
ST_3078 : Operation 11110 [1/1] (0.00ns)   --->   "br label %.preheader23.81" [combined_hls/top.cpp:64]   --->   Operation 11110 'br' <Predicate = (!tmp_26_80)> <Delay = 0.00>

State 3079 <SV = 1707> <Delay = 5.54>
ST_3079 : Operation 11111 [1/1] (5.54ns)   --->   "%tmp_29_80 = fpext float %sum_81 to double" [combined_hls/top.cpp:69]   --->   Operation 11111 'fpext' 'tmp_29_80' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3079 : Operation 11112 [1/1] (0.00ns)   --->   "%tmp_289 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11112 'specregionbegin' 'tmp_289' <Predicate = true> <Delay = 0.00>

State 3080 <SV = 1708> <Delay = 7.78>
ST_3080 : Operation 11113 [6/6] (7.78ns)   --->   "%tmp_30_80 = fmul double %tmp_29_80, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11113 'dmul' 'tmp_30_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3081 <SV = 1709> <Delay = 7.78>
ST_3081 : Operation 11114 [5/6] (7.78ns)   --->   "%tmp_30_80 = fmul double %tmp_29_80, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11114 'dmul' 'tmp_30_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3082 <SV = 1710> <Delay = 7.78>
ST_3082 : Operation 11115 [4/6] (7.78ns)   --->   "%tmp_30_80 = fmul double %tmp_29_80, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11115 'dmul' 'tmp_30_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3083 <SV = 1711> <Delay = 7.78>
ST_3083 : Operation 11116 [3/6] (7.78ns)   --->   "%tmp_30_80 = fmul double %tmp_29_80, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11116 'dmul' 'tmp_30_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3084 <SV = 1712> <Delay = 7.78>
ST_3084 : Operation 11117 [2/6] (7.78ns)   --->   "%tmp_30_80 = fmul double %tmp_29_80, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11117 'dmul' 'tmp_30_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3085 <SV = 1713> <Delay = 7.78>
ST_3085 : Operation 11118 [1/6] (7.78ns)   --->   "%tmp_30_80 = fmul double %tmp_29_80, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11118 'dmul' 'tmp_30_80' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3086 <SV = 1714> <Delay = 6.50>
ST_3086 : Operation 11119 [1/1] (6.50ns)   --->   "%tmp_31_80 = fptrunc double %tmp_30_80 to float" [combined_hls/top.cpp:69]   --->   Operation 11119 'fptrunc' 'tmp_31_80' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3087 <SV = 1715> <Delay = 7.68>
ST_3087 : Operation 11120 [9/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11120 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3088 <SV = 1716> <Delay = 7.68>
ST_3088 : Operation 11121 [8/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11121 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3089 <SV = 1717> <Delay = 7.68>
ST_3089 : Operation 11122 [7/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11122 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3090 <SV = 1718> <Delay = 7.68>
ST_3090 : Operation 11123 [6/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11123 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3091 <SV = 1719> <Delay = 7.68>
ST_3091 : Operation 11124 [5/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11124 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3092 <SV = 1720> <Delay = 7.68>
ST_3092 : Operation 11125 [4/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11125 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3093 <SV = 1721> <Delay = 7.68>
ST_3093 : Operation 11126 [3/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11126 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3094 <SV = 1722> <Delay = 7.68>
ST_3094 : Operation 11127 [2/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11127 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3095 <SV = 1723> <Delay = 7.68>
ST_3095 : Operation 11128 [1/9] (7.68ns)   --->   "%tmp_32_80 = call float @llvm.exp.f32(float %tmp_31_80)" [combined_hls/top.cpp:69]   --->   Operation 11128 'fexp' 'tmp_32_80' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3096 <SV = 1724> <Delay = 5.91>
ST_3096 : Operation 11129 [1/1] (0.00ns)   --->   "%l_idx_load916 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11129 'load' 'l_idx_load916' <Predicate = true> <Delay = 0.00>
ST_3096 : Operation 11130 [1/1] (0.00ns)   --->   "%tmp_33_80 = sext i32 %l_idx_2_79 to i64" [combined_hls/top.cpp:69]   --->   Operation 11130 'sext' 'tmp_33_80' <Predicate = true> <Delay = 0.00>
ST_3096 : Operation 11131 [1/1] (0.00ns)   --->   "%result_buf_addr_85 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_80" [combined_hls/top.cpp:69]   --->   Operation 11131 'getelementptr' 'result_buf_addr_85' <Predicate = true> <Delay = 0.00>
ST_3096 : Operation 11132 [1/1] (3.25ns)   --->   "store float %tmp_32_80, float* %result_buf_addr_85, align 4" [combined_hls/top.cpp:69]   --->   Operation 11132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3096 : Operation 11133 [1/1] (2.55ns)   --->   "%l_idx_2_80 = add nsw i32 %l_idx_load916, 82" [combined_hls/top.cpp:70]   --->   Operation 11133 'add' 'l_idx_2_80' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3096 : Operation 11134 [1/1] (0.00ns)   --->   "%empty_492 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_286)" [combined_hls/top.cpp:72]   --->   Operation 11134 'specregionend' 'empty_492' <Predicate = true> <Delay = 0.00>
ST_3096 : Operation 11135 [1/1] (0.97ns)   --->   "%or_cond84 = or i1 %tmp_16_75, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11135 'or' 'or_cond84' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3096 : Operation 11136 [1/1] (0.00ns)   --->   "br i1 %or_cond84, label %._crit_edge.82.preheader, label %..preheader24.backedge_crit_edge881" [combined_hls/top.cpp:54]   --->   Operation 11136 'br' <Predicate = true> <Delay = 0.00>
ST_3096 : Operation 11137 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_80, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11137 'store' <Predicate = (!or_cond84)> <Delay = 3.36>
ST_3096 : Operation 11138 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11138 'br' <Predicate = (!or_cond84)> <Delay = 0.00>
ST_3096 : Operation 11139 [1/1] (1.76ns)   --->   "br label %._crit_edge.82" [combined_hls/top.cpp:57]   --->   Operation 11139 'br' <Predicate = (or_cond84)> <Delay = 1.76>

State 3097 <SV = 1725> <Delay = 2.74>
ST_3097 : Operation 11140 [1/1] (0.00ns)   --->   "%j1_81 = phi i10 [ %j_4_81, %251 ], [ 0, %._crit_edge.82.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11140 'phi' 'j1_81' <Predicate = true> <Delay = 0.00>
ST_3097 : Operation 11141 [1/1] (1.77ns)   --->   "%exitcond5_81 = icmp eq i10 %j1_81, -240" [combined_hls/top.cpp:57]   --->   Operation 11141 'icmp' 'exitcond5_81' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3097 : Operation 11142 [1/1] (0.00ns)   --->   "%empty_501 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11142 'speclooptripcount' 'empty_501' <Predicate = true> <Delay = 0.00>
ST_3097 : Operation 11143 [1/1] (1.73ns)   --->   "%j_4_81 = add i10 %j1_81, 1" [combined_hls/top.cpp:57]   --->   Operation 11143 'add' 'j_4_81' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3097 : Operation 11144 [1/1] (0.00ns)   --->   "br i1 %exitcond5_81, label %.preheader23.82.preheader, label %251" [combined_hls/top.cpp:57]   --->   Operation 11144 'br' <Predicate = true> <Delay = 0.00>
ST_3097 : Operation 11145 [2/2] (0.00ns)   --->   "%empty_502 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11145 'read' 'empty_502' <Predicate = (!exitcond5_81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3097 : Operation 11146 [1/1] (0.00ns)   --->   "%tmp_21_80_cast_cast = zext i10 %j1_81 to i12" [combined_hls/top.cpp:60]   --->   Operation 11146 'zext' 'tmp_21_80_cast_cast' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3097 : Operation 11147 [1/1] (1.54ns)   --->   "%tmp_514 = add i12 %tmp_21_80_cast_cast, -1248" [combined_hls/top.cpp:60]   --->   Operation 11147 'add' 'tmp_514' <Predicate = (!exitcond5_81)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3098 <SV = 1726> <Delay = 3.25>
ST_3098 : Operation 11148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11148 'specloopname' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11149 [1/1] (0.00ns)   --->   "%tmp_291 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11149 'specregionbegin' 'tmp_291' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11150 'specpipeline' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11151 [1/2] (0.00ns)   --->   "%empty_502 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11151 'read' 'empty_502' <Predicate = (!exitcond5_81)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3098 : Operation 11152 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_182 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_502, 0"   --->   Operation 11152 'extractvalue' 'in_stream_data_V_val_182' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11153 [1/1] (0.00ns)   --->   "%bitcast_81 = bitcast i32 %in_stream_data_V_val_182 to float"   --->   Operation 11153 'bitcast' 'bitcast_81' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11154 [1/1] (0.00ns)   --->   "%tmp_516_cast8 = sext i12 %tmp_514 to i16" [combined_hls/top.cpp:60]   --->   Operation 11154 'sext' 'tmp_516_cast8' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11155 [1/1] (0.00ns)   --->   "%tmp_516_cast = zext i16 %tmp_516_cast8 to i64" [combined_hls/top.cpp:60]   --->   Operation 11155 'zext' 'tmp_516_cast' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11156 [1/1] (0.00ns)   --->   "%input_buf_addr_166 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_516_cast" [combined_hls/top.cpp:60]   --->   Operation 11156 'getelementptr' 'input_buf_addr_166' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11157 [1/1] (3.25ns)   --->   "store float %bitcast_81, float* %input_buf_addr_166, align 4" [combined_hls/top.cpp:60]   --->   Operation 11157 'store' <Predicate = (!exitcond5_81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3098 : Operation 11158 [1/1] (0.00ns)   --->   "%empty_503 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_291)" [combined_hls/top.cpp:61]   --->   Operation 11158 'specregionend' 'empty_503' <Predicate = (!exitcond5_81)> <Delay = 0.00>
ST_3098 : Operation 11159 [1/1] (0.00ns)   --->   "br label %._crit_edge.82" [combined_hls/top.cpp:57]   --->   Operation 11159 'br' <Predicate = (!exitcond5_81)> <Delay = 0.00>

State 3099 <SV = 1726> <Delay = 1.76>
ST_3099 : Operation 11160 [1/1] (1.76ns)   --->   "br label %.preheader23.82" [combined_hls/top.cpp:64]   --->   Operation 11160 'br' <Predicate = true> <Delay = 1.76>

State 3100 <SV = 1727> <Delay = 4.80>
ST_3100 : Operation 11161 [1/1] (0.00ns)   --->   "%q_82 = phi i10 [ %q_1_81, %250 ], [ 0, %.preheader23.82.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11161 'phi' 'q_82' <Predicate = true> <Delay = 0.00>
ST_3100 : Operation 11162 [1/1] (0.00ns)   --->   "%sum_82 = phi float [ %sum_2_81, %250 ], [ 0.000000e+00, %.preheader23.82.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11162 'phi' 'sum_82' <Predicate = true> <Delay = 0.00>
ST_3100 : Operation 11163 [1/1] (1.77ns)   --->   "%tmp_26_81 = icmp eq i10 %q_82, -240" [combined_hls/top.cpp:64]   --->   Operation 11163 'icmp' 'tmp_26_81' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3100 : Operation 11164 [1/1] (0.00ns)   --->   "%empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11164 'speclooptripcount' 'empty_499' <Predicate = true> <Delay = 0.00>
ST_3100 : Operation 11165 [1/1] (1.73ns)   --->   "%q_1_81 = add i10 %q_82, 1" [combined_hls/top.cpp:64]   --->   Operation 11165 'add' 'q_1_81' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3100 : Operation 11166 [1/1] (0.00ns)   --->   "br i1 %tmp_26_81, label %249, label %250" [combined_hls/top.cpp:64]   --->   Operation 11166 'br' <Predicate = true> <Delay = 0.00>
ST_3100 : Operation 11167 [1/1] (0.00ns)   --->   "%tmp_34_81 = zext i10 %q_82 to i64" [combined_hls/top.cpp:66]   --->   Operation 11167 'zext' 'tmp_34_81' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3100 : Operation 11168 [1/1] (0.00ns)   --->   "%tmp_34_81_cast_cast = zext i10 %q_82 to i12" [combined_hls/top.cpp:66]   --->   Operation 11168 'zext' 'tmp_34_81_cast_cast' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3100 : Operation 11169 [1/1] (1.54ns)   --->   "%tmp_515 = add i12 %tmp_34_81_cast_cast, -1248" [combined_hls/top.cpp:66]   --->   Operation 11169 'add' 'tmp_515' <Predicate = (!tmp_26_81)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3100 : Operation 11170 [1/1] (0.00ns)   --->   "%tmp_517_cast9 = sext i12 %tmp_515 to i16" [combined_hls/top.cpp:66]   --->   Operation 11170 'sext' 'tmp_517_cast9' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3100 : Operation 11171 [1/1] (0.00ns)   --->   "%tmp_517_cast = zext i16 %tmp_517_cast9 to i64" [combined_hls/top.cpp:66]   --->   Operation 11171 'zext' 'tmp_517_cast' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3100 : Operation 11172 [1/1] (0.00ns)   --->   "%input_buf_addr_167 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_517_cast" [combined_hls/top.cpp:66]   --->   Operation 11172 'getelementptr' 'input_buf_addr_167' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3100 : Operation 11173 [1/1] (0.00ns)   --->   "%index_buf_addr_83 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_81" [combined_hls/top.cpp:66]   --->   Operation 11173 'getelementptr' 'index_buf_addr_83' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3100 : Operation 11174 [2/2] (3.25ns)   --->   "%index_buf_load_82 = load float* %index_buf_addr_83, align 4" [combined_hls/top.cpp:66]   --->   Operation 11174 'load' 'index_buf_load_82' <Predicate = (!tmp_26_81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3100 : Operation 11175 [2/2] (3.25ns)   --->   "%input_buf_load_83 = load float* %input_buf_addr_167, align 4" [combined_hls/top.cpp:66]   --->   Operation 11175 'load' 'input_buf_load_83' <Predicate = (!tmp_26_81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3101 <SV = 1728> <Delay = 3.25>
ST_3101 : Operation 11176 [1/2] (3.25ns)   --->   "%index_buf_load_82 = load float* %index_buf_addr_83, align 4" [combined_hls/top.cpp:66]   --->   Operation 11176 'load' 'index_buf_load_82' <Predicate = (!tmp_26_81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3101 : Operation 11177 [1/2] (3.25ns)   --->   "%input_buf_load_83 = load float* %input_buf_addr_167, align 4" [combined_hls/top.cpp:66]   --->   Operation 11177 'load' 'input_buf_load_83' <Predicate = (!tmp_26_81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3102 <SV = 1729> <Delay = 7.25>
ST_3102 : Operation 11178 [5/5] (7.25ns)   --->   "%tmp_35_81 = fsub float %index_buf_load_82, %input_buf_load_83" [combined_hls/top.cpp:66]   --->   Operation 11178 'fsub' 'tmp_35_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3103 <SV = 1730> <Delay = 7.25>
ST_3103 : Operation 11179 [4/5] (7.25ns)   --->   "%tmp_35_81 = fsub float %index_buf_load_82, %input_buf_load_83" [combined_hls/top.cpp:66]   --->   Operation 11179 'fsub' 'tmp_35_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3104 <SV = 1731> <Delay = 7.25>
ST_3104 : Operation 11180 [3/5] (7.25ns)   --->   "%tmp_35_81 = fsub float %index_buf_load_82, %input_buf_load_83" [combined_hls/top.cpp:66]   --->   Operation 11180 'fsub' 'tmp_35_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3105 <SV = 1732> <Delay = 7.25>
ST_3105 : Operation 11181 [2/5] (7.25ns)   --->   "%tmp_35_81 = fsub float %index_buf_load_82, %input_buf_load_83" [combined_hls/top.cpp:66]   --->   Operation 11181 'fsub' 'tmp_35_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3106 <SV = 1733> <Delay = 7.25>
ST_3106 : Operation 11182 [1/5] (7.25ns)   --->   "%tmp_35_81 = fsub float %index_buf_load_82, %input_buf_load_83" [combined_hls/top.cpp:66]   --->   Operation 11182 'fsub' 'tmp_35_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3107 <SV = 1734> <Delay = 5.70>
ST_3107 : Operation 11183 [4/4] (5.70ns)   --->   "%tmp_36_81 = fmul float %tmp_35_81, %tmp_35_81" [combined_hls/top.cpp:67]   --->   Operation 11183 'fmul' 'tmp_36_81' <Predicate = (!tmp_26_81)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3108 <SV = 1735> <Delay = 5.70>
ST_3108 : Operation 11184 [3/4] (5.70ns)   --->   "%tmp_36_81 = fmul float %tmp_35_81, %tmp_35_81" [combined_hls/top.cpp:67]   --->   Operation 11184 'fmul' 'tmp_36_81' <Predicate = (!tmp_26_81)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3109 <SV = 1736> <Delay = 5.70>
ST_3109 : Operation 11185 [2/4] (5.70ns)   --->   "%tmp_36_81 = fmul float %tmp_35_81, %tmp_35_81" [combined_hls/top.cpp:67]   --->   Operation 11185 'fmul' 'tmp_36_81' <Predicate = (!tmp_26_81)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3110 <SV = 1737> <Delay = 5.70>
ST_3110 : Operation 11186 [1/4] (5.70ns)   --->   "%tmp_36_81 = fmul float %tmp_35_81, %tmp_35_81" [combined_hls/top.cpp:67]   --->   Operation 11186 'fmul' 'tmp_36_81' <Predicate = (!tmp_26_81)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3111 <SV = 1738> <Delay = 7.25>
ST_3111 : Operation 11187 [5/5] (7.25ns)   --->   "%sum_2_81 = fadd float %sum_82, %tmp_36_81" [combined_hls/top.cpp:67]   --->   Operation 11187 'fadd' 'sum_2_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3112 <SV = 1739> <Delay = 7.25>
ST_3112 : Operation 11188 [4/5] (7.25ns)   --->   "%sum_2_81 = fadd float %sum_82, %tmp_36_81" [combined_hls/top.cpp:67]   --->   Operation 11188 'fadd' 'sum_2_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3113 <SV = 1740> <Delay = 7.25>
ST_3113 : Operation 11189 [3/5] (7.25ns)   --->   "%sum_2_81 = fadd float %sum_82, %tmp_36_81" [combined_hls/top.cpp:67]   --->   Operation 11189 'fadd' 'sum_2_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3114 <SV = 1741> <Delay = 7.25>
ST_3114 : Operation 11190 [2/5] (7.25ns)   --->   "%sum_2_81 = fadd float %sum_82, %tmp_36_81" [combined_hls/top.cpp:67]   --->   Operation 11190 'fadd' 'sum_2_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3115 <SV = 1742> <Delay = 7.25>
ST_3115 : Operation 11191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11191 'specloopname' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3115 : Operation 11192 [1/1] (0.00ns)   --->   "%tmp_293 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11192 'specregionbegin' 'tmp_293' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3115 : Operation 11193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11193 'specpipeline' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3115 : Operation 11194 [1/5] (7.25ns)   --->   "%sum_2_81 = fadd float %sum_82, %tmp_36_81" [combined_hls/top.cpp:67]   --->   Operation 11194 'fadd' 'sum_2_81' <Predicate = (!tmp_26_81)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3115 : Operation 11195 [1/1] (0.00ns)   --->   "%empty_500 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_293)" [combined_hls/top.cpp:68]   --->   Operation 11195 'specregionend' 'empty_500' <Predicate = (!tmp_26_81)> <Delay = 0.00>
ST_3115 : Operation 11196 [1/1] (0.00ns)   --->   "br label %.preheader23.82" [combined_hls/top.cpp:64]   --->   Operation 11196 'br' <Predicate = (!tmp_26_81)> <Delay = 0.00>

State 3116 <SV = 1728> <Delay = 5.54>
ST_3116 : Operation 11197 [1/1] (5.54ns)   --->   "%tmp_29_81 = fpext float %sum_82 to double" [combined_hls/top.cpp:69]   --->   Operation 11197 'fpext' 'tmp_29_81' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3117 <SV = 1729> <Delay = 7.78>
ST_3117 : Operation 11198 [6/6] (7.78ns)   --->   "%tmp_30_81 = fmul double %tmp_29_81, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11198 'dmul' 'tmp_30_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3118 <SV = 1730> <Delay = 7.78>
ST_3118 : Operation 11199 [5/6] (7.78ns)   --->   "%tmp_30_81 = fmul double %tmp_29_81, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11199 'dmul' 'tmp_30_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3119 <SV = 1731> <Delay = 7.78>
ST_3119 : Operation 11200 [4/6] (7.78ns)   --->   "%tmp_30_81 = fmul double %tmp_29_81, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11200 'dmul' 'tmp_30_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3120 <SV = 1732> <Delay = 7.78>
ST_3120 : Operation 11201 [3/6] (7.78ns)   --->   "%tmp_30_81 = fmul double %tmp_29_81, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11201 'dmul' 'tmp_30_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3121 <SV = 1733> <Delay = 7.78>
ST_3121 : Operation 11202 [2/6] (7.78ns)   --->   "%tmp_30_81 = fmul double %tmp_29_81, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11202 'dmul' 'tmp_30_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3122 <SV = 1734> <Delay = 7.78>
ST_3122 : Operation 11203 [1/6] (7.78ns)   --->   "%tmp_30_81 = fmul double %tmp_29_81, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11203 'dmul' 'tmp_30_81' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3123 <SV = 1735> <Delay = 6.50>
ST_3123 : Operation 11204 [1/1] (6.50ns)   --->   "%tmp_31_81 = fptrunc double %tmp_30_81 to float" [combined_hls/top.cpp:69]   --->   Operation 11204 'fptrunc' 'tmp_31_81' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3124 <SV = 1736> <Delay = 7.68>
ST_3124 : Operation 11205 [9/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11205 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3125 <SV = 1737> <Delay = 7.68>
ST_3125 : Operation 11206 [8/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11206 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3126 <SV = 1738> <Delay = 7.68>
ST_3126 : Operation 11207 [7/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11207 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3127 <SV = 1739> <Delay = 7.68>
ST_3127 : Operation 11208 [6/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11208 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3128 <SV = 1740> <Delay = 7.68>
ST_3128 : Operation 11209 [5/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11209 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3129 <SV = 1741> <Delay = 7.68>
ST_3129 : Operation 11210 [4/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11210 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3130 <SV = 1742> <Delay = 7.68>
ST_3130 : Operation 11211 [3/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11211 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3131 <SV = 1743> <Delay = 7.68>
ST_3131 : Operation 11212 [2/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11212 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3132 <SV = 1744> <Delay = 7.68>
ST_3132 : Operation 11213 [1/9] (7.68ns)   --->   "%tmp_32_81 = call float @llvm.exp.f32(float %tmp_31_81)" [combined_hls/top.cpp:69]   --->   Operation 11213 'fexp' 'tmp_32_81' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3133 <SV = 1745> <Delay = 5.91>
ST_3133 : Operation 11214 [1/1] (0.00ns)   --->   "%l_idx_load915 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11214 'load' 'l_idx_load915' <Predicate = true> <Delay = 0.00>
ST_3133 : Operation 11215 [1/1] (0.00ns)   --->   "%tmp_33_81 = sext i32 %l_idx_2_80 to i64" [combined_hls/top.cpp:69]   --->   Operation 11215 'sext' 'tmp_33_81' <Predicate = true> <Delay = 0.00>
ST_3133 : Operation 11216 [1/1] (0.00ns)   --->   "%result_buf_addr_86 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_81" [combined_hls/top.cpp:69]   --->   Operation 11216 'getelementptr' 'result_buf_addr_86' <Predicate = true> <Delay = 0.00>
ST_3133 : Operation 11217 [1/1] (3.25ns)   --->   "store float %tmp_32_81, float* %result_buf_addr_86, align 4" [combined_hls/top.cpp:69]   --->   Operation 11217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3133 : Operation 11218 [1/1] (2.55ns)   --->   "%l_idx_2_81 = add nsw i32 %l_idx_load915, 83" [combined_hls/top.cpp:70]   --->   Operation 11218 'add' 'l_idx_2_81' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3133 : Operation 11219 [1/1] (0.00ns)   --->   "%empty_498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_289)" [combined_hls/top.cpp:72]   --->   Operation 11219 'specregionend' 'empty_498' <Predicate = true> <Delay = 0.00>
ST_3133 : Operation 11220 [1/1] (0.00ns)   --->   "%tmp_292 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11220 'specregionbegin' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_3133 : Operation 11221 [1/1] (0.97ns)   --->   "%or_cond85 = or i1 %tmp_16_76, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11221 'or' 'or_cond85' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3133 : Operation 11222 [1/1] (0.00ns)   --->   "br i1 %or_cond85, label %._crit_edge.83.preheader, label %..preheader24.backedge_crit_edge882" [combined_hls/top.cpp:54]   --->   Operation 11222 'br' <Predicate = true> <Delay = 0.00>
ST_3133 : Operation 11223 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_81, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11223 'store' <Predicate = (!or_cond85)> <Delay = 3.36>
ST_3133 : Operation 11224 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11224 'br' <Predicate = (!or_cond85)> <Delay = 0.00>
ST_3133 : Operation 11225 [1/1] (1.76ns)   --->   "br label %._crit_edge.83" [combined_hls/top.cpp:57]   --->   Operation 11225 'br' <Predicate = (or_cond85)> <Delay = 1.76>

State 3134 <SV = 1746> <Delay = 2.74>
ST_3134 : Operation 11226 [1/1] (0.00ns)   --->   "%j1_82 = phi i10 [ %j_4_82, %254 ], [ 0, %._crit_edge.83.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11226 'phi' 'j1_82' <Predicate = true> <Delay = 0.00>
ST_3134 : Operation 11227 [1/1] (1.77ns)   --->   "%exitcond5_82 = icmp eq i10 %j1_82, -240" [combined_hls/top.cpp:57]   --->   Operation 11227 'icmp' 'exitcond5_82' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3134 : Operation 11228 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11228 'speclooptripcount' 'empty_507' <Predicate = true> <Delay = 0.00>
ST_3134 : Operation 11229 [1/1] (1.73ns)   --->   "%j_4_82 = add i10 %j1_82, 1" [combined_hls/top.cpp:57]   --->   Operation 11229 'add' 'j_4_82' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3134 : Operation 11230 [1/1] (0.00ns)   --->   "br i1 %exitcond5_82, label %.preheader23.83.preheader, label %254" [combined_hls/top.cpp:57]   --->   Operation 11230 'br' <Predicate = true> <Delay = 0.00>
ST_3134 : Operation 11231 [2/2] (0.00ns)   --->   "%empty_508 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11231 'read' 'empty_508' <Predicate = (!exitcond5_82)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3134 : Operation 11232 [1/1] (0.00ns)   --->   "%tmp_21_81_cast = zext i10 %j1_82 to i17" [combined_hls/top.cpp:60]   --->   Operation 11232 'zext' 'tmp_21_81_cast' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3134 : Operation 11233 [1/1] (2.10ns)   --->   "%tmp_516 = add i17 %tmp_21_81_cast, 65072" [combined_hls/top.cpp:60]   --->   Operation 11233 'add' 'tmp_516' <Predicate = (!exitcond5_82)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3135 <SV = 1747> <Delay = 3.25>
ST_3135 : Operation 11234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11234 'specloopname' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11235 [1/1] (0.00ns)   --->   "%tmp_294 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11235 'specregionbegin' 'tmp_294' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11236 'specpipeline' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11237 [1/2] (0.00ns)   --->   "%empty_508 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11237 'read' 'empty_508' <Predicate = (!exitcond5_82)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3135 : Operation 11238 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_183 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_508, 0"   --->   Operation 11238 'extractvalue' 'in_stream_data_V_val_183' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11239 [1/1] (0.00ns)   --->   "%bitcast_82 = bitcast i32 %in_stream_data_V_val_183 to float"   --->   Operation 11239 'bitcast' 'bitcast_82' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11240 [1/1] (0.00ns)   --->   "%tmp_518_cast = zext i17 %tmp_516 to i64" [combined_hls/top.cpp:60]   --->   Operation 11240 'zext' 'tmp_518_cast' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11241 [1/1] (0.00ns)   --->   "%input_buf_addr_168 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_518_cast" [combined_hls/top.cpp:60]   --->   Operation 11241 'getelementptr' 'input_buf_addr_168' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11242 [1/1] (3.25ns)   --->   "store float %bitcast_82, float* %input_buf_addr_168, align 4" [combined_hls/top.cpp:60]   --->   Operation 11242 'store' <Predicate = (!exitcond5_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3135 : Operation 11243 [1/1] (0.00ns)   --->   "%empty_509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_294)" [combined_hls/top.cpp:61]   --->   Operation 11243 'specregionend' 'empty_509' <Predicate = (!exitcond5_82)> <Delay = 0.00>
ST_3135 : Operation 11244 [1/1] (0.00ns)   --->   "br label %._crit_edge.83" [combined_hls/top.cpp:57]   --->   Operation 11244 'br' <Predicate = (!exitcond5_82)> <Delay = 0.00>

State 3136 <SV = 1747> <Delay = 1.76>
ST_3136 : Operation 11245 [1/1] (1.76ns)   --->   "br label %.preheader23.83" [combined_hls/top.cpp:64]   --->   Operation 11245 'br' <Predicate = true> <Delay = 1.76>

State 3137 <SV = 1748> <Delay = 5.36>
ST_3137 : Operation 11246 [1/1] (0.00ns)   --->   "%q_83 = phi i10 [ %q_1_82, %253 ], [ 0, %.preheader23.83.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11246 'phi' 'q_83' <Predicate = true> <Delay = 0.00>
ST_3137 : Operation 11247 [1/1] (0.00ns)   --->   "%sum_83 = phi float [ %sum_2_82, %253 ], [ 0.000000e+00, %.preheader23.83.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11247 'phi' 'sum_83' <Predicate = true> <Delay = 0.00>
ST_3137 : Operation 11248 [1/1] (1.77ns)   --->   "%tmp_26_82 = icmp eq i10 %q_83, -240" [combined_hls/top.cpp:64]   --->   Operation 11248 'icmp' 'tmp_26_82' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3137 : Operation 11249 [1/1] (0.00ns)   --->   "%empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11249 'speclooptripcount' 'empty_505' <Predicate = true> <Delay = 0.00>
ST_3137 : Operation 11250 [1/1] (1.73ns)   --->   "%q_1_82 = add i10 %q_83, 1" [combined_hls/top.cpp:64]   --->   Operation 11250 'add' 'q_1_82' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3137 : Operation 11251 [1/1] (0.00ns)   --->   "br i1 %tmp_26_82, label %252, label %253" [combined_hls/top.cpp:64]   --->   Operation 11251 'br' <Predicate = true> <Delay = 0.00>
ST_3137 : Operation 11252 [1/1] (0.00ns)   --->   "%tmp_34_82 = zext i10 %q_83 to i64" [combined_hls/top.cpp:66]   --->   Operation 11252 'zext' 'tmp_34_82' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3137 : Operation 11253 [1/1] (0.00ns)   --->   "%tmp_34_82_cast = zext i10 %q_83 to i17" [combined_hls/top.cpp:66]   --->   Operation 11253 'zext' 'tmp_34_82_cast' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3137 : Operation 11254 [1/1] (2.10ns)   --->   "%tmp_517 = add i17 %tmp_34_82_cast, 65072" [combined_hls/top.cpp:66]   --->   Operation 11254 'add' 'tmp_517' <Predicate = (!tmp_26_82)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3137 : Operation 11255 [1/1] (0.00ns)   --->   "%tmp_519_cast = zext i17 %tmp_517 to i64" [combined_hls/top.cpp:66]   --->   Operation 11255 'zext' 'tmp_519_cast' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3137 : Operation 11256 [1/1] (0.00ns)   --->   "%input_buf_addr_169 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_519_cast" [combined_hls/top.cpp:66]   --->   Operation 11256 'getelementptr' 'input_buf_addr_169' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3137 : Operation 11257 [1/1] (0.00ns)   --->   "%index_buf_addr_84 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_82" [combined_hls/top.cpp:66]   --->   Operation 11257 'getelementptr' 'index_buf_addr_84' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3137 : Operation 11258 [2/2] (3.25ns)   --->   "%index_buf_load_83 = load float* %index_buf_addr_84, align 4" [combined_hls/top.cpp:66]   --->   Operation 11258 'load' 'index_buf_load_83' <Predicate = (!tmp_26_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3137 : Operation 11259 [2/2] (3.25ns)   --->   "%input_buf_load_84 = load float* %input_buf_addr_169, align 4" [combined_hls/top.cpp:66]   --->   Operation 11259 'load' 'input_buf_load_84' <Predicate = (!tmp_26_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3138 <SV = 1749> <Delay = 3.25>
ST_3138 : Operation 11260 [1/2] (3.25ns)   --->   "%index_buf_load_83 = load float* %index_buf_addr_84, align 4" [combined_hls/top.cpp:66]   --->   Operation 11260 'load' 'index_buf_load_83' <Predicate = (!tmp_26_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3138 : Operation 11261 [1/2] (3.25ns)   --->   "%input_buf_load_84 = load float* %input_buf_addr_169, align 4" [combined_hls/top.cpp:66]   --->   Operation 11261 'load' 'input_buf_load_84' <Predicate = (!tmp_26_82)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3139 <SV = 1750> <Delay = 7.25>
ST_3139 : Operation 11262 [5/5] (7.25ns)   --->   "%tmp_35_82 = fsub float %index_buf_load_83, %input_buf_load_84" [combined_hls/top.cpp:66]   --->   Operation 11262 'fsub' 'tmp_35_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3140 <SV = 1751> <Delay = 7.25>
ST_3140 : Operation 11263 [4/5] (7.25ns)   --->   "%tmp_35_82 = fsub float %index_buf_load_83, %input_buf_load_84" [combined_hls/top.cpp:66]   --->   Operation 11263 'fsub' 'tmp_35_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3141 <SV = 1752> <Delay = 7.25>
ST_3141 : Operation 11264 [3/5] (7.25ns)   --->   "%tmp_35_82 = fsub float %index_buf_load_83, %input_buf_load_84" [combined_hls/top.cpp:66]   --->   Operation 11264 'fsub' 'tmp_35_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3142 <SV = 1753> <Delay = 7.25>
ST_3142 : Operation 11265 [2/5] (7.25ns)   --->   "%tmp_35_82 = fsub float %index_buf_load_83, %input_buf_load_84" [combined_hls/top.cpp:66]   --->   Operation 11265 'fsub' 'tmp_35_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3143 <SV = 1754> <Delay = 7.25>
ST_3143 : Operation 11266 [1/5] (7.25ns)   --->   "%tmp_35_82 = fsub float %index_buf_load_83, %input_buf_load_84" [combined_hls/top.cpp:66]   --->   Operation 11266 'fsub' 'tmp_35_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3144 <SV = 1755> <Delay = 5.70>
ST_3144 : Operation 11267 [4/4] (5.70ns)   --->   "%tmp_36_82 = fmul float %tmp_35_82, %tmp_35_82" [combined_hls/top.cpp:67]   --->   Operation 11267 'fmul' 'tmp_36_82' <Predicate = (!tmp_26_82)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3145 <SV = 1756> <Delay = 5.70>
ST_3145 : Operation 11268 [3/4] (5.70ns)   --->   "%tmp_36_82 = fmul float %tmp_35_82, %tmp_35_82" [combined_hls/top.cpp:67]   --->   Operation 11268 'fmul' 'tmp_36_82' <Predicate = (!tmp_26_82)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3146 <SV = 1757> <Delay = 5.70>
ST_3146 : Operation 11269 [2/4] (5.70ns)   --->   "%tmp_36_82 = fmul float %tmp_35_82, %tmp_35_82" [combined_hls/top.cpp:67]   --->   Operation 11269 'fmul' 'tmp_36_82' <Predicate = (!tmp_26_82)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3147 <SV = 1758> <Delay = 5.70>
ST_3147 : Operation 11270 [1/4] (5.70ns)   --->   "%tmp_36_82 = fmul float %tmp_35_82, %tmp_35_82" [combined_hls/top.cpp:67]   --->   Operation 11270 'fmul' 'tmp_36_82' <Predicate = (!tmp_26_82)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3148 <SV = 1759> <Delay = 7.25>
ST_3148 : Operation 11271 [5/5] (7.25ns)   --->   "%sum_2_82 = fadd float %sum_83, %tmp_36_82" [combined_hls/top.cpp:67]   --->   Operation 11271 'fadd' 'sum_2_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3149 <SV = 1760> <Delay = 7.25>
ST_3149 : Operation 11272 [4/5] (7.25ns)   --->   "%sum_2_82 = fadd float %sum_83, %tmp_36_82" [combined_hls/top.cpp:67]   --->   Operation 11272 'fadd' 'sum_2_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3150 <SV = 1761> <Delay = 7.25>
ST_3150 : Operation 11273 [3/5] (7.25ns)   --->   "%sum_2_82 = fadd float %sum_83, %tmp_36_82" [combined_hls/top.cpp:67]   --->   Operation 11273 'fadd' 'sum_2_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3151 <SV = 1762> <Delay = 7.25>
ST_3151 : Operation 11274 [2/5] (7.25ns)   --->   "%sum_2_82 = fadd float %sum_83, %tmp_36_82" [combined_hls/top.cpp:67]   --->   Operation 11274 'fadd' 'sum_2_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3152 <SV = 1763> <Delay = 7.25>
ST_3152 : Operation 11275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11275 'specloopname' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3152 : Operation 11276 [1/1] (0.00ns)   --->   "%tmp_296 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11276 'specregionbegin' 'tmp_296' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3152 : Operation 11277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11277 'specpipeline' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3152 : Operation 11278 [1/5] (7.25ns)   --->   "%sum_2_82 = fadd float %sum_83, %tmp_36_82" [combined_hls/top.cpp:67]   --->   Operation 11278 'fadd' 'sum_2_82' <Predicate = (!tmp_26_82)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3152 : Operation 11279 [1/1] (0.00ns)   --->   "%empty_506 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_296)" [combined_hls/top.cpp:68]   --->   Operation 11279 'specregionend' 'empty_506' <Predicate = (!tmp_26_82)> <Delay = 0.00>
ST_3152 : Operation 11280 [1/1] (0.00ns)   --->   "br label %.preheader23.83" [combined_hls/top.cpp:64]   --->   Operation 11280 'br' <Predicate = (!tmp_26_82)> <Delay = 0.00>

State 3153 <SV = 1749> <Delay = 5.54>
ST_3153 : Operation 11281 [1/1] (5.54ns)   --->   "%tmp_29_82 = fpext float %sum_83 to double" [combined_hls/top.cpp:69]   --->   Operation 11281 'fpext' 'tmp_29_82' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3153 : Operation 11282 [1/1] (0.00ns)   --->   "%tmp_295 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11282 'specregionbegin' 'tmp_295' <Predicate = true> <Delay = 0.00>

State 3154 <SV = 1750> <Delay = 7.78>
ST_3154 : Operation 11283 [6/6] (7.78ns)   --->   "%tmp_30_82 = fmul double %tmp_29_82, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11283 'dmul' 'tmp_30_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3155 <SV = 1751> <Delay = 7.78>
ST_3155 : Operation 11284 [5/6] (7.78ns)   --->   "%tmp_30_82 = fmul double %tmp_29_82, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11284 'dmul' 'tmp_30_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3156 <SV = 1752> <Delay = 7.78>
ST_3156 : Operation 11285 [4/6] (7.78ns)   --->   "%tmp_30_82 = fmul double %tmp_29_82, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11285 'dmul' 'tmp_30_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3157 <SV = 1753> <Delay = 7.78>
ST_3157 : Operation 11286 [3/6] (7.78ns)   --->   "%tmp_30_82 = fmul double %tmp_29_82, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11286 'dmul' 'tmp_30_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3158 <SV = 1754> <Delay = 7.78>
ST_3158 : Operation 11287 [2/6] (7.78ns)   --->   "%tmp_30_82 = fmul double %tmp_29_82, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11287 'dmul' 'tmp_30_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3159 <SV = 1755> <Delay = 7.78>
ST_3159 : Operation 11288 [1/6] (7.78ns)   --->   "%tmp_30_82 = fmul double %tmp_29_82, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11288 'dmul' 'tmp_30_82' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3160 <SV = 1756> <Delay = 6.50>
ST_3160 : Operation 11289 [1/1] (6.50ns)   --->   "%tmp_31_82 = fptrunc double %tmp_30_82 to float" [combined_hls/top.cpp:69]   --->   Operation 11289 'fptrunc' 'tmp_31_82' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3161 <SV = 1757> <Delay = 7.68>
ST_3161 : Operation 11290 [9/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11290 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3162 <SV = 1758> <Delay = 7.68>
ST_3162 : Operation 11291 [8/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11291 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3163 <SV = 1759> <Delay = 7.68>
ST_3163 : Operation 11292 [7/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11292 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3164 <SV = 1760> <Delay = 7.68>
ST_3164 : Operation 11293 [6/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11293 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3165 <SV = 1761> <Delay = 7.68>
ST_3165 : Operation 11294 [5/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11294 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3166 <SV = 1762> <Delay = 7.68>
ST_3166 : Operation 11295 [4/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11295 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3167 <SV = 1763> <Delay = 7.68>
ST_3167 : Operation 11296 [3/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11296 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3168 <SV = 1764> <Delay = 7.68>
ST_3168 : Operation 11297 [2/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11297 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3169 <SV = 1765> <Delay = 7.68>
ST_3169 : Operation 11298 [1/9] (7.68ns)   --->   "%tmp_32_82 = call float @llvm.exp.f32(float %tmp_31_82)" [combined_hls/top.cpp:69]   --->   Operation 11298 'fexp' 'tmp_32_82' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3170 <SV = 1766> <Delay = 5.91>
ST_3170 : Operation 11299 [1/1] (0.00ns)   --->   "%l_idx_load914 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11299 'load' 'l_idx_load914' <Predicate = true> <Delay = 0.00>
ST_3170 : Operation 11300 [1/1] (0.00ns)   --->   "%tmp_33_82 = sext i32 %l_idx_2_81 to i64" [combined_hls/top.cpp:69]   --->   Operation 11300 'sext' 'tmp_33_82' <Predicate = true> <Delay = 0.00>
ST_3170 : Operation 11301 [1/1] (0.00ns)   --->   "%result_buf_addr_87 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_82" [combined_hls/top.cpp:69]   --->   Operation 11301 'getelementptr' 'result_buf_addr_87' <Predicate = true> <Delay = 0.00>
ST_3170 : Operation 11302 [1/1] (3.25ns)   --->   "store float %tmp_32_82, float* %result_buf_addr_87, align 4" [combined_hls/top.cpp:69]   --->   Operation 11302 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3170 : Operation 11303 [1/1] (2.55ns)   --->   "%l_idx_2_82 = add nsw i32 %l_idx_load914, 84" [combined_hls/top.cpp:70]   --->   Operation 11303 'add' 'l_idx_2_82' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3170 : Operation 11304 [1/1] (0.00ns)   --->   "%empty_504 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_292)" [combined_hls/top.cpp:72]   --->   Operation 11304 'specregionend' 'empty_504' <Predicate = true> <Delay = 0.00>
ST_3170 : Operation 11305 [1/1] (0.97ns)   --->   "%or_cond86 = or i1 %tmp_16_77, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11305 'or' 'or_cond86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3170 : Operation 11306 [1/1] (0.00ns)   --->   "br i1 %or_cond86, label %._crit_edge.84.preheader, label %..preheader24.backedge_crit_edge883" [combined_hls/top.cpp:54]   --->   Operation 11306 'br' <Predicate = true> <Delay = 0.00>
ST_3170 : Operation 11307 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_82, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11307 'store' <Predicate = (!or_cond86)> <Delay = 3.36>
ST_3170 : Operation 11308 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11308 'br' <Predicate = (!or_cond86)> <Delay = 0.00>
ST_3170 : Operation 11309 [1/1] (1.76ns)   --->   "br label %._crit_edge.84" [combined_hls/top.cpp:57]   --->   Operation 11309 'br' <Predicate = (or_cond86)> <Delay = 1.76>

State 3171 <SV = 1767> <Delay = 2.74>
ST_3171 : Operation 11310 [1/1] (0.00ns)   --->   "%j1_83 = phi i10 [ %j_4_83, %257 ], [ 0, %._crit_edge.84.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11310 'phi' 'j1_83' <Predicate = true> <Delay = 0.00>
ST_3171 : Operation 11311 [1/1] (1.77ns)   --->   "%exitcond5_83 = icmp eq i10 %j1_83, -240" [combined_hls/top.cpp:57]   --->   Operation 11311 'icmp' 'exitcond5_83' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3171 : Operation 11312 [1/1] (0.00ns)   --->   "%empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11312 'speclooptripcount' 'empty_513' <Predicate = true> <Delay = 0.00>
ST_3171 : Operation 11313 [1/1] (1.73ns)   --->   "%j_4_83 = add i10 %j1_83, 1" [combined_hls/top.cpp:57]   --->   Operation 11313 'add' 'j_4_83' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3171 : Operation 11314 [1/1] (0.00ns)   --->   "br i1 %exitcond5_83, label %.preheader23.84.preheader, label %257" [combined_hls/top.cpp:57]   --->   Operation 11314 'br' <Predicate = true> <Delay = 0.00>
ST_3171 : Operation 11315 [2/2] (0.00ns)   --->   "%empty_514 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11315 'read' 'empty_514' <Predicate = (!exitcond5_83)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3171 : Operation 11316 [1/1] (0.00ns)   --->   "%tmp_21_82_cast = zext i10 %j1_83 to i17" [combined_hls/top.cpp:60]   --->   Operation 11316 'zext' 'tmp_21_82_cast' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3171 : Operation 11317 [1/1] (2.10ns)   --->   "%tmp_518 = add i17 %tmp_21_82_cast, -65216" [combined_hls/top.cpp:60]   --->   Operation 11317 'add' 'tmp_518' <Predicate = (!exitcond5_83)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3172 <SV = 1768> <Delay = 3.25>
ST_3172 : Operation 11318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11318 'specloopname' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11319 [1/1] (0.00ns)   --->   "%tmp_297 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11319 'specregionbegin' 'tmp_297' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11320 'specpipeline' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11321 [1/2] (0.00ns)   --->   "%empty_514 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11321 'read' 'empty_514' <Predicate = (!exitcond5_83)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3172 : Operation 11322 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_184 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_514, 0"   --->   Operation 11322 'extractvalue' 'in_stream_data_V_val_184' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11323 [1/1] (0.00ns)   --->   "%bitcast_83 = bitcast i32 %in_stream_data_V_val_184 to float"   --->   Operation 11323 'bitcast' 'bitcast_83' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11324 [1/1] (0.00ns)   --->   "%tmp_520_cast = zext i17 %tmp_518 to i64" [combined_hls/top.cpp:60]   --->   Operation 11324 'zext' 'tmp_520_cast' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11325 [1/1] (0.00ns)   --->   "%input_buf_addr_170 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_520_cast" [combined_hls/top.cpp:60]   --->   Operation 11325 'getelementptr' 'input_buf_addr_170' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11326 [1/1] (3.25ns)   --->   "store float %bitcast_83, float* %input_buf_addr_170, align 4" [combined_hls/top.cpp:60]   --->   Operation 11326 'store' <Predicate = (!exitcond5_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3172 : Operation 11327 [1/1] (0.00ns)   --->   "%empty_515 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_297)" [combined_hls/top.cpp:61]   --->   Operation 11327 'specregionend' 'empty_515' <Predicate = (!exitcond5_83)> <Delay = 0.00>
ST_3172 : Operation 11328 [1/1] (0.00ns)   --->   "br label %._crit_edge.84" [combined_hls/top.cpp:57]   --->   Operation 11328 'br' <Predicate = (!exitcond5_83)> <Delay = 0.00>

State 3173 <SV = 1768> <Delay = 1.76>
ST_3173 : Operation 11329 [1/1] (1.76ns)   --->   "br label %.preheader23.84" [combined_hls/top.cpp:64]   --->   Operation 11329 'br' <Predicate = true> <Delay = 1.76>

State 3174 <SV = 1769> <Delay = 5.36>
ST_3174 : Operation 11330 [1/1] (0.00ns)   --->   "%q_84 = phi i10 [ %q_1_83, %256 ], [ 0, %.preheader23.84.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11330 'phi' 'q_84' <Predicate = true> <Delay = 0.00>
ST_3174 : Operation 11331 [1/1] (0.00ns)   --->   "%sum_84 = phi float [ %sum_2_83, %256 ], [ 0.000000e+00, %.preheader23.84.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11331 'phi' 'sum_84' <Predicate = true> <Delay = 0.00>
ST_3174 : Operation 11332 [1/1] (1.77ns)   --->   "%tmp_26_83 = icmp eq i10 %q_84, -240" [combined_hls/top.cpp:64]   --->   Operation 11332 'icmp' 'tmp_26_83' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3174 : Operation 11333 [1/1] (0.00ns)   --->   "%empty_511 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11333 'speclooptripcount' 'empty_511' <Predicate = true> <Delay = 0.00>
ST_3174 : Operation 11334 [1/1] (1.73ns)   --->   "%q_1_83 = add i10 %q_84, 1" [combined_hls/top.cpp:64]   --->   Operation 11334 'add' 'q_1_83' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3174 : Operation 11335 [1/1] (0.00ns)   --->   "br i1 %tmp_26_83, label %255, label %256" [combined_hls/top.cpp:64]   --->   Operation 11335 'br' <Predicate = true> <Delay = 0.00>
ST_3174 : Operation 11336 [1/1] (0.00ns)   --->   "%tmp_34_83 = zext i10 %q_84 to i64" [combined_hls/top.cpp:66]   --->   Operation 11336 'zext' 'tmp_34_83' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3174 : Operation 11337 [1/1] (0.00ns)   --->   "%tmp_34_83_cast = zext i10 %q_84 to i17" [combined_hls/top.cpp:66]   --->   Operation 11337 'zext' 'tmp_34_83_cast' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3174 : Operation 11338 [1/1] (2.10ns)   --->   "%tmp_519 = add i17 %tmp_34_83_cast, -65216" [combined_hls/top.cpp:66]   --->   Operation 11338 'add' 'tmp_519' <Predicate = (!tmp_26_83)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3174 : Operation 11339 [1/1] (0.00ns)   --->   "%tmp_521_cast = zext i17 %tmp_519 to i64" [combined_hls/top.cpp:66]   --->   Operation 11339 'zext' 'tmp_521_cast' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3174 : Operation 11340 [1/1] (0.00ns)   --->   "%input_buf_addr_171 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_521_cast" [combined_hls/top.cpp:66]   --->   Operation 11340 'getelementptr' 'input_buf_addr_171' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3174 : Operation 11341 [1/1] (0.00ns)   --->   "%index_buf_addr_85 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_83" [combined_hls/top.cpp:66]   --->   Operation 11341 'getelementptr' 'index_buf_addr_85' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3174 : Operation 11342 [2/2] (3.25ns)   --->   "%index_buf_load_84 = load float* %index_buf_addr_85, align 4" [combined_hls/top.cpp:66]   --->   Operation 11342 'load' 'index_buf_load_84' <Predicate = (!tmp_26_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3174 : Operation 11343 [2/2] (3.25ns)   --->   "%input_buf_load_85 = load float* %input_buf_addr_171, align 4" [combined_hls/top.cpp:66]   --->   Operation 11343 'load' 'input_buf_load_85' <Predicate = (!tmp_26_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3175 <SV = 1770> <Delay = 3.25>
ST_3175 : Operation 11344 [1/2] (3.25ns)   --->   "%index_buf_load_84 = load float* %index_buf_addr_85, align 4" [combined_hls/top.cpp:66]   --->   Operation 11344 'load' 'index_buf_load_84' <Predicate = (!tmp_26_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3175 : Operation 11345 [1/2] (3.25ns)   --->   "%input_buf_load_85 = load float* %input_buf_addr_171, align 4" [combined_hls/top.cpp:66]   --->   Operation 11345 'load' 'input_buf_load_85' <Predicate = (!tmp_26_83)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3176 <SV = 1771> <Delay = 7.25>
ST_3176 : Operation 11346 [5/5] (7.25ns)   --->   "%tmp_35_83 = fsub float %index_buf_load_84, %input_buf_load_85" [combined_hls/top.cpp:66]   --->   Operation 11346 'fsub' 'tmp_35_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3177 <SV = 1772> <Delay = 7.25>
ST_3177 : Operation 11347 [4/5] (7.25ns)   --->   "%tmp_35_83 = fsub float %index_buf_load_84, %input_buf_load_85" [combined_hls/top.cpp:66]   --->   Operation 11347 'fsub' 'tmp_35_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3178 <SV = 1773> <Delay = 7.25>
ST_3178 : Operation 11348 [3/5] (7.25ns)   --->   "%tmp_35_83 = fsub float %index_buf_load_84, %input_buf_load_85" [combined_hls/top.cpp:66]   --->   Operation 11348 'fsub' 'tmp_35_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3179 <SV = 1774> <Delay = 7.25>
ST_3179 : Operation 11349 [2/5] (7.25ns)   --->   "%tmp_35_83 = fsub float %index_buf_load_84, %input_buf_load_85" [combined_hls/top.cpp:66]   --->   Operation 11349 'fsub' 'tmp_35_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3180 <SV = 1775> <Delay = 7.25>
ST_3180 : Operation 11350 [1/5] (7.25ns)   --->   "%tmp_35_83 = fsub float %index_buf_load_84, %input_buf_load_85" [combined_hls/top.cpp:66]   --->   Operation 11350 'fsub' 'tmp_35_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3181 <SV = 1776> <Delay = 5.70>
ST_3181 : Operation 11351 [4/4] (5.70ns)   --->   "%tmp_36_83 = fmul float %tmp_35_83, %tmp_35_83" [combined_hls/top.cpp:67]   --->   Operation 11351 'fmul' 'tmp_36_83' <Predicate = (!tmp_26_83)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3182 <SV = 1777> <Delay = 5.70>
ST_3182 : Operation 11352 [3/4] (5.70ns)   --->   "%tmp_36_83 = fmul float %tmp_35_83, %tmp_35_83" [combined_hls/top.cpp:67]   --->   Operation 11352 'fmul' 'tmp_36_83' <Predicate = (!tmp_26_83)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3183 <SV = 1778> <Delay = 5.70>
ST_3183 : Operation 11353 [2/4] (5.70ns)   --->   "%tmp_36_83 = fmul float %tmp_35_83, %tmp_35_83" [combined_hls/top.cpp:67]   --->   Operation 11353 'fmul' 'tmp_36_83' <Predicate = (!tmp_26_83)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3184 <SV = 1779> <Delay = 5.70>
ST_3184 : Operation 11354 [1/4] (5.70ns)   --->   "%tmp_36_83 = fmul float %tmp_35_83, %tmp_35_83" [combined_hls/top.cpp:67]   --->   Operation 11354 'fmul' 'tmp_36_83' <Predicate = (!tmp_26_83)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3185 <SV = 1780> <Delay = 7.25>
ST_3185 : Operation 11355 [5/5] (7.25ns)   --->   "%sum_2_83 = fadd float %sum_84, %tmp_36_83" [combined_hls/top.cpp:67]   --->   Operation 11355 'fadd' 'sum_2_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3186 <SV = 1781> <Delay = 7.25>
ST_3186 : Operation 11356 [4/5] (7.25ns)   --->   "%sum_2_83 = fadd float %sum_84, %tmp_36_83" [combined_hls/top.cpp:67]   --->   Operation 11356 'fadd' 'sum_2_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3187 <SV = 1782> <Delay = 7.25>
ST_3187 : Operation 11357 [3/5] (7.25ns)   --->   "%sum_2_83 = fadd float %sum_84, %tmp_36_83" [combined_hls/top.cpp:67]   --->   Operation 11357 'fadd' 'sum_2_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3188 <SV = 1783> <Delay = 7.25>
ST_3188 : Operation 11358 [2/5] (7.25ns)   --->   "%sum_2_83 = fadd float %sum_84, %tmp_36_83" [combined_hls/top.cpp:67]   --->   Operation 11358 'fadd' 'sum_2_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3189 <SV = 1784> <Delay = 7.25>
ST_3189 : Operation 11359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11359 'specloopname' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3189 : Operation 11360 [1/1] (0.00ns)   --->   "%tmp_299 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11360 'specregionbegin' 'tmp_299' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3189 : Operation 11361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11361 'specpipeline' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3189 : Operation 11362 [1/5] (7.25ns)   --->   "%sum_2_83 = fadd float %sum_84, %tmp_36_83" [combined_hls/top.cpp:67]   --->   Operation 11362 'fadd' 'sum_2_83' <Predicate = (!tmp_26_83)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3189 : Operation 11363 [1/1] (0.00ns)   --->   "%empty_512 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_299)" [combined_hls/top.cpp:68]   --->   Operation 11363 'specregionend' 'empty_512' <Predicate = (!tmp_26_83)> <Delay = 0.00>
ST_3189 : Operation 11364 [1/1] (0.00ns)   --->   "br label %.preheader23.84" [combined_hls/top.cpp:64]   --->   Operation 11364 'br' <Predicate = (!tmp_26_83)> <Delay = 0.00>

State 3190 <SV = 1770> <Delay = 5.54>
ST_3190 : Operation 11365 [1/1] (5.54ns)   --->   "%tmp_29_83 = fpext float %sum_84 to double" [combined_hls/top.cpp:69]   --->   Operation 11365 'fpext' 'tmp_29_83' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3191 <SV = 1771> <Delay = 7.78>
ST_3191 : Operation 11366 [6/6] (7.78ns)   --->   "%tmp_30_83 = fmul double %tmp_29_83, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11366 'dmul' 'tmp_30_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3192 <SV = 1772> <Delay = 7.78>
ST_3192 : Operation 11367 [5/6] (7.78ns)   --->   "%tmp_30_83 = fmul double %tmp_29_83, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11367 'dmul' 'tmp_30_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3193 <SV = 1773> <Delay = 7.78>
ST_3193 : Operation 11368 [4/6] (7.78ns)   --->   "%tmp_30_83 = fmul double %tmp_29_83, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11368 'dmul' 'tmp_30_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3194 <SV = 1774> <Delay = 7.78>
ST_3194 : Operation 11369 [3/6] (7.78ns)   --->   "%tmp_30_83 = fmul double %tmp_29_83, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11369 'dmul' 'tmp_30_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3195 <SV = 1775> <Delay = 7.78>
ST_3195 : Operation 11370 [2/6] (7.78ns)   --->   "%tmp_30_83 = fmul double %tmp_29_83, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11370 'dmul' 'tmp_30_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3196 <SV = 1776> <Delay = 7.78>
ST_3196 : Operation 11371 [1/6] (7.78ns)   --->   "%tmp_30_83 = fmul double %tmp_29_83, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11371 'dmul' 'tmp_30_83' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3197 <SV = 1777> <Delay = 6.50>
ST_3197 : Operation 11372 [1/1] (6.50ns)   --->   "%tmp_31_83 = fptrunc double %tmp_30_83 to float" [combined_hls/top.cpp:69]   --->   Operation 11372 'fptrunc' 'tmp_31_83' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3198 <SV = 1778> <Delay = 7.68>
ST_3198 : Operation 11373 [9/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11373 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3199 <SV = 1779> <Delay = 7.68>
ST_3199 : Operation 11374 [8/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11374 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3200 <SV = 1780> <Delay = 7.68>
ST_3200 : Operation 11375 [7/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11375 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3201 <SV = 1781> <Delay = 7.68>
ST_3201 : Operation 11376 [6/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11376 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3202 <SV = 1782> <Delay = 7.68>
ST_3202 : Operation 11377 [5/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11377 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3203 <SV = 1783> <Delay = 7.68>
ST_3203 : Operation 11378 [4/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11378 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3204 <SV = 1784> <Delay = 7.68>
ST_3204 : Operation 11379 [3/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11379 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3205 <SV = 1785> <Delay = 7.68>
ST_3205 : Operation 11380 [2/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11380 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3206 <SV = 1786> <Delay = 7.68>
ST_3206 : Operation 11381 [1/9] (7.68ns)   --->   "%tmp_32_83 = call float @llvm.exp.f32(float %tmp_31_83)" [combined_hls/top.cpp:69]   --->   Operation 11381 'fexp' 'tmp_32_83' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3207 <SV = 1787> <Delay = 5.91>
ST_3207 : Operation 11382 [1/1] (0.00ns)   --->   "%l_idx_load913 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11382 'load' 'l_idx_load913' <Predicate = true> <Delay = 0.00>
ST_3207 : Operation 11383 [1/1] (0.00ns)   --->   "%tmp_33_83 = sext i32 %l_idx_2_82 to i64" [combined_hls/top.cpp:69]   --->   Operation 11383 'sext' 'tmp_33_83' <Predicate = true> <Delay = 0.00>
ST_3207 : Operation 11384 [1/1] (0.00ns)   --->   "%result_buf_addr_88 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_83" [combined_hls/top.cpp:69]   --->   Operation 11384 'getelementptr' 'result_buf_addr_88' <Predicate = true> <Delay = 0.00>
ST_3207 : Operation 11385 [1/1] (3.25ns)   --->   "store float %tmp_32_83, float* %result_buf_addr_88, align 4" [combined_hls/top.cpp:69]   --->   Operation 11385 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3207 : Operation 11386 [1/1] (2.55ns)   --->   "%l_idx_2_83 = add nsw i32 %l_idx_load913, 85" [combined_hls/top.cpp:70]   --->   Operation 11386 'add' 'l_idx_2_83' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3207 : Operation 11387 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_295)" [combined_hls/top.cpp:72]   --->   Operation 11387 'specregionend' 'empty_510' <Predicate = true> <Delay = 0.00>
ST_3207 : Operation 11388 [1/1] (0.00ns)   --->   "%tmp_298 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11388 'specregionbegin' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_3207 : Operation 11389 [1/1] (0.97ns)   --->   "%or_cond87 = or i1 %tmp_16_78, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11389 'or' 'or_cond87' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3207 : Operation 11390 [1/1] (0.00ns)   --->   "br i1 %or_cond87, label %._crit_edge.85.preheader, label %..preheader24.backedge_crit_edge884" [combined_hls/top.cpp:54]   --->   Operation 11390 'br' <Predicate = true> <Delay = 0.00>
ST_3207 : Operation 11391 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_83, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11391 'store' <Predicate = (!or_cond87)> <Delay = 3.36>
ST_3207 : Operation 11392 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11392 'br' <Predicate = (!or_cond87)> <Delay = 0.00>
ST_3207 : Operation 11393 [1/1] (1.76ns)   --->   "br label %._crit_edge.85" [combined_hls/top.cpp:57]   --->   Operation 11393 'br' <Predicate = (or_cond87)> <Delay = 1.76>

State 3208 <SV = 1788> <Delay = 2.74>
ST_3208 : Operation 11394 [1/1] (0.00ns)   --->   "%j1_84 = phi i10 [ %j_4_84, %260 ], [ 0, %._crit_edge.85.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11394 'phi' 'j1_84' <Predicate = true> <Delay = 0.00>
ST_3208 : Operation 11395 [1/1] (1.77ns)   --->   "%exitcond5_84 = icmp eq i10 %j1_84, -240" [combined_hls/top.cpp:57]   --->   Operation 11395 'icmp' 'exitcond5_84' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3208 : Operation 11396 [1/1] (0.00ns)   --->   "%empty_519 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11396 'speclooptripcount' 'empty_519' <Predicate = true> <Delay = 0.00>
ST_3208 : Operation 11397 [1/1] (1.73ns)   --->   "%j_4_84 = add i10 %j1_84, 1" [combined_hls/top.cpp:57]   --->   Operation 11397 'add' 'j_4_84' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3208 : Operation 11398 [1/1] (0.00ns)   --->   "br i1 %exitcond5_84, label %.preheader23.85.preheader, label %260" [combined_hls/top.cpp:57]   --->   Operation 11398 'br' <Predicate = true> <Delay = 0.00>
ST_3208 : Operation 11399 [2/2] (0.00ns)   --->   "%empty_520 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11399 'read' 'empty_520' <Predicate = (!exitcond5_84)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3208 : Operation 11400 [1/1] (0.00ns)   --->   "%tmp_21_83_cast = zext i10 %j1_84 to i17" [combined_hls/top.cpp:60]   --->   Operation 11400 'zext' 'tmp_21_83_cast' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3208 : Operation 11401 [1/1] (2.10ns)   --->   "%tmp_520 = add i17 %tmp_21_83_cast, -64432" [combined_hls/top.cpp:60]   --->   Operation 11401 'add' 'tmp_520' <Predicate = (!exitcond5_84)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3209 <SV = 1789> <Delay = 3.25>
ST_3209 : Operation 11402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11402 'specloopname' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11403 [1/1] (0.00ns)   --->   "%tmp_300 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11403 'specregionbegin' 'tmp_300' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11404 'specpipeline' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11405 [1/2] (0.00ns)   --->   "%empty_520 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11405 'read' 'empty_520' <Predicate = (!exitcond5_84)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3209 : Operation 11406 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_185 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_520, 0"   --->   Operation 11406 'extractvalue' 'in_stream_data_V_val_185' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11407 [1/1] (0.00ns)   --->   "%bitcast_84 = bitcast i32 %in_stream_data_V_val_185 to float"   --->   Operation 11407 'bitcast' 'bitcast_84' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11408 [1/1] (0.00ns)   --->   "%tmp_522_cast = zext i17 %tmp_520 to i64" [combined_hls/top.cpp:60]   --->   Operation 11408 'zext' 'tmp_522_cast' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11409 [1/1] (0.00ns)   --->   "%input_buf_addr_172 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_522_cast" [combined_hls/top.cpp:60]   --->   Operation 11409 'getelementptr' 'input_buf_addr_172' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11410 [1/1] (3.25ns)   --->   "store float %bitcast_84, float* %input_buf_addr_172, align 4" [combined_hls/top.cpp:60]   --->   Operation 11410 'store' <Predicate = (!exitcond5_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3209 : Operation 11411 [1/1] (0.00ns)   --->   "%empty_521 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_300)" [combined_hls/top.cpp:61]   --->   Operation 11411 'specregionend' 'empty_521' <Predicate = (!exitcond5_84)> <Delay = 0.00>
ST_3209 : Operation 11412 [1/1] (0.00ns)   --->   "br label %._crit_edge.85" [combined_hls/top.cpp:57]   --->   Operation 11412 'br' <Predicate = (!exitcond5_84)> <Delay = 0.00>

State 3210 <SV = 1789> <Delay = 1.76>
ST_3210 : Operation 11413 [1/1] (1.76ns)   --->   "br label %.preheader23.85" [combined_hls/top.cpp:64]   --->   Operation 11413 'br' <Predicate = true> <Delay = 1.76>

State 3211 <SV = 1790> <Delay = 5.36>
ST_3211 : Operation 11414 [1/1] (0.00ns)   --->   "%q_85 = phi i10 [ %q_1_84, %259 ], [ 0, %.preheader23.85.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11414 'phi' 'q_85' <Predicate = true> <Delay = 0.00>
ST_3211 : Operation 11415 [1/1] (0.00ns)   --->   "%sum_85 = phi float [ %sum_2_84, %259 ], [ 0.000000e+00, %.preheader23.85.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11415 'phi' 'sum_85' <Predicate = true> <Delay = 0.00>
ST_3211 : Operation 11416 [1/1] (1.77ns)   --->   "%tmp_26_84 = icmp eq i10 %q_85, -240" [combined_hls/top.cpp:64]   --->   Operation 11416 'icmp' 'tmp_26_84' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3211 : Operation 11417 [1/1] (0.00ns)   --->   "%empty_517 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11417 'speclooptripcount' 'empty_517' <Predicate = true> <Delay = 0.00>
ST_3211 : Operation 11418 [1/1] (1.73ns)   --->   "%q_1_84 = add i10 %q_85, 1" [combined_hls/top.cpp:64]   --->   Operation 11418 'add' 'q_1_84' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3211 : Operation 11419 [1/1] (0.00ns)   --->   "br i1 %tmp_26_84, label %258, label %259" [combined_hls/top.cpp:64]   --->   Operation 11419 'br' <Predicate = true> <Delay = 0.00>
ST_3211 : Operation 11420 [1/1] (0.00ns)   --->   "%tmp_34_84 = zext i10 %q_85 to i64" [combined_hls/top.cpp:66]   --->   Operation 11420 'zext' 'tmp_34_84' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3211 : Operation 11421 [1/1] (0.00ns)   --->   "%tmp_34_84_cast = zext i10 %q_85 to i17" [combined_hls/top.cpp:66]   --->   Operation 11421 'zext' 'tmp_34_84_cast' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3211 : Operation 11422 [1/1] (2.10ns)   --->   "%tmp_521 = add i17 %tmp_34_84_cast, -64432" [combined_hls/top.cpp:66]   --->   Operation 11422 'add' 'tmp_521' <Predicate = (!tmp_26_84)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3211 : Operation 11423 [1/1] (0.00ns)   --->   "%tmp_523_cast = zext i17 %tmp_521 to i64" [combined_hls/top.cpp:66]   --->   Operation 11423 'zext' 'tmp_523_cast' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3211 : Operation 11424 [1/1] (0.00ns)   --->   "%input_buf_addr_173 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_523_cast" [combined_hls/top.cpp:66]   --->   Operation 11424 'getelementptr' 'input_buf_addr_173' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3211 : Operation 11425 [1/1] (0.00ns)   --->   "%index_buf_addr_86 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_84" [combined_hls/top.cpp:66]   --->   Operation 11425 'getelementptr' 'index_buf_addr_86' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3211 : Operation 11426 [2/2] (3.25ns)   --->   "%index_buf_load_85 = load float* %index_buf_addr_86, align 4" [combined_hls/top.cpp:66]   --->   Operation 11426 'load' 'index_buf_load_85' <Predicate = (!tmp_26_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3211 : Operation 11427 [2/2] (3.25ns)   --->   "%input_buf_load_86 = load float* %input_buf_addr_173, align 4" [combined_hls/top.cpp:66]   --->   Operation 11427 'load' 'input_buf_load_86' <Predicate = (!tmp_26_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3212 <SV = 1791> <Delay = 3.25>
ST_3212 : Operation 11428 [1/2] (3.25ns)   --->   "%index_buf_load_85 = load float* %index_buf_addr_86, align 4" [combined_hls/top.cpp:66]   --->   Operation 11428 'load' 'index_buf_load_85' <Predicate = (!tmp_26_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3212 : Operation 11429 [1/2] (3.25ns)   --->   "%input_buf_load_86 = load float* %input_buf_addr_173, align 4" [combined_hls/top.cpp:66]   --->   Operation 11429 'load' 'input_buf_load_86' <Predicate = (!tmp_26_84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3213 <SV = 1792> <Delay = 7.25>
ST_3213 : Operation 11430 [5/5] (7.25ns)   --->   "%tmp_35_84 = fsub float %index_buf_load_85, %input_buf_load_86" [combined_hls/top.cpp:66]   --->   Operation 11430 'fsub' 'tmp_35_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3214 <SV = 1793> <Delay = 7.25>
ST_3214 : Operation 11431 [4/5] (7.25ns)   --->   "%tmp_35_84 = fsub float %index_buf_load_85, %input_buf_load_86" [combined_hls/top.cpp:66]   --->   Operation 11431 'fsub' 'tmp_35_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3215 <SV = 1794> <Delay = 7.25>
ST_3215 : Operation 11432 [3/5] (7.25ns)   --->   "%tmp_35_84 = fsub float %index_buf_load_85, %input_buf_load_86" [combined_hls/top.cpp:66]   --->   Operation 11432 'fsub' 'tmp_35_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3216 <SV = 1795> <Delay = 7.25>
ST_3216 : Operation 11433 [2/5] (7.25ns)   --->   "%tmp_35_84 = fsub float %index_buf_load_85, %input_buf_load_86" [combined_hls/top.cpp:66]   --->   Operation 11433 'fsub' 'tmp_35_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3217 <SV = 1796> <Delay = 7.25>
ST_3217 : Operation 11434 [1/5] (7.25ns)   --->   "%tmp_35_84 = fsub float %index_buf_load_85, %input_buf_load_86" [combined_hls/top.cpp:66]   --->   Operation 11434 'fsub' 'tmp_35_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3218 <SV = 1797> <Delay = 5.70>
ST_3218 : Operation 11435 [4/4] (5.70ns)   --->   "%tmp_36_84 = fmul float %tmp_35_84, %tmp_35_84" [combined_hls/top.cpp:67]   --->   Operation 11435 'fmul' 'tmp_36_84' <Predicate = (!tmp_26_84)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3219 <SV = 1798> <Delay = 5.70>
ST_3219 : Operation 11436 [3/4] (5.70ns)   --->   "%tmp_36_84 = fmul float %tmp_35_84, %tmp_35_84" [combined_hls/top.cpp:67]   --->   Operation 11436 'fmul' 'tmp_36_84' <Predicate = (!tmp_26_84)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3220 <SV = 1799> <Delay = 5.70>
ST_3220 : Operation 11437 [2/4] (5.70ns)   --->   "%tmp_36_84 = fmul float %tmp_35_84, %tmp_35_84" [combined_hls/top.cpp:67]   --->   Operation 11437 'fmul' 'tmp_36_84' <Predicate = (!tmp_26_84)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3221 <SV = 1800> <Delay = 5.70>
ST_3221 : Operation 11438 [1/4] (5.70ns)   --->   "%tmp_36_84 = fmul float %tmp_35_84, %tmp_35_84" [combined_hls/top.cpp:67]   --->   Operation 11438 'fmul' 'tmp_36_84' <Predicate = (!tmp_26_84)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3222 <SV = 1801> <Delay = 7.25>
ST_3222 : Operation 11439 [5/5] (7.25ns)   --->   "%sum_2_84 = fadd float %sum_85, %tmp_36_84" [combined_hls/top.cpp:67]   --->   Operation 11439 'fadd' 'sum_2_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3223 <SV = 1802> <Delay = 7.25>
ST_3223 : Operation 11440 [4/5] (7.25ns)   --->   "%sum_2_84 = fadd float %sum_85, %tmp_36_84" [combined_hls/top.cpp:67]   --->   Operation 11440 'fadd' 'sum_2_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3224 <SV = 1803> <Delay = 7.25>
ST_3224 : Operation 11441 [3/5] (7.25ns)   --->   "%sum_2_84 = fadd float %sum_85, %tmp_36_84" [combined_hls/top.cpp:67]   --->   Operation 11441 'fadd' 'sum_2_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3225 <SV = 1804> <Delay = 7.25>
ST_3225 : Operation 11442 [2/5] (7.25ns)   --->   "%sum_2_84 = fadd float %sum_85, %tmp_36_84" [combined_hls/top.cpp:67]   --->   Operation 11442 'fadd' 'sum_2_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3226 <SV = 1805> <Delay = 7.25>
ST_3226 : Operation 11443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11443 'specloopname' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3226 : Operation 11444 [1/1] (0.00ns)   --->   "%tmp_302 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11444 'specregionbegin' 'tmp_302' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3226 : Operation 11445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11445 'specpipeline' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3226 : Operation 11446 [1/5] (7.25ns)   --->   "%sum_2_84 = fadd float %sum_85, %tmp_36_84" [combined_hls/top.cpp:67]   --->   Operation 11446 'fadd' 'sum_2_84' <Predicate = (!tmp_26_84)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3226 : Operation 11447 [1/1] (0.00ns)   --->   "%empty_518 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_302)" [combined_hls/top.cpp:68]   --->   Operation 11447 'specregionend' 'empty_518' <Predicate = (!tmp_26_84)> <Delay = 0.00>
ST_3226 : Operation 11448 [1/1] (0.00ns)   --->   "br label %.preheader23.85" [combined_hls/top.cpp:64]   --->   Operation 11448 'br' <Predicate = (!tmp_26_84)> <Delay = 0.00>

State 3227 <SV = 1791> <Delay = 5.54>
ST_3227 : Operation 11449 [1/1] (5.54ns)   --->   "%tmp_29_84 = fpext float %sum_85 to double" [combined_hls/top.cpp:69]   --->   Operation 11449 'fpext' 'tmp_29_84' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3227 : Operation 11450 [1/1] (0.00ns)   --->   "%tmp_301 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11450 'specregionbegin' 'tmp_301' <Predicate = true> <Delay = 0.00>

State 3228 <SV = 1792> <Delay = 7.78>
ST_3228 : Operation 11451 [6/6] (7.78ns)   --->   "%tmp_30_84 = fmul double %tmp_29_84, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11451 'dmul' 'tmp_30_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3229 <SV = 1793> <Delay = 7.78>
ST_3229 : Operation 11452 [5/6] (7.78ns)   --->   "%tmp_30_84 = fmul double %tmp_29_84, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11452 'dmul' 'tmp_30_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3230 <SV = 1794> <Delay = 7.78>
ST_3230 : Operation 11453 [4/6] (7.78ns)   --->   "%tmp_30_84 = fmul double %tmp_29_84, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11453 'dmul' 'tmp_30_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3231 <SV = 1795> <Delay = 7.78>
ST_3231 : Operation 11454 [3/6] (7.78ns)   --->   "%tmp_30_84 = fmul double %tmp_29_84, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11454 'dmul' 'tmp_30_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3232 <SV = 1796> <Delay = 7.78>
ST_3232 : Operation 11455 [2/6] (7.78ns)   --->   "%tmp_30_84 = fmul double %tmp_29_84, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11455 'dmul' 'tmp_30_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3233 <SV = 1797> <Delay = 7.78>
ST_3233 : Operation 11456 [1/6] (7.78ns)   --->   "%tmp_30_84 = fmul double %tmp_29_84, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11456 'dmul' 'tmp_30_84' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3234 <SV = 1798> <Delay = 6.50>
ST_3234 : Operation 11457 [1/1] (6.50ns)   --->   "%tmp_31_84 = fptrunc double %tmp_30_84 to float" [combined_hls/top.cpp:69]   --->   Operation 11457 'fptrunc' 'tmp_31_84' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3235 <SV = 1799> <Delay = 7.68>
ST_3235 : Operation 11458 [9/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11458 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3236 <SV = 1800> <Delay = 7.68>
ST_3236 : Operation 11459 [8/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11459 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3237 <SV = 1801> <Delay = 7.68>
ST_3237 : Operation 11460 [7/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11460 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3238 <SV = 1802> <Delay = 7.68>
ST_3238 : Operation 11461 [6/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11461 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3239 <SV = 1803> <Delay = 7.68>
ST_3239 : Operation 11462 [5/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11462 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3240 <SV = 1804> <Delay = 7.68>
ST_3240 : Operation 11463 [4/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11463 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3241 <SV = 1805> <Delay = 7.68>
ST_3241 : Operation 11464 [3/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11464 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3242 <SV = 1806> <Delay = 7.68>
ST_3242 : Operation 11465 [2/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11465 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3243 <SV = 1807> <Delay = 7.68>
ST_3243 : Operation 11466 [1/9] (7.68ns)   --->   "%tmp_32_84 = call float @llvm.exp.f32(float %tmp_31_84)" [combined_hls/top.cpp:69]   --->   Operation 11466 'fexp' 'tmp_32_84' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3244 <SV = 1808> <Delay = 5.91>
ST_3244 : Operation 11467 [1/1] (0.00ns)   --->   "%l_idx_load912 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11467 'load' 'l_idx_load912' <Predicate = true> <Delay = 0.00>
ST_3244 : Operation 11468 [1/1] (0.00ns)   --->   "%tmp_33_84 = sext i32 %l_idx_2_83 to i64" [combined_hls/top.cpp:69]   --->   Operation 11468 'sext' 'tmp_33_84' <Predicate = true> <Delay = 0.00>
ST_3244 : Operation 11469 [1/1] (0.00ns)   --->   "%result_buf_addr_89 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_84" [combined_hls/top.cpp:69]   --->   Operation 11469 'getelementptr' 'result_buf_addr_89' <Predicate = true> <Delay = 0.00>
ST_3244 : Operation 11470 [1/1] (3.25ns)   --->   "store float %tmp_32_84, float* %result_buf_addr_89, align 4" [combined_hls/top.cpp:69]   --->   Operation 11470 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3244 : Operation 11471 [1/1] (2.55ns)   --->   "%l_idx_2_84 = add nsw i32 %l_idx_load912, 86" [combined_hls/top.cpp:70]   --->   Operation 11471 'add' 'l_idx_2_84' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3244 : Operation 11472 [1/1] (0.00ns)   --->   "%empty_516 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_298)" [combined_hls/top.cpp:72]   --->   Operation 11472 'specregionend' 'empty_516' <Predicate = true> <Delay = 0.00>
ST_3244 : Operation 11473 [1/1] (0.97ns)   --->   "%or_cond88 = or i1 %tmp_16_79, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11473 'or' 'or_cond88' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3244 : Operation 11474 [1/1] (0.00ns)   --->   "br i1 %or_cond88, label %._crit_edge.86.preheader, label %..preheader24.backedge_crit_edge885" [combined_hls/top.cpp:54]   --->   Operation 11474 'br' <Predicate = true> <Delay = 0.00>
ST_3244 : Operation 11475 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_84, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11475 'store' <Predicate = (!or_cond88)> <Delay = 3.36>
ST_3244 : Operation 11476 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11476 'br' <Predicate = (!or_cond88)> <Delay = 0.00>
ST_3244 : Operation 11477 [1/1] (1.76ns)   --->   "br label %._crit_edge.86" [combined_hls/top.cpp:57]   --->   Operation 11477 'br' <Predicate = (or_cond88)> <Delay = 1.76>

State 3245 <SV = 1809> <Delay = 2.74>
ST_3245 : Operation 11478 [1/1] (0.00ns)   --->   "%j1_85 = phi i10 [ %j_4_85, %263 ], [ 0, %._crit_edge.86.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11478 'phi' 'j1_85' <Predicate = true> <Delay = 0.00>
ST_3245 : Operation 11479 [1/1] (1.77ns)   --->   "%exitcond5_85 = icmp eq i10 %j1_85, -240" [combined_hls/top.cpp:57]   --->   Operation 11479 'icmp' 'exitcond5_85' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3245 : Operation 11480 [1/1] (0.00ns)   --->   "%empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11480 'speclooptripcount' 'empty_525' <Predicate = true> <Delay = 0.00>
ST_3245 : Operation 11481 [1/1] (1.73ns)   --->   "%j_4_85 = add i10 %j1_85, 1" [combined_hls/top.cpp:57]   --->   Operation 11481 'add' 'j_4_85' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3245 : Operation 11482 [1/1] (0.00ns)   --->   "br i1 %exitcond5_85, label %.preheader23.86.preheader, label %263" [combined_hls/top.cpp:57]   --->   Operation 11482 'br' <Predicate = true> <Delay = 0.00>
ST_3245 : Operation 11483 [2/2] (0.00ns)   --->   "%empty_526 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11483 'read' 'empty_526' <Predicate = (!exitcond5_85)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3245 : Operation 11484 [1/1] (0.00ns)   --->   "%tmp_21_84_cast = zext i10 %j1_85 to i17" [combined_hls/top.cpp:60]   --->   Operation 11484 'zext' 'tmp_21_84_cast' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3245 : Operation 11485 [1/1] (2.10ns)   --->   "%tmp_522 = add i17 %tmp_21_84_cast, -63648" [combined_hls/top.cpp:60]   --->   Operation 11485 'add' 'tmp_522' <Predicate = (!exitcond5_85)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3246 <SV = 1810> <Delay = 3.25>
ST_3246 : Operation 11486 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11486 'specloopname' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11487 [1/1] (0.00ns)   --->   "%tmp_303 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11487 'specregionbegin' 'tmp_303' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11488 'specpipeline' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11489 [1/2] (0.00ns)   --->   "%empty_526 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11489 'read' 'empty_526' <Predicate = (!exitcond5_85)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3246 : Operation 11490 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_186 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_526, 0"   --->   Operation 11490 'extractvalue' 'in_stream_data_V_val_186' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11491 [1/1] (0.00ns)   --->   "%bitcast_85 = bitcast i32 %in_stream_data_V_val_186 to float"   --->   Operation 11491 'bitcast' 'bitcast_85' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11492 [1/1] (0.00ns)   --->   "%tmp_524_cast = zext i17 %tmp_522 to i64" [combined_hls/top.cpp:60]   --->   Operation 11492 'zext' 'tmp_524_cast' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11493 [1/1] (0.00ns)   --->   "%input_buf_addr_174 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_524_cast" [combined_hls/top.cpp:60]   --->   Operation 11493 'getelementptr' 'input_buf_addr_174' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11494 [1/1] (3.25ns)   --->   "store float %bitcast_85, float* %input_buf_addr_174, align 4" [combined_hls/top.cpp:60]   --->   Operation 11494 'store' <Predicate = (!exitcond5_85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3246 : Operation 11495 [1/1] (0.00ns)   --->   "%empty_527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_303)" [combined_hls/top.cpp:61]   --->   Operation 11495 'specregionend' 'empty_527' <Predicate = (!exitcond5_85)> <Delay = 0.00>
ST_3246 : Operation 11496 [1/1] (0.00ns)   --->   "br label %._crit_edge.86" [combined_hls/top.cpp:57]   --->   Operation 11496 'br' <Predicate = (!exitcond5_85)> <Delay = 0.00>

State 3247 <SV = 1810> <Delay = 1.76>
ST_3247 : Operation 11497 [1/1] (1.76ns)   --->   "br label %.preheader23.86" [combined_hls/top.cpp:64]   --->   Operation 11497 'br' <Predicate = true> <Delay = 1.76>

State 3248 <SV = 1811> <Delay = 5.36>
ST_3248 : Operation 11498 [1/1] (0.00ns)   --->   "%q_86 = phi i10 [ %q_1_85, %262 ], [ 0, %.preheader23.86.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11498 'phi' 'q_86' <Predicate = true> <Delay = 0.00>
ST_3248 : Operation 11499 [1/1] (0.00ns)   --->   "%sum_86 = phi float [ %sum_2_85, %262 ], [ 0.000000e+00, %.preheader23.86.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11499 'phi' 'sum_86' <Predicate = true> <Delay = 0.00>
ST_3248 : Operation 11500 [1/1] (1.77ns)   --->   "%tmp_26_85 = icmp eq i10 %q_86, -240" [combined_hls/top.cpp:64]   --->   Operation 11500 'icmp' 'tmp_26_85' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3248 : Operation 11501 [1/1] (0.00ns)   --->   "%empty_523 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11501 'speclooptripcount' 'empty_523' <Predicate = true> <Delay = 0.00>
ST_3248 : Operation 11502 [1/1] (1.73ns)   --->   "%q_1_85 = add i10 %q_86, 1" [combined_hls/top.cpp:64]   --->   Operation 11502 'add' 'q_1_85' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3248 : Operation 11503 [1/1] (0.00ns)   --->   "br i1 %tmp_26_85, label %261, label %262" [combined_hls/top.cpp:64]   --->   Operation 11503 'br' <Predicate = true> <Delay = 0.00>
ST_3248 : Operation 11504 [1/1] (0.00ns)   --->   "%tmp_34_85 = zext i10 %q_86 to i64" [combined_hls/top.cpp:66]   --->   Operation 11504 'zext' 'tmp_34_85' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3248 : Operation 11505 [1/1] (0.00ns)   --->   "%tmp_34_85_cast = zext i10 %q_86 to i17" [combined_hls/top.cpp:66]   --->   Operation 11505 'zext' 'tmp_34_85_cast' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3248 : Operation 11506 [1/1] (2.10ns)   --->   "%tmp_523 = add i17 %tmp_34_85_cast, -63648" [combined_hls/top.cpp:66]   --->   Operation 11506 'add' 'tmp_523' <Predicate = (!tmp_26_85)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3248 : Operation 11507 [1/1] (0.00ns)   --->   "%tmp_525_cast = zext i17 %tmp_523 to i64" [combined_hls/top.cpp:66]   --->   Operation 11507 'zext' 'tmp_525_cast' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3248 : Operation 11508 [1/1] (0.00ns)   --->   "%input_buf_addr_175 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_525_cast" [combined_hls/top.cpp:66]   --->   Operation 11508 'getelementptr' 'input_buf_addr_175' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3248 : Operation 11509 [1/1] (0.00ns)   --->   "%index_buf_addr_87 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_85" [combined_hls/top.cpp:66]   --->   Operation 11509 'getelementptr' 'index_buf_addr_87' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3248 : Operation 11510 [2/2] (3.25ns)   --->   "%index_buf_load_86 = load float* %index_buf_addr_87, align 4" [combined_hls/top.cpp:66]   --->   Operation 11510 'load' 'index_buf_load_86' <Predicate = (!tmp_26_85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3248 : Operation 11511 [2/2] (3.25ns)   --->   "%input_buf_load_87 = load float* %input_buf_addr_175, align 4" [combined_hls/top.cpp:66]   --->   Operation 11511 'load' 'input_buf_load_87' <Predicate = (!tmp_26_85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3249 <SV = 1812> <Delay = 3.25>
ST_3249 : Operation 11512 [1/2] (3.25ns)   --->   "%index_buf_load_86 = load float* %index_buf_addr_87, align 4" [combined_hls/top.cpp:66]   --->   Operation 11512 'load' 'index_buf_load_86' <Predicate = (!tmp_26_85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3249 : Operation 11513 [1/2] (3.25ns)   --->   "%input_buf_load_87 = load float* %input_buf_addr_175, align 4" [combined_hls/top.cpp:66]   --->   Operation 11513 'load' 'input_buf_load_87' <Predicate = (!tmp_26_85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3250 <SV = 1813> <Delay = 7.25>
ST_3250 : Operation 11514 [5/5] (7.25ns)   --->   "%tmp_35_85 = fsub float %index_buf_load_86, %input_buf_load_87" [combined_hls/top.cpp:66]   --->   Operation 11514 'fsub' 'tmp_35_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3251 <SV = 1814> <Delay = 7.25>
ST_3251 : Operation 11515 [4/5] (7.25ns)   --->   "%tmp_35_85 = fsub float %index_buf_load_86, %input_buf_load_87" [combined_hls/top.cpp:66]   --->   Operation 11515 'fsub' 'tmp_35_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3252 <SV = 1815> <Delay = 7.25>
ST_3252 : Operation 11516 [3/5] (7.25ns)   --->   "%tmp_35_85 = fsub float %index_buf_load_86, %input_buf_load_87" [combined_hls/top.cpp:66]   --->   Operation 11516 'fsub' 'tmp_35_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3253 <SV = 1816> <Delay = 7.25>
ST_3253 : Operation 11517 [2/5] (7.25ns)   --->   "%tmp_35_85 = fsub float %index_buf_load_86, %input_buf_load_87" [combined_hls/top.cpp:66]   --->   Operation 11517 'fsub' 'tmp_35_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3254 <SV = 1817> <Delay = 7.25>
ST_3254 : Operation 11518 [1/5] (7.25ns)   --->   "%tmp_35_85 = fsub float %index_buf_load_86, %input_buf_load_87" [combined_hls/top.cpp:66]   --->   Operation 11518 'fsub' 'tmp_35_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3255 <SV = 1818> <Delay = 5.70>
ST_3255 : Operation 11519 [4/4] (5.70ns)   --->   "%tmp_36_85 = fmul float %tmp_35_85, %tmp_35_85" [combined_hls/top.cpp:67]   --->   Operation 11519 'fmul' 'tmp_36_85' <Predicate = (!tmp_26_85)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3256 <SV = 1819> <Delay = 5.70>
ST_3256 : Operation 11520 [3/4] (5.70ns)   --->   "%tmp_36_85 = fmul float %tmp_35_85, %tmp_35_85" [combined_hls/top.cpp:67]   --->   Operation 11520 'fmul' 'tmp_36_85' <Predicate = (!tmp_26_85)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3257 <SV = 1820> <Delay = 5.70>
ST_3257 : Operation 11521 [2/4] (5.70ns)   --->   "%tmp_36_85 = fmul float %tmp_35_85, %tmp_35_85" [combined_hls/top.cpp:67]   --->   Operation 11521 'fmul' 'tmp_36_85' <Predicate = (!tmp_26_85)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3258 <SV = 1821> <Delay = 5.70>
ST_3258 : Operation 11522 [1/4] (5.70ns)   --->   "%tmp_36_85 = fmul float %tmp_35_85, %tmp_35_85" [combined_hls/top.cpp:67]   --->   Operation 11522 'fmul' 'tmp_36_85' <Predicate = (!tmp_26_85)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3259 <SV = 1822> <Delay = 7.25>
ST_3259 : Operation 11523 [5/5] (7.25ns)   --->   "%sum_2_85 = fadd float %sum_86, %tmp_36_85" [combined_hls/top.cpp:67]   --->   Operation 11523 'fadd' 'sum_2_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3260 <SV = 1823> <Delay = 7.25>
ST_3260 : Operation 11524 [4/5] (7.25ns)   --->   "%sum_2_85 = fadd float %sum_86, %tmp_36_85" [combined_hls/top.cpp:67]   --->   Operation 11524 'fadd' 'sum_2_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3261 <SV = 1824> <Delay = 7.25>
ST_3261 : Operation 11525 [3/5] (7.25ns)   --->   "%sum_2_85 = fadd float %sum_86, %tmp_36_85" [combined_hls/top.cpp:67]   --->   Operation 11525 'fadd' 'sum_2_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3262 <SV = 1825> <Delay = 7.25>
ST_3262 : Operation 11526 [2/5] (7.25ns)   --->   "%sum_2_85 = fadd float %sum_86, %tmp_36_85" [combined_hls/top.cpp:67]   --->   Operation 11526 'fadd' 'sum_2_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3263 <SV = 1826> <Delay = 7.25>
ST_3263 : Operation 11527 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11527 'specloopname' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3263 : Operation 11528 [1/1] (0.00ns)   --->   "%tmp_305 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11528 'specregionbegin' 'tmp_305' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3263 : Operation 11529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11529 'specpipeline' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3263 : Operation 11530 [1/5] (7.25ns)   --->   "%sum_2_85 = fadd float %sum_86, %tmp_36_85" [combined_hls/top.cpp:67]   --->   Operation 11530 'fadd' 'sum_2_85' <Predicate = (!tmp_26_85)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3263 : Operation 11531 [1/1] (0.00ns)   --->   "%empty_524 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_305)" [combined_hls/top.cpp:68]   --->   Operation 11531 'specregionend' 'empty_524' <Predicate = (!tmp_26_85)> <Delay = 0.00>
ST_3263 : Operation 11532 [1/1] (0.00ns)   --->   "br label %.preheader23.86" [combined_hls/top.cpp:64]   --->   Operation 11532 'br' <Predicate = (!tmp_26_85)> <Delay = 0.00>

State 3264 <SV = 1812> <Delay = 5.54>
ST_3264 : Operation 11533 [1/1] (5.54ns)   --->   "%tmp_29_85 = fpext float %sum_86 to double" [combined_hls/top.cpp:69]   --->   Operation 11533 'fpext' 'tmp_29_85' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3265 <SV = 1813> <Delay = 7.78>
ST_3265 : Operation 11534 [6/6] (7.78ns)   --->   "%tmp_30_85 = fmul double %tmp_29_85, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11534 'dmul' 'tmp_30_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3266 <SV = 1814> <Delay = 7.78>
ST_3266 : Operation 11535 [5/6] (7.78ns)   --->   "%tmp_30_85 = fmul double %tmp_29_85, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11535 'dmul' 'tmp_30_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3267 <SV = 1815> <Delay = 7.78>
ST_3267 : Operation 11536 [4/6] (7.78ns)   --->   "%tmp_30_85 = fmul double %tmp_29_85, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11536 'dmul' 'tmp_30_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3268 <SV = 1816> <Delay = 7.78>
ST_3268 : Operation 11537 [3/6] (7.78ns)   --->   "%tmp_30_85 = fmul double %tmp_29_85, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11537 'dmul' 'tmp_30_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3269 <SV = 1817> <Delay = 7.78>
ST_3269 : Operation 11538 [2/6] (7.78ns)   --->   "%tmp_30_85 = fmul double %tmp_29_85, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11538 'dmul' 'tmp_30_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3270 <SV = 1818> <Delay = 7.78>
ST_3270 : Operation 11539 [1/6] (7.78ns)   --->   "%tmp_30_85 = fmul double %tmp_29_85, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11539 'dmul' 'tmp_30_85' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3271 <SV = 1819> <Delay = 6.50>
ST_3271 : Operation 11540 [1/1] (6.50ns)   --->   "%tmp_31_85 = fptrunc double %tmp_30_85 to float" [combined_hls/top.cpp:69]   --->   Operation 11540 'fptrunc' 'tmp_31_85' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3272 <SV = 1820> <Delay = 7.68>
ST_3272 : Operation 11541 [9/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11541 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3273 <SV = 1821> <Delay = 7.68>
ST_3273 : Operation 11542 [8/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11542 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3274 <SV = 1822> <Delay = 7.68>
ST_3274 : Operation 11543 [7/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11543 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3275 <SV = 1823> <Delay = 7.68>
ST_3275 : Operation 11544 [6/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11544 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3276 <SV = 1824> <Delay = 7.68>
ST_3276 : Operation 11545 [5/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11545 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3277 <SV = 1825> <Delay = 7.68>
ST_3277 : Operation 11546 [4/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11546 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3278 <SV = 1826> <Delay = 7.68>
ST_3278 : Operation 11547 [3/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11547 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3279 <SV = 1827> <Delay = 7.68>
ST_3279 : Operation 11548 [2/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11548 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3280 <SV = 1828> <Delay = 7.68>
ST_3280 : Operation 11549 [1/9] (7.68ns)   --->   "%tmp_32_85 = call float @llvm.exp.f32(float %tmp_31_85)" [combined_hls/top.cpp:69]   --->   Operation 11549 'fexp' 'tmp_32_85' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3281 <SV = 1829> <Delay = 5.91>
ST_3281 : Operation 11550 [1/1] (0.00ns)   --->   "%l_idx_load911 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11550 'load' 'l_idx_load911' <Predicate = true> <Delay = 0.00>
ST_3281 : Operation 11551 [1/1] (0.00ns)   --->   "%tmp_33_85 = sext i32 %l_idx_2_84 to i64" [combined_hls/top.cpp:69]   --->   Operation 11551 'sext' 'tmp_33_85' <Predicate = true> <Delay = 0.00>
ST_3281 : Operation 11552 [1/1] (0.00ns)   --->   "%result_buf_addr_90 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_85" [combined_hls/top.cpp:69]   --->   Operation 11552 'getelementptr' 'result_buf_addr_90' <Predicate = true> <Delay = 0.00>
ST_3281 : Operation 11553 [1/1] (3.25ns)   --->   "store float %tmp_32_85, float* %result_buf_addr_90, align 4" [combined_hls/top.cpp:69]   --->   Operation 11553 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3281 : Operation 11554 [1/1] (2.55ns)   --->   "%l_idx_2_85 = add nsw i32 %l_idx_load911, 87" [combined_hls/top.cpp:70]   --->   Operation 11554 'add' 'l_idx_2_85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3281 : Operation 11555 [1/1] (0.00ns)   --->   "%empty_522 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_301)" [combined_hls/top.cpp:72]   --->   Operation 11555 'specregionend' 'empty_522' <Predicate = true> <Delay = 0.00>
ST_3281 : Operation 11556 [1/1] (0.00ns)   --->   "%tmp_304 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11556 'specregionbegin' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_3281 : Operation 11557 [1/1] (0.97ns)   --->   "%or_cond89 = or i1 %tmp_16_80, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11557 'or' 'or_cond89' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3281 : Operation 11558 [1/1] (0.00ns)   --->   "br i1 %or_cond89, label %._crit_edge.87.preheader, label %..preheader24.backedge_crit_edge886" [combined_hls/top.cpp:54]   --->   Operation 11558 'br' <Predicate = true> <Delay = 0.00>
ST_3281 : Operation 11559 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_85, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11559 'store' <Predicate = (!or_cond89)> <Delay = 3.36>
ST_3281 : Operation 11560 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11560 'br' <Predicate = (!or_cond89)> <Delay = 0.00>
ST_3281 : Operation 11561 [1/1] (1.76ns)   --->   "br label %._crit_edge.87" [combined_hls/top.cpp:57]   --->   Operation 11561 'br' <Predicate = (or_cond89)> <Delay = 1.76>

State 3282 <SV = 1830> <Delay = 2.74>
ST_3282 : Operation 11562 [1/1] (0.00ns)   --->   "%j1_86 = phi i10 [ %j_4_86, %266 ], [ 0, %._crit_edge.87.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11562 'phi' 'j1_86' <Predicate = true> <Delay = 0.00>
ST_3282 : Operation 11563 [1/1] (1.77ns)   --->   "%exitcond5_86 = icmp eq i10 %j1_86, -240" [combined_hls/top.cpp:57]   --->   Operation 11563 'icmp' 'exitcond5_86' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3282 : Operation 11564 [1/1] (0.00ns)   --->   "%empty_531 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11564 'speclooptripcount' 'empty_531' <Predicate = true> <Delay = 0.00>
ST_3282 : Operation 11565 [1/1] (1.73ns)   --->   "%j_4_86 = add i10 %j1_86, 1" [combined_hls/top.cpp:57]   --->   Operation 11565 'add' 'j_4_86' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3282 : Operation 11566 [1/1] (0.00ns)   --->   "br i1 %exitcond5_86, label %.preheader23.87.preheader, label %266" [combined_hls/top.cpp:57]   --->   Operation 11566 'br' <Predicate = true> <Delay = 0.00>
ST_3282 : Operation 11567 [2/2] (0.00ns)   --->   "%empty_532 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11567 'read' 'empty_532' <Predicate = (!exitcond5_86)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3282 : Operation 11568 [1/1] (0.00ns)   --->   "%tmp_21_85_cast = zext i10 %j1_86 to i17" [combined_hls/top.cpp:60]   --->   Operation 11568 'zext' 'tmp_21_85_cast' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3282 : Operation 11569 [1/1] (2.10ns)   --->   "%tmp_524 = add i17 %tmp_21_85_cast, -62864" [combined_hls/top.cpp:60]   --->   Operation 11569 'add' 'tmp_524' <Predicate = (!exitcond5_86)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3283 <SV = 1831> <Delay = 3.25>
ST_3283 : Operation 11570 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11570 'specloopname' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11571 [1/1] (0.00ns)   --->   "%tmp_306 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11571 'specregionbegin' 'tmp_306' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11572 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11572 'specpipeline' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11573 [1/2] (0.00ns)   --->   "%empty_532 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11573 'read' 'empty_532' <Predicate = (!exitcond5_86)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3283 : Operation 11574 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_187 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_532, 0"   --->   Operation 11574 'extractvalue' 'in_stream_data_V_val_187' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11575 [1/1] (0.00ns)   --->   "%bitcast_86 = bitcast i32 %in_stream_data_V_val_187 to float"   --->   Operation 11575 'bitcast' 'bitcast_86' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11576 [1/1] (0.00ns)   --->   "%tmp_526_cast = zext i17 %tmp_524 to i64" [combined_hls/top.cpp:60]   --->   Operation 11576 'zext' 'tmp_526_cast' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11577 [1/1] (0.00ns)   --->   "%input_buf_addr_176 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_526_cast" [combined_hls/top.cpp:60]   --->   Operation 11577 'getelementptr' 'input_buf_addr_176' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11578 [1/1] (3.25ns)   --->   "store float %bitcast_86, float* %input_buf_addr_176, align 4" [combined_hls/top.cpp:60]   --->   Operation 11578 'store' <Predicate = (!exitcond5_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3283 : Operation 11579 [1/1] (0.00ns)   --->   "%empty_533 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_306)" [combined_hls/top.cpp:61]   --->   Operation 11579 'specregionend' 'empty_533' <Predicate = (!exitcond5_86)> <Delay = 0.00>
ST_3283 : Operation 11580 [1/1] (0.00ns)   --->   "br label %._crit_edge.87" [combined_hls/top.cpp:57]   --->   Operation 11580 'br' <Predicate = (!exitcond5_86)> <Delay = 0.00>

State 3284 <SV = 1831> <Delay = 1.76>
ST_3284 : Operation 11581 [1/1] (1.76ns)   --->   "br label %.preheader23.87" [combined_hls/top.cpp:64]   --->   Operation 11581 'br' <Predicate = true> <Delay = 1.76>

State 3285 <SV = 1832> <Delay = 5.36>
ST_3285 : Operation 11582 [1/1] (0.00ns)   --->   "%q_87 = phi i10 [ %q_1_86, %265 ], [ 0, %.preheader23.87.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11582 'phi' 'q_87' <Predicate = true> <Delay = 0.00>
ST_3285 : Operation 11583 [1/1] (0.00ns)   --->   "%sum_87 = phi float [ %sum_2_86, %265 ], [ 0.000000e+00, %.preheader23.87.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11583 'phi' 'sum_87' <Predicate = true> <Delay = 0.00>
ST_3285 : Operation 11584 [1/1] (1.77ns)   --->   "%tmp_26_86 = icmp eq i10 %q_87, -240" [combined_hls/top.cpp:64]   --->   Operation 11584 'icmp' 'tmp_26_86' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3285 : Operation 11585 [1/1] (0.00ns)   --->   "%empty_529 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11585 'speclooptripcount' 'empty_529' <Predicate = true> <Delay = 0.00>
ST_3285 : Operation 11586 [1/1] (1.73ns)   --->   "%q_1_86 = add i10 %q_87, 1" [combined_hls/top.cpp:64]   --->   Operation 11586 'add' 'q_1_86' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3285 : Operation 11587 [1/1] (0.00ns)   --->   "br i1 %tmp_26_86, label %264, label %265" [combined_hls/top.cpp:64]   --->   Operation 11587 'br' <Predicate = true> <Delay = 0.00>
ST_3285 : Operation 11588 [1/1] (0.00ns)   --->   "%tmp_34_86 = zext i10 %q_87 to i64" [combined_hls/top.cpp:66]   --->   Operation 11588 'zext' 'tmp_34_86' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3285 : Operation 11589 [1/1] (0.00ns)   --->   "%tmp_34_86_cast = zext i10 %q_87 to i17" [combined_hls/top.cpp:66]   --->   Operation 11589 'zext' 'tmp_34_86_cast' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3285 : Operation 11590 [1/1] (2.10ns)   --->   "%tmp_525 = add i17 %tmp_34_86_cast, -62864" [combined_hls/top.cpp:66]   --->   Operation 11590 'add' 'tmp_525' <Predicate = (!tmp_26_86)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3285 : Operation 11591 [1/1] (0.00ns)   --->   "%tmp_527_cast = zext i17 %tmp_525 to i64" [combined_hls/top.cpp:66]   --->   Operation 11591 'zext' 'tmp_527_cast' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3285 : Operation 11592 [1/1] (0.00ns)   --->   "%input_buf_addr_177 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_527_cast" [combined_hls/top.cpp:66]   --->   Operation 11592 'getelementptr' 'input_buf_addr_177' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3285 : Operation 11593 [1/1] (0.00ns)   --->   "%index_buf_addr_88 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_86" [combined_hls/top.cpp:66]   --->   Operation 11593 'getelementptr' 'index_buf_addr_88' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3285 : Operation 11594 [2/2] (3.25ns)   --->   "%index_buf_load_87 = load float* %index_buf_addr_88, align 4" [combined_hls/top.cpp:66]   --->   Operation 11594 'load' 'index_buf_load_87' <Predicate = (!tmp_26_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3285 : Operation 11595 [2/2] (3.25ns)   --->   "%input_buf_load_88 = load float* %input_buf_addr_177, align 4" [combined_hls/top.cpp:66]   --->   Operation 11595 'load' 'input_buf_load_88' <Predicate = (!tmp_26_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3286 <SV = 1833> <Delay = 3.25>
ST_3286 : Operation 11596 [1/2] (3.25ns)   --->   "%index_buf_load_87 = load float* %index_buf_addr_88, align 4" [combined_hls/top.cpp:66]   --->   Operation 11596 'load' 'index_buf_load_87' <Predicate = (!tmp_26_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3286 : Operation 11597 [1/2] (3.25ns)   --->   "%input_buf_load_88 = load float* %input_buf_addr_177, align 4" [combined_hls/top.cpp:66]   --->   Operation 11597 'load' 'input_buf_load_88' <Predicate = (!tmp_26_86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3287 <SV = 1834> <Delay = 7.25>
ST_3287 : Operation 11598 [5/5] (7.25ns)   --->   "%tmp_35_86 = fsub float %index_buf_load_87, %input_buf_load_88" [combined_hls/top.cpp:66]   --->   Operation 11598 'fsub' 'tmp_35_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3288 <SV = 1835> <Delay = 7.25>
ST_3288 : Operation 11599 [4/5] (7.25ns)   --->   "%tmp_35_86 = fsub float %index_buf_load_87, %input_buf_load_88" [combined_hls/top.cpp:66]   --->   Operation 11599 'fsub' 'tmp_35_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3289 <SV = 1836> <Delay = 7.25>
ST_3289 : Operation 11600 [3/5] (7.25ns)   --->   "%tmp_35_86 = fsub float %index_buf_load_87, %input_buf_load_88" [combined_hls/top.cpp:66]   --->   Operation 11600 'fsub' 'tmp_35_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3290 <SV = 1837> <Delay = 7.25>
ST_3290 : Operation 11601 [2/5] (7.25ns)   --->   "%tmp_35_86 = fsub float %index_buf_load_87, %input_buf_load_88" [combined_hls/top.cpp:66]   --->   Operation 11601 'fsub' 'tmp_35_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3291 <SV = 1838> <Delay = 7.25>
ST_3291 : Operation 11602 [1/5] (7.25ns)   --->   "%tmp_35_86 = fsub float %index_buf_load_87, %input_buf_load_88" [combined_hls/top.cpp:66]   --->   Operation 11602 'fsub' 'tmp_35_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3292 <SV = 1839> <Delay = 5.70>
ST_3292 : Operation 11603 [4/4] (5.70ns)   --->   "%tmp_36_86 = fmul float %tmp_35_86, %tmp_35_86" [combined_hls/top.cpp:67]   --->   Operation 11603 'fmul' 'tmp_36_86' <Predicate = (!tmp_26_86)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3293 <SV = 1840> <Delay = 5.70>
ST_3293 : Operation 11604 [3/4] (5.70ns)   --->   "%tmp_36_86 = fmul float %tmp_35_86, %tmp_35_86" [combined_hls/top.cpp:67]   --->   Operation 11604 'fmul' 'tmp_36_86' <Predicate = (!tmp_26_86)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3294 <SV = 1841> <Delay = 5.70>
ST_3294 : Operation 11605 [2/4] (5.70ns)   --->   "%tmp_36_86 = fmul float %tmp_35_86, %tmp_35_86" [combined_hls/top.cpp:67]   --->   Operation 11605 'fmul' 'tmp_36_86' <Predicate = (!tmp_26_86)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3295 <SV = 1842> <Delay = 5.70>
ST_3295 : Operation 11606 [1/4] (5.70ns)   --->   "%tmp_36_86 = fmul float %tmp_35_86, %tmp_35_86" [combined_hls/top.cpp:67]   --->   Operation 11606 'fmul' 'tmp_36_86' <Predicate = (!tmp_26_86)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3296 <SV = 1843> <Delay = 7.25>
ST_3296 : Operation 11607 [5/5] (7.25ns)   --->   "%sum_2_86 = fadd float %sum_87, %tmp_36_86" [combined_hls/top.cpp:67]   --->   Operation 11607 'fadd' 'sum_2_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3297 <SV = 1844> <Delay = 7.25>
ST_3297 : Operation 11608 [4/5] (7.25ns)   --->   "%sum_2_86 = fadd float %sum_87, %tmp_36_86" [combined_hls/top.cpp:67]   --->   Operation 11608 'fadd' 'sum_2_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3298 <SV = 1845> <Delay = 7.25>
ST_3298 : Operation 11609 [3/5] (7.25ns)   --->   "%sum_2_86 = fadd float %sum_87, %tmp_36_86" [combined_hls/top.cpp:67]   --->   Operation 11609 'fadd' 'sum_2_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3299 <SV = 1846> <Delay = 7.25>
ST_3299 : Operation 11610 [2/5] (7.25ns)   --->   "%sum_2_86 = fadd float %sum_87, %tmp_36_86" [combined_hls/top.cpp:67]   --->   Operation 11610 'fadd' 'sum_2_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3300 <SV = 1847> <Delay = 7.25>
ST_3300 : Operation 11611 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11611 'specloopname' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3300 : Operation 11612 [1/1] (0.00ns)   --->   "%tmp_308 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11612 'specregionbegin' 'tmp_308' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3300 : Operation 11613 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11613 'specpipeline' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3300 : Operation 11614 [1/5] (7.25ns)   --->   "%sum_2_86 = fadd float %sum_87, %tmp_36_86" [combined_hls/top.cpp:67]   --->   Operation 11614 'fadd' 'sum_2_86' <Predicate = (!tmp_26_86)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3300 : Operation 11615 [1/1] (0.00ns)   --->   "%empty_530 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_308)" [combined_hls/top.cpp:68]   --->   Operation 11615 'specregionend' 'empty_530' <Predicate = (!tmp_26_86)> <Delay = 0.00>
ST_3300 : Operation 11616 [1/1] (0.00ns)   --->   "br label %.preheader23.87" [combined_hls/top.cpp:64]   --->   Operation 11616 'br' <Predicate = (!tmp_26_86)> <Delay = 0.00>

State 3301 <SV = 1833> <Delay = 5.54>
ST_3301 : Operation 11617 [1/1] (5.54ns)   --->   "%tmp_29_86 = fpext float %sum_87 to double" [combined_hls/top.cpp:69]   --->   Operation 11617 'fpext' 'tmp_29_86' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3302 <SV = 1834> <Delay = 7.78>
ST_3302 : Operation 11618 [6/6] (7.78ns)   --->   "%tmp_30_86 = fmul double %tmp_29_86, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11618 'dmul' 'tmp_30_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3303 <SV = 1835> <Delay = 7.78>
ST_3303 : Operation 11619 [5/6] (7.78ns)   --->   "%tmp_30_86 = fmul double %tmp_29_86, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11619 'dmul' 'tmp_30_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3304 <SV = 1836> <Delay = 7.78>
ST_3304 : Operation 11620 [4/6] (7.78ns)   --->   "%tmp_30_86 = fmul double %tmp_29_86, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11620 'dmul' 'tmp_30_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3305 <SV = 1837> <Delay = 7.78>
ST_3305 : Operation 11621 [3/6] (7.78ns)   --->   "%tmp_30_86 = fmul double %tmp_29_86, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11621 'dmul' 'tmp_30_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3306 <SV = 1838> <Delay = 7.78>
ST_3306 : Operation 11622 [2/6] (7.78ns)   --->   "%tmp_30_86 = fmul double %tmp_29_86, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11622 'dmul' 'tmp_30_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3307 <SV = 1839> <Delay = 7.78>
ST_3307 : Operation 11623 [1/6] (7.78ns)   --->   "%tmp_30_86 = fmul double %tmp_29_86, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11623 'dmul' 'tmp_30_86' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3308 <SV = 1840> <Delay = 6.50>
ST_3308 : Operation 11624 [1/1] (6.50ns)   --->   "%tmp_31_86 = fptrunc double %tmp_30_86 to float" [combined_hls/top.cpp:69]   --->   Operation 11624 'fptrunc' 'tmp_31_86' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3309 <SV = 1841> <Delay = 7.68>
ST_3309 : Operation 11625 [9/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11625 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3310 <SV = 1842> <Delay = 7.68>
ST_3310 : Operation 11626 [8/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11626 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3311 <SV = 1843> <Delay = 7.68>
ST_3311 : Operation 11627 [7/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11627 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3312 <SV = 1844> <Delay = 7.68>
ST_3312 : Operation 11628 [6/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11628 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3313 <SV = 1845> <Delay = 7.68>
ST_3313 : Operation 11629 [5/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11629 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3314 <SV = 1846> <Delay = 7.68>
ST_3314 : Operation 11630 [4/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11630 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3315 <SV = 1847> <Delay = 7.68>
ST_3315 : Operation 11631 [3/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11631 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3316 <SV = 1848> <Delay = 7.68>
ST_3316 : Operation 11632 [2/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11632 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3317 <SV = 1849> <Delay = 7.68>
ST_3317 : Operation 11633 [1/9] (7.68ns)   --->   "%tmp_32_86 = call float @llvm.exp.f32(float %tmp_31_86)" [combined_hls/top.cpp:69]   --->   Operation 11633 'fexp' 'tmp_32_86' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3318 <SV = 1850> <Delay = 5.91>
ST_3318 : Operation 11634 [1/1] (0.00ns)   --->   "%l_idx_load910 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11634 'load' 'l_idx_load910' <Predicate = true> <Delay = 0.00>
ST_3318 : Operation 11635 [1/1] (0.00ns)   --->   "%tmp_33_86 = sext i32 %l_idx_2_85 to i64" [combined_hls/top.cpp:69]   --->   Operation 11635 'sext' 'tmp_33_86' <Predicate = true> <Delay = 0.00>
ST_3318 : Operation 11636 [1/1] (0.00ns)   --->   "%result_buf_addr_91 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_86" [combined_hls/top.cpp:69]   --->   Operation 11636 'getelementptr' 'result_buf_addr_91' <Predicate = true> <Delay = 0.00>
ST_3318 : Operation 11637 [1/1] (3.25ns)   --->   "store float %tmp_32_86, float* %result_buf_addr_91, align 4" [combined_hls/top.cpp:69]   --->   Operation 11637 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3318 : Operation 11638 [1/1] (2.55ns)   --->   "%l_idx_2_86 = add nsw i32 %l_idx_load910, 88" [combined_hls/top.cpp:70]   --->   Operation 11638 'add' 'l_idx_2_86' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3318 : Operation 11639 [1/1] (0.00ns)   --->   "%empty_528 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_304)" [combined_hls/top.cpp:72]   --->   Operation 11639 'specregionend' 'empty_528' <Predicate = true> <Delay = 0.00>
ST_3318 : Operation 11640 [1/1] (0.00ns)   --->   "%tmp_307 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11640 'specregionbegin' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_3318 : Operation 11641 [1/1] (0.97ns)   --->   "%or_cond90 = or i1 %tmp_16_81, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11641 'or' 'or_cond90' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3318 : Operation 11642 [1/1] (0.00ns)   --->   "br i1 %or_cond90, label %._crit_edge.88.preheader, label %..preheader24.backedge_crit_edge887" [combined_hls/top.cpp:54]   --->   Operation 11642 'br' <Predicate = true> <Delay = 0.00>
ST_3318 : Operation 11643 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_86, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11643 'store' <Predicate = (!or_cond90)> <Delay = 3.36>
ST_3318 : Operation 11644 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11644 'br' <Predicate = (!or_cond90)> <Delay = 0.00>
ST_3318 : Operation 11645 [1/1] (1.76ns)   --->   "br label %._crit_edge.88" [combined_hls/top.cpp:57]   --->   Operation 11645 'br' <Predicate = (or_cond90)> <Delay = 1.76>

State 3319 <SV = 1851> <Delay = 2.74>
ST_3319 : Operation 11646 [1/1] (0.00ns)   --->   "%j1_87 = phi i10 [ %j_4_87, %269 ], [ 0, %._crit_edge.88.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11646 'phi' 'j1_87' <Predicate = true> <Delay = 0.00>
ST_3319 : Operation 11647 [1/1] (1.77ns)   --->   "%exitcond5_87 = icmp eq i10 %j1_87, -240" [combined_hls/top.cpp:57]   --->   Operation 11647 'icmp' 'exitcond5_87' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3319 : Operation 11648 [1/1] (0.00ns)   --->   "%empty_537 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11648 'speclooptripcount' 'empty_537' <Predicate = true> <Delay = 0.00>
ST_3319 : Operation 11649 [1/1] (1.73ns)   --->   "%j_4_87 = add i10 %j1_87, 1" [combined_hls/top.cpp:57]   --->   Operation 11649 'add' 'j_4_87' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3319 : Operation 11650 [1/1] (0.00ns)   --->   "br i1 %exitcond5_87, label %.preheader23.88.preheader, label %269" [combined_hls/top.cpp:57]   --->   Operation 11650 'br' <Predicate = true> <Delay = 0.00>
ST_3319 : Operation 11651 [2/2] (0.00ns)   --->   "%empty_538 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11651 'read' 'empty_538' <Predicate = (!exitcond5_87)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3319 : Operation 11652 [1/1] (0.00ns)   --->   "%tmp_21_86_cast = zext i10 %j1_87 to i17" [combined_hls/top.cpp:60]   --->   Operation 11652 'zext' 'tmp_21_86_cast' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3319 : Operation 11653 [1/1] (2.10ns)   --->   "%tmp_526 = add i17 %tmp_21_86_cast, -62080" [combined_hls/top.cpp:60]   --->   Operation 11653 'add' 'tmp_526' <Predicate = (!exitcond5_87)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3320 <SV = 1852> <Delay = 3.25>
ST_3320 : Operation 11654 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11654 'specloopname' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11655 [1/1] (0.00ns)   --->   "%tmp_309 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11655 'specregionbegin' 'tmp_309' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11656 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11656 'specpipeline' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11657 [1/2] (0.00ns)   --->   "%empty_538 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11657 'read' 'empty_538' <Predicate = (!exitcond5_87)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3320 : Operation 11658 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_188 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_538, 0"   --->   Operation 11658 'extractvalue' 'in_stream_data_V_val_188' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11659 [1/1] (0.00ns)   --->   "%bitcast_87 = bitcast i32 %in_stream_data_V_val_188 to float"   --->   Operation 11659 'bitcast' 'bitcast_87' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11660 [1/1] (0.00ns)   --->   "%tmp_528_cast = zext i17 %tmp_526 to i64" [combined_hls/top.cpp:60]   --->   Operation 11660 'zext' 'tmp_528_cast' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11661 [1/1] (0.00ns)   --->   "%input_buf_addr_178 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_528_cast" [combined_hls/top.cpp:60]   --->   Operation 11661 'getelementptr' 'input_buf_addr_178' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11662 [1/1] (3.25ns)   --->   "store float %bitcast_87, float* %input_buf_addr_178, align 4" [combined_hls/top.cpp:60]   --->   Operation 11662 'store' <Predicate = (!exitcond5_87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3320 : Operation 11663 [1/1] (0.00ns)   --->   "%empty_539 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_309)" [combined_hls/top.cpp:61]   --->   Operation 11663 'specregionend' 'empty_539' <Predicate = (!exitcond5_87)> <Delay = 0.00>
ST_3320 : Operation 11664 [1/1] (0.00ns)   --->   "br label %._crit_edge.88" [combined_hls/top.cpp:57]   --->   Operation 11664 'br' <Predicate = (!exitcond5_87)> <Delay = 0.00>

State 3321 <SV = 1852> <Delay = 1.76>
ST_3321 : Operation 11665 [1/1] (1.76ns)   --->   "br label %.preheader23.88" [combined_hls/top.cpp:64]   --->   Operation 11665 'br' <Predicate = true> <Delay = 1.76>

State 3322 <SV = 1853> <Delay = 5.36>
ST_3322 : Operation 11666 [1/1] (0.00ns)   --->   "%q_88 = phi i10 [ %q_1_87, %268 ], [ 0, %.preheader23.88.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11666 'phi' 'q_88' <Predicate = true> <Delay = 0.00>
ST_3322 : Operation 11667 [1/1] (0.00ns)   --->   "%sum_88 = phi float [ %sum_2_87, %268 ], [ 0.000000e+00, %.preheader23.88.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11667 'phi' 'sum_88' <Predicate = true> <Delay = 0.00>
ST_3322 : Operation 11668 [1/1] (1.77ns)   --->   "%tmp_26_87 = icmp eq i10 %q_88, -240" [combined_hls/top.cpp:64]   --->   Operation 11668 'icmp' 'tmp_26_87' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3322 : Operation 11669 [1/1] (0.00ns)   --->   "%empty_535 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11669 'speclooptripcount' 'empty_535' <Predicate = true> <Delay = 0.00>
ST_3322 : Operation 11670 [1/1] (1.73ns)   --->   "%q_1_87 = add i10 %q_88, 1" [combined_hls/top.cpp:64]   --->   Operation 11670 'add' 'q_1_87' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3322 : Operation 11671 [1/1] (0.00ns)   --->   "br i1 %tmp_26_87, label %267, label %268" [combined_hls/top.cpp:64]   --->   Operation 11671 'br' <Predicate = true> <Delay = 0.00>
ST_3322 : Operation 11672 [1/1] (0.00ns)   --->   "%tmp_34_87 = zext i10 %q_88 to i64" [combined_hls/top.cpp:66]   --->   Operation 11672 'zext' 'tmp_34_87' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3322 : Operation 11673 [1/1] (0.00ns)   --->   "%tmp_34_87_cast = zext i10 %q_88 to i17" [combined_hls/top.cpp:66]   --->   Operation 11673 'zext' 'tmp_34_87_cast' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3322 : Operation 11674 [1/1] (2.10ns)   --->   "%tmp_527 = add i17 %tmp_34_87_cast, -62080" [combined_hls/top.cpp:66]   --->   Operation 11674 'add' 'tmp_527' <Predicate = (!tmp_26_87)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3322 : Operation 11675 [1/1] (0.00ns)   --->   "%tmp_529_cast = zext i17 %tmp_527 to i64" [combined_hls/top.cpp:66]   --->   Operation 11675 'zext' 'tmp_529_cast' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3322 : Operation 11676 [1/1] (0.00ns)   --->   "%input_buf_addr_179 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_529_cast" [combined_hls/top.cpp:66]   --->   Operation 11676 'getelementptr' 'input_buf_addr_179' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3322 : Operation 11677 [1/1] (0.00ns)   --->   "%index_buf_addr_89 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_87" [combined_hls/top.cpp:66]   --->   Operation 11677 'getelementptr' 'index_buf_addr_89' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3322 : Operation 11678 [2/2] (3.25ns)   --->   "%index_buf_load_88 = load float* %index_buf_addr_89, align 4" [combined_hls/top.cpp:66]   --->   Operation 11678 'load' 'index_buf_load_88' <Predicate = (!tmp_26_87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3322 : Operation 11679 [2/2] (3.25ns)   --->   "%input_buf_load_89 = load float* %input_buf_addr_179, align 4" [combined_hls/top.cpp:66]   --->   Operation 11679 'load' 'input_buf_load_89' <Predicate = (!tmp_26_87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3323 <SV = 1854> <Delay = 3.25>
ST_3323 : Operation 11680 [1/2] (3.25ns)   --->   "%index_buf_load_88 = load float* %index_buf_addr_89, align 4" [combined_hls/top.cpp:66]   --->   Operation 11680 'load' 'index_buf_load_88' <Predicate = (!tmp_26_87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3323 : Operation 11681 [1/2] (3.25ns)   --->   "%input_buf_load_89 = load float* %input_buf_addr_179, align 4" [combined_hls/top.cpp:66]   --->   Operation 11681 'load' 'input_buf_load_89' <Predicate = (!tmp_26_87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3324 <SV = 1855> <Delay = 7.25>
ST_3324 : Operation 11682 [5/5] (7.25ns)   --->   "%tmp_35_87 = fsub float %index_buf_load_88, %input_buf_load_89" [combined_hls/top.cpp:66]   --->   Operation 11682 'fsub' 'tmp_35_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3325 <SV = 1856> <Delay = 7.25>
ST_3325 : Operation 11683 [4/5] (7.25ns)   --->   "%tmp_35_87 = fsub float %index_buf_load_88, %input_buf_load_89" [combined_hls/top.cpp:66]   --->   Operation 11683 'fsub' 'tmp_35_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3326 <SV = 1857> <Delay = 7.25>
ST_3326 : Operation 11684 [3/5] (7.25ns)   --->   "%tmp_35_87 = fsub float %index_buf_load_88, %input_buf_load_89" [combined_hls/top.cpp:66]   --->   Operation 11684 'fsub' 'tmp_35_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3327 <SV = 1858> <Delay = 7.25>
ST_3327 : Operation 11685 [2/5] (7.25ns)   --->   "%tmp_35_87 = fsub float %index_buf_load_88, %input_buf_load_89" [combined_hls/top.cpp:66]   --->   Operation 11685 'fsub' 'tmp_35_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3328 <SV = 1859> <Delay = 7.25>
ST_3328 : Operation 11686 [1/5] (7.25ns)   --->   "%tmp_35_87 = fsub float %index_buf_load_88, %input_buf_load_89" [combined_hls/top.cpp:66]   --->   Operation 11686 'fsub' 'tmp_35_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3329 <SV = 1860> <Delay = 5.70>
ST_3329 : Operation 11687 [4/4] (5.70ns)   --->   "%tmp_36_87 = fmul float %tmp_35_87, %tmp_35_87" [combined_hls/top.cpp:67]   --->   Operation 11687 'fmul' 'tmp_36_87' <Predicate = (!tmp_26_87)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3330 <SV = 1861> <Delay = 5.70>
ST_3330 : Operation 11688 [3/4] (5.70ns)   --->   "%tmp_36_87 = fmul float %tmp_35_87, %tmp_35_87" [combined_hls/top.cpp:67]   --->   Operation 11688 'fmul' 'tmp_36_87' <Predicate = (!tmp_26_87)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3331 <SV = 1862> <Delay = 5.70>
ST_3331 : Operation 11689 [2/4] (5.70ns)   --->   "%tmp_36_87 = fmul float %tmp_35_87, %tmp_35_87" [combined_hls/top.cpp:67]   --->   Operation 11689 'fmul' 'tmp_36_87' <Predicate = (!tmp_26_87)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3332 <SV = 1863> <Delay = 5.70>
ST_3332 : Operation 11690 [1/4] (5.70ns)   --->   "%tmp_36_87 = fmul float %tmp_35_87, %tmp_35_87" [combined_hls/top.cpp:67]   --->   Operation 11690 'fmul' 'tmp_36_87' <Predicate = (!tmp_26_87)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3333 <SV = 1864> <Delay = 7.25>
ST_3333 : Operation 11691 [5/5] (7.25ns)   --->   "%sum_2_87 = fadd float %sum_88, %tmp_36_87" [combined_hls/top.cpp:67]   --->   Operation 11691 'fadd' 'sum_2_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3334 <SV = 1865> <Delay = 7.25>
ST_3334 : Operation 11692 [4/5] (7.25ns)   --->   "%sum_2_87 = fadd float %sum_88, %tmp_36_87" [combined_hls/top.cpp:67]   --->   Operation 11692 'fadd' 'sum_2_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3335 <SV = 1866> <Delay = 7.25>
ST_3335 : Operation 11693 [3/5] (7.25ns)   --->   "%sum_2_87 = fadd float %sum_88, %tmp_36_87" [combined_hls/top.cpp:67]   --->   Operation 11693 'fadd' 'sum_2_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3336 <SV = 1867> <Delay = 7.25>
ST_3336 : Operation 11694 [2/5] (7.25ns)   --->   "%sum_2_87 = fadd float %sum_88, %tmp_36_87" [combined_hls/top.cpp:67]   --->   Operation 11694 'fadd' 'sum_2_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3337 <SV = 1868> <Delay = 7.25>
ST_3337 : Operation 11695 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11695 'specloopname' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3337 : Operation 11696 [1/1] (0.00ns)   --->   "%tmp_311 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11696 'specregionbegin' 'tmp_311' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3337 : Operation 11697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11697 'specpipeline' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3337 : Operation 11698 [1/5] (7.25ns)   --->   "%sum_2_87 = fadd float %sum_88, %tmp_36_87" [combined_hls/top.cpp:67]   --->   Operation 11698 'fadd' 'sum_2_87' <Predicate = (!tmp_26_87)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3337 : Operation 11699 [1/1] (0.00ns)   --->   "%empty_536 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_311)" [combined_hls/top.cpp:68]   --->   Operation 11699 'specregionend' 'empty_536' <Predicate = (!tmp_26_87)> <Delay = 0.00>
ST_3337 : Operation 11700 [1/1] (0.00ns)   --->   "br label %.preheader23.88" [combined_hls/top.cpp:64]   --->   Operation 11700 'br' <Predicate = (!tmp_26_87)> <Delay = 0.00>

State 3338 <SV = 1854> <Delay = 5.54>
ST_3338 : Operation 11701 [1/1] (5.54ns)   --->   "%tmp_29_87 = fpext float %sum_88 to double" [combined_hls/top.cpp:69]   --->   Operation 11701 'fpext' 'tmp_29_87' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3339 <SV = 1855> <Delay = 7.78>
ST_3339 : Operation 11702 [6/6] (7.78ns)   --->   "%tmp_30_87 = fmul double %tmp_29_87, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11702 'dmul' 'tmp_30_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3340 <SV = 1856> <Delay = 7.78>
ST_3340 : Operation 11703 [5/6] (7.78ns)   --->   "%tmp_30_87 = fmul double %tmp_29_87, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11703 'dmul' 'tmp_30_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3341 <SV = 1857> <Delay = 7.78>
ST_3341 : Operation 11704 [4/6] (7.78ns)   --->   "%tmp_30_87 = fmul double %tmp_29_87, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11704 'dmul' 'tmp_30_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3342 <SV = 1858> <Delay = 7.78>
ST_3342 : Operation 11705 [3/6] (7.78ns)   --->   "%tmp_30_87 = fmul double %tmp_29_87, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11705 'dmul' 'tmp_30_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3343 <SV = 1859> <Delay = 7.78>
ST_3343 : Operation 11706 [2/6] (7.78ns)   --->   "%tmp_30_87 = fmul double %tmp_29_87, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11706 'dmul' 'tmp_30_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3344 <SV = 1860> <Delay = 7.78>
ST_3344 : Operation 11707 [1/6] (7.78ns)   --->   "%tmp_30_87 = fmul double %tmp_29_87, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11707 'dmul' 'tmp_30_87' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3345 <SV = 1861> <Delay = 6.50>
ST_3345 : Operation 11708 [1/1] (6.50ns)   --->   "%tmp_31_87 = fptrunc double %tmp_30_87 to float" [combined_hls/top.cpp:69]   --->   Operation 11708 'fptrunc' 'tmp_31_87' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3346 <SV = 1862> <Delay = 7.68>
ST_3346 : Operation 11709 [9/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11709 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3347 <SV = 1863> <Delay = 7.68>
ST_3347 : Operation 11710 [8/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11710 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3348 <SV = 1864> <Delay = 7.68>
ST_3348 : Operation 11711 [7/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11711 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3349 <SV = 1865> <Delay = 7.68>
ST_3349 : Operation 11712 [6/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11712 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3350 <SV = 1866> <Delay = 7.68>
ST_3350 : Operation 11713 [5/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11713 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3351 <SV = 1867> <Delay = 7.68>
ST_3351 : Operation 11714 [4/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11714 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3352 <SV = 1868> <Delay = 7.68>
ST_3352 : Operation 11715 [3/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11715 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3353 <SV = 1869> <Delay = 7.68>
ST_3353 : Operation 11716 [2/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11716 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3354 <SV = 1870> <Delay = 7.68>
ST_3354 : Operation 11717 [1/9] (7.68ns)   --->   "%tmp_32_87 = call float @llvm.exp.f32(float %tmp_31_87)" [combined_hls/top.cpp:69]   --->   Operation 11717 'fexp' 'tmp_32_87' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3355 <SV = 1871> <Delay = 5.91>
ST_3355 : Operation 11718 [1/1] (0.00ns)   --->   "%l_idx_load909 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11718 'load' 'l_idx_load909' <Predicate = true> <Delay = 0.00>
ST_3355 : Operation 11719 [1/1] (0.00ns)   --->   "%tmp_33_87 = sext i32 %l_idx_2_86 to i64" [combined_hls/top.cpp:69]   --->   Operation 11719 'sext' 'tmp_33_87' <Predicate = true> <Delay = 0.00>
ST_3355 : Operation 11720 [1/1] (0.00ns)   --->   "%result_buf_addr_92 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_87" [combined_hls/top.cpp:69]   --->   Operation 11720 'getelementptr' 'result_buf_addr_92' <Predicate = true> <Delay = 0.00>
ST_3355 : Operation 11721 [1/1] (3.25ns)   --->   "store float %tmp_32_87, float* %result_buf_addr_92, align 4" [combined_hls/top.cpp:69]   --->   Operation 11721 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3355 : Operation 11722 [1/1] (2.55ns)   --->   "%l_idx_2_87 = add nsw i32 %l_idx_load909, 89" [combined_hls/top.cpp:70]   --->   Operation 11722 'add' 'l_idx_2_87' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3355 : Operation 11723 [1/1] (0.00ns)   --->   "%empty_534 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_307)" [combined_hls/top.cpp:72]   --->   Operation 11723 'specregionend' 'empty_534' <Predicate = true> <Delay = 0.00>
ST_3355 : Operation 11724 [1/1] (0.00ns)   --->   "%tmp_310 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11724 'specregionbegin' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_3355 : Operation 11725 [1/1] (0.97ns)   --->   "%or_cond91 = or i1 %tmp_16_82, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11725 'or' 'or_cond91' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3355 : Operation 11726 [1/1] (0.00ns)   --->   "br i1 %or_cond91, label %._crit_edge.89.preheader, label %..preheader24.backedge_crit_edge888" [combined_hls/top.cpp:54]   --->   Operation 11726 'br' <Predicate = true> <Delay = 0.00>
ST_3355 : Operation 11727 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_87, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11727 'store' <Predicate = (!or_cond91)> <Delay = 3.36>
ST_3355 : Operation 11728 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11728 'br' <Predicate = (!or_cond91)> <Delay = 0.00>
ST_3355 : Operation 11729 [1/1] (1.76ns)   --->   "br label %._crit_edge.89" [combined_hls/top.cpp:57]   --->   Operation 11729 'br' <Predicate = (or_cond91)> <Delay = 1.76>

State 3356 <SV = 1872> <Delay = 2.74>
ST_3356 : Operation 11730 [1/1] (0.00ns)   --->   "%j1_88 = phi i10 [ %j_4_88, %272 ], [ 0, %._crit_edge.89.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11730 'phi' 'j1_88' <Predicate = true> <Delay = 0.00>
ST_3356 : Operation 11731 [1/1] (1.77ns)   --->   "%exitcond5_88 = icmp eq i10 %j1_88, -240" [combined_hls/top.cpp:57]   --->   Operation 11731 'icmp' 'exitcond5_88' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3356 : Operation 11732 [1/1] (0.00ns)   --->   "%empty_543 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11732 'speclooptripcount' 'empty_543' <Predicate = true> <Delay = 0.00>
ST_3356 : Operation 11733 [1/1] (1.73ns)   --->   "%j_4_88 = add i10 %j1_88, 1" [combined_hls/top.cpp:57]   --->   Operation 11733 'add' 'j_4_88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3356 : Operation 11734 [1/1] (0.00ns)   --->   "br i1 %exitcond5_88, label %.preheader23.89.preheader, label %272" [combined_hls/top.cpp:57]   --->   Operation 11734 'br' <Predicate = true> <Delay = 0.00>
ST_3356 : Operation 11735 [2/2] (0.00ns)   --->   "%empty_544 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11735 'read' 'empty_544' <Predicate = (!exitcond5_88)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3356 : Operation 11736 [1/1] (0.00ns)   --->   "%tmp_21_87_cast = zext i10 %j1_88 to i17" [combined_hls/top.cpp:60]   --->   Operation 11736 'zext' 'tmp_21_87_cast' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3356 : Operation 11737 [1/1] (2.10ns)   --->   "%tmp_528 = add i17 %tmp_21_87_cast, -61296" [combined_hls/top.cpp:60]   --->   Operation 11737 'add' 'tmp_528' <Predicate = (!exitcond5_88)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3357 <SV = 1873> <Delay = 3.25>
ST_3357 : Operation 11738 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11738 'specloopname' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11739 [1/1] (0.00ns)   --->   "%tmp_312 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11739 'specregionbegin' 'tmp_312' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11740 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11740 'specpipeline' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11741 [1/2] (0.00ns)   --->   "%empty_544 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11741 'read' 'empty_544' <Predicate = (!exitcond5_88)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3357 : Operation 11742 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_189 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_544, 0"   --->   Operation 11742 'extractvalue' 'in_stream_data_V_val_189' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11743 [1/1] (0.00ns)   --->   "%bitcast_88 = bitcast i32 %in_stream_data_V_val_189 to float"   --->   Operation 11743 'bitcast' 'bitcast_88' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11744 [1/1] (0.00ns)   --->   "%tmp_530_cast = zext i17 %tmp_528 to i64" [combined_hls/top.cpp:60]   --->   Operation 11744 'zext' 'tmp_530_cast' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11745 [1/1] (0.00ns)   --->   "%input_buf_addr_180 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_530_cast" [combined_hls/top.cpp:60]   --->   Operation 11745 'getelementptr' 'input_buf_addr_180' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11746 [1/1] (3.25ns)   --->   "store float %bitcast_88, float* %input_buf_addr_180, align 4" [combined_hls/top.cpp:60]   --->   Operation 11746 'store' <Predicate = (!exitcond5_88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3357 : Operation 11747 [1/1] (0.00ns)   --->   "%empty_545 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_312)" [combined_hls/top.cpp:61]   --->   Operation 11747 'specregionend' 'empty_545' <Predicate = (!exitcond5_88)> <Delay = 0.00>
ST_3357 : Operation 11748 [1/1] (0.00ns)   --->   "br label %._crit_edge.89" [combined_hls/top.cpp:57]   --->   Operation 11748 'br' <Predicate = (!exitcond5_88)> <Delay = 0.00>

State 3358 <SV = 1873> <Delay = 1.76>
ST_3358 : Operation 11749 [1/1] (1.76ns)   --->   "br label %.preheader23.89" [combined_hls/top.cpp:64]   --->   Operation 11749 'br' <Predicate = true> <Delay = 1.76>

State 3359 <SV = 1874> <Delay = 5.36>
ST_3359 : Operation 11750 [1/1] (0.00ns)   --->   "%q_89 = phi i10 [ %q_1_88, %271 ], [ 0, %.preheader23.89.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11750 'phi' 'q_89' <Predicate = true> <Delay = 0.00>
ST_3359 : Operation 11751 [1/1] (0.00ns)   --->   "%sum_89 = phi float [ %sum_2_88, %271 ], [ 0.000000e+00, %.preheader23.89.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11751 'phi' 'sum_89' <Predicate = true> <Delay = 0.00>
ST_3359 : Operation 11752 [1/1] (1.77ns)   --->   "%tmp_26_88 = icmp eq i10 %q_89, -240" [combined_hls/top.cpp:64]   --->   Operation 11752 'icmp' 'tmp_26_88' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3359 : Operation 11753 [1/1] (0.00ns)   --->   "%empty_541 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11753 'speclooptripcount' 'empty_541' <Predicate = true> <Delay = 0.00>
ST_3359 : Operation 11754 [1/1] (1.73ns)   --->   "%q_1_88 = add i10 %q_89, 1" [combined_hls/top.cpp:64]   --->   Operation 11754 'add' 'q_1_88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3359 : Operation 11755 [1/1] (0.00ns)   --->   "br i1 %tmp_26_88, label %270, label %271" [combined_hls/top.cpp:64]   --->   Operation 11755 'br' <Predicate = true> <Delay = 0.00>
ST_3359 : Operation 11756 [1/1] (0.00ns)   --->   "%tmp_34_88 = zext i10 %q_89 to i64" [combined_hls/top.cpp:66]   --->   Operation 11756 'zext' 'tmp_34_88' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3359 : Operation 11757 [1/1] (0.00ns)   --->   "%tmp_34_88_cast = zext i10 %q_89 to i17" [combined_hls/top.cpp:66]   --->   Operation 11757 'zext' 'tmp_34_88_cast' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3359 : Operation 11758 [1/1] (2.10ns)   --->   "%tmp_529 = add i17 %tmp_34_88_cast, -61296" [combined_hls/top.cpp:66]   --->   Operation 11758 'add' 'tmp_529' <Predicate = (!tmp_26_88)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3359 : Operation 11759 [1/1] (0.00ns)   --->   "%tmp_531_cast = zext i17 %tmp_529 to i64" [combined_hls/top.cpp:66]   --->   Operation 11759 'zext' 'tmp_531_cast' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3359 : Operation 11760 [1/1] (0.00ns)   --->   "%input_buf_addr_181 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_531_cast" [combined_hls/top.cpp:66]   --->   Operation 11760 'getelementptr' 'input_buf_addr_181' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3359 : Operation 11761 [1/1] (0.00ns)   --->   "%index_buf_addr_90 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_88" [combined_hls/top.cpp:66]   --->   Operation 11761 'getelementptr' 'index_buf_addr_90' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3359 : Operation 11762 [2/2] (3.25ns)   --->   "%index_buf_load_89 = load float* %index_buf_addr_90, align 4" [combined_hls/top.cpp:66]   --->   Operation 11762 'load' 'index_buf_load_89' <Predicate = (!tmp_26_88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3359 : Operation 11763 [2/2] (3.25ns)   --->   "%input_buf_load_90 = load float* %input_buf_addr_181, align 4" [combined_hls/top.cpp:66]   --->   Operation 11763 'load' 'input_buf_load_90' <Predicate = (!tmp_26_88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3360 <SV = 1875> <Delay = 3.25>
ST_3360 : Operation 11764 [1/2] (3.25ns)   --->   "%index_buf_load_89 = load float* %index_buf_addr_90, align 4" [combined_hls/top.cpp:66]   --->   Operation 11764 'load' 'index_buf_load_89' <Predicate = (!tmp_26_88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3360 : Operation 11765 [1/2] (3.25ns)   --->   "%input_buf_load_90 = load float* %input_buf_addr_181, align 4" [combined_hls/top.cpp:66]   --->   Operation 11765 'load' 'input_buf_load_90' <Predicate = (!tmp_26_88)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3361 <SV = 1876> <Delay = 7.25>
ST_3361 : Operation 11766 [5/5] (7.25ns)   --->   "%tmp_35_88 = fsub float %index_buf_load_89, %input_buf_load_90" [combined_hls/top.cpp:66]   --->   Operation 11766 'fsub' 'tmp_35_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3362 <SV = 1877> <Delay = 7.25>
ST_3362 : Operation 11767 [4/5] (7.25ns)   --->   "%tmp_35_88 = fsub float %index_buf_load_89, %input_buf_load_90" [combined_hls/top.cpp:66]   --->   Operation 11767 'fsub' 'tmp_35_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3363 <SV = 1878> <Delay = 7.25>
ST_3363 : Operation 11768 [3/5] (7.25ns)   --->   "%tmp_35_88 = fsub float %index_buf_load_89, %input_buf_load_90" [combined_hls/top.cpp:66]   --->   Operation 11768 'fsub' 'tmp_35_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3364 <SV = 1879> <Delay = 7.25>
ST_3364 : Operation 11769 [2/5] (7.25ns)   --->   "%tmp_35_88 = fsub float %index_buf_load_89, %input_buf_load_90" [combined_hls/top.cpp:66]   --->   Operation 11769 'fsub' 'tmp_35_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3365 <SV = 1880> <Delay = 7.25>
ST_3365 : Operation 11770 [1/5] (7.25ns)   --->   "%tmp_35_88 = fsub float %index_buf_load_89, %input_buf_load_90" [combined_hls/top.cpp:66]   --->   Operation 11770 'fsub' 'tmp_35_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3366 <SV = 1881> <Delay = 5.70>
ST_3366 : Operation 11771 [4/4] (5.70ns)   --->   "%tmp_36_88 = fmul float %tmp_35_88, %tmp_35_88" [combined_hls/top.cpp:67]   --->   Operation 11771 'fmul' 'tmp_36_88' <Predicate = (!tmp_26_88)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3367 <SV = 1882> <Delay = 5.70>
ST_3367 : Operation 11772 [3/4] (5.70ns)   --->   "%tmp_36_88 = fmul float %tmp_35_88, %tmp_35_88" [combined_hls/top.cpp:67]   --->   Operation 11772 'fmul' 'tmp_36_88' <Predicate = (!tmp_26_88)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3368 <SV = 1883> <Delay = 5.70>
ST_3368 : Operation 11773 [2/4] (5.70ns)   --->   "%tmp_36_88 = fmul float %tmp_35_88, %tmp_35_88" [combined_hls/top.cpp:67]   --->   Operation 11773 'fmul' 'tmp_36_88' <Predicate = (!tmp_26_88)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3369 <SV = 1884> <Delay = 5.70>
ST_3369 : Operation 11774 [1/4] (5.70ns)   --->   "%tmp_36_88 = fmul float %tmp_35_88, %tmp_35_88" [combined_hls/top.cpp:67]   --->   Operation 11774 'fmul' 'tmp_36_88' <Predicate = (!tmp_26_88)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3370 <SV = 1885> <Delay = 7.25>
ST_3370 : Operation 11775 [5/5] (7.25ns)   --->   "%sum_2_88 = fadd float %sum_89, %tmp_36_88" [combined_hls/top.cpp:67]   --->   Operation 11775 'fadd' 'sum_2_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3371 <SV = 1886> <Delay = 7.25>
ST_3371 : Operation 11776 [4/5] (7.25ns)   --->   "%sum_2_88 = fadd float %sum_89, %tmp_36_88" [combined_hls/top.cpp:67]   --->   Operation 11776 'fadd' 'sum_2_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3372 <SV = 1887> <Delay = 7.25>
ST_3372 : Operation 11777 [3/5] (7.25ns)   --->   "%sum_2_88 = fadd float %sum_89, %tmp_36_88" [combined_hls/top.cpp:67]   --->   Operation 11777 'fadd' 'sum_2_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3373 <SV = 1888> <Delay = 7.25>
ST_3373 : Operation 11778 [2/5] (7.25ns)   --->   "%sum_2_88 = fadd float %sum_89, %tmp_36_88" [combined_hls/top.cpp:67]   --->   Operation 11778 'fadd' 'sum_2_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3374 <SV = 1889> <Delay = 7.25>
ST_3374 : Operation 11779 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11779 'specloopname' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3374 : Operation 11780 [1/1] (0.00ns)   --->   "%tmp_314 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11780 'specregionbegin' 'tmp_314' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3374 : Operation 11781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11781 'specpipeline' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3374 : Operation 11782 [1/5] (7.25ns)   --->   "%sum_2_88 = fadd float %sum_89, %tmp_36_88" [combined_hls/top.cpp:67]   --->   Operation 11782 'fadd' 'sum_2_88' <Predicate = (!tmp_26_88)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3374 : Operation 11783 [1/1] (0.00ns)   --->   "%empty_542 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_314)" [combined_hls/top.cpp:68]   --->   Operation 11783 'specregionend' 'empty_542' <Predicate = (!tmp_26_88)> <Delay = 0.00>
ST_3374 : Operation 11784 [1/1] (0.00ns)   --->   "br label %.preheader23.89" [combined_hls/top.cpp:64]   --->   Operation 11784 'br' <Predicate = (!tmp_26_88)> <Delay = 0.00>

State 3375 <SV = 1875> <Delay = 5.54>
ST_3375 : Operation 11785 [1/1] (5.54ns)   --->   "%tmp_29_88 = fpext float %sum_89 to double" [combined_hls/top.cpp:69]   --->   Operation 11785 'fpext' 'tmp_29_88' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3376 <SV = 1876> <Delay = 7.78>
ST_3376 : Operation 11786 [6/6] (7.78ns)   --->   "%tmp_30_88 = fmul double %tmp_29_88, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11786 'dmul' 'tmp_30_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3377 <SV = 1877> <Delay = 7.78>
ST_3377 : Operation 11787 [5/6] (7.78ns)   --->   "%tmp_30_88 = fmul double %tmp_29_88, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11787 'dmul' 'tmp_30_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3378 <SV = 1878> <Delay = 7.78>
ST_3378 : Operation 11788 [4/6] (7.78ns)   --->   "%tmp_30_88 = fmul double %tmp_29_88, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11788 'dmul' 'tmp_30_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3379 <SV = 1879> <Delay = 7.78>
ST_3379 : Operation 11789 [3/6] (7.78ns)   --->   "%tmp_30_88 = fmul double %tmp_29_88, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11789 'dmul' 'tmp_30_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3380 <SV = 1880> <Delay = 7.78>
ST_3380 : Operation 11790 [2/6] (7.78ns)   --->   "%tmp_30_88 = fmul double %tmp_29_88, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11790 'dmul' 'tmp_30_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3381 <SV = 1881> <Delay = 7.78>
ST_3381 : Operation 11791 [1/6] (7.78ns)   --->   "%tmp_30_88 = fmul double %tmp_29_88, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11791 'dmul' 'tmp_30_88' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3382 <SV = 1882> <Delay = 6.50>
ST_3382 : Operation 11792 [1/1] (6.50ns)   --->   "%tmp_31_88 = fptrunc double %tmp_30_88 to float" [combined_hls/top.cpp:69]   --->   Operation 11792 'fptrunc' 'tmp_31_88' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3383 <SV = 1883> <Delay = 7.68>
ST_3383 : Operation 11793 [9/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11793 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3384 <SV = 1884> <Delay = 7.68>
ST_3384 : Operation 11794 [8/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11794 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3385 <SV = 1885> <Delay = 7.68>
ST_3385 : Operation 11795 [7/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11795 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3386 <SV = 1886> <Delay = 7.68>
ST_3386 : Operation 11796 [6/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11796 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3387 <SV = 1887> <Delay = 7.68>
ST_3387 : Operation 11797 [5/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11797 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3388 <SV = 1888> <Delay = 7.68>
ST_3388 : Operation 11798 [4/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11798 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3389 <SV = 1889> <Delay = 7.68>
ST_3389 : Operation 11799 [3/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11799 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3390 <SV = 1890> <Delay = 7.68>
ST_3390 : Operation 11800 [2/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11800 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3391 <SV = 1891> <Delay = 7.68>
ST_3391 : Operation 11801 [1/9] (7.68ns)   --->   "%tmp_32_88 = call float @llvm.exp.f32(float %tmp_31_88)" [combined_hls/top.cpp:69]   --->   Operation 11801 'fexp' 'tmp_32_88' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3392 <SV = 1892> <Delay = 5.91>
ST_3392 : Operation 11802 [1/1] (0.00ns)   --->   "%l_idx_load908 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11802 'load' 'l_idx_load908' <Predicate = true> <Delay = 0.00>
ST_3392 : Operation 11803 [1/1] (0.00ns)   --->   "%tmp_33_88 = sext i32 %l_idx_2_87 to i64" [combined_hls/top.cpp:69]   --->   Operation 11803 'sext' 'tmp_33_88' <Predicate = true> <Delay = 0.00>
ST_3392 : Operation 11804 [1/1] (0.00ns)   --->   "%result_buf_addr_93 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_88" [combined_hls/top.cpp:69]   --->   Operation 11804 'getelementptr' 'result_buf_addr_93' <Predicate = true> <Delay = 0.00>
ST_3392 : Operation 11805 [1/1] (3.25ns)   --->   "store float %tmp_32_88, float* %result_buf_addr_93, align 4" [combined_hls/top.cpp:69]   --->   Operation 11805 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3392 : Operation 11806 [1/1] (2.55ns)   --->   "%l_idx_2_88 = add nsw i32 %l_idx_load908, 90" [combined_hls/top.cpp:70]   --->   Operation 11806 'add' 'l_idx_2_88' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3392 : Operation 11807 [1/1] (0.00ns)   --->   "%empty_540 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_310)" [combined_hls/top.cpp:72]   --->   Operation 11807 'specregionend' 'empty_540' <Predicate = true> <Delay = 0.00>
ST_3392 : Operation 11808 [1/1] (0.00ns)   --->   "%tmp_313 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11808 'specregionbegin' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_3392 : Operation 11809 [1/1] (0.97ns)   --->   "%or_cond92 = or i1 %tmp_16_83, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11809 'or' 'or_cond92' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3392 : Operation 11810 [1/1] (0.00ns)   --->   "br i1 %or_cond92, label %._crit_edge.90.preheader, label %..preheader24.backedge_crit_edge889" [combined_hls/top.cpp:54]   --->   Operation 11810 'br' <Predicate = true> <Delay = 0.00>
ST_3392 : Operation 11811 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_88, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11811 'store' <Predicate = (!or_cond92)> <Delay = 3.36>
ST_3392 : Operation 11812 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11812 'br' <Predicate = (!or_cond92)> <Delay = 0.00>
ST_3392 : Operation 11813 [1/1] (1.76ns)   --->   "br label %._crit_edge.90" [combined_hls/top.cpp:57]   --->   Operation 11813 'br' <Predicate = (or_cond92)> <Delay = 1.76>

State 3393 <SV = 1893> <Delay = 2.74>
ST_3393 : Operation 11814 [1/1] (0.00ns)   --->   "%j1_89 = phi i10 [ %j_4_89, %275 ], [ 0, %._crit_edge.90.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11814 'phi' 'j1_89' <Predicate = true> <Delay = 0.00>
ST_3393 : Operation 11815 [1/1] (1.77ns)   --->   "%exitcond5_89 = icmp eq i10 %j1_89, -240" [combined_hls/top.cpp:57]   --->   Operation 11815 'icmp' 'exitcond5_89' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3393 : Operation 11816 [1/1] (0.00ns)   --->   "%empty_549 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11816 'speclooptripcount' 'empty_549' <Predicate = true> <Delay = 0.00>
ST_3393 : Operation 11817 [1/1] (1.73ns)   --->   "%j_4_89 = add i10 %j1_89, 1" [combined_hls/top.cpp:57]   --->   Operation 11817 'add' 'j_4_89' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3393 : Operation 11818 [1/1] (0.00ns)   --->   "br i1 %exitcond5_89, label %.preheader23.90.preheader, label %275" [combined_hls/top.cpp:57]   --->   Operation 11818 'br' <Predicate = true> <Delay = 0.00>
ST_3393 : Operation 11819 [2/2] (0.00ns)   --->   "%empty_550 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11819 'read' 'empty_550' <Predicate = (!exitcond5_89)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3393 : Operation 11820 [1/1] (0.00ns)   --->   "%tmp_21_88_cast = zext i10 %j1_89 to i17" [combined_hls/top.cpp:60]   --->   Operation 11820 'zext' 'tmp_21_88_cast' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3393 : Operation 11821 [1/1] (2.10ns)   --->   "%tmp_530 = add i17 %tmp_21_88_cast, -60512" [combined_hls/top.cpp:60]   --->   Operation 11821 'add' 'tmp_530' <Predicate = (!exitcond5_89)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3394 <SV = 1894> <Delay = 3.25>
ST_3394 : Operation 11822 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11822 'specloopname' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11823 [1/1] (0.00ns)   --->   "%tmp_315 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11823 'specregionbegin' 'tmp_315' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11824 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11824 'specpipeline' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11825 [1/2] (0.00ns)   --->   "%empty_550 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11825 'read' 'empty_550' <Predicate = (!exitcond5_89)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3394 : Operation 11826 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_190 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_550, 0"   --->   Operation 11826 'extractvalue' 'in_stream_data_V_val_190' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11827 [1/1] (0.00ns)   --->   "%bitcast_89 = bitcast i32 %in_stream_data_V_val_190 to float"   --->   Operation 11827 'bitcast' 'bitcast_89' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11828 [1/1] (0.00ns)   --->   "%tmp_532_cast = zext i17 %tmp_530 to i64" [combined_hls/top.cpp:60]   --->   Operation 11828 'zext' 'tmp_532_cast' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11829 [1/1] (0.00ns)   --->   "%input_buf_addr_182 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_532_cast" [combined_hls/top.cpp:60]   --->   Operation 11829 'getelementptr' 'input_buf_addr_182' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11830 [1/1] (3.25ns)   --->   "store float %bitcast_89, float* %input_buf_addr_182, align 4" [combined_hls/top.cpp:60]   --->   Operation 11830 'store' <Predicate = (!exitcond5_89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3394 : Operation 11831 [1/1] (0.00ns)   --->   "%empty_551 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_315)" [combined_hls/top.cpp:61]   --->   Operation 11831 'specregionend' 'empty_551' <Predicate = (!exitcond5_89)> <Delay = 0.00>
ST_3394 : Operation 11832 [1/1] (0.00ns)   --->   "br label %._crit_edge.90" [combined_hls/top.cpp:57]   --->   Operation 11832 'br' <Predicate = (!exitcond5_89)> <Delay = 0.00>

State 3395 <SV = 1894> <Delay = 1.76>
ST_3395 : Operation 11833 [1/1] (1.76ns)   --->   "br label %.preheader23.90" [combined_hls/top.cpp:64]   --->   Operation 11833 'br' <Predicate = true> <Delay = 1.76>

State 3396 <SV = 1895> <Delay = 5.36>
ST_3396 : Operation 11834 [1/1] (0.00ns)   --->   "%q_90 = phi i10 [ %q_1_89, %274 ], [ 0, %.preheader23.90.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11834 'phi' 'q_90' <Predicate = true> <Delay = 0.00>
ST_3396 : Operation 11835 [1/1] (0.00ns)   --->   "%sum_90 = phi float [ %sum_2_89, %274 ], [ 0.000000e+00, %.preheader23.90.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11835 'phi' 'sum_90' <Predicate = true> <Delay = 0.00>
ST_3396 : Operation 11836 [1/1] (1.77ns)   --->   "%tmp_26_89 = icmp eq i10 %q_90, -240" [combined_hls/top.cpp:64]   --->   Operation 11836 'icmp' 'tmp_26_89' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3396 : Operation 11837 [1/1] (0.00ns)   --->   "%empty_547 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11837 'speclooptripcount' 'empty_547' <Predicate = true> <Delay = 0.00>
ST_3396 : Operation 11838 [1/1] (1.73ns)   --->   "%q_1_89 = add i10 %q_90, 1" [combined_hls/top.cpp:64]   --->   Operation 11838 'add' 'q_1_89' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3396 : Operation 11839 [1/1] (0.00ns)   --->   "br i1 %tmp_26_89, label %273, label %274" [combined_hls/top.cpp:64]   --->   Operation 11839 'br' <Predicate = true> <Delay = 0.00>
ST_3396 : Operation 11840 [1/1] (0.00ns)   --->   "%tmp_34_89 = zext i10 %q_90 to i64" [combined_hls/top.cpp:66]   --->   Operation 11840 'zext' 'tmp_34_89' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3396 : Operation 11841 [1/1] (0.00ns)   --->   "%tmp_34_89_cast = zext i10 %q_90 to i17" [combined_hls/top.cpp:66]   --->   Operation 11841 'zext' 'tmp_34_89_cast' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3396 : Operation 11842 [1/1] (2.10ns)   --->   "%tmp_531 = add i17 %tmp_34_89_cast, -60512" [combined_hls/top.cpp:66]   --->   Operation 11842 'add' 'tmp_531' <Predicate = (!tmp_26_89)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3396 : Operation 11843 [1/1] (0.00ns)   --->   "%tmp_533_cast = zext i17 %tmp_531 to i64" [combined_hls/top.cpp:66]   --->   Operation 11843 'zext' 'tmp_533_cast' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3396 : Operation 11844 [1/1] (0.00ns)   --->   "%input_buf_addr_183 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_533_cast" [combined_hls/top.cpp:66]   --->   Operation 11844 'getelementptr' 'input_buf_addr_183' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3396 : Operation 11845 [1/1] (0.00ns)   --->   "%index_buf_addr_91 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_89" [combined_hls/top.cpp:66]   --->   Operation 11845 'getelementptr' 'index_buf_addr_91' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3396 : Operation 11846 [2/2] (3.25ns)   --->   "%index_buf_load_90 = load float* %index_buf_addr_91, align 4" [combined_hls/top.cpp:66]   --->   Operation 11846 'load' 'index_buf_load_90' <Predicate = (!tmp_26_89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3396 : Operation 11847 [2/2] (3.25ns)   --->   "%input_buf_load_91 = load float* %input_buf_addr_183, align 4" [combined_hls/top.cpp:66]   --->   Operation 11847 'load' 'input_buf_load_91' <Predicate = (!tmp_26_89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3397 <SV = 1896> <Delay = 3.25>
ST_3397 : Operation 11848 [1/2] (3.25ns)   --->   "%index_buf_load_90 = load float* %index_buf_addr_91, align 4" [combined_hls/top.cpp:66]   --->   Operation 11848 'load' 'index_buf_load_90' <Predicate = (!tmp_26_89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3397 : Operation 11849 [1/2] (3.25ns)   --->   "%input_buf_load_91 = load float* %input_buf_addr_183, align 4" [combined_hls/top.cpp:66]   --->   Operation 11849 'load' 'input_buf_load_91' <Predicate = (!tmp_26_89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3398 <SV = 1897> <Delay = 7.25>
ST_3398 : Operation 11850 [5/5] (7.25ns)   --->   "%tmp_35_89 = fsub float %index_buf_load_90, %input_buf_load_91" [combined_hls/top.cpp:66]   --->   Operation 11850 'fsub' 'tmp_35_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3399 <SV = 1898> <Delay = 7.25>
ST_3399 : Operation 11851 [4/5] (7.25ns)   --->   "%tmp_35_89 = fsub float %index_buf_load_90, %input_buf_load_91" [combined_hls/top.cpp:66]   --->   Operation 11851 'fsub' 'tmp_35_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3400 <SV = 1899> <Delay = 7.25>
ST_3400 : Operation 11852 [3/5] (7.25ns)   --->   "%tmp_35_89 = fsub float %index_buf_load_90, %input_buf_load_91" [combined_hls/top.cpp:66]   --->   Operation 11852 'fsub' 'tmp_35_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3401 <SV = 1900> <Delay = 7.25>
ST_3401 : Operation 11853 [2/5] (7.25ns)   --->   "%tmp_35_89 = fsub float %index_buf_load_90, %input_buf_load_91" [combined_hls/top.cpp:66]   --->   Operation 11853 'fsub' 'tmp_35_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3402 <SV = 1901> <Delay = 7.25>
ST_3402 : Operation 11854 [1/5] (7.25ns)   --->   "%tmp_35_89 = fsub float %index_buf_load_90, %input_buf_load_91" [combined_hls/top.cpp:66]   --->   Operation 11854 'fsub' 'tmp_35_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3403 <SV = 1902> <Delay = 5.70>
ST_3403 : Operation 11855 [4/4] (5.70ns)   --->   "%tmp_36_89 = fmul float %tmp_35_89, %tmp_35_89" [combined_hls/top.cpp:67]   --->   Operation 11855 'fmul' 'tmp_36_89' <Predicate = (!tmp_26_89)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3404 <SV = 1903> <Delay = 5.70>
ST_3404 : Operation 11856 [3/4] (5.70ns)   --->   "%tmp_36_89 = fmul float %tmp_35_89, %tmp_35_89" [combined_hls/top.cpp:67]   --->   Operation 11856 'fmul' 'tmp_36_89' <Predicate = (!tmp_26_89)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3405 <SV = 1904> <Delay = 5.70>
ST_3405 : Operation 11857 [2/4] (5.70ns)   --->   "%tmp_36_89 = fmul float %tmp_35_89, %tmp_35_89" [combined_hls/top.cpp:67]   --->   Operation 11857 'fmul' 'tmp_36_89' <Predicate = (!tmp_26_89)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3406 <SV = 1905> <Delay = 5.70>
ST_3406 : Operation 11858 [1/4] (5.70ns)   --->   "%tmp_36_89 = fmul float %tmp_35_89, %tmp_35_89" [combined_hls/top.cpp:67]   --->   Operation 11858 'fmul' 'tmp_36_89' <Predicate = (!tmp_26_89)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3407 <SV = 1906> <Delay = 7.25>
ST_3407 : Operation 11859 [5/5] (7.25ns)   --->   "%sum_2_89 = fadd float %sum_90, %tmp_36_89" [combined_hls/top.cpp:67]   --->   Operation 11859 'fadd' 'sum_2_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3408 <SV = 1907> <Delay = 7.25>
ST_3408 : Operation 11860 [4/5] (7.25ns)   --->   "%sum_2_89 = fadd float %sum_90, %tmp_36_89" [combined_hls/top.cpp:67]   --->   Operation 11860 'fadd' 'sum_2_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3409 <SV = 1908> <Delay = 7.25>
ST_3409 : Operation 11861 [3/5] (7.25ns)   --->   "%sum_2_89 = fadd float %sum_90, %tmp_36_89" [combined_hls/top.cpp:67]   --->   Operation 11861 'fadd' 'sum_2_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3410 <SV = 1909> <Delay = 7.25>
ST_3410 : Operation 11862 [2/5] (7.25ns)   --->   "%sum_2_89 = fadd float %sum_90, %tmp_36_89" [combined_hls/top.cpp:67]   --->   Operation 11862 'fadd' 'sum_2_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3411 <SV = 1910> <Delay = 7.25>
ST_3411 : Operation 11863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11863 'specloopname' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3411 : Operation 11864 [1/1] (0.00ns)   --->   "%tmp_317 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11864 'specregionbegin' 'tmp_317' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3411 : Operation 11865 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11865 'specpipeline' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3411 : Operation 11866 [1/5] (7.25ns)   --->   "%sum_2_89 = fadd float %sum_90, %tmp_36_89" [combined_hls/top.cpp:67]   --->   Operation 11866 'fadd' 'sum_2_89' <Predicate = (!tmp_26_89)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3411 : Operation 11867 [1/1] (0.00ns)   --->   "%empty_548 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_317)" [combined_hls/top.cpp:68]   --->   Operation 11867 'specregionend' 'empty_548' <Predicate = (!tmp_26_89)> <Delay = 0.00>
ST_3411 : Operation 11868 [1/1] (0.00ns)   --->   "br label %.preheader23.90" [combined_hls/top.cpp:64]   --->   Operation 11868 'br' <Predicate = (!tmp_26_89)> <Delay = 0.00>

State 3412 <SV = 1896> <Delay = 5.54>
ST_3412 : Operation 11869 [1/1] (5.54ns)   --->   "%tmp_29_89 = fpext float %sum_90 to double" [combined_hls/top.cpp:69]   --->   Operation 11869 'fpext' 'tmp_29_89' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3412 : Operation 11870 [1/1] (0.00ns)   --->   "%tmp_316 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11870 'specregionbegin' 'tmp_316' <Predicate = true> <Delay = 0.00>

State 3413 <SV = 1897> <Delay = 7.78>
ST_3413 : Operation 11871 [6/6] (7.78ns)   --->   "%tmp_30_89 = fmul double %tmp_29_89, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11871 'dmul' 'tmp_30_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3414 <SV = 1898> <Delay = 7.78>
ST_3414 : Operation 11872 [5/6] (7.78ns)   --->   "%tmp_30_89 = fmul double %tmp_29_89, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11872 'dmul' 'tmp_30_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3415 <SV = 1899> <Delay = 7.78>
ST_3415 : Operation 11873 [4/6] (7.78ns)   --->   "%tmp_30_89 = fmul double %tmp_29_89, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11873 'dmul' 'tmp_30_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3416 <SV = 1900> <Delay = 7.78>
ST_3416 : Operation 11874 [3/6] (7.78ns)   --->   "%tmp_30_89 = fmul double %tmp_29_89, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11874 'dmul' 'tmp_30_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3417 <SV = 1901> <Delay = 7.78>
ST_3417 : Operation 11875 [2/6] (7.78ns)   --->   "%tmp_30_89 = fmul double %tmp_29_89, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11875 'dmul' 'tmp_30_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3418 <SV = 1902> <Delay = 7.78>
ST_3418 : Operation 11876 [1/6] (7.78ns)   --->   "%tmp_30_89 = fmul double %tmp_29_89, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11876 'dmul' 'tmp_30_89' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3419 <SV = 1903> <Delay = 6.50>
ST_3419 : Operation 11877 [1/1] (6.50ns)   --->   "%tmp_31_89 = fptrunc double %tmp_30_89 to float" [combined_hls/top.cpp:69]   --->   Operation 11877 'fptrunc' 'tmp_31_89' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3420 <SV = 1904> <Delay = 7.68>
ST_3420 : Operation 11878 [9/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11878 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3421 <SV = 1905> <Delay = 7.68>
ST_3421 : Operation 11879 [8/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11879 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3422 <SV = 1906> <Delay = 7.68>
ST_3422 : Operation 11880 [7/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11880 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3423 <SV = 1907> <Delay = 7.68>
ST_3423 : Operation 11881 [6/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11881 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3424 <SV = 1908> <Delay = 7.68>
ST_3424 : Operation 11882 [5/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11882 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3425 <SV = 1909> <Delay = 7.68>
ST_3425 : Operation 11883 [4/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11883 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3426 <SV = 1910> <Delay = 7.68>
ST_3426 : Operation 11884 [3/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11884 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3427 <SV = 1911> <Delay = 7.68>
ST_3427 : Operation 11885 [2/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11885 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3428 <SV = 1912> <Delay = 7.68>
ST_3428 : Operation 11886 [1/9] (7.68ns)   --->   "%tmp_32_89 = call float @llvm.exp.f32(float %tmp_31_89)" [combined_hls/top.cpp:69]   --->   Operation 11886 'fexp' 'tmp_32_89' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3429 <SV = 1913> <Delay = 5.91>
ST_3429 : Operation 11887 [1/1] (0.00ns)   --->   "%l_idx_load907 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11887 'load' 'l_idx_load907' <Predicate = true> <Delay = 0.00>
ST_3429 : Operation 11888 [1/1] (0.00ns)   --->   "%tmp_33_89 = sext i32 %l_idx_2_88 to i64" [combined_hls/top.cpp:69]   --->   Operation 11888 'sext' 'tmp_33_89' <Predicate = true> <Delay = 0.00>
ST_3429 : Operation 11889 [1/1] (0.00ns)   --->   "%result_buf_addr_94 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_89" [combined_hls/top.cpp:69]   --->   Operation 11889 'getelementptr' 'result_buf_addr_94' <Predicate = true> <Delay = 0.00>
ST_3429 : Operation 11890 [1/1] (3.25ns)   --->   "store float %tmp_32_89, float* %result_buf_addr_94, align 4" [combined_hls/top.cpp:69]   --->   Operation 11890 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3429 : Operation 11891 [1/1] (2.55ns)   --->   "%l_idx_2_89 = add nsw i32 %l_idx_load907, 91" [combined_hls/top.cpp:70]   --->   Operation 11891 'add' 'l_idx_2_89' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3429 : Operation 11892 [1/1] (0.00ns)   --->   "%empty_546 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_313)" [combined_hls/top.cpp:72]   --->   Operation 11892 'specregionend' 'empty_546' <Predicate = true> <Delay = 0.00>
ST_3429 : Operation 11893 [1/1] (0.97ns)   --->   "%or_cond93 = or i1 %tmp_16_84, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11893 'or' 'or_cond93' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3429 : Operation 11894 [1/1] (0.00ns)   --->   "br i1 %or_cond93, label %._crit_edge.91.preheader, label %..preheader24.backedge_crit_edge890" [combined_hls/top.cpp:54]   --->   Operation 11894 'br' <Predicate = true> <Delay = 0.00>
ST_3429 : Operation 11895 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_89, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11895 'store' <Predicate = (!or_cond93)> <Delay = 3.36>
ST_3429 : Operation 11896 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11896 'br' <Predicate = (!or_cond93)> <Delay = 0.00>
ST_3429 : Operation 11897 [1/1] (1.76ns)   --->   "br label %._crit_edge.91" [combined_hls/top.cpp:57]   --->   Operation 11897 'br' <Predicate = (or_cond93)> <Delay = 1.76>

State 3430 <SV = 1914> <Delay = 2.74>
ST_3430 : Operation 11898 [1/1] (0.00ns)   --->   "%j1_90 = phi i10 [ %j_4_90, %278 ], [ 0, %._crit_edge.91.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11898 'phi' 'j1_90' <Predicate = true> <Delay = 0.00>
ST_3430 : Operation 11899 [1/1] (1.77ns)   --->   "%exitcond5_90 = icmp eq i10 %j1_90, -240" [combined_hls/top.cpp:57]   --->   Operation 11899 'icmp' 'exitcond5_90' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3430 : Operation 11900 [1/1] (0.00ns)   --->   "%empty_555 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11900 'speclooptripcount' 'empty_555' <Predicate = true> <Delay = 0.00>
ST_3430 : Operation 11901 [1/1] (1.73ns)   --->   "%j_4_90 = add i10 %j1_90, 1" [combined_hls/top.cpp:57]   --->   Operation 11901 'add' 'j_4_90' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3430 : Operation 11902 [1/1] (0.00ns)   --->   "br i1 %exitcond5_90, label %.preheader23.91.preheader, label %278" [combined_hls/top.cpp:57]   --->   Operation 11902 'br' <Predicate = true> <Delay = 0.00>
ST_3430 : Operation 11903 [2/2] (0.00ns)   --->   "%empty_556 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11903 'read' 'empty_556' <Predicate = (!exitcond5_90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3430 : Operation 11904 [1/1] (0.00ns)   --->   "%tmp_21_89_cast = zext i10 %j1_90 to i17" [combined_hls/top.cpp:60]   --->   Operation 11904 'zext' 'tmp_21_89_cast' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3430 : Operation 11905 [1/1] (2.10ns)   --->   "%tmp_532 = add i17 %tmp_21_89_cast, -59728" [combined_hls/top.cpp:60]   --->   Operation 11905 'add' 'tmp_532' <Predicate = (!exitcond5_90)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3431 <SV = 1915> <Delay = 3.25>
ST_3431 : Operation 11906 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11906 'specloopname' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11907 [1/1] (0.00ns)   --->   "%tmp_318 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11907 'specregionbegin' 'tmp_318' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11908 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11908 'specpipeline' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11909 [1/2] (0.00ns)   --->   "%empty_556 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11909 'read' 'empty_556' <Predicate = (!exitcond5_90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3431 : Operation 11910 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_191 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_556, 0"   --->   Operation 11910 'extractvalue' 'in_stream_data_V_val_191' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11911 [1/1] (0.00ns)   --->   "%bitcast_90 = bitcast i32 %in_stream_data_V_val_191 to float"   --->   Operation 11911 'bitcast' 'bitcast_90' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11912 [1/1] (0.00ns)   --->   "%tmp_534_cast = zext i17 %tmp_532 to i64" [combined_hls/top.cpp:60]   --->   Operation 11912 'zext' 'tmp_534_cast' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11913 [1/1] (0.00ns)   --->   "%input_buf_addr_184 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_534_cast" [combined_hls/top.cpp:60]   --->   Operation 11913 'getelementptr' 'input_buf_addr_184' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11914 [1/1] (3.25ns)   --->   "store float %bitcast_90, float* %input_buf_addr_184, align 4" [combined_hls/top.cpp:60]   --->   Operation 11914 'store' <Predicate = (!exitcond5_90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3431 : Operation 11915 [1/1] (0.00ns)   --->   "%empty_557 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_318)" [combined_hls/top.cpp:61]   --->   Operation 11915 'specregionend' 'empty_557' <Predicate = (!exitcond5_90)> <Delay = 0.00>
ST_3431 : Operation 11916 [1/1] (0.00ns)   --->   "br label %._crit_edge.91" [combined_hls/top.cpp:57]   --->   Operation 11916 'br' <Predicate = (!exitcond5_90)> <Delay = 0.00>

State 3432 <SV = 1915> <Delay = 1.76>
ST_3432 : Operation 11917 [1/1] (1.76ns)   --->   "br label %.preheader23.91" [combined_hls/top.cpp:64]   --->   Operation 11917 'br' <Predicate = true> <Delay = 1.76>

State 3433 <SV = 1916> <Delay = 5.36>
ST_3433 : Operation 11918 [1/1] (0.00ns)   --->   "%q_91 = phi i10 [ %q_1_90, %277 ], [ 0, %.preheader23.91.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 11918 'phi' 'q_91' <Predicate = true> <Delay = 0.00>
ST_3433 : Operation 11919 [1/1] (0.00ns)   --->   "%sum_91 = phi float [ %sum_2_90, %277 ], [ 0.000000e+00, %.preheader23.91.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 11919 'phi' 'sum_91' <Predicate = true> <Delay = 0.00>
ST_3433 : Operation 11920 [1/1] (1.77ns)   --->   "%tmp_26_90 = icmp eq i10 %q_91, -240" [combined_hls/top.cpp:64]   --->   Operation 11920 'icmp' 'tmp_26_90' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3433 : Operation 11921 [1/1] (0.00ns)   --->   "%empty_553 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11921 'speclooptripcount' 'empty_553' <Predicate = true> <Delay = 0.00>
ST_3433 : Operation 11922 [1/1] (1.73ns)   --->   "%q_1_90 = add i10 %q_91, 1" [combined_hls/top.cpp:64]   --->   Operation 11922 'add' 'q_1_90' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3433 : Operation 11923 [1/1] (0.00ns)   --->   "br i1 %tmp_26_90, label %276, label %277" [combined_hls/top.cpp:64]   --->   Operation 11923 'br' <Predicate = true> <Delay = 0.00>
ST_3433 : Operation 11924 [1/1] (0.00ns)   --->   "%tmp_34_90 = zext i10 %q_91 to i64" [combined_hls/top.cpp:66]   --->   Operation 11924 'zext' 'tmp_34_90' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3433 : Operation 11925 [1/1] (0.00ns)   --->   "%tmp_34_90_cast = zext i10 %q_91 to i17" [combined_hls/top.cpp:66]   --->   Operation 11925 'zext' 'tmp_34_90_cast' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3433 : Operation 11926 [1/1] (2.10ns)   --->   "%tmp_533 = add i17 %tmp_34_90_cast, -59728" [combined_hls/top.cpp:66]   --->   Operation 11926 'add' 'tmp_533' <Predicate = (!tmp_26_90)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3433 : Operation 11927 [1/1] (0.00ns)   --->   "%tmp_535_cast = zext i17 %tmp_533 to i64" [combined_hls/top.cpp:66]   --->   Operation 11927 'zext' 'tmp_535_cast' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3433 : Operation 11928 [1/1] (0.00ns)   --->   "%input_buf_addr_185 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_535_cast" [combined_hls/top.cpp:66]   --->   Operation 11928 'getelementptr' 'input_buf_addr_185' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3433 : Operation 11929 [1/1] (0.00ns)   --->   "%index_buf_addr_92 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_90" [combined_hls/top.cpp:66]   --->   Operation 11929 'getelementptr' 'index_buf_addr_92' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3433 : Operation 11930 [2/2] (3.25ns)   --->   "%index_buf_load_91 = load float* %index_buf_addr_92, align 4" [combined_hls/top.cpp:66]   --->   Operation 11930 'load' 'index_buf_load_91' <Predicate = (!tmp_26_90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3433 : Operation 11931 [2/2] (3.25ns)   --->   "%input_buf_load_92 = load float* %input_buf_addr_185, align 4" [combined_hls/top.cpp:66]   --->   Operation 11931 'load' 'input_buf_load_92' <Predicate = (!tmp_26_90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3434 <SV = 1917> <Delay = 3.25>
ST_3434 : Operation 11932 [1/2] (3.25ns)   --->   "%index_buf_load_91 = load float* %index_buf_addr_92, align 4" [combined_hls/top.cpp:66]   --->   Operation 11932 'load' 'index_buf_load_91' <Predicate = (!tmp_26_90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3434 : Operation 11933 [1/2] (3.25ns)   --->   "%input_buf_load_92 = load float* %input_buf_addr_185, align 4" [combined_hls/top.cpp:66]   --->   Operation 11933 'load' 'input_buf_load_92' <Predicate = (!tmp_26_90)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3435 <SV = 1918> <Delay = 7.25>
ST_3435 : Operation 11934 [5/5] (7.25ns)   --->   "%tmp_35_90 = fsub float %index_buf_load_91, %input_buf_load_92" [combined_hls/top.cpp:66]   --->   Operation 11934 'fsub' 'tmp_35_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3436 <SV = 1919> <Delay = 7.25>
ST_3436 : Operation 11935 [4/5] (7.25ns)   --->   "%tmp_35_90 = fsub float %index_buf_load_91, %input_buf_load_92" [combined_hls/top.cpp:66]   --->   Operation 11935 'fsub' 'tmp_35_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3437 <SV = 1920> <Delay = 7.25>
ST_3437 : Operation 11936 [3/5] (7.25ns)   --->   "%tmp_35_90 = fsub float %index_buf_load_91, %input_buf_load_92" [combined_hls/top.cpp:66]   --->   Operation 11936 'fsub' 'tmp_35_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3438 <SV = 1921> <Delay = 7.25>
ST_3438 : Operation 11937 [2/5] (7.25ns)   --->   "%tmp_35_90 = fsub float %index_buf_load_91, %input_buf_load_92" [combined_hls/top.cpp:66]   --->   Operation 11937 'fsub' 'tmp_35_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3439 <SV = 1922> <Delay = 7.25>
ST_3439 : Operation 11938 [1/5] (7.25ns)   --->   "%tmp_35_90 = fsub float %index_buf_load_91, %input_buf_load_92" [combined_hls/top.cpp:66]   --->   Operation 11938 'fsub' 'tmp_35_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3440 <SV = 1923> <Delay = 5.70>
ST_3440 : Operation 11939 [4/4] (5.70ns)   --->   "%tmp_36_90 = fmul float %tmp_35_90, %tmp_35_90" [combined_hls/top.cpp:67]   --->   Operation 11939 'fmul' 'tmp_36_90' <Predicate = (!tmp_26_90)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3441 <SV = 1924> <Delay = 5.70>
ST_3441 : Operation 11940 [3/4] (5.70ns)   --->   "%tmp_36_90 = fmul float %tmp_35_90, %tmp_35_90" [combined_hls/top.cpp:67]   --->   Operation 11940 'fmul' 'tmp_36_90' <Predicate = (!tmp_26_90)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3442 <SV = 1925> <Delay = 5.70>
ST_3442 : Operation 11941 [2/4] (5.70ns)   --->   "%tmp_36_90 = fmul float %tmp_35_90, %tmp_35_90" [combined_hls/top.cpp:67]   --->   Operation 11941 'fmul' 'tmp_36_90' <Predicate = (!tmp_26_90)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3443 <SV = 1926> <Delay = 5.70>
ST_3443 : Operation 11942 [1/4] (5.70ns)   --->   "%tmp_36_90 = fmul float %tmp_35_90, %tmp_35_90" [combined_hls/top.cpp:67]   --->   Operation 11942 'fmul' 'tmp_36_90' <Predicate = (!tmp_26_90)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3444 <SV = 1927> <Delay = 7.25>
ST_3444 : Operation 11943 [5/5] (7.25ns)   --->   "%sum_2_90 = fadd float %sum_91, %tmp_36_90" [combined_hls/top.cpp:67]   --->   Operation 11943 'fadd' 'sum_2_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3445 <SV = 1928> <Delay = 7.25>
ST_3445 : Operation 11944 [4/5] (7.25ns)   --->   "%sum_2_90 = fadd float %sum_91, %tmp_36_90" [combined_hls/top.cpp:67]   --->   Operation 11944 'fadd' 'sum_2_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3446 <SV = 1929> <Delay = 7.25>
ST_3446 : Operation 11945 [3/5] (7.25ns)   --->   "%sum_2_90 = fadd float %sum_91, %tmp_36_90" [combined_hls/top.cpp:67]   --->   Operation 11945 'fadd' 'sum_2_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3447 <SV = 1930> <Delay = 7.25>
ST_3447 : Operation 11946 [2/5] (7.25ns)   --->   "%sum_2_90 = fadd float %sum_91, %tmp_36_90" [combined_hls/top.cpp:67]   --->   Operation 11946 'fadd' 'sum_2_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3448 <SV = 1931> <Delay = 7.25>
ST_3448 : Operation 11947 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 11947 'specloopname' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3448 : Operation 11948 [1/1] (0.00ns)   --->   "%tmp_320 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 11948 'specregionbegin' 'tmp_320' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3448 : Operation 11949 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 11949 'specpipeline' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3448 : Operation 11950 [1/5] (7.25ns)   --->   "%sum_2_90 = fadd float %sum_91, %tmp_36_90" [combined_hls/top.cpp:67]   --->   Operation 11950 'fadd' 'sum_2_90' <Predicate = (!tmp_26_90)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3448 : Operation 11951 [1/1] (0.00ns)   --->   "%empty_554 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_320)" [combined_hls/top.cpp:68]   --->   Operation 11951 'specregionend' 'empty_554' <Predicate = (!tmp_26_90)> <Delay = 0.00>
ST_3448 : Operation 11952 [1/1] (0.00ns)   --->   "br label %.preheader23.91" [combined_hls/top.cpp:64]   --->   Operation 11952 'br' <Predicate = (!tmp_26_90)> <Delay = 0.00>

State 3449 <SV = 1917> <Delay = 5.54>
ST_3449 : Operation 11953 [1/1] (5.54ns)   --->   "%tmp_29_90 = fpext float %sum_91 to double" [combined_hls/top.cpp:69]   --->   Operation 11953 'fpext' 'tmp_29_90' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3449 : Operation 11954 [1/1] (0.00ns)   --->   "%tmp_319 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 11954 'specregionbegin' 'tmp_319' <Predicate = true> <Delay = 0.00>

State 3450 <SV = 1918> <Delay = 7.78>
ST_3450 : Operation 11955 [6/6] (7.78ns)   --->   "%tmp_30_90 = fmul double %tmp_29_90, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11955 'dmul' 'tmp_30_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3451 <SV = 1919> <Delay = 7.78>
ST_3451 : Operation 11956 [5/6] (7.78ns)   --->   "%tmp_30_90 = fmul double %tmp_29_90, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11956 'dmul' 'tmp_30_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3452 <SV = 1920> <Delay = 7.78>
ST_3452 : Operation 11957 [4/6] (7.78ns)   --->   "%tmp_30_90 = fmul double %tmp_29_90, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11957 'dmul' 'tmp_30_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3453 <SV = 1921> <Delay = 7.78>
ST_3453 : Operation 11958 [3/6] (7.78ns)   --->   "%tmp_30_90 = fmul double %tmp_29_90, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11958 'dmul' 'tmp_30_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3454 <SV = 1922> <Delay = 7.78>
ST_3454 : Operation 11959 [2/6] (7.78ns)   --->   "%tmp_30_90 = fmul double %tmp_29_90, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11959 'dmul' 'tmp_30_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3455 <SV = 1923> <Delay = 7.78>
ST_3455 : Operation 11960 [1/6] (7.78ns)   --->   "%tmp_30_90 = fmul double %tmp_29_90, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 11960 'dmul' 'tmp_30_90' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3456 <SV = 1924> <Delay = 6.50>
ST_3456 : Operation 11961 [1/1] (6.50ns)   --->   "%tmp_31_90 = fptrunc double %tmp_30_90 to float" [combined_hls/top.cpp:69]   --->   Operation 11961 'fptrunc' 'tmp_31_90' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3457 <SV = 1925> <Delay = 7.68>
ST_3457 : Operation 11962 [9/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11962 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3458 <SV = 1926> <Delay = 7.68>
ST_3458 : Operation 11963 [8/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11963 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3459 <SV = 1927> <Delay = 7.68>
ST_3459 : Operation 11964 [7/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11964 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3460 <SV = 1928> <Delay = 7.68>
ST_3460 : Operation 11965 [6/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11965 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3461 <SV = 1929> <Delay = 7.68>
ST_3461 : Operation 11966 [5/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11966 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3462 <SV = 1930> <Delay = 7.68>
ST_3462 : Operation 11967 [4/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11967 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3463 <SV = 1931> <Delay = 7.68>
ST_3463 : Operation 11968 [3/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11968 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3464 <SV = 1932> <Delay = 7.68>
ST_3464 : Operation 11969 [2/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11969 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3465 <SV = 1933> <Delay = 7.68>
ST_3465 : Operation 11970 [1/9] (7.68ns)   --->   "%tmp_32_90 = call float @llvm.exp.f32(float %tmp_31_90)" [combined_hls/top.cpp:69]   --->   Operation 11970 'fexp' 'tmp_32_90' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3466 <SV = 1934> <Delay = 5.91>
ST_3466 : Operation 11971 [1/1] (0.00ns)   --->   "%l_idx_load906 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11971 'load' 'l_idx_load906' <Predicate = true> <Delay = 0.00>
ST_3466 : Operation 11972 [1/1] (0.00ns)   --->   "%tmp_33_90 = sext i32 %l_idx_2_89 to i64" [combined_hls/top.cpp:69]   --->   Operation 11972 'sext' 'tmp_33_90' <Predicate = true> <Delay = 0.00>
ST_3466 : Operation 11973 [1/1] (0.00ns)   --->   "%result_buf_addr_95 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_90" [combined_hls/top.cpp:69]   --->   Operation 11973 'getelementptr' 'result_buf_addr_95' <Predicate = true> <Delay = 0.00>
ST_3466 : Operation 11974 [1/1] (3.25ns)   --->   "store float %tmp_32_90, float* %result_buf_addr_95, align 4" [combined_hls/top.cpp:69]   --->   Operation 11974 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3466 : Operation 11975 [1/1] (2.55ns)   --->   "%l_idx_2_90 = add nsw i32 %l_idx_load906, 92" [combined_hls/top.cpp:70]   --->   Operation 11975 'add' 'l_idx_2_90' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3466 : Operation 11976 [1/1] (0.00ns)   --->   "%empty_552 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_316)" [combined_hls/top.cpp:72]   --->   Operation 11976 'specregionend' 'empty_552' <Predicate = true> <Delay = 0.00>
ST_3466 : Operation 11977 [1/1] (0.97ns)   --->   "%or_cond94 = or i1 %tmp_16_85, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 11977 'or' 'or_cond94' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3466 : Operation 11978 [1/1] (0.00ns)   --->   "br i1 %or_cond94, label %._crit_edge.92.preheader, label %..preheader24.backedge_crit_edge891" [combined_hls/top.cpp:54]   --->   Operation 11978 'br' <Predicate = true> <Delay = 0.00>
ST_3466 : Operation 11979 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_90, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 11979 'store' <Predicate = (!or_cond94)> <Delay = 3.36>
ST_3466 : Operation 11980 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 11980 'br' <Predicate = (!or_cond94)> <Delay = 0.00>
ST_3466 : Operation 11981 [1/1] (1.76ns)   --->   "br label %._crit_edge.92" [combined_hls/top.cpp:57]   --->   Operation 11981 'br' <Predicate = (or_cond94)> <Delay = 1.76>

State 3467 <SV = 1935> <Delay = 2.74>
ST_3467 : Operation 11982 [1/1] (0.00ns)   --->   "%j1_91 = phi i10 [ %j_4_91, %281 ], [ 0, %._crit_edge.92.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 11982 'phi' 'j1_91' <Predicate = true> <Delay = 0.00>
ST_3467 : Operation 11983 [1/1] (1.77ns)   --->   "%exitcond5_91 = icmp eq i10 %j1_91, -240" [combined_hls/top.cpp:57]   --->   Operation 11983 'icmp' 'exitcond5_91' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3467 : Operation 11984 [1/1] (0.00ns)   --->   "%empty_561 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 11984 'speclooptripcount' 'empty_561' <Predicate = true> <Delay = 0.00>
ST_3467 : Operation 11985 [1/1] (1.73ns)   --->   "%j_4_91 = add i10 %j1_91, 1" [combined_hls/top.cpp:57]   --->   Operation 11985 'add' 'j_4_91' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3467 : Operation 11986 [1/1] (0.00ns)   --->   "br i1 %exitcond5_91, label %.preheader23.92.preheader, label %281" [combined_hls/top.cpp:57]   --->   Operation 11986 'br' <Predicate = true> <Delay = 0.00>
ST_3467 : Operation 11987 [2/2] (0.00ns)   --->   "%empty_562 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11987 'read' 'empty_562' <Predicate = (!exitcond5_91)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3467 : Operation 11988 [1/1] (0.00ns)   --->   "%tmp_21_90_cast = zext i10 %j1_91 to i17" [combined_hls/top.cpp:60]   --->   Operation 11988 'zext' 'tmp_21_90_cast' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3467 : Operation 11989 [1/1] (2.10ns)   --->   "%tmp_534 = add i17 %tmp_21_90_cast, -58944" [combined_hls/top.cpp:60]   --->   Operation 11989 'add' 'tmp_534' <Predicate = (!exitcond5_91)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3468 <SV = 1936> <Delay = 3.25>
ST_3468 : Operation 11990 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 11990 'specloopname' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11991 [1/1] (0.00ns)   --->   "%tmp_321 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 11991 'specregionbegin' 'tmp_321' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11992 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 11992 'specpipeline' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11993 [1/2] (0.00ns)   --->   "%empty_562 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 11993 'read' 'empty_562' <Predicate = (!exitcond5_91)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3468 : Operation 11994 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_192 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_562, 0"   --->   Operation 11994 'extractvalue' 'in_stream_data_V_val_192' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11995 [1/1] (0.00ns)   --->   "%bitcast_91 = bitcast i32 %in_stream_data_V_val_192 to float"   --->   Operation 11995 'bitcast' 'bitcast_91' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11996 [1/1] (0.00ns)   --->   "%tmp_536_cast = zext i17 %tmp_534 to i64" [combined_hls/top.cpp:60]   --->   Operation 11996 'zext' 'tmp_536_cast' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11997 [1/1] (0.00ns)   --->   "%input_buf_addr_186 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_536_cast" [combined_hls/top.cpp:60]   --->   Operation 11997 'getelementptr' 'input_buf_addr_186' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 11998 [1/1] (3.25ns)   --->   "store float %bitcast_91, float* %input_buf_addr_186, align 4" [combined_hls/top.cpp:60]   --->   Operation 11998 'store' <Predicate = (!exitcond5_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3468 : Operation 11999 [1/1] (0.00ns)   --->   "%empty_563 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_321)" [combined_hls/top.cpp:61]   --->   Operation 11999 'specregionend' 'empty_563' <Predicate = (!exitcond5_91)> <Delay = 0.00>
ST_3468 : Operation 12000 [1/1] (0.00ns)   --->   "br label %._crit_edge.92" [combined_hls/top.cpp:57]   --->   Operation 12000 'br' <Predicate = (!exitcond5_91)> <Delay = 0.00>

State 3469 <SV = 1936> <Delay = 1.76>
ST_3469 : Operation 12001 [1/1] (1.76ns)   --->   "br label %.preheader23.92" [combined_hls/top.cpp:64]   --->   Operation 12001 'br' <Predicate = true> <Delay = 1.76>

State 3470 <SV = 1937> <Delay = 5.36>
ST_3470 : Operation 12002 [1/1] (0.00ns)   --->   "%q_92 = phi i10 [ %q_1_91, %280 ], [ 0, %.preheader23.92.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12002 'phi' 'q_92' <Predicate = true> <Delay = 0.00>
ST_3470 : Operation 12003 [1/1] (0.00ns)   --->   "%sum_92 = phi float [ %sum_2_91, %280 ], [ 0.000000e+00, %.preheader23.92.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12003 'phi' 'sum_92' <Predicate = true> <Delay = 0.00>
ST_3470 : Operation 12004 [1/1] (1.77ns)   --->   "%tmp_26_91 = icmp eq i10 %q_92, -240" [combined_hls/top.cpp:64]   --->   Operation 12004 'icmp' 'tmp_26_91' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3470 : Operation 12005 [1/1] (0.00ns)   --->   "%empty_559 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12005 'speclooptripcount' 'empty_559' <Predicate = true> <Delay = 0.00>
ST_3470 : Operation 12006 [1/1] (1.73ns)   --->   "%q_1_91 = add i10 %q_92, 1" [combined_hls/top.cpp:64]   --->   Operation 12006 'add' 'q_1_91' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3470 : Operation 12007 [1/1] (0.00ns)   --->   "br i1 %tmp_26_91, label %279, label %280" [combined_hls/top.cpp:64]   --->   Operation 12007 'br' <Predicate = true> <Delay = 0.00>
ST_3470 : Operation 12008 [1/1] (0.00ns)   --->   "%tmp_34_91 = zext i10 %q_92 to i64" [combined_hls/top.cpp:66]   --->   Operation 12008 'zext' 'tmp_34_91' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3470 : Operation 12009 [1/1] (0.00ns)   --->   "%tmp_34_91_cast = zext i10 %q_92 to i17" [combined_hls/top.cpp:66]   --->   Operation 12009 'zext' 'tmp_34_91_cast' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3470 : Operation 12010 [1/1] (2.10ns)   --->   "%tmp_535 = add i17 %tmp_34_91_cast, -58944" [combined_hls/top.cpp:66]   --->   Operation 12010 'add' 'tmp_535' <Predicate = (!tmp_26_91)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3470 : Operation 12011 [1/1] (0.00ns)   --->   "%tmp_537_cast = zext i17 %tmp_535 to i64" [combined_hls/top.cpp:66]   --->   Operation 12011 'zext' 'tmp_537_cast' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3470 : Operation 12012 [1/1] (0.00ns)   --->   "%input_buf_addr_187 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_537_cast" [combined_hls/top.cpp:66]   --->   Operation 12012 'getelementptr' 'input_buf_addr_187' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3470 : Operation 12013 [1/1] (0.00ns)   --->   "%index_buf_addr_93 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_91" [combined_hls/top.cpp:66]   --->   Operation 12013 'getelementptr' 'index_buf_addr_93' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3470 : Operation 12014 [2/2] (3.25ns)   --->   "%index_buf_load_92 = load float* %index_buf_addr_93, align 4" [combined_hls/top.cpp:66]   --->   Operation 12014 'load' 'index_buf_load_92' <Predicate = (!tmp_26_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3470 : Operation 12015 [2/2] (3.25ns)   --->   "%input_buf_load_93 = load float* %input_buf_addr_187, align 4" [combined_hls/top.cpp:66]   --->   Operation 12015 'load' 'input_buf_load_93' <Predicate = (!tmp_26_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3471 <SV = 1938> <Delay = 3.25>
ST_3471 : Operation 12016 [1/2] (3.25ns)   --->   "%index_buf_load_92 = load float* %index_buf_addr_93, align 4" [combined_hls/top.cpp:66]   --->   Operation 12016 'load' 'index_buf_load_92' <Predicate = (!tmp_26_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3471 : Operation 12017 [1/2] (3.25ns)   --->   "%input_buf_load_93 = load float* %input_buf_addr_187, align 4" [combined_hls/top.cpp:66]   --->   Operation 12017 'load' 'input_buf_load_93' <Predicate = (!tmp_26_91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3472 <SV = 1939> <Delay = 7.25>
ST_3472 : Operation 12018 [5/5] (7.25ns)   --->   "%tmp_35_91 = fsub float %index_buf_load_92, %input_buf_load_93" [combined_hls/top.cpp:66]   --->   Operation 12018 'fsub' 'tmp_35_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3473 <SV = 1940> <Delay = 7.25>
ST_3473 : Operation 12019 [4/5] (7.25ns)   --->   "%tmp_35_91 = fsub float %index_buf_load_92, %input_buf_load_93" [combined_hls/top.cpp:66]   --->   Operation 12019 'fsub' 'tmp_35_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3474 <SV = 1941> <Delay = 7.25>
ST_3474 : Operation 12020 [3/5] (7.25ns)   --->   "%tmp_35_91 = fsub float %index_buf_load_92, %input_buf_load_93" [combined_hls/top.cpp:66]   --->   Operation 12020 'fsub' 'tmp_35_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3475 <SV = 1942> <Delay = 7.25>
ST_3475 : Operation 12021 [2/5] (7.25ns)   --->   "%tmp_35_91 = fsub float %index_buf_load_92, %input_buf_load_93" [combined_hls/top.cpp:66]   --->   Operation 12021 'fsub' 'tmp_35_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3476 <SV = 1943> <Delay = 7.25>
ST_3476 : Operation 12022 [1/5] (7.25ns)   --->   "%tmp_35_91 = fsub float %index_buf_load_92, %input_buf_load_93" [combined_hls/top.cpp:66]   --->   Operation 12022 'fsub' 'tmp_35_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3477 <SV = 1944> <Delay = 5.70>
ST_3477 : Operation 12023 [4/4] (5.70ns)   --->   "%tmp_36_91 = fmul float %tmp_35_91, %tmp_35_91" [combined_hls/top.cpp:67]   --->   Operation 12023 'fmul' 'tmp_36_91' <Predicate = (!tmp_26_91)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3478 <SV = 1945> <Delay = 5.70>
ST_3478 : Operation 12024 [3/4] (5.70ns)   --->   "%tmp_36_91 = fmul float %tmp_35_91, %tmp_35_91" [combined_hls/top.cpp:67]   --->   Operation 12024 'fmul' 'tmp_36_91' <Predicate = (!tmp_26_91)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3479 <SV = 1946> <Delay = 5.70>
ST_3479 : Operation 12025 [2/4] (5.70ns)   --->   "%tmp_36_91 = fmul float %tmp_35_91, %tmp_35_91" [combined_hls/top.cpp:67]   --->   Operation 12025 'fmul' 'tmp_36_91' <Predicate = (!tmp_26_91)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3480 <SV = 1947> <Delay = 5.70>
ST_3480 : Operation 12026 [1/4] (5.70ns)   --->   "%tmp_36_91 = fmul float %tmp_35_91, %tmp_35_91" [combined_hls/top.cpp:67]   --->   Operation 12026 'fmul' 'tmp_36_91' <Predicate = (!tmp_26_91)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3481 <SV = 1948> <Delay = 7.25>
ST_3481 : Operation 12027 [5/5] (7.25ns)   --->   "%sum_2_91 = fadd float %sum_92, %tmp_36_91" [combined_hls/top.cpp:67]   --->   Operation 12027 'fadd' 'sum_2_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3482 <SV = 1949> <Delay = 7.25>
ST_3482 : Operation 12028 [4/5] (7.25ns)   --->   "%sum_2_91 = fadd float %sum_92, %tmp_36_91" [combined_hls/top.cpp:67]   --->   Operation 12028 'fadd' 'sum_2_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3483 <SV = 1950> <Delay = 7.25>
ST_3483 : Operation 12029 [3/5] (7.25ns)   --->   "%sum_2_91 = fadd float %sum_92, %tmp_36_91" [combined_hls/top.cpp:67]   --->   Operation 12029 'fadd' 'sum_2_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3484 <SV = 1951> <Delay = 7.25>
ST_3484 : Operation 12030 [2/5] (7.25ns)   --->   "%sum_2_91 = fadd float %sum_92, %tmp_36_91" [combined_hls/top.cpp:67]   --->   Operation 12030 'fadd' 'sum_2_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3485 <SV = 1952> <Delay = 7.25>
ST_3485 : Operation 12031 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12031 'specloopname' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3485 : Operation 12032 [1/1] (0.00ns)   --->   "%tmp_323 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12032 'specregionbegin' 'tmp_323' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3485 : Operation 12033 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12033 'specpipeline' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3485 : Operation 12034 [1/5] (7.25ns)   --->   "%sum_2_91 = fadd float %sum_92, %tmp_36_91" [combined_hls/top.cpp:67]   --->   Operation 12034 'fadd' 'sum_2_91' <Predicate = (!tmp_26_91)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3485 : Operation 12035 [1/1] (0.00ns)   --->   "%empty_560 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_323)" [combined_hls/top.cpp:68]   --->   Operation 12035 'specregionend' 'empty_560' <Predicate = (!tmp_26_91)> <Delay = 0.00>
ST_3485 : Operation 12036 [1/1] (0.00ns)   --->   "br label %.preheader23.92" [combined_hls/top.cpp:64]   --->   Operation 12036 'br' <Predicate = (!tmp_26_91)> <Delay = 0.00>

State 3486 <SV = 1938> <Delay = 5.54>
ST_3486 : Operation 12037 [1/1] (5.54ns)   --->   "%tmp_29_91 = fpext float %sum_92 to double" [combined_hls/top.cpp:69]   --->   Operation 12037 'fpext' 'tmp_29_91' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3486 : Operation 12038 [1/1] (0.00ns)   --->   "%tmp_322 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12038 'specregionbegin' 'tmp_322' <Predicate = true> <Delay = 0.00>

State 3487 <SV = 1939> <Delay = 7.78>
ST_3487 : Operation 12039 [6/6] (7.78ns)   --->   "%tmp_30_91 = fmul double %tmp_29_91, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12039 'dmul' 'tmp_30_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3488 <SV = 1940> <Delay = 7.78>
ST_3488 : Operation 12040 [5/6] (7.78ns)   --->   "%tmp_30_91 = fmul double %tmp_29_91, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12040 'dmul' 'tmp_30_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3489 <SV = 1941> <Delay = 7.78>
ST_3489 : Operation 12041 [4/6] (7.78ns)   --->   "%tmp_30_91 = fmul double %tmp_29_91, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12041 'dmul' 'tmp_30_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3490 <SV = 1942> <Delay = 7.78>
ST_3490 : Operation 12042 [3/6] (7.78ns)   --->   "%tmp_30_91 = fmul double %tmp_29_91, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12042 'dmul' 'tmp_30_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3491 <SV = 1943> <Delay = 7.78>
ST_3491 : Operation 12043 [2/6] (7.78ns)   --->   "%tmp_30_91 = fmul double %tmp_29_91, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12043 'dmul' 'tmp_30_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3492 <SV = 1944> <Delay = 7.78>
ST_3492 : Operation 12044 [1/6] (7.78ns)   --->   "%tmp_30_91 = fmul double %tmp_29_91, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12044 'dmul' 'tmp_30_91' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3493 <SV = 1945> <Delay = 6.50>
ST_3493 : Operation 12045 [1/1] (6.50ns)   --->   "%tmp_31_91 = fptrunc double %tmp_30_91 to float" [combined_hls/top.cpp:69]   --->   Operation 12045 'fptrunc' 'tmp_31_91' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3494 <SV = 1946> <Delay = 7.68>
ST_3494 : Operation 12046 [9/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12046 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3495 <SV = 1947> <Delay = 7.68>
ST_3495 : Operation 12047 [8/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12047 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3496 <SV = 1948> <Delay = 7.68>
ST_3496 : Operation 12048 [7/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12048 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3497 <SV = 1949> <Delay = 7.68>
ST_3497 : Operation 12049 [6/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12049 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3498 <SV = 1950> <Delay = 7.68>
ST_3498 : Operation 12050 [5/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12050 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3499 <SV = 1951> <Delay = 7.68>
ST_3499 : Operation 12051 [4/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12051 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3500 <SV = 1952> <Delay = 7.68>
ST_3500 : Operation 12052 [3/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12052 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3501 <SV = 1953> <Delay = 7.68>
ST_3501 : Operation 12053 [2/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12053 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3502 <SV = 1954> <Delay = 7.68>
ST_3502 : Operation 12054 [1/9] (7.68ns)   --->   "%tmp_32_91 = call float @llvm.exp.f32(float %tmp_31_91)" [combined_hls/top.cpp:69]   --->   Operation 12054 'fexp' 'tmp_32_91' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3503 <SV = 1955> <Delay = 5.91>
ST_3503 : Operation 12055 [1/1] (0.00ns)   --->   "%l_idx_load905 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12055 'load' 'l_idx_load905' <Predicate = true> <Delay = 0.00>
ST_3503 : Operation 12056 [1/1] (0.00ns)   --->   "%tmp_33_91 = sext i32 %l_idx_2_90 to i64" [combined_hls/top.cpp:69]   --->   Operation 12056 'sext' 'tmp_33_91' <Predicate = true> <Delay = 0.00>
ST_3503 : Operation 12057 [1/1] (0.00ns)   --->   "%result_buf_addr_96 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_91" [combined_hls/top.cpp:69]   --->   Operation 12057 'getelementptr' 'result_buf_addr_96' <Predicate = true> <Delay = 0.00>
ST_3503 : Operation 12058 [1/1] (3.25ns)   --->   "store float %tmp_32_91, float* %result_buf_addr_96, align 4" [combined_hls/top.cpp:69]   --->   Operation 12058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3503 : Operation 12059 [1/1] (2.55ns)   --->   "%l_idx_2_91 = add nsw i32 %l_idx_load905, 93" [combined_hls/top.cpp:70]   --->   Operation 12059 'add' 'l_idx_2_91' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3503 : Operation 12060 [1/1] (0.00ns)   --->   "%empty_558 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_319)" [combined_hls/top.cpp:72]   --->   Operation 12060 'specregionend' 'empty_558' <Predicate = true> <Delay = 0.00>
ST_3503 : Operation 12061 [1/1] (0.97ns)   --->   "%or_cond95 = or i1 %tmp_16_86, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12061 'or' 'or_cond95' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3503 : Operation 12062 [1/1] (0.00ns)   --->   "br i1 %or_cond95, label %._crit_edge.93.preheader, label %..preheader24.backedge_crit_edge892" [combined_hls/top.cpp:54]   --->   Operation 12062 'br' <Predicate = true> <Delay = 0.00>
ST_3503 : Operation 12063 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_91, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12063 'store' <Predicate = (!or_cond95)> <Delay = 3.36>
ST_3503 : Operation 12064 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12064 'br' <Predicate = (!or_cond95)> <Delay = 0.00>
ST_3503 : Operation 12065 [1/1] (1.76ns)   --->   "br label %._crit_edge.93" [combined_hls/top.cpp:57]   --->   Operation 12065 'br' <Predicate = (or_cond95)> <Delay = 1.76>

State 3504 <SV = 1956> <Delay = 2.74>
ST_3504 : Operation 12066 [1/1] (0.00ns)   --->   "%j1_92 = phi i10 [ %j_4_92, %284 ], [ 0, %._crit_edge.93.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12066 'phi' 'j1_92' <Predicate = true> <Delay = 0.00>
ST_3504 : Operation 12067 [1/1] (1.77ns)   --->   "%exitcond5_92 = icmp eq i10 %j1_92, -240" [combined_hls/top.cpp:57]   --->   Operation 12067 'icmp' 'exitcond5_92' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3504 : Operation 12068 [1/1] (0.00ns)   --->   "%empty_567 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12068 'speclooptripcount' 'empty_567' <Predicate = true> <Delay = 0.00>
ST_3504 : Operation 12069 [1/1] (1.73ns)   --->   "%j_4_92 = add i10 %j1_92, 1" [combined_hls/top.cpp:57]   --->   Operation 12069 'add' 'j_4_92' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3504 : Operation 12070 [1/1] (0.00ns)   --->   "br i1 %exitcond5_92, label %.preheader23.93.preheader, label %284" [combined_hls/top.cpp:57]   --->   Operation 12070 'br' <Predicate = true> <Delay = 0.00>
ST_3504 : Operation 12071 [2/2] (0.00ns)   --->   "%empty_568 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12071 'read' 'empty_568' <Predicate = (!exitcond5_92)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3504 : Operation 12072 [1/1] (0.00ns)   --->   "%tmp_21_91_cast = zext i10 %j1_92 to i17" [combined_hls/top.cpp:60]   --->   Operation 12072 'zext' 'tmp_21_91_cast' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3504 : Operation 12073 [1/1] (2.10ns)   --->   "%tmp_536 = add i17 %tmp_21_91_cast, -58160" [combined_hls/top.cpp:60]   --->   Operation 12073 'add' 'tmp_536' <Predicate = (!exitcond5_92)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3505 <SV = 1957> <Delay = 3.25>
ST_3505 : Operation 12074 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12074 'specloopname' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12075 [1/1] (0.00ns)   --->   "%tmp_324 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12075 'specregionbegin' 'tmp_324' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12076 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12076 'specpipeline' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12077 [1/2] (0.00ns)   --->   "%empty_568 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12077 'read' 'empty_568' <Predicate = (!exitcond5_92)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3505 : Operation 12078 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_193 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_568, 0"   --->   Operation 12078 'extractvalue' 'in_stream_data_V_val_193' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12079 [1/1] (0.00ns)   --->   "%bitcast_92 = bitcast i32 %in_stream_data_V_val_193 to float"   --->   Operation 12079 'bitcast' 'bitcast_92' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12080 [1/1] (0.00ns)   --->   "%tmp_538_cast = zext i17 %tmp_536 to i64" [combined_hls/top.cpp:60]   --->   Operation 12080 'zext' 'tmp_538_cast' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12081 [1/1] (0.00ns)   --->   "%input_buf_addr_188 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_538_cast" [combined_hls/top.cpp:60]   --->   Operation 12081 'getelementptr' 'input_buf_addr_188' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12082 [1/1] (3.25ns)   --->   "store float %bitcast_92, float* %input_buf_addr_188, align 4" [combined_hls/top.cpp:60]   --->   Operation 12082 'store' <Predicate = (!exitcond5_92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3505 : Operation 12083 [1/1] (0.00ns)   --->   "%empty_569 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_324)" [combined_hls/top.cpp:61]   --->   Operation 12083 'specregionend' 'empty_569' <Predicate = (!exitcond5_92)> <Delay = 0.00>
ST_3505 : Operation 12084 [1/1] (0.00ns)   --->   "br label %._crit_edge.93" [combined_hls/top.cpp:57]   --->   Operation 12084 'br' <Predicate = (!exitcond5_92)> <Delay = 0.00>

State 3506 <SV = 1957> <Delay = 1.76>
ST_3506 : Operation 12085 [1/1] (1.76ns)   --->   "br label %.preheader23.93" [combined_hls/top.cpp:64]   --->   Operation 12085 'br' <Predicate = true> <Delay = 1.76>

State 3507 <SV = 1958> <Delay = 5.36>
ST_3507 : Operation 12086 [1/1] (0.00ns)   --->   "%q_93 = phi i10 [ %q_1_92, %283 ], [ 0, %.preheader23.93.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12086 'phi' 'q_93' <Predicate = true> <Delay = 0.00>
ST_3507 : Operation 12087 [1/1] (0.00ns)   --->   "%sum_93 = phi float [ %sum_2_92, %283 ], [ 0.000000e+00, %.preheader23.93.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12087 'phi' 'sum_93' <Predicate = true> <Delay = 0.00>
ST_3507 : Operation 12088 [1/1] (1.77ns)   --->   "%tmp_26_92 = icmp eq i10 %q_93, -240" [combined_hls/top.cpp:64]   --->   Operation 12088 'icmp' 'tmp_26_92' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3507 : Operation 12089 [1/1] (0.00ns)   --->   "%empty_565 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12089 'speclooptripcount' 'empty_565' <Predicate = true> <Delay = 0.00>
ST_3507 : Operation 12090 [1/1] (1.73ns)   --->   "%q_1_92 = add i10 %q_93, 1" [combined_hls/top.cpp:64]   --->   Operation 12090 'add' 'q_1_92' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3507 : Operation 12091 [1/1] (0.00ns)   --->   "br i1 %tmp_26_92, label %282, label %283" [combined_hls/top.cpp:64]   --->   Operation 12091 'br' <Predicate = true> <Delay = 0.00>
ST_3507 : Operation 12092 [1/1] (0.00ns)   --->   "%tmp_34_92 = zext i10 %q_93 to i64" [combined_hls/top.cpp:66]   --->   Operation 12092 'zext' 'tmp_34_92' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3507 : Operation 12093 [1/1] (0.00ns)   --->   "%tmp_34_92_cast = zext i10 %q_93 to i17" [combined_hls/top.cpp:66]   --->   Operation 12093 'zext' 'tmp_34_92_cast' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3507 : Operation 12094 [1/1] (2.10ns)   --->   "%tmp_537 = add i17 %tmp_34_92_cast, -58160" [combined_hls/top.cpp:66]   --->   Operation 12094 'add' 'tmp_537' <Predicate = (!tmp_26_92)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3507 : Operation 12095 [1/1] (0.00ns)   --->   "%tmp_539_cast = zext i17 %tmp_537 to i64" [combined_hls/top.cpp:66]   --->   Operation 12095 'zext' 'tmp_539_cast' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3507 : Operation 12096 [1/1] (0.00ns)   --->   "%input_buf_addr_189 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_539_cast" [combined_hls/top.cpp:66]   --->   Operation 12096 'getelementptr' 'input_buf_addr_189' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3507 : Operation 12097 [1/1] (0.00ns)   --->   "%index_buf_addr_94 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_92" [combined_hls/top.cpp:66]   --->   Operation 12097 'getelementptr' 'index_buf_addr_94' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3507 : Operation 12098 [2/2] (3.25ns)   --->   "%index_buf_load_93 = load float* %index_buf_addr_94, align 4" [combined_hls/top.cpp:66]   --->   Operation 12098 'load' 'index_buf_load_93' <Predicate = (!tmp_26_92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3507 : Operation 12099 [2/2] (3.25ns)   --->   "%input_buf_load_94 = load float* %input_buf_addr_189, align 4" [combined_hls/top.cpp:66]   --->   Operation 12099 'load' 'input_buf_load_94' <Predicate = (!tmp_26_92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3508 <SV = 1959> <Delay = 3.25>
ST_3508 : Operation 12100 [1/2] (3.25ns)   --->   "%index_buf_load_93 = load float* %index_buf_addr_94, align 4" [combined_hls/top.cpp:66]   --->   Operation 12100 'load' 'index_buf_load_93' <Predicate = (!tmp_26_92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3508 : Operation 12101 [1/2] (3.25ns)   --->   "%input_buf_load_94 = load float* %input_buf_addr_189, align 4" [combined_hls/top.cpp:66]   --->   Operation 12101 'load' 'input_buf_load_94' <Predicate = (!tmp_26_92)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3509 <SV = 1960> <Delay = 7.25>
ST_3509 : Operation 12102 [5/5] (7.25ns)   --->   "%tmp_35_92 = fsub float %index_buf_load_93, %input_buf_load_94" [combined_hls/top.cpp:66]   --->   Operation 12102 'fsub' 'tmp_35_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3510 <SV = 1961> <Delay = 7.25>
ST_3510 : Operation 12103 [4/5] (7.25ns)   --->   "%tmp_35_92 = fsub float %index_buf_load_93, %input_buf_load_94" [combined_hls/top.cpp:66]   --->   Operation 12103 'fsub' 'tmp_35_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3511 <SV = 1962> <Delay = 7.25>
ST_3511 : Operation 12104 [3/5] (7.25ns)   --->   "%tmp_35_92 = fsub float %index_buf_load_93, %input_buf_load_94" [combined_hls/top.cpp:66]   --->   Operation 12104 'fsub' 'tmp_35_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3512 <SV = 1963> <Delay = 7.25>
ST_3512 : Operation 12105 [2/5] (7.25ns)   --->   "%tmp_35_92 = fsub float %index_buf_load_93, %input_buf_load_94" [combined_hls/top.cpp:66]   --->   Operation 12105 'fsub' 'tmp_35_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3513 <SV = 1964> <Delay = 7.25>
ST_3513 : Operation 12106 [1/5] (7.25ns)   --->   "%tmp_35_92 = fsub float %index_buf_load_93, %input_buf_load_94" [combined_hls/top.cpp:66]   --->   Operation 12106 'fsub' 'tmp_35_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3514 <SV = 1965> <Delay = 5.70>
ST_3514 : Operation 12107 [4/4] (5.70ns)   --->   "%tmp_36_92 = fmul float %tmp_35_92, %tmp_35_92" [combined_hls/top.cpp:67]   --->   Operation 12107 'fmul' 'tmp_36_92' <Predicate = (!tmp_26_92)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3515 <SV = 1966> <Delay = 5.70>
ST_3515 : Operation 12108 [3/4] (5.70ns)   --->   "%tmp_36_92 = fmul float %tmp_35_92, %tmp_35_92" [combined_hls/top.cpp:67]   --->   Operation 12108 'fmul' 'tmp_36_92' <Predicate = (!tmp_26_92)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3516 <SV = 1967> <Delay = 5.70>
ST_3516 : Operation 12109 [2/4] (5.70ns)   --->   "%tmp_36_92 = fmul float %tmp_35_92, %tmp_35_92" [combined_hls/top.cpp:67]   --->   Operation 12109 'fmul' 'tmp_36_92' <Predicate = (!tmp_26_92)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3517 <SV = 1968> <Delay = 5.70>
ST_3517 : Operation 12110 [1/4] (5.70ns)   --->   "%tmp_36_92 = fmul float %tmp_35_92, %tmp_35_92" [combined_hls/top.cpp:67]   --->   Operation 12110 'fmul' 'tmp_36_92' <Predicate = (!tmp_26_92)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3518 <SV = 1969> <Delay = 7.25>
ST_3518 : Operation 12111 [5/5] (7.25ns)   --->   "%sum_2_92 = fadd float %sum_93, %tmp_36_92" [combined_hls/top.cpp:67]   --->   Operation 12111 'fadd' 'sum_2_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3519 <SV = 1970> <Delay = 7.25>
ST_3519 : Operation 12112 [4/5] (7.25ns)   --->   "%sum_2_92 = fadd float %sum_93, %tmp_36_92" [combined_hls/top.cpp:67]   --->   Operation 12112 'fadd' 'sum_2_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3520 <SV = 1971> <Delay = 7.25>
ST_3520 : Operation 12113 [3/5] (7.25ns)   --->   "%sum_2_92 = fadd float %sum_93, %tmp_36_92" [combined_hls/top.cpp:67]   --->   Operation 12113 'fadd' 'sum_2_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3521 <SV = 1972> <Delay = 7.25>
ST_3521 : Operation 12114 [2/5] (7.25ns)   --->   "%sum_2_92 = fadd float %sum_93, %tmp_36_92" [combined_hls/top.cpp:67]   --->   Operation 12114 'fadd' 'sum_2_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3522 <SV = 1973> <Delay = 7.25>
ST_3522 : Operation 12115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12115 'specloopname' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3522 : Operation 12116 [1/1] (0.00ns)   --->   "%tmp_326 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12116 'specregionbegin' 'tmp_326' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3522 : Operation 12117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12117 'specpipeline' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3522 : Operation 12118 [1/5] (7.25ns)   --->   "%sum_2_92 = fadd float %sum_93, %tmp_36_92" [combined_hls/top.cpp:67]   --->   Operation 12118 'fadd' 'sum_2_92' <Predicate = (!tmp_26_92)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3522 : Operation 12119 [1/1] (0.00ns)   --->   "%empty_566 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_326)" [combined_hls/top.cpp:68]   --->   Operation 12119 'specregionend' 'empty_566' <Predicate = (!tmp_26_92)> <Delay = 0.00>
ST_3522 : Operation 12120 [1/1] (0.00ns)   --->   "br label %.preheader23.93" [combined_hls/top.cpp:64]   --->   Operation 12120 'br' <Predicate = (!tmp_26_92)> <Delay = 0.00>

State 3523 <SV = 1959> <Delay = 5.54>
ST_3523 : Operation 12121 [1/1] (5.54ns)   --->   "%tmp_29_92 = fpext float %sum_93 to double" [combined_hls/top.cpp:69]   --->   Operation 12121 'fpext' 'tmp_29_92' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3523 : Operation 12122 [1/1] (0.00ns)   --->   "%tmp_325 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12122 'specregionbegin' 'tmp_325' <Predicate = true> <Delay = 0.00>

State 3524 <SV = 1960> <Delay = 7.78>
ST_3524 : Operation 12123 [6/6] (7.78ns)   --->   "%tmp_30_92 = fmul double %tmp_29_92, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12123 'dmul' 'tmp_30_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3525 <SV = 1961> <Delay = 7.78>
ST_3525 : Operation 12124 [5/6] (7.78ns)   --->   "%tmp_30_92 = fmul double %tmp_29_92, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12124 'dmul' 'tmp_30_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3526 <SV = 1962> <Delay = 7.78>
ST_3526 : Operation 12125 [4/6] (7.78ns)   --->   "%tmp_30_92 = fmul double %tmp_29_92, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12125 'dmul' 'tmp_30_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3527 <SV = 1963> <Delay = 7.78>
ST_3527 : Operation 12126 [3/6] (7.78ns)   --->   "%tmp_30_92 = fmul double %tmp_29_92, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12126 'dmul' 'tmp_30_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3528 <SV = 1964> <Delay = 7.78>
ST_3528 : Operation 12127 [2/6] (7.78ns)   --->   "%tmp_30_92 = fmul double %tmp_29_92, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12127 'dmul' 'tmp_30_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3529 <SV = 1965> <Delay = 7.78>
ST_3529 : Operation 12128 [1/6] (7.78ns)   --->   "%tmp_30_92 = fmul double %tmp_29_92, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12128 'dmul' 'tmp_30_92' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3530 <SV = 1966> <Delay = 6.50>
ST_3530 : Operation 12129 [1/1] (6.50ns)   --->   "%tmp_31_92 = fptrunc double %tmp_30_92 to float" [combined_hls/top.cpp:69]   --->   Operation 12129 'fptrunc' 'tmp_31_92' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3531 <SV = 1967> <Delay = 7.68>
ST_3531 : Operation 12130 [9/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12130 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3532 <SV = 1968> <Delay = 7.68>
ST_3532 : Operation 12131 [8/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12131 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3533 <SV = 1969> <Delay = 7.68>
ST_3533 : Operation 12132 [7/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12132 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3534 <SV = 1970> <Delay = 7.68>
ST_3534 : Operation 12133 [6/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12133 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3535 <SV = 1971> <Delay = 7.68>
ST_3535 : Operation 12134 [5/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12134 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3536 <SV = 1972> <Delay = 7.68>
ST_3536 : Operation 12135 [4/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12135 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3537 <SV = 1973> <Delay = 7.68>
ST_3537 : Operation 12136 [3/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12136 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3538 <SV = 1974> <Delay = 7.68>
ST_3538 : Operation 12137 [2/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12137 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3539 <SV = 1975> <Delay = 7.68>
ST_3539 : Operation 12138 [1/9] (7.68ns)   --->   "%tmp_32_92 = call float @llvm.exp.f32(float %tmp_31_92)" [combined_hls/top.cpp:69]   --->   Operation 12138 'fexp' 'tmp_32_92' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3540 <SV = 1976> <Delay = 5.91>
ST_3540 : Operation 12139 [1/1] (0.00ns)   --->   "%l_idx_load904 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12139 'load' 'l_idx_load904' <Predicate = true> <Delay = 0.00>
ST_3540 : Operation 12140 [1/1] (0.00ns)   --->   "%tmp_33_92 = sext i32 %l_idx_2_91 to i64" [combined_hls/top.cpp:69]   --->   Operation 12140 'sext' 'tmp_33_92' <Predicate = true> <Delay = 0.00>
ST_3540 : Operation 12141 [1/1] (0.00ns)   --->   "%result_buf_addr_97 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_92" [combined_hls/top.cpp:69]   --->   Operation 12141 'getelementptr' 'result_buf_addr_97' <Predicate = true> <Delay = 0.00>
ST_3540 : Operation 12142 [1/1] (3.25ns)   --->   "store float %tmp_32_92, float* %result_buf_addr_97, align 4" [combined_hls/top.cpp:69]   --->   Operation 12142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3540 : Operation 12143 [1/1] (2.55ns)   --->   "%l_idx_2_92 = add nsw i32 %l_idx_load904, 94" [combined_hls/top.cpp:70]   --->   Operation 12143 'add' 'l_idx_2_92' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3540 : Operation 12144 [1/1] (0.00ns)   --->   "%empty_564 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_322)" [combined_hls/top.cpp:72]   --->   Operation 12144 'specregionend' 'empty_564' <Predicate = true> <Delay = 0.00>
ST_3540 : Operation 12145 [1/1] (0.97ns)   --->   "%or_cond96 = or i1 %tmp_16_87, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12145 'or' 'or_cond96' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3540 : Operation 12146 [1/1] (0.00ns)   --->   "br i1 %or_cond96, label %._crit_edge.94.preheader, label %..preheader24.backedge_crit_edge893" [combined_hls/top.cpp:54]   --->   Operation 12146 'br' <Predicate = true> <Delay = 0.00>
ST_3540 : Operation 12147 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_92, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12147 'store' <Predicate = (!or_cond96)> <Delay = 3.36>
ST_3540 : Operation 12148 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12148 'br' <Predicate = (!or_cond96)> <Delay = 0.00>
ST_3540 : Operation 12149 [1/1] (1.76ns)   --->   "br label %._crit_edge.94" [combined_hls/top.cpp:57]   --->   Operation 12149 'br' <Predicate = (or_cond96)> <Delay = 1.76>

State 3541 <SV = 1977> <Delay = 2.74>
ST_3541 : Operation 12150 [1/1] (0.00ns)   --->   "%j1_93 = phi i10 [ %j_4_93, %287 ], [ 0, %._crit_edge.94.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12150 'phi' 'j1_93' <Predicate = true> <Delay = 0.00>
ST_3541 : Operation 12151 [1/1] (1.77ns)   --->   "%exitcond5_93 = icmp eq i10 %j1_93, -240" [combined_hls/top.cpp:57]   --->   Operation 12151 'icmp' 'exitcond5_93' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3541 : Operation 12152 [1/1] (0.00ns)   --->   "%empty_573 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12152 'speclooptripcount' 'empty_573' <Predicate = true> <Delay = 0.00>
ST_3541 : Operation 12153 [1/1] (1.73ns)   --->   "%j_4_93 = add i10 %j1_93, 1" [combined_hls/top.cpp:57]   --->   Operation 12153 'add' 'j_4_93' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3541 : Operation 12154 [1/1] (0.00ns)   --->   "br i1 %exitcond5_93, label %.preheader23.94.preheader, label %287" [combined_hls/top.cpp:57]   --->   Operation 12154 'br' <Predicate = true> <Delay = 0.00>
ST_3541 : Operation 12155 [2/2] (0.00ns)   --->   "%empty_574 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12155 'read' 'empty_574' <Predicate = (!exitcond5_93)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3541 : Operation 12156 [1/1] (0.00ns)   --->   "%tmp_21_92_cast = zext i10 %j1_93 to i17" [combined_hls/top.cpp:60]   --->   Operation 12156 'zext' 'tmp_21_92_cast' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3541 : Operation 12157 [1/1] (2.10ns)   --->   "%tmp_538 = add i17 %tmp_21_92_cast, -57376" [combined_hls/top.cpp:60]   --->   Operation 12157 'add' 'tmp_538' <Predicate = (!exitcond5_93)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3542 <SV = 1978> <Delay = 3.25>
ST_3542 : Operation 12158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12158 'specloopname' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12159 [1/1] (0.00ns)   --->   "%tmp_327 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12159 'specregionbegin' 'tmp_327' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12160 'specpipeline' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12161 [1/2] (0.00ns)   --->   "%empty_574 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12161 'read' 'empty_574' <Predicate = (!exitcond5_93)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3542 : Operation 12162 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_194 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_574, 0"   --->   Operation 12162 'extractvalue' 'in_stream_data_V_val_194' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12163 [1/1] (0.00ns)   --->   "%bitcast_93 = bitcast i32 %in_stream_data_V_val_194 to float"   --->   Operation 12163 'bitcast' 'bitcast_93' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12164 [1/1] (0.00ns)   --->   "%tmp_540_cast = zext i17 %tmp_538 to i64" [combined_hls/top.cpp:60]   --->   Operation 12164 'zext' 'tmp_540_cast' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12165 [1/1] (0.00ns)   --->   "%input_buf_addr_190 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_540_cast" [combined_hls/top.cpp:60]   --->   Operation 12165 'getelementptr' 'input_buf_addr_190' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12166 [1/1] (3.25ns)   --->   "store float %bitcast_93, float* %input_buf_addr_190, align 4" [combined_hls/top.cpp:60]   --->   Operation 12166 'store' <Predicate = (!exitcond5_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3542 : Operation 12167 [1/1] (0.00ns)   --->   "%empty_575 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_327)" [combined_hls/top.cpp:61]   --->   Operation 12167 'specregionend' 'empty_575' <Predicate = (!exitcond5_93)> <Delay = 0.00>
ST_3542 : Operation 12168 [1/1] (0.00ns)   --->   "br label %._crit_edge.94" [combined_hls/top.cpp:57]   --->   Operation 12168 'br' <Predicate = (!exitcond5_93)> <Delay = 0.00>

State 3543 <SV = 1978> <Delay = 1.76>
ST_3543 : Operation 12169 [1/1] (1.76ns)   --->   "br label %.preheader23.94" [combined_hls/top.cpp:64]   --->   Operation 12169 'br' <Predicate = true> <Delay = 1.76>

State 3544 <SV = 1979> <Delay = 5.36>
ST_3544 : Operation 12170 [1/1] (0.00ns)   --->   "%q_94 = phi i10 [ %q_1_93, %286 ], [ 0, %.preheader23.94.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12170 'phi' 'q_94' <Predicate = true> <Delay = 0.00>
ST_3544 : Operation 12171 [1/1] (0.00ns)   --->   "%sum_94 = phi float [ %sum_2_93, %286 ], [ 0.000000e+00, %.preheader23.94.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12171 'phi' 'sum_94' <Predicate = true> <Delay = 0.00>
ST_3544 : Operation 12172 [1/1] (1.77ns)   --->   "%tmp_26_93 = icmp eq i10 %q_94, -240" [combined_hls/top.cpp:64]   --->   Operation 12172 'icmp' 'tmp_26_93' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3544 : Operation 12173 [1/1] (0.00ns)   --->   "%empty_571 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12173 'speclooptripcount' 'empty_571' <Predicate = true> <Delay = 0.00>
ST_3544 : Operation 12174 [1/1] (1.73ns)   --->   "%q_1_93 = add i10 %q_94, 1" [combined_hls/top.cpp:64]   --->   Operation 12174 'add' 'q_1_93' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3544 : Operation 12175 [1/1] (0.00ns)   --->   "br i1 %tmp_26_93, label %285, label %286" [combined_hls/top.cpp:64]   --->   Operation 12175 'br' <Predicate = true> <Delay = 0.00>
ST_3544 : Operation 12176 [1/1] (0.00ns)   --->   "%tmp_34_93 = zext i10 %q_94 to i64" [combined_hls/top.cpp:66]   --->   Operation 12176 'zext' 'tmp_34_93' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3544 : Operation 12177 [1/1] (0.00ns)   --->   "%tmp_34_93_cast = zext i10 %q_94 to i17" [combined_hls/top.cpp:66]   --->   Operation 12177 'zext' 'tmp_34_93_cast' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3544 : Operation 12178 [1/1] (2.10ns)   --->   "%tmp_539 = add i17 %tmp_34_93_cast, -57376" [combined_hls/top.cpp:66]   --->   Operation 12178 'add' 'tmp_539' <Predicate = (!tmp_26_93)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3544 : Operation 12179 [1/1] (0.00ns)   --->   "%tmp_541_cast = zext i17 %tmp_539 to i64" [combined_hls/top.cpp:66]   --->   Operation 12179 'zext' 'tmp_541_cast' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3544 : Operation 12180 [1/1] (0.00ns)   --->   "%input_buf_addr_191 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_541_cast" [combined_hls/top.cpp:66]   --->   Operation 12180 'getelementptr' 'input_buf_addr_191' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3544 : Operation 12181 [1/1] (0.00ns)   --->   "%index_buf_addr_95 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_93" [combined_hls/top.cpp:66]   --->   Operation 12181 'getelementptr' 'index_buf_addr_95' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3544 : Operation 12182 [2/2] (3.25ns)   --->   "%index_buf_load_94 = load float* %index_buf_addr_95, align 4" [combined_hls/top.cpp:66]   --->   Operation 12182 'load' 'index_buf_load_94' <Predicate = (!tmp_26_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3544 : Operation 12183 [2/2] (3.25ns)   --->   "%input_buf_load_95 = load float* %input_buf_addr_191, align 4" [combined_hls/top.cpp:66]   --->   Operation 12183 'load' 'input_buf_load_95' <Predicate = (!tmp_26_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3545 <SV = 1980> <Delay = 3.25>
ST_3545 : Operation 12184 [1/2] (3.25ns)   --->   "%index_buf_load_94 = load float* %index_buf_addr_95, align 4" [combined_hls/top.cpp:66]   --->   Operation 12184 'load' 'index_buf_load_94' <Predicate = (!tmp_26_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3545 : Operation 12185 [1/2] (3.25ns)   --->   "%input_buf_load_95 = load float* %input_buf_addr_191, align 4" [combined_hls/top.cpp:66]   --->   Operation 12185 'load' 'input_buf_load_95' <Predicate = (!tmp_26_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3546 <SV = 1981> <Delay = 7.25>
ST_3546 : Operation 12186 [5/5] (7.25ns)   --->   "%tmp_35_93 = fsub float %index_buf_load_94, %input_buf_load_95" [combined_hls/top.cpp:66]   --->   Operation 12186 'fsub' 'tmp_35_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3547 <SV = 1982> <Delay = 7.25>
ST_3547 : Operation 12187 [4/5] (7.25ns)   --->   "%tmp_35_93 = fsub float %index_buf_load_94, %input_buf_load_95" [combined_hls/top.cpp:66]   --->   Operation 12187 'fsub' 'tmp_35_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3548 <SV = 1983> <Delay = 7.25>
ST_3548 : Operation 12188 [3/5] (7.25ns)   --->   "%tmp_35_93 = fsub float %index_buf_load_94, %input_buf_load_95" [combined_hls/top.cpp:66]   --->   Operation 12188 'fsub' 'tmp_35_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3549 <SV = 1984> <Delay = 7.25>
ST_3549 : Operation 12189 [2/5] (7.25ns)   --->   "%tmp_35_93 = fsub float %index_buf_load_94, %input_buf_load_95" [combined_hls/top.cpp:66]   --->   Operation 12189 'fsub' 'tmp_35_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3550 <SV = 1985> <Delay = 7.25>
ST_3550 : Operation 12190 [1/5] (7.25ns)   --->   "%tmp_35_93 = fsub float %index_buf_load_94, %input_buf_load_95" [combined_hls/top.cpp:66]   --->   Operation 12190 'fsub' 'tmp_35_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3551 <SV = 1986> <Delay = 5.70>
ST_3551 : Operation 12191 [4/4] (5.70ns)   --->   "%tmp_36_93 = fmul float %tmp_35_93, %tmp_35_93" [combined_hls/top.cpp:67]   --->   Operation 12191 'fmul' 'tmp_36_93' <Predicate = (!tmp_26_93)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3552 <SV = 1987> <Delay = 5.70>
ST_3552 : Operation 12192 [3/4] (5.70ns)   --->   "%tmp_36_93 = fmul float %tmp_35_93, %tmp_35_93" [combined_hls/top.cpp:67]   --->   Operation 12192 'fmul' 'tmp_36_93' <Predicate = (!tmp_26_93)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3553 <SV = 1988> <Delay = 5.70>
ST_3553 : Operation 12193 [2/4] (5.70ns)   --->   "%tmp_36_93 = fmul float %tmp_35_93, %tmp_35_93" [combined_hls/top.cpp:67]   --->   Operation 12193 'fmul' 'tmp_36_93' <Predicate = (!tmp_26_93)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3554 <SV = 1989> <Delay = 5.70>
ST_3554 : Operation 12194 [1/4] (5.70ns)   --->   "%tmp_36_93 = fmul float %tmp_35_93, %tmp_35_93" [combined_hls/top.cpp:67]   --->   Operation 12194 'fmul' 'tmp_36_93' <Predicate = (!tmp_26_93)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3555 <SV = 1990> <Delay = 7.25>
ST_3555 : Operation 12195 [5/5] (7.25ns)   --->   "%sum_2_93 = fadd float %sum_94, %tmp_36_93" [combined_hls/top.cpp:67]   --->   Operation 12195 'fadd' 'sum_2_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3556 <SV = 1991> <Delay = 7.25>
ST_3556 : Operation 12196 [4/5] (7.25ns)   --->   "%sum_2_93 = fadd float %sum_94, %tmp_36_93" [combined_hls/top.cpp:67]   --->   Operation 12196 'fadd' 'sum_2_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3557 <SV = 1992> <Delay = 7.25>
ST_3557 : Operation 12197 [3/5] (7.25ns)   --->   "%sum_2_93 = fadd float %sum_94, %tmp_36_93" [combined_hls/top.cpp:67]   --->   Operation 12197 'fadd' 'sum_2_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3558 <SV = 1993> <Delay = 7.25>
ST_3558 : Operation 12198 [2/5] (7.25ns)   --->   "%sum_2_93 = fadd float %sum_94, %tmp_36_93" [combined_hls/top.cpp:67]   --->   Operation 12198 'fadd' 'sum_2_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3559 <SV = 1994> <Delay = 7.25>
ST_3559 : Operation 12199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12199 'specloopname' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3559 : Operation 12200 [1/1] (0.00ns)   --->   "%tmp_329 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12200 'specregionbegin' 'tmp_329' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3559 : Operation 12201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12201 'specpipeline' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3559 : Operation 12202 [1/5] (7.25ns)   --->   "%sum_2_93 = fadd float %sum_94, %tmp_36_93" [combined_hls/top.cpp:67]   --->   Operation 12202 'fadd' 'sum_2_93' <Predicate = (!tmp_26_93)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3559 : Operation 12203 [1/1] (0.00ns)   --->   "%empty_572 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_329)" [combined_hls/top.cpp:68]   --->   Operation 12203 'specregionend' 'empty_572' <Predicate = (!tmp_26_93)> <Delay = 0.00>
ST_3559 : Operation 12204 [1/1] (0.00ns)   --->   "br label %.preheader23.94" [combined_hls/top.cpp:64]   --->   Operation 12204 'br' <Predicate = (!tmp_26_93)> <Delay = 0.00>

State 3560 <SV = 1980> <Delay = 5.54>
ST_3560 : Operation 12205 [1/1] (5.54ns)   --->   "%tmp_29_93 = fpext float %sum_94 to double" [combined_hls/top.cpp:69]   --->   Operation 12205 'fpext' 'tmp_29_93' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3560 : Operation 12206 [1/1] (0.00ns)   --->   "%tmp_328 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12206 'specregionbegin' 'tmp_328' <Predicate = true> <Delay = 0.00>

State 3561 <SV = 1981> <Delay = 7.78>
ST_3561 : Operation 12207 [6/6] (7.78ns)   --->   "%tmp_30_93 = fmul double %tmp_29_93, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12207 'dmul' 'tmp_30_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3562 <SV = 1982> <Delay = 7.78>
ST_3562 : Operation 12208 [5/6] (7.78ns)   --->   "%tmp_30_93 = fmul double %tmp_29_93, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12208 'dmul' 'tmp_30_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3563 <SV = 1983> <Delay = 7.78>
ST_3563 : Operation 12209 [4/6] (7.78ns)   --->   "%tmp_30_93 = fmul double %tmp_29_93, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12209 'dmul' 'tmp_30_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3564 <SV = 1984> <Delay = 7.78>
ST_3564 : Operation 12210 [3/6] (7.78ns)   --->   "%tmp_30_93 = fmul double %tmp_29_93, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12210 'dmul' 'tmp_30_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3565 <SV = 1985> <Delay = 7.78>
ST_3565 : Operation 12211 [2/6] (7.78ns)   --->   "%tmp_30_93 = fmul double %tmp_29_93, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12211 'dmul' 'tmp_30_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3566 <SV = 1986> <Delay = 7.78>
ST_3566 : Operation 12212 [1/6] (7.78ns)   --->   "%tmp_30_93 = fmul double %tmp_29_93, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12212 'dmul' 'tmp_30_93' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3567 <SV = 1987> <Delay = 6.50>
ST_3567 : Operation 12213 [1/1] (6.50ns)   --->   "%tmp_31_93 = fptrunc double %tmp_30_93 to float" [combined_hls/top.cpp:69]   --->   Operation 12213 'fptrunc' 'tmp_31_93' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3568 <SV = 1988> <Delay = 7.68>
ST_3568 : Operation 12214 [9/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12214 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3569 <SV = 1989> <Delay = 7.68>
ST_3569 : Operation 12215 [8/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12215 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3570 <SV = 1990> <Delay = 7.68>
ST_3570 : Operation 12216 [7/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12216 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3571 <SV = 1991> <Delay = 7.68>
ST_3571 : Operation 12217 [6/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12217 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3572 <SV = 1992> <Delay = 7.68>
ST_3572 : Operation 12218 [5/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12218 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3573 <SV = 1993> <Delay = 7.68>
ST_3573 : Operation 12219 [4/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12219 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3574 <SV = 1994> <Delay = 7.68>
ST_3574 : Operation 12220 [3/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12220 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3575 <SV = 1995> <Delay = 7.68>
ST_3575 : Operation 12221 [2/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12221 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3576 <SV = 1996> <Delay = 7.68>
ST_3576 : Operation 12222 [1/9] (7.68ns)   --->   "%tmp_32_93 = call float @llvm.exp.f32(float %tmp_31_93)" [combined_hls/top.cpp:69]   --->   Operation 12222 'fexp' 'tmp_32_93' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3577 <SV = 1997> <Delay = 5.91>
ST_3577 : Operation 12223 [1/1] (0.00ns)   --->   "%l_idx_load903 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12223 'load' 'l_idx_load903' <Predicate = true> <Delay = 0.00>
ST_3577 : Operation 12224 [1/1] (0.00ns)   --->   "%tmp_33_93 = sext i32 %l_idx_2_92 to i64" [combined_hls/top.cpp:69]   --->   Operation 12224 'sext' 'tmp_33_93' <Predicate = true> <Delay = 0.00>
ST_3577 : Operation 12225 [1/1] (0.00ns)   --->   "%result_buf_addr_98 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_93" [combined_hls/top.cpp:69]   --->   Operation 12225 'getelementptr' 'result_buf_addr_98' <Predicate = true> <Delay = 0.00>
ST_3577 : Operation 12226 [1/1] (3.25ns)   --->   "store float %tmp_32_93, float* %result_buf_addr_98, align 4" [combined_hls/top.cpp:69]   --->   Operation 12226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3577 : Operation 12227 [1/1] (2.55ns)   --->   "%l_idx_2_93 = add nsw i32 %l_idx_load903, 95" [combined_hls/top.cpp:70]   --->   Operation 12227 'add' 'l_idx_2_93' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3577 : Operation 12228 [1/1] (0.00ns)   --->   "%empty_570 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_325)" [combined_hls/top.cpp:72]   --->   Operation 12228 'specregionend' 'empty_570' <Predicate = true> <Delay = 0.00>
ST_3577 : Operation 12229 [1/1] (0.97ns)   --->   "%or_cond97 = or i1 %tmp_16_88, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12229 'or' 'or_cond97' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3577 : Operation 12230 [1/1] (0.00ns)   --->   "br i1 %or_cond97, label %._crit_edge.95.preheader, label %..preheader24.backedge_crit_edge894" [combined_hls/top.cpp:54]   --->   Operation 12230 'br' <Predicate = true> <Delay = 0.00>
ST_3577 : Operation 12231 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_93, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12231 'store' <Predicate = (!or_cond97)> <Delay = 3.36>
ST_3577 : Operation 12232 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12232 'br' <Predicate = (!or_cond97)> <Delay = 0.00>
ST_3577 : Operation 12233 [1/1] (1.76ns)   --->   "br label %._crit_edge.95" [combined_hls/top.cpp:57]   --->   Operation 12233 'br' <Predicate = (or_cond97)> <Delay = 1.76>

State 3578 <SV = 1998> <Delay = 2.74>
ST_3578 : Operation 12234 [1/1] (0.00ns)   --->   "%j1_94 = phi i10 [ %j_4_94, %290 ], [ 0, %._crit_edge.95.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12234 'phi' 'j1_94' <Predicate = true> <Delay = 0.00>
ST_3578 : Operation 12235 [1/1] (1.77ns)   --->   "%exitcond5_94 = icmp eq i10 %j1_94, -240" [combined_hls/top.cpp:57]   --->   Operation 12235 'icmp' 'exitcond5_94' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3578 : Operation 12236 [1/1] (0.00ns)   --->   "%empty_579 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12236 'speclooptripcount' 'empty_579' <Predicate = true> <Delay = 0.00>
ST_3578 : Operation 12237 [1/1] (1.73ns)   --->   "%j_4_94 = add i10 %j1_94, 1" [combined_hls/top.cpp:57]   --->   Operation 12237 'add' 'j_4_94' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3578 : Operation 12238 [1/1] (0.00ns)   --->   "br i1 %exitcond5_94, label %.preheader23.95.preheader, label %290" [combined_hls/top.cpp:57]   --->   Operation 12238 'br' <Predicate = true> <Delay = 0.00>
ST_3578 : Operation 12239 [2/2] (0.00ns)   --->   "%empty_580 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12239 'read' 'empty_580' <Predicate = (!exitcond5_94)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3578 : Operation 12240 [1/1] (0.00ns)   --->   "%tmp_21_93_cast = zext i10 %j1_94 to i17" [combined_hls/top.cpp:60]   --->   Operation 12240 'zext' 'tmp_21_93_cast' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3578 : Operation 12241 [1/1] (2.10ns)   --->   "%tmp_540 = add i17 %tmp_21_93_cast, -56592" [combined_hls/top.cpp:60]   --->   Operation 12241 'add' 'tmp_540' <Predicate = (!exitcond5_94)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3579 <SV = 1999> <Delay = 3.25>
ST_3579 : Operation 12242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12242 'specloopname' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12243 [1/1] (0.00ns)   --->   "%tmp_330 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12243 'specregionbegin' 'tmp_330' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12244 'specpipeline' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12245 [1/2] (0.00ns)   --->   "%empty_580 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12245 'read' 'empty_580' <Predicate = (!exitcond5_94)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3579 : Operation 12246 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_195 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_580, 0"   --->   Operation 12246 'extractvalue' 'in_stream_data_V_val_195' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12247 [1/1] (0.00ns)   --->   "%bitcast_94 = bitcast i32 %in_stream_data_V_val_195 to float"   --->   Operation 12247 'bitcast' 'bitcast_94' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12248 [1/1] (0.00ns)   --->   "%tmp_542_cast = zext i17 %tmp_540 to i64" [combined_hls/top.cpp:60]   --->   Operation 12248 'zext' 'tmp_542_cast' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12249 [1/1] (0.00ns)   --->   "%input_buf_addr_192 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_542_cast" [combined_hls/top.cpp:60]   --->   Operation 12249 'getelementptr' 'input_buf_addr_192' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12250 [1/1] (3.25ns)   --->   "store float %bitcast_94, float* %input_buf_addr_192, align 4" [combined_hls/top.cpp:60]   --->   Operation 12250 'store' <Predicate = (!exitcond5_94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3579 : Operation 12251 [1/1] (0.00ns)   --->   "%empty_581 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_330)" [combined_hls/top.cpp:61]   --->   Operation 12251 'specregionend' 'empty_581' <Predicate = (!exitcond5_94)> <Delay = 0.00>
ST_3579 : Operation 12252 [1/1] (0.00ns)   --->   "br label %._crit_edge.95" [combined_hls/top.cpp:57]   --->   Operation 12252 'br' <Predicate = (!exitcond5_94)> <Delay = 0.00>

State 3580 <SV = 1999> <Delay = 1.76>
ST_3580 : Operation 12253 [1/1] (1.76ns)   --->   "br label %.preheader23.95" [combined_hls/top.cpp:64]   --->   Operation 12253 'br' <Predicate = true> <Delay = 1.76>

State 3581 <SV = 2000> <Delay = 5.36>
ST_3581 : Operation 12254 [1/1] (0.00ns)   --->   "%q_95 = phi i10 [ %q_1_94, %289 ], [ 0, %.preheader23.95.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12254 'phi' 'q_95' <Predicate = true> <Delay = 0.00>
ST_3581 : Operation 12255 [1/1] (0.00ns)   --->   "%sum_95 = phi float [ %sum_2_94, %289 ], [ 0.000000e+00, %.preheader23.95.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12255 'phi' 'sum_95' <Predicate = true> <Delay = 0.00>
ST_3581 : Operation 12256 [1/1] (1.77ns)   --->   "%tmp_26_94 = icmp eq i10 %q_95, -240" [combined_hls/top.cpp:64]   --->   Operation 12256 'icmp' 'tmp_26_94' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3581 : Operation 12257 [1/1] (0.00ns)   --->   "%empty_577 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12257 'speclooptripcount' 'empty_577' <Predicate = true> <Delay = 0.00>
ST_3581 : Operation 12258 [1/1] (1.73ns)   --->   "%q_1_94 = add i10 %q_95, 1" [combined_hls/top.cpp:64]   --->   Operation 12258 'add' 'q_1_94' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3581 : Operation 12259 [1/1] (0.00ns)   --->   "br i1 %tmp_26_94, label %288, label %289" [combined_hls/top.cpp:64]   --->   Operation 12259 'br' <Predicate = true> <Delay = 0.00>
ST_3581 : Operation 12260 [1/1] (0.00ns)   --->   "%tmp_34_94 = zext i10 %q_95 to i64" [combined_hls/top.cpp:66]   --->   Operation 12260 'zext' 'tmp_34_94' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3581 : Operation 12261 [1/1] (0.00ns)   --->   "%tmp_34_94_cast = zext i10 %q_95 to i17" [combined_hls/top.cpp:66]   --->   Operation 12261 'zext' 'tmp_34_94_cast' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3581 : Operation 12262 [1/1] (2.10ns)   --->   "%tmp_541 = add i17 %tmp_34_94_cast, -56592" [combined_hls/top.cpp:66]   --->   Operation 12262 'add' 'tmp_541' <Predicate = (!tmp_26_94)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3581 : Operation 12263 [1/1] (0.00ns)   --->   "%tmp_543_cast = zext i17 %tmp_541 to i64" [combined_hls/top.cpp:66]   --->   Operation 12263 'zext' 'tmp_543_cast' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3581 : Operation 12264 [1/1] (0.00ns)   --->   "%input_buf_addr_193 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_543_cast" [combined_hls/top.cpp:66]   --->   Operation 12264 'getelementptr' 'input_buf_addr_193' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3581 : Operation 12265 [1/1] (0.00ns)   --->   "%index_buf_addr_96 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_94" [combined_hls/top.cpp:66]   --->   Operation 12265 'getelementptr' 'index_buf_addr_96' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3581 : Operation 12266 [2/2] (3.25ns)   --->   "%index_buf_load_95 = load float* %index_buf_addr_96, align 4" [combined_hls/top.cpp:66]   --->   Operation 12266 'load' 'index_buf_load_95' <Predicate = (!tmp_26_94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3581 : Operation 12267 [2/2] (3.25ns)   --->   "%input_buf_load_96 = load float* %input_buf_addr_193, align 4" [combined_hls/top.cpp:66]   --->   Operation 12267 'load' 'input_buf_load_96' <Predicate = (!tmp_26_94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3582 <SV = 2001> <Delay = 3.25>
ST_3582 : Operation 12268 [1/2] (3.25ns)   --->   "%index_buf_load_95 = load float* %index_buf_addr_96, align 4" [combined_hls/top.cpp:66]   --->   Operation 12268 'load' 'index_buf_load_95' <Predicate = (!tmp_26_94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3582 : Operation 12269 [1/2] (3.25ns)   --->   "%input_buf_load_96 = load float* %input_buf_addr_193, align 4" [combined_hls/top.cpp:66]   --->   Operation 12269 'load' 'input_buf_load_96' <Predicate = (!tmp_26_94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3583 <SV = 2002> <Delay = 7.25>
ST_3583 : Operation 12270 [5/5] (7.25ns)   --->   "%tmp_35_94 = fsub float %index_buf_load_95, %input_buf_load_96" [combined_hls/top.cpp:66]   --->   Operation 12270 'fsub' 'tmp_35_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3584 <SV = 2003> <Delay = 7.25>
ST_3584 : Operation 12271 [4/5] (7.25ns)   --->   "%tmp_35_94 = fsub float %index_buf_load_95, %input_buf_load_96" [combined_hls/top.cpp:66]   --->   Operation 12271 'fsub' 'tmp_35_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3585 <SV = 2004> <Delay = 7.25>
ST_3585 : Operation 12272 [3/5] (7.25ns)   --->   "%tmp_35_94 = fsub float %index_buf_load_95, %input_buf_load_96" [combined_hls/top.cpp:66]   --->   Operation 12272 'fsub' 'tmp_35_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3586 <SV = 2005> <Delay = 7.25>
ST_3586 : Operation 12273 [2/5] (7.25ns)   --->   "%tmp_35_94 = fsub float %index_buf_load_95, %input_buf_load_96" [combined_hls/top.cpp:66]   --->   Operation 12273 'fsub' 'tmp_35_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3587 <SV = 2006> <Delay = 7.25>
ST_3587 : Operation 12274 [1/5] (7.25ns)   --->   "%tmp_35_94 = fsub float %index_buf_load_95, %input_buf_load_96" [combined_hls/top.cpp:66]   --->   Operation 12274 'fsub' 'tmp_35_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3588 <SV = 2007> <Delay = 5.70>
ST_3588 : Operation 12275 [4/4] (5.70ns)   --->   "%tmp_36_94 = fmul float %tmp_35_94, %tmp_35_94" [combined_hls/top.cpp:67]   --->   Operation 12275 'fmul' 'tmp_36_94' <Predicate = (!tmp_26_94)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3589 <SV = 2008> <Delay = 5.70>
ST_3589 : Operation 12276 [3/4] (5.70ns)   --->   "%tmp_36_94 = fmul float %tmp_35_94, %tmp_35_94" [combined_hls/top.cpp:67]   --->   Operation 12276 'fmul' 'tmp_36_94' <Predicate = (!tmp_26_94)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3590 <SV = 2009> <Delay = 5.70>
ST_3590 : Operation 12277 [2/4] (5.70ns)   --->   "%tmp_36_94 = fmul float %tmp_35_94, %tmp_35_94" [combined_hls/top.cpp:67]   --->   Operation 12277 'fmul' 'tmp_36_94' <Predicate = (!tmp_26_94)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3591 <SV = 2010> <Delay = 5.70>
ST_3591 : Operation 12278 [1/4] (5.70ns)   --->   "%tmp_36_94 = fmul float %tmp_35_94, %tmp_35_94" [combined_hls/top.cpp:67]   --->   Operation 12278 'fmul' 'tmp_36_94' <Predicate = (!tmp_26_94)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3592 <SV = 2011> <Delay = 7.25>
ST_3592 : Operation 12279 [5/5] (7.25ns)   --->   "%sum_2_94 = fadd float %sum_95, %tmp_36_94" [combined_hls/top.cpp:67]   --->   Operation 12279 'fadd' 'sum_2_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3593 <SV = 2012> <Delay = 7.25>
ST_3593 : Operation 12280 [4/5] (7.25ns)   --->   "%sum_2_94 = fadd float %sum_95, %tmp_36_94" [combined_hls/top.cpp:67]   --->   Operation 12280 'fadd' 'sum_2_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3594 <SV = 2013> <Delay = 7.25>
ST_3594 : Operation 12281 [3/5] (7.25ns)   --->   "%sum_2_94 = fadd float %sum_95, %tmp_36_94" [combined_hls/top.cpp:67]   --->   Operation 12281 'fadd' 'sum_2_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3595 <SV = 2014> <Delay = 7.25>
ST_3595 : Operation 12282 [2/5] (7.25ns)   --->   "%sum_2_94 = fadd float %sum_95, %tmp_36_94" [combined_hls/top.cpp:67]   --->   Operation 12282 'fadd' 'sum_2_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3596 <SV = 2015> <Delay = 7.25>
ST_3596 : Operation 12283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12283 'specloopname' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3596 : Operation 12284 [1/1] (0.00ns)   --->   "%tmp_332 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12284 'specregionbegin' 'tmp_332' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3596 : Operation 12285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12285 'specpipeline' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3596 : Operation 12286 [1/5] (7.25ns)   --->   "%sum_2_94 = fadd float %sum_95, %tmp_36_94" [combined_hls/top.cpp:67]   --->   Operation 12286 'fadd' 'sum_2_94' <Predicate = (!tmp_26_94)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3596 : Operation 12287 [1/1] (0.00ns)   --->   "%empty_578 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_332)" [combined_hls/top.cpp:68]   --->   Operation 12287 'specregionend' 'empty_578' <Predicate = (!tmp_26_94)> <Delay = 0.00>
ST_3596 : Operation 12288 [1/1] (0.00ns)   --->   "br label %.preheader23.95" [combined_hls/top.cpp:64]   --->   Operation 12288 'br' <Predicate = (!tmp_26_94)> <Delay = 0.00>

State 3597 <SV = 2001> <Delay = 5.54>
ST_3597 : Operation 12289 [1/1] (5.54ns)   --->   "%tmp_29_94 = fpext float %sum_95 to double" [combined_hls/top.cpp:69]   --->   Operation 12289 'fpext' 'tmp_29_94' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3597 : Operation 12290 [1/1] (0.00ns)   --->   "%tmp_331 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12290 'specregionbegin' 'tmp_331' <Predicate = true> <Delay = 0.00>

State 3598 <SV = 2002> <Delay = 7.78>
ST_3598 : Operation 12291 [6/6] (7.78ns)   --->   "%tmp_30_94 = fmul double %tmp_29_94, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12291 'dmul' 'tmp_30_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3599 <SV = 2003> <Delay = 7.78>
ST_3599 : Operation 12292 [5/6] (7.78ns)   --->   "%tmp_30_94 = fmul double %tmp_29_94, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12292 'dmul' 'tmp_30_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3600 <SV = 2004> <Delay = 7.78>
ST_3600 : Operation 12293 [4/6] (7.78ns)   --->   "%tmp_30_94 = fmul double %tmp_29_94, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12293 'dmul' 'tmp_30_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3601 <SV = 2005> <Delay = 7.78>
ST_3601 : Operation 12294 [3/6] (7.78ns)   --->   "%tmp_30_94 = fmul double %tmp_29_94, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12294 'dmul' 'tmp_30_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3602 <SV = 2006> <Delay = 7.78>
ST_3602 : Operation 12295 [2/6] (7.78ns)   --->   "%tmp_30_94 = fmul double %tmp_29_94, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12295 'dmul' 'tmp_30_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3603 <SV = 2007> <Delay = 7.78>
ST_3603 : Operation 12296 [1/6] (7.78ns)   --->   "%tmp_30_94 = fmul double %tmp_29_94, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12296 'dmul' 'tmp_30_94' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3604 <SV = 2008> <Delay = 6.50>
ST_3604 : Operation 12297 [1/1] (6.50ns)   --->   "%tmp_31_94 = fptrunc double %tmp_30_94 to float" [combined_hls/top.cpp:69]   --->   Operation 12297 'fptrunc' 'tmp_31_94' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3605 <SV = 2009> <Delay = 7.68>
ST_3605 : Operation 12298 [9/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12298 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3606 <SV = 2010> <Delay = 7.68>
ST_3606 : Operation 12299 [8/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12299 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3607 <SV = 2011> <Delay = 7.68>
ST_3607 : Operation 12300 [7/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12300 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3608 <SV = 2012> <Delay = 7.68>
ST_3608 : Operation 12301 [6/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12301 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3609 <SV = 2013> <Delay = 7.68>
ST_3609 : Operation 12302 [5/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12302 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3610 <SV = 2014> <Delay = 7.68>
ST_3610 : Operation 12303 [4/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12303 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3611 <SV = 2015> <Delay = 7.68>
ST_3611 : Operation 12304 [3/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12304 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3612 <SV = 2016> <Delay = 7.68>
ST_3612 : Operation 12305 [2/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12305 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3613 <SV = 2017> <Delay = 7.68>
ST_3613 : Operation 12306 [1/9] (7.68ns)   --->   "%tmp_32_94 = call float @llvm.exp.f32(float %tmp_31_94)" [combined_hls/top.cpp:69]   --->   Operation 12306 'fexp' 'tmp_32_94' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3614 <SV = 2018> <Delay = 5.91>
ST_3614 : Operation 12307 [1/1] (0.00ns)   --->   "%l_idx_load902 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12307 'load' 'l_idx_load902' <Predicate = true> <Delay = 0.00>
ST_3614 : Operation 12308 [1/1] (0.00ns)   --->   "%tmp_33_94 = sext i32 %l_idx_2_93 to i64" [combined_hls/top.cpp:69]   --->   Operation 12308 'sext' 'tmp_33_94' <Predicate = true> <Delay = 0.00>
ST_3614 : Operation 12309 [1/1] (0.00ns)   --->   "%result_buf_addr_99 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_94" [combined_hls/top.cpp:69]   --->   Operation 12309 'getelementptr' 'result_buf_addr_99' <Predicate = true> <Delay = 0.00>
ST_3614 : Operation 12310 [1/1] (3.25ns)   --->   "store float %tmp_32_94, float* %result_buf_addr_99, align 4" [combined_hls/top.cpp:69]   --->   Operation 12310 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3614 : Operation 12311 [1/1] (2.55ns)   --->   "%l_idx_2_94 = add nsw i32 %l_idx_load902, 96" [combined_hls/top.cpp:70]   --->   Operation 12311 'add' 'l_idx_2_94' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3614 : Operation 12312 [1/1] (0.00ns)   --->   "%empty_576 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_328)" [combined_hls/top.cpp:72]   --->   Operation 12312 'specregionend' 'empty_576' <Predicate = true> <Delay = 0.00>
ST_3614 : Operation 12313 [1/1] (0.97ns)   --->   "%or_cond98 = or i1 %tmp_16_89, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12313 'or' 'or_cond98' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3614 : Operation 12314 [1/1] (0.00ns)   --->   "br i1 %or_cond98, label %._crit_edge.96.preheader, label %..preheader24.backedge_crit_edge895" [combined_hls/top.cpp:54]   --->   Operation 12314 'br' <Predicate = true> <Delay = 0.00>
ST_3614 : Operation 12315 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_94, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12315 'store' <Predicate = (!or_cond98)> <Delay = 3.36>
ST_3614 : Operation 12316 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12316 'br' <Predicate = (!or_cond98)> <Delay = 0.00>
ST_3614 : Operation 12317 [1/1] (1.76ns)   --->   "br label %._crit_edge.96" [combined_hls/top.cpp:57]   --->   Operation 12317 'br' <Predicate = (or_cond98)> <Delay = 1.76>

State 3615 <SV = 2019> <Delay = 2.74>
ST_3615 : Operation 12318 [1/1] (0.00ns)   --->   "%j1_95 = phi i10 [ %j_4_95, %293 ], [ 0, %._crit_edge.96.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12318 'phi' 'j1_95' <Predicate = true> <Delay = 0.00>
ST_3615 : Operation 12319 [1/1] (1.77ns)   --->   "%exitcond5_95 = icmp eq i10 %j1_95, -240" [combined_hls/top.cpp:57]   --->   Operation 12319 'icmp' 'exitcond5_95' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3615 : Operation 12320 [1/1] (0.00ns)   --->   "%empty_585 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12320 'speclooptripcount' 'empty_585' <Predicate = true> <Delay = 0.00>
ST_3615 : Operation 12321 [1/1] (1.73ns)   --->   "%j_4_95 = add i10 %j1_95, 1" [combined_hls/top.cpp:57]   --->   Operation 12321 'add' 'j_4_95' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3615 : Operation 12322 [1/1] (0.00ns)   --->   "br i1 %exitcond5_95, label %.preheader23.96.preheader, label %293" [combined_hls/top.cpp:57]   --->   Operation 12322 'br' <Predicate = true> <Delay = 0.00>
ST_3615 : Operation 12323 [2/2] (0.00ns)   --->   "%empty_586 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12323 'read' 'empty_586' <Predicate = (!exitcond5_95)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3615 : Operation 12324 [1/1] (0.00ns)   --->   "%tmp_21_94_cast = zext i10 %j1_95 to i17" [combined_hls/top.cpp:60]   --->   Operation 12324 'zext' 'tmp_21_94_cast' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3615 : Operation 12325 [1/1] (2.10ns)   --->   "%tmp_542 = add i17 %tmp_21_94_cast, -55808" [combined_hls/top.cpp:60]   --->   Operation 12325 'add' 'tmp_542' <Predicate = (!exitcond5_95)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3616 <SV = 2020> <Delay = 3.25>
ST_3616 : Operation 12326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12326 'specloopname' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12327 [1/1] (0.00ns)   --->   "%tmp_333 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12327 'specregionbegin' 'tmp_333' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12328 'specpipeline' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12329 [1/2] (0.00ns)   --->   "%empty_586 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12329 'read' 'empty_586' <Predicate = (!exitcond5_95)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3616 : Operation 12330 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_196 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_586, 0"   --->   Operation 12330 'extractvalue' 'in_stream_data_V_val_196' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12331 [1/1] (0.00ns)   --->   "%bitcast_95 = bitcast i32 %in_stream_data_V_val_196 to float"   --->   Operation 12331 'bitcast' 'bitcast_95' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12332 [1/1] (0.00ns)   --->   "%tmp_544_cast = zext i17 %tmp_542 to i64" [combined_hls/top.cpp:60]   --->   Operation 12332 'zext' 'tmp_544_cast' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12333 [1/1] (0.00ns)   --->   "%input_buf_addr_194 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_544_cast" [combined_hls/top.cpp:60]   --->   Operation 12333 'getelementptr' 'input_buf_addr_194' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12334 [1/1] (3.25ns)   --->   "store float %bitcast_95, float* %input_buf_addr_194, align 4" [combined_hls/top.cpp:60]   --->   Operation 12334 'store' <Predicate = (!exitcond5_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3616 : Operation 12335 [1/1] (0.00ns)   --->   "%empty_587 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_333)" [combined_hls/top.cpp:61]   --->   Operation 12335 'specregionend' 'empty_587' <Predicate = (!exitcond5_95)> <Delay = 0.00>
ST_3616 : Operation 12336 [1/1] (0.00ns)   --->   "br label %._crit_edge.96" [combined_hls/top.cpp:57]   --->   Operation 12336 'br' <Predicate = (!exitcond5_95)> <Delay = 0.00>

State 3617 <SV = 2020> <Delay = 1.76>
ST_3617 : Operation 12337 [1/1] (1.76ns)   --->   "br label %.preheader23.96" [combined_hls/top.cpp:64]   --->   Operation 12337 'br' <Predicate = true> <Delay = 1.76>

State 3618 <SV = 2021> <Delay = 5.36>
ST_3618 : Operation 12338 [1/1] (0.00ns)   --->   "%q_96 = phi i10 [ %q_1_95, %292 ], [ 0, %.preheader23.96.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12338 'phi' 'q_96' <Predicate = true> <Delay = 0.00>
ST_3618 : Operation 12339 [1/1] (0.00ns)   --->   "%sum_96 = phi float [ %sum_2_95, %292 ], [ 0.000000e+00, %.preheader23.96.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12339 'phi' 'sum_96' <Predicate = true> <Delay = 0.00>
ST_3618 : Operation 12340 [1/1] (1.77ns)   --->   "%tmp_26_95 = icmp eq i10 %q_96, -240" [combined_hls/top.cpp:64]   --->   Operation 12340 'icmp' 'tmp_26_95' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3618 : Operation 12341 [1/1] (0.00ns)   --->   "%empty_583 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12341 'speclooptripcount' 'empty_583' <Predicate = true> <Delay = 0.00>
ST_3618 : Operation 12342 [1/1] (1.73ns)   --->   "%q_1_95 = add i10 %q_96, 1" [combined_hls/top.cpp:64]   --->   Operation 12342 'add' 'q_1_95' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3618 : Operation 12343 [1/1] (0.00ns)   --->   "br i1 %tmp_26_95, label %291, label %292" [combined_hls/top.cpp:64]   --->   Operation 12343 'br' <Predicate = true> <Delay = 0.00>
ST_3618 : Operation 12344 [1/1] (0.00ns)   --->   "%tmp_34_95 = zext i10 %q_96 to i64" [combined_hls/top.cpp:66]   --->   Operation 12344 'zext' 'tmp_34_95' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3618 : Operation 12345 [1/1] (0.00ns)   --->   "%tmp_34_95_cast = zext i10 %q_96 to i17" [combined_hls/top.cpp:66]   --->   Operation 12345 'zext' 'tmp_34_95_cast' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3618 : Operation 12346 [1/1] (2.10ns)   --->   "%tmp_543 = add i17 %tmp_34_95_cast, -55808" [combined_hls/top.cpp:66]   --->   Operation 12346 'add' 'tmp_543' <Predicate = (!tmp_26_95)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3618 : Operation 12347 [1/1] (0.00ns)   --->   "%tmp_545_cast = zext i17 %tmp_543 to i64" [combined_hls/top.cpp:66]   --->   Operation 12347 'zext' 'tmp_545_cast' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3618 : Operation 12348 [1/1] (0.00ns)   --->   "%input_buf_addr_195 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_545_cast" [combined_hls/top.cpp:66]   --->   Operation 12348 'getelementptr' 'input_buf_addr_195' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3618 : Operation 12349 [1/1] (0.00ns)   --->   "%index_buf_addr_97 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_95" [combined_hls/top.cpp:66]   --->   Operation 12349 'getelementptr' 'index_buf_addr_97' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3618 : Operation 12350 [2/2] (3.25ns)   --->   "%index_buf_load_96 = load float* %index_buf_addr_97, align 4" [combined_hls/top.cpp:66]   --->   Operation 12350 'load' 'index_buf_load_96' <Predicate = (!tmp_26_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3618 : Operation 12351 [2/2] (3.25ns)   --->   "%input_buf_load_97 = load float* %input_buf_addr_195, align 4" [combined_hls/top.cpp:66]   --->   Operation 12351 'load' 'input_buf_load_97' <Predicate = (!tmp_26_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3619 <SV = 2022> <Delay = 3.25>
ST_3619 : Operation 12352 [1/2] (3.25ns)   --->   "%index_buf_load_96 = load float* %index_buf_addr_97, align 4" [combined_hls/top.cpp:66]   --->   Operation 12352 'load' 'index_buf_load_96' <Predicate = (!tmp_26_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3619 : Operation 12353 [1/2] (3.25ns)   --->   "%input_buf_load_97 = load float* %input_buf_addr_195, align 4" [combined_hls/top.cpp:66]   --->   Operation 12353 'load' 'input_buf_load_97' <Predicate = (!tmp_26_95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3620 <SV = 2023> <Delay = 7.25>
ST_3620 : Operation 12354 [5/5] (7.25ns)   --->   "%tmp_35_95 = fsub float %index_buf_load_96, %input_buf_load_97" [combined_hls/top.cpp:66]   --->   Operation 12354 'fsub' 'tmp_35_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3621 <SV = 2024> <Delay = 7.25>
ST_3621 : Operation 12355 [4/5] (7.25ns)   --->   "%tmp_35_95 = fsub float %index_buf_load_96, %input_buf_load_97" [combined_hls/top.cpp:66]   --->   Operation 12355 'fsub' 'tmp_35_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3622 <SV = 2025> <Delay = 7.25>
ST_3622 : Operation 12356 [3/5] (7.25ns)   --->   "%tmp_35_95 = fsub float %index_buf_load_96, %input_buf_load_97" [combined_hls/top.cpp:66]   --->   Operation 12356 'fsub' 'tmp_35_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3623 <SV = 2026> <Delay = 7.25>
ST_3623 : Operation 12357 [2/5] (7.25ns)   --->   "%tmp_35_95 = fsub float %index_buf_load_96, %input_buf_load_97" [combined_hls/top.cpp:66]   --->   Operation 12357 'fsub' 'tmp_35_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3624 <SV = 2027> <Delay = 7.25>
ST_3624 : Operation 12358 [1/5] (7.25ns)   --->   "%tmp_35_95 = fsub float %index_buf_load_96, %input_buf_load_97" [combined_hls/top.cpp:66]   --->   Operation 12358 'fsub' 'tmp_35_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3625 <SV = 2028> <Delay = 5.70>
ST_3625 : Operation 12359 [4/4] (5.70ns)   --->   "%tmp_36_95 = fmul float %tmp_35_95, %tmp_35_95" [combined_hls/top.cpp:67]   --->   Operation 12359 'fmul' 'tmp_36_95' <Predicate = (!tmp_26_95)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3626 <SV = 2029> <Delay = 5.70>
ST_3626 : Operation 12360 [3/4] (5.70ns)   --->   "%tmp_36_95 = fmul float %tmp_35_95, %tmp_35_95" [combined_hls/top.cpp:67]   --->   Operation 12360 'fmul' 'tmp_36_95' <Predicate = (!tmp_26_95)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3627 <SV = 2030> <Delay = 5.70>
ST_3627 : Operation 12361 [2/4] (5.70ns)   --->   "%tmp_36_95 = fmul float %tmp_35_95, %tmp_35_95" [combined_hls/top.cpp:67]   --->   Operation 12361 'fmul' 'tmp_36_95' <Predicate = (!tmp_26_95)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3628 <SV = 2031> <Delay = 5.70>
ST_3628 : Operation 12362 [1/4] (5.70ns)   --->   "%tmp_36_95 = fmul float %tmp_35_95, %tmp_35_95" [combined_hls/top.cpp:67]   --->   Operation 12362 'fmul' 'tmp_36_95' <Predicate = (!tmp_26_95)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3629 <SV = 2032> <Delay = 7.25>
ST_3629 : Operation 12363 [5/5] (7.25ns)   --->   "%sum_2_95 = fadd float %sum_96, %tmp_36_95" [combined_hls/top.cpp:67]   --->   Operation 12363 'fadd' 'sum_2_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3630 <SV = 2033> <Delay = 7.25>
ST_3630 : Operation 12364 [4/5] (7.25ns)   --->   "%sum_2_95 = fadd float %sum_96, %tmp_36_95" [combined_hls/top.cpp:67]   --->   Operation 12364 'fadd' 'sum_2_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3631 <SV = 2034> <Delay = 7.25>
ST_3631 : Operation 12365 [3/5] (7.25ns)   --->   "%sum_2_95 = fadd float %sum_96, %tmp_36_95" [combined_hls/top.cpp:67]   --->   Operation 12365 'fadd' 'sum_2_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3632 <SV = 2035> <Delay = 7.25>
ST_3632 : Operation 12366 [2/5] (7.25ns)   --->   "%sum_2_95 = fadd float %sum_96, %tmp_36_95" [combined_hls/top.cpp:67]   --->   Operation 12366 'fadd' 'sum_2_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3633 <SV = 2036> <Delay = 7.25>
ST_3633 : Operation 12367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12367 'specloopname' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3633 : Operation 12368 [1/1] (0.00ns)   --->   "%tmp_335 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12368 'specregionbegin' 'tmp_335' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3633 : Operation 12369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12369 'specpipeline' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3633 : Operation 12370 [1/5] (7.25ns)   --->   "%sum_2_95 = fadd float %sum_96, %tmp_36_95" [combined_hls/top.cpp:67]   --->   Operation 12370 'fadd' 'sum_2_95' <Predicate = (!tmp_26_95)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3633 : Operation 12371 [1/1] (0.00ns)   --->   "%empty_584 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_335)" [combined_hls/top.cpp:68]   --->   Operation 12371 'specregionend' 'empty_584' <Predicate = (!tmp_26_95)> <Delay = 0.00>
ST_3633 : Operation 12372 [1/1] (0.00ns)   --->   "br label %.preheader23.96" [combined_hls/top.cpp:64]   --->   Operation 12372 'br' <Predicate = (!tmp_26_95)> <Delay = 0.00>

State 3634 <SV = 2022> <Delay = 5.54>
ST_3634 : Operation 12373 [1/1] (5.54ns)   --->   "%tmp_29_95 = fpext float %sum_96 to double" [combined_hls/top.cpp:69]   --->   Operation 12373 'fpext' 'tmp_29_95' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3634 : Operation 12374 [1/1] (0.00ns)   --->   "%tmp_334 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12374 'specregionbegin' 'tmp_334' <Predicate = true> <Delay = 0.00>

State 3635 <SV = 2023> <Delay = 7.78>
ST_3635 : Operation 12375 [6/6] (7.78ns)   --->   "%tmp_30_95 = fmul double %tmp_29_95, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12375 'dmul' 'tmp_30_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3636 <SV = 2024> <Delay = 7.78>
ST_3636 : Operation 12376 [5/6] (7.78ns)   --->   "%tmp_30_95 = fmul double %tmp_29_95, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12376 'dmul' 'tmp_30_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3637 <SV = 2025> <Delay = 7.78>
ST_3637 : Operation 12377 [4/6] (7.78ns)   --->   "%tmp_30_95 = fmul double %tmp_29_95, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12377 'dmul' 'tmp_30_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3638 <SV = 2026> <Delay = 7.78>
ST_3638 : Operation 12378 [3/6] (7.78ns)   --->   "%tmp_30_95 = fmul double %tmp_29_95, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12378 'dmul' 'tmp_30_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3639 <SV = 2027> <Delay = 7.78>
ST_3639 : Operation 12379 [2/6] (7.78ns)   --->   "%tmp_30_95 = fmul double %tmp_29_95, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12379 'dmul' 'tmp_30_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3640 <SV = 2028> <Delay = 7.78>
ST_3640 : Operation 12380 [1/6] (7.78ns)   --->   "%tmp_30_95 = fmul double %tmp_29_95, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12380 'dmul' 'tmp_30_95' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3641 <SV = 2029> <Delay = 6.50>
ST_3641 : Operation 12381 [1/1] (6.50ns)   --->   "%tmp_31_95 = fptrunc double %tmp_30_95 to float" [combined_hls/top.cpp:69]   --->   Operation 12381 'fptrunc' 'tmp_31_95' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3642 <SV = 2030> <Delay = 7.68>
ST_3642 : Operation 12382 [9/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12382 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3643 <SV = 2031> <Delay = 7.68>
ST_3643 : Operation 12383 [8/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12383 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3644 <SV = 2032> <Delay = 7.68>
ST_3644 : Operation 12384 [7/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12384 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3645 <SV = 2033> <Delay = 7.68>
ST_3645 : Operation 12385 [6/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12385 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3646 <SV = 2034> <Delay = 7.68>
ST_3646 : Operation 12386 [5/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12386 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3647 <SV = 2035> <Delay = 7.68>
ST_3647 : Operation 12387 [4/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12387 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3648 <SV = 2036> <Delay = 7.68>
ST_3648 : Operation 12388 [3/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12388 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3649 <SV = 2037> <Delay = 7.68>
ST_3649 : Operation 12389 [2/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12389 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3650 <SV = 2038> <Delay = 7.68>
ST_3650 : Operation 12390 [1/9] (7.68ns)   --->   "%tmp_32_95 = call float @llvm.exp.f32(float %tmp_31_95)" [combined_hls/top.cpp:69]   --->   Operation 12390 'fexp' 'tmp_32_95' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3651 <SV = 2039> <Delay = 5.91>
ST_3651 : Operation 12391 [1/1] (0.00ns)   --->   "%l_idx_load901 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12391 'load' 'l_idx_load901' <Predicate = true> <Delay = 0.00>
ST_3651 : Operation 12392 [1/1] (0.00ns)   --->   "%tmp_33_95 = sext i32 %l_idx_2_94 to i64" [combined_hls/top.cpp:69]   --->   Operation 12392 'sext' 'tmp_33_95' <Predicate = true> <Delay = 0.00>
ST_3651 : Operation 12393 [1/1] (0.00ns)   --->   "%result_buf_addr_100 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_95" [combined_hls/top.cpp:69]   --->   Operation 12393 'getelementptr' 'result_buf_addr_100' <Predicate = true> <Delay = 0.00>
ST_3651 : Operation 12394 [1/1] (3.25ns)   --->   "store float %tmp_32_95, float* %result_buf_addr_100, align 4" [combined_hls/top.cpp:69]   --->   Operation 12394 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3651 : Operation 12395 [1/1] (2.55ns)   --->   "%l_idx_2_95 = add nsw i32 %l_idx_load901, 97" [combined_hls/top.cpp:70]   --->   Operation 12395 'add' 'l_idx_2_95' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3651 : Operation 12396 [1/1] (0.00ns)   --->   "%empty_582 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_331)" [combined_hls/top.cpp:72]   --->   Operation 12396 'specregionend' 'empty_582' <Predicate = true> <Delay = 0.00>
ST_3651 : Operation 12397 [1/1] (0.97ns)   --->   "%or_cond99 = or i1 %tmp_16_90, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12397 'or' 'or_cond99' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3651 : Operation 12398 [1/1] (0.00ns)   --->   "br i1 %or_cond99, label %._crit_edge.97.preheader, label %..preheader24.backedge_crit_edge896" [combined_hls/top.cpp:54]   --->   Operation 12398 'br' <Predicate = true> <Delay = 0.00>
ST_3651 : Operation 12399 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_95, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12399 'store' <Predicate = (!or_cond99)> <Delay = 3.36>
ST_3651 : Operation 12400 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12400 'br' <Predicate = (!or_cond99)> <Delay = 0.00>
ST_3651 : Operation 12401 [1/1] (1.76ns)   --->   "br label %._crit_edge.97" [combined_hls/top.cpp:57]   --->   Operation 12401 'br' <Predicate = (or_cond99)> <Delay = 1.76>

State 3652 <SV = 2040> <Delay = 2.74>
ST_3652 : Operation 12402 [1/1] (0.00ns)   --->   "%j1_96 = phi i10 [ %j_4_96, %296 ], [ 0, %._crit_edge.97.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12402 'phi' 'j1_96' <Predicate = true> <Delay = 0.00>
ST_3652 : Operation 12403 [1/1] (1.77ns)   --->   "%exitcond5_96 = icmp eq i10 %j1_96, -240" [combined_hls/top.cpp:57]   --->   Operation 12403 'icmp' 'exitcond5_96' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3652 : Operation 12404 [1/1] (0.00ns)   --->   "%empty_591 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12404 'speclooptripcount' 'empty_591' <Predicate = true> <Delay = 0.00>
ST_3652 : Operation 12405 [1/1] (1.73ns)   --->   "%j_4_96 = add i10 %j1_96, 1" [combined_hls/top.cpp:57]   --->   Operation 12405 'add' 'j_4_96' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3652 : Operation 12406 [1/1] (0.00ns)   --->   "br i1 %exitcond5_96, label %.preheader23.97.preheader, label %296" [combined_hls/top.cpp:57]   --->   Operation 12406 'br' <Predicate = true> <Delay = 0.00>
ST_3652 : Operation 12407 [2/2] (0.00ns)   --->   "%empty_592 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12407 'read' 'empty_592' <Predicate = (!exitcond5_96)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3652 : Operation 12408 [1/1] (0.00ns)   --->   "%tmp_21_95_cast = zext i10 %j1_96 to i17" [combined_hls/top.cpp:60]   --->   Operation 12408 'zext' 'tmp_21_95_cast' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3652 : Operation 12409 [1/1] (2.10ns)   --->   "%tmp_544 = add i17 %tmp_21_95_cast, -55024" [combined_hls/top.cpp:60]   --->   Operation 12409 'add' 'tmp_544' <Predicate = (!exitcond5_96)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3653 <SV = 2041> <Delay = 3.25>
ST_3653 : Operation 12410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12410 'specloopname' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12411 [1/1] (0.00ns)   --->   "%tmp_336 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12411 'specregionbegin' 'tmp_336' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12412 'specpipeline' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12413 [1/2] (0.00ns)   --->   "%empty_592 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12413 'read' 'empty_592' <Predicate = (!exitcond5_96)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3653 : Operation 12414 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_197 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_592, 0"   --->   Operation 12414 'extractvalue' 'in_stream_data_V_val_197' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12415 [1/1] (0.00ns)   --->   "%bitcast_96 = bitcast i32 %in_stream_data_V_val_197 to float"   --->   Operation 12415 'bitcast' 'bitcast_96' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12416 [1/1] (0.00ns)   --->   "%tmp_546_cast = zext i17 %tmp_544 to i64" [combined_hls/top.cpp:60]   --->   Operation 12416 'zext' 'tmp_546_cast' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12417 [1/1] (0.00ns)   --->   "%input_buf_addr_196 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_546_cast" [combined_hls/top.cpp:60]   --->   Operation 12417 'getelementptr' 'input_buf_addr_196' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12418 [1/1] (3.25ns)   --->   "store float %bitcast_96, float* %input_buf_addr_196, align 4" [combined_hls/top.cpp:60]   --->   Operation 12418 'store' <Predicate = (!exitcond5_96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3653 : Operation 12419 [1/1] (0.00ns)   --->   "%empty_593 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_336)" [combined_hls/top.cpp:61]   --->   Operation 12419 'specregionend' 'empty_593' <Predicate = (!exitcond5_96)> <Delay = 0.00>
ST_3653 : Operation 12420 [1/1] (0.00ns)   --->   "br label %._crit_edge.97" [combined_hls/top.cpp:57]   --->   Operation 12420 'br' <Predicate = (!exitcond5_96)> <Delay = 0.00>

State 3654 <SV = 2041> <Delay = 1.76>
ST_3654 : Operation 12421 [1/1] (1.76ns)   --->   "br label %.preheader23.97" [combined_hls/top.cpp:64]   --->   Operation 12421 'br' <Predicate = true> <Delay = 1.76>

State 3655 <SV = 2042> <Delay = 5.36>
ST_3655 : Operation 12422 [1/1] (0.00ns)   --->   "%q_97 = phi i10 [ %q_1_96, %295 ], [ 0, %.preheader23.97.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12422 'phi' 'q_97' <Predicate = true> <Delay = 0.00>
ST_3655 : Operation 12423 [1/1] (0.00ns)   --->   "%sum_97 = phi float [ %sum_2_96, %295 ], [ 0.000000e+00, %.preheader23.97.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12423 'phi' 'sum_97' <Predicate = true> <Delay = 0.00>
ST_3655 : Operation 12424 [1/1] (1.77ns)   --->   "%tmp_26_96 = icmp eq i10 %q_97, -240" [combined_hls/top.cpp:64]   --->   Operation 12424 'icmp' 'tmp_26_96' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3655 : Operation 12425 [1/1] (0.00ns)   --->   "%empty_589 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12425 'speclooptripcount' 'empty_589' <Predicate = true> <Delay = 0.00>
ST_3655 : Operation 12426 [1/1] (1.73ns)   --->   "%q_1_96 = add i10 %q_97, 1" [combined_hls/top.cpp:64]   --->   Operation 12426 'add' 'q_1_96' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3655 : Operation 12427 [1/1] (0.00ns)   --->   "br i1 %tmp_26_96, label %294, label %295" [combined_hls/top.cpp:64]   --->   Operation 12427 'br' <Predicate = true> <Delay = 0.00>
ST_3655 : Operation 12428 [1/1] (0.00ns)   --->   "%tmp_34_96 = zext i10 %q_97 to i64" [combined_hls/top.cpp:66]   --->   Operation 12428 'zext' 'tmp_34_96' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3655 : Operation 12429 [1/1] (0.00ns)   --->   "%tmp_34_96_cast = zext i10 %q_97 to i17" [combined_hls/top.cpp:66]   --->   Operation 12429 'zext' 'tmp_34_96_cast' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3655 : Operation 12430 [1/1] (2.10ns)   --->   "%tmp_545 = add i17 %tmp_34_96_cast, -55024" [combined_hls/top.cpp:66]   --->   Operation 12430 'add' 'tmp_545' <Predicate = (!tmp_26_96)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3655 : Operation 12431 [1/1] (0.00ns)   --->   "%tmp_547_cast = zext i17 %tmp_545 to i64" [combined_hls/top.cpp:66]   --->   Operation 12431 'zext' 'tmp_547_cast' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3655 : Operation 12432 [1/1] (0.00ns)   --->   "%input_buf_addr_197 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_547_cast" [combined_hls/top.cpp:66]   --->   Operation 12432 'getelementptr' 'input_buf_addr_197' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3655 : Operation 12433 [1/1] (0.00ns)   --->   "%index_buf_addr_98 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_96" [combined_hls/top.cpp:66]   --->   Operation 12433 'getelementptr' 'index_buf_addr_98' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3655 : Operation 12434 [2/2] (3.25ns)   --->   "%index_buf_load_97 = load float* %index_buf_addr_98, align 4" [combined_hls/top.cpp:66]   --->   Operation 12434 'load' 'index_buf_load_97' <Predicate = (!tmp_26_96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3655 : Operation 12435 [2/2] (3.25ns)   --->   "%input_buf_load_98 = load float* %input_buf_addr_197, align 4" [combined_hls/top.cpp:66]   --->   Operation 12435 'load' 'input_buf_load_98' <Predicate = (!tmp_26_96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3656 <SV = 2043> <Delay = 3.25>
ST_3656 : Operation 12436 [1/2] (3.25ns)   --->   "%index_buf_load_97 = load float* %index_buf_addr_98, align 4" [combined_hls/top.cpp:66]   --->   Operation 12436 'load' 'index_buf_load_97' <Predicate = (!tmp_26_96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3656 : Operation 12437 [1/2] (3.25ns)   --->   "%input_buf_load_98 = load float* %input_buf_addr_197, align 4" [combined_hls/top.cpp:66]   --->   Operation 12437 'load' 'input_buf_load_98' <Predicate = (!tmp_26_96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3657 <SV = 2044> <Delay = 7.25>
ST_3657 : Operation 12438 [5/5] (7.25ns)   --->   "%tmp_35_96 = fsub float %index_buf_load_97, %input_buf_load_98" [combined_hls/top.cpp:66]   --->   Operation 12438 'fsub' 'tmp_35_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3658 <SV = 2045> <Delay = 7.25>
ST_3658 : Operation 12439 [4/5] (7.25ns)   --->   "%tmp_35_96 = fsub float %index_buf_load_97, %input_buf_load_98" [combined_hls/top.cpp:66]   --->   Operation 12439 'fsub' 'tmp_35_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3659 <SV = 2046> <Delay = 7.25>
ST_3659 : Operation 12440 [3/5] (7.25ns)   --->   "%tmp_35_96 = fsub float %index_buf_load_97, %input_buf_load_98" [combined_hls/top.cpp:66]   --->   Operation 12440 'fsub' 'tmp_35_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3660 <SV = 2047> <Delay = 7.25>
ST_3660 : Operation 12441 [2/5] (7.25ns)   --->   "%tmp_35_96 = fsub float %index_buf_load_97, %input_buf_load_98" [combined_hls/top.cpp:66]   --->   Operation 12441 'fsub' 'tmp_35_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3661 <SV = 2048> <Delay = 7.25>
ST_3661 : Operation 12442 [1/5] (7.25ns)   --->   "%tmp_35_96 = fsub float %index_buf_load_97, %input_buf_load_98" [combined_hls/top.cpp:66]   --->   Operation 12442 'fsub' 'tmp_35_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3662 <SV = 2049> <Delay = 5.70>
ST_3662 : Operation 12443 [4/4] (5.70ns)   --->   "%tmp_36_96 = fmul float %tmp_35_96, %tmp_35_96" [combined_hls/top.cpp:67]   --->   Operation 12443 'fmul' 'tmp_36_96' <Predicate = (!tmp_26_96)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3663 <SV = 2050> <Delay = 5.70>
ST_3663 : Operation 12444 [3/4] (5.70ns)   --->   "%tmp_36_96 = fmul float %tmp_35_96, %tmp_35_96" [combined_hls/top.cpp:67]   --->   Operation 12444 'fmul' 'tmp_36_96' <Predicate = (!tmp_26_96)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3664 <SV = 2051> <Delay = 5.70>
ST_3664 : Operation 12445 [2/4] (5.70ns)   --->   "%tmp_36_96 = fmul float %tmp_35_96, %tmp_35_96" [combined_hls/top.cpp:67]   --->   Operation 12445 'fmul' 'tmp_36_96' <Predicate = (!tmp_26_96)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3665 <SV = 2052> <Delay = 5.70>
ST_3665 : Operation 12446 [1/4] (5.70ns)   --->   "%tmp_36_96 = fmul float %tmp_35_96, %tmp_35_96" [combined_hls/top.cpp:67]   --->   Operation 12446 'fmul' 'tmp_36_96' <Predicate = (!tmp_26_96)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3666 <SV = 2053> <Delay = 7.25>
ST_3666 : Operation 12447 [5/5] (7.25ns)   --->   "%sum_2_96 = fadd float %sum_97, %tmp_36_96" [combined_hls/top.cpp:67]   --->   Operation 12447 'fadd' 'sum_2_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3667 <SV = 2054> <Delay = 7.25>
ST_3667 : Operation 12448 [4/5] (7.25ns)   --->   "%sum_2_96 = fadd float %sum_97, %tmp_36_96" [combined_hls/top.cpp:67]   --->   Operation 12448 'fadd' 'sum_2_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3668 <SV = 2055> <Delay = 7.25>
ST_3668 : Operation 12449 [3/5] (7.25ns)   --->   "%sum_2_96 = fadd float %sum_97, %tmp_36_96" [combined_hls/top.cpp:67]   --->   Operation 12449 'fadd' 'sum_2_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3669 <SV = 2056> <Delay = 7.25>
ST_3669 : Operation 12450 [2/5] (7.25ns)   --->   "%sum_2_96 = fadd float %sum_97, %tmp_36_96" [combined_hls/top.cpp:67]   --->   Operation 12450 'fadd' 'sum_2_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3670 <SV = 2057> <Delay = 7.25>
ST_3670 : Operation 12451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12451 'specloopname' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3670 : Operation 12452 [1/1] (0.00ns)   --->   "%tmp_338 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12452 'specregionbegin' 'tmp_338' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3670 : Operation 12453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12453 'specpipeline' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3670 : Operation 12454 [1/5] (7.25ns)   --->   "%sum_2_96 = fadd float %sum_97, %tmp_36_96" [combined_hls/top.cpp:67]   --->   Operation 12454 'fadd' 'sum_2_96' <Predicate = (!tmp_26_96)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3670 : Operation 12455 [1/1] (0.00ns)   --->   "%empty_590 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_338)" [combined_hls/top.cpp:68]   --->   Operation 12455 'specregionend' 'empty_590' <Predicate = (!tmp_26_96)> <Delay = 0.00>
ST_3670 : Operation 12456 [1/1] (0.00ns)   --->   "br label %.preheader23.97" [combined_hls/top.cpp:64]   --->   Operation 12456 'br' <Predicate = (!tmp_26_96)> <Delay = 0.00>

State 3671 <SV = 2043> <Delay = 5.54>
ST_3671 : Operation 12457 [1/1] (5.54ns)   --->   "%tmp_29_96 = fpext float %sum_97 to double" [combined_hls/top.cpp:69]   --->   Operation 12457 'fpext' 'tmp_29_96' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3671 : Operation 12458 [1/1] (0.00ns)   --->   "%tmp_337 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12458 'specregionbegin' 'tmp_337' <Predicate = true> <Delay = 0.00>

State 3672 <SV = 2044> <Delay = 7.78>
ST_3672 : Operation 12459 [6/6] (7.78ns)   --->   "%tmp_30_96 = fmul double %tmp_29_96, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12459 'dmul' 'tmp_30_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3673 <SV = 2045> <Delay = 7.78>
ST_3673 : Operation 12460 [5/6] (7.78ns)   --->   "%tmp_30_96 = fmul double %tmp_29_96, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12460 'dmul' 'tmp_30_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3674 <SV = 2046> <Delay = 7.78>
ST_3674 : Operation 12461 [4/6] (7.78ns)   --->   "%tmp_30_96 = fmul double %tmp_29_96, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12461 'dmul' 'tmp_30_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3675 <SV = 2047> <Delay = 7.78>
ST_3675 : Operation 12462 [3/6] (7.78ns)   --->   "%tmp_30_96 = fmul double %tmp_29_96, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12462 'dmul' 'tmp_30_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3676 <SV = 2048> <Delay = 7.78>
ST_3676 : Operation 12463 [2/6] (7.78ns)   --->   "%tmp_30_96 = fmul double %tmp_29_96, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12463 'dmul' 'tmp_30_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3677 <SV = 2049> <Delay = 7.78>
ST_3677 : Operation 12464 [1/6] (7.78ns)   --->   "%tmp_30_96 = fmul double %tmp_29_96, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12464 'dmul' 'tmp_30_96' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3678 <SV = 2050> <Delay = 6.50>
ST_3678 : Operation 12465 [1/1] (6.50ns)   --->   "%tmp_31_96 = fptrunc double %tmp_30_96 to float" [combined_hls/top.cpp:69]   --->   Operation 12465 'fptrunc' 'tmp_31_96' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3679 <SV = 2051> <Delay = 7.68>
ST_3679 : Operation 12466 [9/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12466 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3680 <SV = 2052> <Delay = 7.68>
ST_3680 : Operation 12467 [8/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12467 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3681 <SV = 2053> <Delay = 7.68>
ST_3681 : Operation 12468 [7/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12468 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3682 <SV = 2054> <Delay = 7.68>
ST_3682 : Operation 12469 [6/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12469 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3683 <SV = 2055> <Delay = 7.68>
ST_3683 : Operation 12470 [5/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12470 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3684 <SV = 2056> <Delay = 7.68>
ST_3684 : Operation 12471 [4/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12471 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3685 <SV = 2057> <Delay = 7.68>
ST_3685 : Operation 12472 [3/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12472 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3686 <SV = 2058> <Delay = 7.68>
ST_3686 : Operation 12473 [2/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12473 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3687 <SV = 2059> <Delay = 7.68>
ST_3687 : Operation 12474 [1/9] (7.68ns)   --->   "%tmp_32_96 = call float @llvm.exp.f32(float %tmp_31_96)" [combined_hls/top.cpp:69]   --->   Operation 12474 'fexp' 'tmp_32_96' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3688 <SV = 2060> <Delay = 5.91>
ST_3688 : Operation 12475 [1/1] (0.00ns)   --->   "%l_idx_load_50 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12475 'load' 'l_idx_load_50' <Predicate = true> <Delay = 0.00>
ST_3688 : Operation 12476 [1/1] (0.00ns)   --->   "%tmp_33_96 = sext i32 %l_idx_2_95 to i64" [combined_hls/top.cpp:69]   --->   Operation 12476 'sext' 'tmp_33_96' <Predicate = true> <Delay = 0.00>
ST_3688 : Operation 12477 [1/1] (0.00ns)   --->   "%result_buf_addr_101 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_96" [combined_hls/top.cpp:69]   --->   Operation 12477 'getelementptr' 'result_buf_addr_101' <Predicate = true> <Delay = 0.00>
ST_3688 : Operation 12478 [1/1] (3.25ns)   --->   "store float %tmp_32_96, float* %result_buf_addr_101, align 4" [combined_hls/top.cpp:69]   --->   Operation 12478 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3688 : Operation 12479 [1/1] (2.55ns)   --->   "%l_idx_2_96 = add nsw i32 %l_idx_load_50, 98" [combined_hls/top.cpp:70]   --->   Operation 12479 'add' 'l_idx_2_96' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3688 : Operation 12480 [1/1] (0.00ns)   --->   "%empty_588 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_334)" [combined_hls/top.cpp:72]   --->   Operation 12480 'specregionend' 'empty_588' <Predicate = true> <Delay = 0.00>
ST_3688 : Operation 12481 [1/1] (0.97ns)   --->   "%or_cond100 = or i1 %tmp_16_91, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12481 'or' 'or_cond100' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3688 : Operation 12482 [1/1] (0.00ns)   --->   "br i1 %or_cond100, label %._crit_edge.98.preheader, label %..preheader24.backedge_crit_edge897" [combined_hls/top.cpp:54]   --->   Operation 12482 'br' <Predicate = true> <Delay = 0.00>
ST_3688 : Operation 12483 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_96, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12483 'store' <Predicate = (!or_cond100)> <Delay = 3.36>
ST_3688 : Operation 12484 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12484 'br' <Predicate = (!or_cond100)> <Delay = 0.00>
ST_3688 : Operation 12485 [1/1] (1.76ns)   --->   "br label %._crit_edge.98" [combined_hls/top.cpp:57]   --->   Operation 12485 'br' <Predicate = (or_cond100)> <Delay = 1.76>

State 3689 <SV = 2061> <Delay = 2.74>
ST_3689 : Operation 12486 [1/1] (0.00ns)   --->   "%j1_97 = phi i10 [ %j_4_97, %299 ], [ 0, %._crit_edge.98.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12486 'phi' 'j1_97' <Predicate = true> <Delay = 0.00>
ST_3689 : Operation 12487 [1/1] (1.77ns)   --->   "%exitcond5_97 = icmp eq i10 %j1_97, -240" [combined_hls/top.cpp:57]   --->   Operation 12487 'icmp' 'exitcond5_97' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3689 : Operation 12488 [1/1] (0.00ns)   --->   "%empty_597 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12488 'speclooptripcount' 'empty_597' <Predicate = true> <Delay = 0.00>
ST_3689 : Operation 12489 [1/1] (1.73ns)   --->   "%j_4_97 = add i10 %j1_97, 1" [combined_hls/top.cpp:57]   --->   Operation 12489 'add' 'j_4_97' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3689 : Operation 12490 [1/1] (0.00ns)   --->   "br i1 %exitcond5_97, label %.preheader23.98.preheader, label %299" [combined_hls/top.cpp:57]   --->   Operation 12490 'br' <Predicate = true> <Delay = 0.00>
ST_3689 : Operation 12491 [2/2] (0.00ns)   --->   "%empty_598 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12491 'read' 'empty_598' <Predicate = (!exitcond5_97)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3689 : Operation 12492 [1/1] (0.00ns)   --->   "%tmp_21_96_cast = zext i10 %j1_97 to i17" [combined_hls/top.cpp:60]   --->   Operation 12492 'zext' 'tmp_21_96_cast' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3689 : Operation 12493 [1/1] (2.10ns)   --->   "%tmp_546 = add i17 %tmp_21_96_cast, -54240" [combined_hls/top.cpp:60]   --->   Operation 12493 'add' 'tmp_546' <Predicate = (!exitcond5_97)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3690 <SV = 2062> <Delay = 3.25>
ST_3690 : Operation 12494 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12494 'specloopname' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12495 [1/1] (0.00ns)   --->   "%tmp_339 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12495 'specregionbegin' 'tmp_339' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12496 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12496 'specpipeline' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12497 [1/2] (0.00ns)   --->   "%empty_598 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12497 'read' 'empty_598' <Predicate = (!exitcond5_97)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3690 : Operation 12498 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_198 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_598, 0"   --->   Operation 12498 'extractvalue' 'in_stream_data_V_val_198' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12499 [1/1] (0.00ns)   --->   "%bitcast_97 = bitcast i32 %in_stream_data_V_val_198 to float"   --->   Operation 12499 'bitcast' 'bitcast_97' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12500 [1/1] (0.00ns)   --->   "%tmp_548_cast = zext i17 %tmp_546 to i64" [combined_hls/top.cpp:60]   --->   Operation 12500 'zext' 'tmp_548_cast' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12501 [1/1] (0.00ns)   --->   "%input_buf_addr_198 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_548_cast" [combined_hls/top.cpp:60]   --->   Operation 12501 'getelementptr' 'input_buf_addr_198' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12502 [1/1] (3.25ns)   --->   "store float %bitcast_97, float* %input_buf_addr_198, align 4" [combined_hls/top.cpp:60]   --->   Operation 12502 'store' <Predicate = (!exitcond5_97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3690 : Operation 12503 [1/1] (0.00ns)   --->   "%empty_599 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_339)" [combined_hls/top.cpp:61]   --->   Operation 12503 'specregionend' 'empty_599' <Predicate = (!exitcond5_97)> <Delay = 0.00>
ST_3690 : Operation 12504 [1/1] (0.00ns)   --->   "br label %._crit_edge.98" [combined_hls/top.cpp:57]   --->   Operation 12504 'br' <Predicate = (!exitcond5_97)> <Delay = 0.00>

State 3691 <SV = 2062> <Delay = 1.76>
ST_3691 : Operation 12505 [1/1] (1.76ns)   --->   "br label %.preheader23.98" [combined_hls/top.cpp:64]   --->   Operation 12505 'br' <Predicate = true> <Delay = 1.76>

State 3692 <SV = 2063> <Delay = 5.36>
ST_3692 : Operation 12506 [1/1] (0.00ns)   --->   "%q_98 = phi i10 [ %q_1_97, %298 ], [ 0, %.preheader23.98.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12506 'phi' 'q_98' <Predicate = true> <Delay = 0.00>
ST_3692 : Operation 12507 [1/1] (0.00ns)   --->   "%sum_98 = phi float [ %sum_2_97, %298 ], [ 0.000000e+00, %.preheader23.98.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12507 'phi' 'sum_98' <Predicate = true> <Delay = 0.00>
ST_3692 : Operation 12508 [1/1] (1.77ns)   --->   "%tmp_26_97 = icmp eq i10 %q_98, -240" [combined_hls/top.cpp:64]   --->   Operation 12508 'icmp' 'tmp_26_97' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3692 : Operation 12509 [1/1] (0.00ns)   --->   "%empty_595 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12509 'speclooptripcount' 'empty_595' <Predicate = true> <Delay = 0.00>
ST_3692 : Operation 12510 [1/1] (1.73ns)   --->   "%q_1_97 = add i10 %q_98, 1" [combined_hls/top.cpp:64]   --->   Operation 12510 'add' 'q_1_97' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3692 : Operation 12511 [1/1] (0.00ns)   --->   "br i1 %tmp_26_97, label %297, label %298" [combined_hls/top.cpp:64]   --->   Operation 12511 'br' <Predicate = true> <Delay = 0.00>
ST_3692 : Operation 12512 [1/1] (0.00ns)   --->   "%tmp_34_97 = zext i10 %q_98 to i64" [combined_hls/top.cpp:66]   --->   Operation 12512 'zext' 'tmp_34_97' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3692 : Operation 12513 [1/1] (0.00ns)   --->   "%tmp_34_97_cast = zext i10 %q_98 to i17" [combined_hls/top.cpp:66]   --->   Operation 12513 'zext' 'tmp_34_97_cast' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3692 : Operation 12514 [1/1] (2.10ns)   --->   "%tmp_547 = add i17 %tmp_34_97_cast, -54240" [combined_hls/top.cpp:66]   --->   Operation 12514 'add' 'tmp_547' <Predicate = (!tmp_26_97)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3692 : Operation 12515 [1/1] (0.00ns)   --->   "%tmp_549_cast = zext i17 %tmp_547 to i64" [combined_hls/top.cpp:66]   --->   Operation 12515 'zext' 'tmp_549_cast' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3692 : Operation 12516 [1/1] (0.00ns)   --->   "%input_buf_addr_199 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_549_cast" [combined_hls/top.cpp:66]   --->   Operation 12516 'getelementptr' 'input_buf_addr_199' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3692 : Operation 12517 [1/1] (0.00ns)   --->   "%index_buf_addr_99 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_97" [combined_hls/top.cpp:66]   --->   Operation 12517 'getelementptr' 'index_buf_addr_99' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3692 : Operation 12518 [2/2] (3.25ns)   --->   "%index_buf_load_98 = load float* %index_buf_addr_99, align 4" [combined_hls/top.cpp:66]   --->   Operation 12518 'load' 'index_buf_load_98' <Predicate = (!tmp_26_97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3692 : Operation 12519 [2/2] (3.25ns)   --->   "%input_buf_load_99 = load float* %input_buf_addr_199, align 4" [combined_hls/top.cpp:66]   --->   Operation 12519 'load' 'input_buf_load_99' <Predicate = (!tmp_26_97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3693 <SV = 2064> <Delay = 3.25>
ST_3693 : Operation 12520 [1/2] (3.25ns)   --->   "%index_buf_load_98 = load float* %index_buf_addr_99, align 4" [combined_hls/top.cpp:66]   --->   Operation 12520 'load' 'index_buf_load_98' <Predicate = (!tmp_26_97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3693 : Operation 12521 [1/2] (3.25ns)   --->   "%input_buf_load_99 = load float* %input_buf_addr_199, align 4" [combined_hls/top.cpp:66]   --->   Operation 12521 'load' 'input_buf_load_99' <Predicate = (!tmp_26_97)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3694 <SV = 2065> <Delay = 7.25>
ST_3694 : Operation 12522 [5/5] (7.25ns)   --->   "%tmp_35_97 = fsub float %index_buf_load_98, %input_buf_load_99" [combined_hls/top.cpp:66]   --->   Operation 12522 'fsub' 'tmp_35_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3695 <SV = 2066> <Delay = 7.25>
ST_3695 : Operation 12523 [4/5] (7.25ns)   --->   "%tmp_35_97 = fsub float %index_buf_load_98, %input_buf_load_99" [combined_hls/top.cpp:66]   --->   Operation 12523 'fsub' 'tmp_35_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3696 <SV = 2067> <Delay = 7.25>
ST_3696 : Operation 12524 [3/5] (7.25ns)   --->   "%tmp_35_97 = fsub float %index_buf_load_98, %input_buf_load_99" [combined_hls/top.cpp:66]   --->   Operation 12524 'fsub' 'tmp_35_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3697 <SV = 2068> <Delay = 7.25>
ST_3697 : Operation 12525 [2/5] (7.25ns)   --->   "%tmp_35_97 = fsub float %index_buf_load_98, %input_buf_load_99" [combined_hls/top.cpp:66]   --->   Operation 12525 'fsub' 'tmp_35_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3698 <SV = 2069> <Delay = 7.25>
ST_3698 : Operation 12526 [1/5] (7.25ns)   --->   "%tmp_35_97 = fsub float %index_buf_load_98, %input_buf_load_99" [combined_hls/top.cpp:66]   --->   Operation 12526 'fsub' 'tmp_35_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3699 <SV = 2070> <Delay = 5.70>
ST_3699 : Operation 12527 [4/4] (5.70ns)   --->   "%tmp_36_97 = fmul float %tmp_35_97, %tmp_35_97" [combined_hls/top.cpp:67]   --->   Operation 12527 'fmul' 'tmp_36_97' <Predicate = (!tmp_26_97)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3700 <SV = 2071> <Delay = 5.70>
ST_3700 : Operation 12528 [3/4] (5.70ns)   --->   "%tmp_36_97 = fmul float %tmp_35_97, %tmp_35_97" [combined_hls/top.cpp:67]   --->   Operation 12528 'fmul' 'tmp_36_97' <Predicate = (!tmp_26_97)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3701 <SV = 2072> <Delay = 5.70>
ST_3701 : Operation 12529 [2/4] (5.70ns)   --->   "%tmp_36_97 = fmul float %tmp_35_97, %tmp_35_97" [combined_hls/top.cpp:67]   --->   Operation 12529 'fmul' 'tmp_36_97' <Predicate = (!tmp_26_97)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3702 <SV = 2073> <Delay = 5.70>
ST_3702 : Operation 12530 [1/4] (5.70ns)   --->   "%tmp_36_97 = fmul float %tmp_35_97, %tmp_35_97" [combined_hls/top.cpp:67]   --->   Operation 12530 'fmul' 'tmp_36_97' <Predicate = (!tmp_26_97)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3703 <SV = 2074> <Delay = 7.25>
ST_3703 : Operation 12531 [5/5] (7.25ns)   --->   "%sum_2_97 = fadd float %sum_98, %tmp_36_97" [combined_hls/top.cpp:67]   --->   Operation 12531 'fadd' 'sum_2_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3704 <SV = 2075> <Delay = 7.25>
ST_3704 : Operation 12532 [4/5] (7.25ns)   --->   "%sum_2_97 = fadd float %sum_98, %tmp_36_97" [combined_hls/top.cpp:67]   --->   Operation 12532 'fadd' 'sum_2_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3705 <SV = 2076> <Delay = 7.25>
ST_3705 : Operation 12533 [3/5] (7.25ns)   --->   "%sum_2_97 = fadd float %sum_98, %tmp_36_97" [combined_hls/top.cpp:67]   --->   Operation 12533 'fadd' 'sum_2_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3706 <SV = 2077> <Delay = 7.25>
ST_3706 : Operation 12534 [2/5] (7.25ns)   --->   "%sum_2_97 = fadd float %sum_98, %tmp_36_97" [combined_hls/top.cpp:67]   --->   Operation 12534 'fadd' 'sum_2_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3707 <SV = 2078> <Delay = 7.25>
ST_3707 : Operation 12535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12535 'specloopname' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3707 : Operation 12536 [1/1] (0.00ns)   --->   "%tmp_341 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12536 'specregionbegin' 'tmp_341' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3707 : Operation 12537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12537 'specpipeline' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3707 : Operation 12538 [1/5] (7.25ns)   --->   "%sum_2_97 = fadd float %sum_98, %tmp_36_97" [combined_hls/top.cpp:67]   --->   Operation 12538 'fadd' 'sum_2_97' <Predicate = (!tmp_26_97)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3707 : Operation 12539 [1/1] (0.00ns)   --->   "%empty_596 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_341)" [combined_hls/top.cpp:68]   --->   Operation 12539 'specregionend' 'empty_596' <Predicate = (!tmp_26_97)> <Delay = 0.00>
ST_3707 : Operation 12540 [1/1] (0.00ns)   --->   "br label %.preheader23.98" [combined_hls/top.cpp:64]   --->   Operation 12540 'br' <Predicate = (!tmp_26_97)> <Delay = 0.00>

State 3708 <SV = 2064> <Delay = 5.54>
ST_3708 : Operation 12541 [1/1] (5.54ns)   --->   "%tmp_29_97 = fpext float %sum_98 to double" [combined_hls/top.cpp:69]   --->   Operation 12541 'fpext' 'tmp_29_97' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3708 : Operation 12542 [1/1] (0.00ns)   --->   "%tmp_340 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str7)" [combined_hls/top.cpp:52]   --->   Operation 12542 'specregionbegin' 'tmp_340' <Predicate = true> <Delay = 0.00>

State 3709 <SV = 2065> <Delay = 7.78>
ST_3709 : Operation 12543 [6/6] (7.78ns)   --->   "%tmp_30_97 = fmul double %tmp_29_97, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12543 'dmul' 'tmp_30_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3710 <SV = 2066> <Delay = 7.78>
ST_3710 : Operation 12544 [5/6] (7.78ns)   --->   "%tmp_30_97 = fmul double %tmp_29_97, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12544 'dmul' 'tmp_30_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3711 <SV = 2067> <Delay = 7.78>
ST_3711 : Operation 12545 [4/6] (7.78ns)   --->   "%tmp_30_97 = fmul double %tmp_29_97, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12545 'dmul' 'tmp_30_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3712 <SV = 2068> <Delay = 7.78>
ST_3712 : Operation 12546 [3/6] (7.78ns)   --->   "%tmp_30_97 = fmul double %tmp_29_97, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12546 'dmul' 'tmp_30_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3713 <SV = 2069> <Delay = 7.78>
ST_3713 : Operation 12547 [2/6] (7.78ns)   --->   "%tmp_30_97 = fmul double %tmp_29_97, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12547 'dmul' 'tmp_30_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3714 <SV = 2070> <Delay = 7.78>
ST_3714 : Operation 12548 [1/6] (7.78ns)   --->   "%tmp_30_97 = fmul double %tmp_29_97, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12548 'dmul' 'tmp_30_97' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3715 <SV = 2071> <Delay = 6.50>
ST_3715 : Operation 12549 [1/1] (6.50ns)   --->   "%tmp_31_97 = fptrunc double %tmp_30_97 to float" [combined_hls/top.cpp:69]   --->   Operation 12549 'fptrunc' 'tmp_31_97' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3716 <SV = 2072> <Delay = 7.68>
ST_3716 : Operation 12550 [9/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12550 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3717 <SV = 2073> <Delay = 7.68>
ST_3717 : Operation 12551 [8/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12551 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3718 <SV = 2074> <Delay = 7.68>
ST_3718 : Operation 12552 [7/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12552 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3719 <SV = 2075> <Delay = 7.68>
ST_3719 : Operation 12553 [6/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12553 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3720 <SV = 2076> <Delay = 7.68>
ST_3720 : Operation 12554 [5/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12554 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3721 <SV = 2077> <Delay = 7.68>
ST_3721 : Operation 12555 [4/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12555 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3722 <SV = 2078> <Delay = 7.68>
ST_3722 : Operation 12556 [3/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12556 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3723 <SV = 2079> <Delay = 7.68>
ST_3723 : Operation 12557 [2/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12557 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3724 <SV = 2080> <Delay = 7.68>
ST_3724 : Operation 12558 [1/9] (7.68ns)   --->   "%tmp_32_97 = call float @llvm.exp.f32(float %tmp_31_97)" [combined_hls/top.cpp:69]   --->   Operation 12558 'fexp' 'tmp_32_97' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3725 <SV = 2081> <Delay = 5.91>
ST_3725 : Operation 12559 [1/1] (0.00ns)   --->   "%l_idx_load_51 = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12559 'load' 'l_idx_load_51' <Predicate = true> <Delay = 0.00>
ST_3725 : Operation 12560 [1/1] (0.00ns)   --->   "%tmp_33_97 = sext i32 %l_idx_2_96 to i64" [combined_hls/top.cpp:69]   --->   Operation 12560 'sext' 'tmp_33_97' <Predicate = true> <Delay = 0.00>
ST_3725 : Operation 12561 [1/1] (0.00ns)   --->   "%result_buf_addr_102 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_97" [combined_hls/top.cpp:69]   --->   Operation 12561 'getelementptr' 'result_buf_addr_102' <Predicate = true> <Delay = 0.00>
ST_3725 : Operation 12562 [1/1] (3.25ns)   --->   "store float %tmp_32_97, float* %result_buf_addr_102, align 4" [combined_hls/top.cpp:69]   --->   Operation 12562 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3725 : Operation 12563 [1/1] (2.55ns)   --->   "%l_idx_2_97 = add nsw i32 %l_idx_load_51, 99" [combined_hls/top.cpp:70]   --->   Operation 12563 'add' 'l_idx_2_97' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3725 : Operation 12564 [1/1] (0.00ns)   --->   "%empty_594 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_337)" [combined_hls/top.cpp:72]   --->   Operation 12564 'specregionend' 'empty_594' <Predicate = true> <Delay = 0.00>
ST_3725 : Operation 12565 [1/1] (0.97ns)   --->   "%or_cond101 = or i1 %tmp_16_92, %tmp_13_not" [combined_hls/top.cpp:54]   --->   Operation 12565 'or' 'or_cond101' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3725 : Operation 12566 [1/1] (0.00ns)   --->   "br i1 %or_cond101, label %._crit_edge.99.preheader, label %..preheader24.backedge_crit_edge898" [combined_hls/top.cpp:54]   --->   Operation 12566 'br' <Predicate = true> <Delay = 0.00>
ST_3725 : Operation 12567 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_97, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12567 'store' <Predicate = (!or_cond101)> <Delay = 3.36>
ST_3725 : Operation 12568 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:54]   --->   Operation 12568 'br' <Predicate = (!or_cond101)> <Delay = 0.00>
ST_3725 : Operation 12569 [1/1] (1.76ns)   --->   "br label %._crit_edge.99" [combined_hls/top.cpp:57]   --->   Operation 12569 'br' <Predicate = (or_cond101)> <Delay = 1.76>

State 3726 <SV = 2082> <Delay = 2.74>
ST_3726 : Operation 12570 [1/1] (0.00ns)   --->   "%j1_98 = phi i10 [ %j_4_98, %302 ], [ 0, %._crit_edge.99.preheader ]" [combined_hls/top.cpp:57]   --->   Operation 12570 'phi' 'j1_98' <Predicate = true> <Delay = 0.00>
ST_3726 : Operation 12571 [1/1] (1.77ns)   --->   "%exitcond5_98 = icmp eq i10 %j1_98, -240" [combined_hls/top.cpp:57]   --->   Operation 12571 'icmp' 'exitcond5_98' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3726 : Operation 12572 [1/1] (0.00ns)   --->   "%empty_603 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12572 'speclooptripcount' 'empty_603' <Predicate = true> <Delay = 0.00>
ST_3726 : Operation 12573 [1/1] (1.73ns)   --->   "%j_4_98 = add i10 %j1_98, 1" [combined_hls/top.cpp:57]   --->   Operation 12573 'add' 'j_4_98' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3726 : Operation 12574 [1/1] (0.00ns)   --->   "br i1 %exitcond5_98, label %.preheader23.99.preheader, label %302" [combined_hls/top.cpp:57]   --->   Operation 12574 'br' <Predicate = true> <Delay = 0.00>
ST_3726 : Operation 12575 [2/2] (0.00ns)   --->   "%empty_604 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12575 'read' 'empty_604' <Predicate = (!exitcond5_98)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3726 : Operation 12576 [1/1] (0.00ns)   --->   "%tmp_21_97_cast = zext i10 %j1_98 to i17" [combined_hls/top.cpp:60]   --->   Operation 12576 'zext' 'tmp_21_97_cast' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3726 : Operation 12577 [1/1] (2.10ns)   --->   "%tmp_548 = add i17 %tmp_21_97_cast, -53456" [combined_hls/top.cpp:60]   --->   Operation 12577 'add' 'tmp_548' <Predicate = (!exitcond5_98)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3727 <SV = 2083> <Delay = 3.25>
ST_3727 : Operation 12578 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [combined_hls/top.cpp:57]   --->   Operation 12578 'specloopname' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12579 [1/1] (0.00ns)   --->   "%tmp_342 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [combined_hls/top.cpp:57]   --->   Operation 12579 'specregionbegin' 'tmp_342' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12580 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:58]   --->   Operation 12580 'specpipeline' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12581 [1/2] (0.00ns)   --->   "%empty_604 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)"   --->   Operation 12581 'read' 'empty_604' <Predicate = (!exitcond5_98)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3727 : Operation 12582 [1/1] (0.00ns)   --->   "%in_stream_data_V_val_199 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_604, 0"   --->   Operation 12582 'extractvalue' 'in_stream_data_V_val_199' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12583 [1/1] (0.00ns)   --->   "%bitcast_98 = bitcast i32 %in_stream_data_V_val_199 to float"   --->   Operation 12583 'bitcast' 'bitcast_98' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12584 [1/1] (0.00ns)   --->   "%tmp_550_cast = zext i17 %tmp_548 to i64" [combined_hls/top.cpp:60]   --->   Operation 12584 'zext' 'tmp_550_cast' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12585 [1/1] (0.00ns)   --->   "%input_buf_addr_200 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_550_cast" [combined_hls/top.cpp:60]   --->   Operation 12585 'getelementptr' 'input_buf_addr_200' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12586 [1/1] (3.25ns)   --->   "store float %bitcast_98, float* %input_buf_addr_200, align 4" [combined_hls/top.cpp:60]   --->   Operation 12586 'store' <Predicate = (!exitcond5_98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3727 : Operation 12587 [1/1] (0.00ns)   --->   "%empty_605 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_342)" [combined_hls/top.cpp:61]   --->   Operation 12587 'specregionend' 'empty_605' <Predicate = (!exitcond5_98)> <Delay = 0.00>
ST_3727 : Operation 12588 [1/1] (0.00ns)   --->   "br label %._crit_edge.99" [combined_hls/top.cpp:57]   --->   Operation 12588 'br' <Predicate = (!exitcond5_98)> <Delay = 0.00>

State 3728 <SV = 2083> <Delay = 1.76>
ST_3728 : Operation 12589 [1/1] (1.76ns)   --->   "br label %.preheader23.99" [combined_hls/top.cpp:64]   --->   Operation 12589 'br' <Predicate = true> <Delay = 1.76>

State 3729 <SV = 2084> <Delay = 5.36>
ST_3729 : Operation 12590 [1/1] (0.00ns)   --->   "%q_99 = phi i10 [ %q_1_98, %301 ], [ 0, %.preheader23.99.preheader ]" [combined_hls/top.cpp:64]   --->   Operation 12590 'phi' 'q_99' <Predicate = true> <Delay = 0.00>
ST_3729 : Operation 12591 [1/1] (0.00ns)   --->   "%sum_99 = phi float [ %sum_2_98, %301 ], [ 0.000000e+00, %.preheader23.99.preheader ]" [combined_hls/top.cpp:67]   --->   Operation 12591 'phi' 'sum_99' <Predicate = true> <Delay = 0.00>
ST_3729 : Operation 12592 [1/1] (1.77ns)   --->   "%tmp_26_98 = icmp eq i10 %q_99, -240" [combined_hls/top.cpp:64]   --->   Operation 12592 'icmp' 'tmp_26_98' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3729 : Operation 12593 [1/1] (0.00ns)   --->   "%empty_601 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 12593 'speclooptripcount' 'empty_601' <Predicate = true> <Delay = 0.00>
ST_3729 : Operation 12594 [1/1] (1.73ns)   --->   "%q_1_98 = add i10 %q_99, 1" [combined_hls/top.cpp:64]   --->   Operation 12594 'add' 'q_1_98' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3729 : Operation 12595 [1/1] (0.00ns)   --->   "br i1 %tmp_26_98, label %300, label %301" [combined_hls/top.cpp:64]   --->   Operation 12595 'br' <Predicate = true> <Delay = 0.00>
ST_3729 : Operation 12596 [1/1] (0.00ns)   --->   "%tmp_34_98 = zext i10 %q_99 to i64" [combined_hls/top.cpp:66]   --->   Operation 12596 'zext' 'tmp_34_98' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3729 : Operation 12597 [1/1] (0.00ns)   --->   "%tmp_34_98_cast = zext i10 %q_99 to i17" [combined_hls/top.cpp:66]   --->   Operation 12597 'zext' 'tmp_34_98_cast' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3729 : Operation 12598 [1/1] (2.10ns)   --->   "%tmp_549 = add i17 %tmp_34_98_cast, -53456" [combined_hls/top.cpp:66]   --->   Operation 12598 'add' 'tmp_549' <Predicate = (!tmp_26_98)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3729 : Operation 12599 [1/1] (0.00ns)   --->   "%tmp_551_cast = zext i17 %tmp_549 to i64" [combined_hls/top.cpp:66]   --->   Operation 12599 'zext' 'tmp_551_cast' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3729 : Operation 12600 [1/1] (0.00ns)   --->   "%input_buf_addr_201 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_551_cast" [combined_hls/top.cpp:66]   --->   Operation 12600 'getelementptr' 'input_buf_addr_201' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3729 : Operation 12601 [1/1] (0.00ns)   --->   "%index_buf_addr_100 = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_34_98" [combined_hls/top.cpp:66]   --->   Operation 12601 'getelementptr' 'index_buf_addr_100' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3729 : Operation 12602 [2/2] (3.25ns)   --->   "%index_buf_load_99 = load float* %index_buf_addr_100, align 4" [combined_hls/top.cpp:66]   --->   Operation 12602 'load' 'index_buf_load_99' <Predicate = (!tmp_26_98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3729 : Operation 12603 [2/2] (3.25ns)   --->   "%input_buf_load_100 = load float* %input_buf_addr_201, align 4" [combined_hls/top.cpp:66]   --->   Operation 12603 'load' 'input_buf_load_100' <Predicate = (!tmp_26_98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3730 <SV = 2085> <Delay = 3.25>
ST_3730 : Operation 12604 [1/2] (3.25ns)   --->   "%index_buf_load_99 = load float* %index_buf_addr_100, align 4" [combined_hls/top.cpp:66]   --->   Operation 12604 'load' 'index_buf_load_99' <Predicate = (!tmp_26_98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3730 : Operation 12605 [1/2] (3.25ns)   --->   "%input_buf_load_100 = load float* %input_buf_addr_201, align 4" [combined_hls/top.cpp:66]   --->   Operation 12605 'load' 'input_buf_load_100' <Predicate = (!tmp_26_98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 3731 <SV = 2086> <Delay = 7.25>
ST_3731 : Operation 12606 [5/5] (7.25ns)   --->   "%tmp_35_98 = fsub float %index_buf_load_99, %input_buf_load_100" [combined_hls/top.cpp:66]   --->   Operation 12606 'fsub' 'tmp_35_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3732 <SV = 2087> <Delay = 7.25>
ST_3732 : Operation 12607 [4/5] (7.25ns)   --->   "%tmp_35_98 = fsub float %index_buf_load_99, %input_buf_load_100" [combined_hls/top.cpp:66]   --->   Operation 12607 'fsub' 'tmp_35_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3733 <SV = 2088> <Delay = 7.25>
ST_3733 : Operation 12608 [3/5] (7.25ns)   --->   "%tmp_35_98 = fsub float %index_buf_load_99, %input_buf_load_100" [combined_hls/top.cpp:66]   --->   Operation 12608 'fsub' 'tmp_35_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3734 <SV = 2089> <Delay = 7.25>
ST_3734 : Operation 12609 [2/5] (7.25ns)   --->   "%tmp_35_98 = fsub float %index_buf_load_99, %input_buf_load_100" [combined_hls/top.cpp:66]   --->   Operation 12609 'fsub' 'tmp_35_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3735 <SV = 2090> <Delay = 7.25>
ST_3735 : Operation 12610 [1/5] (7.25ns)   --->   "%tmp_35_98 = fsub float %index_buf_load_99, %input_buf_load_100" [combined_hls/top.cpp:66]   --->   Operation 12610 'fsub' 'tmp_35_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3736 <SV = 2091> <Delay = 5.70>
ST_3736 : Operation 12611 [4/4] (5.70ns)   --->   "%tmp_36_98 = fmul float %tmp_35_98, %tmp_35_98" [combined_hls/top.cpp:67]   --->   Operation 12611 'fmul' 'tmp_36_98' <Predicate = (!tmp_26_98)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3737 <SV = 2092> <Delay = 5.70>
ST_3737 : Operation 12612 [3/4] (5.70ns)   --->   "%tmp_36_98 = fmul float %tmp_35_98, %tmp_35_98" [combined_hls/top.cpp:67]   --->   Operation 12612 'fmul' 'tmp_36_98' <Predicate = (!tmp_26_98)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3738 <SV = 2093> <Delay = 5.70>
ST_3738 : Operation 12613 [2/4] (5.70ns)   --->   "%tmp_36_98 = fmul float %tmp_35_98, %tmp_35_98" [combined_hls/top.cpp:67]   --->   Operation 12613 'fmul' 'tmp_36_98' <Predicate = (!tmp_26_98)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3739 <SV = 2094> <Delay = 5.70>
ST_3739 : Operation 12614 [1/4] (5.70ns)   --->   "%tmp_36_98 = fmul float %tmp_35_98, %tmp_35_98" [combined_hls/top.cpp:67]   --->   Operation 12614 'fmul' 'tmp_36_98' <Predicate = (!tmp_26_98)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3740 <SV = 2095> <Delay = 7.25>
ST_3740 : Operation 12615 [5/5] (7.25ns)   --->   "%sum_2_98 = fadd float %sum_99, %tmp_36_98" [combined_hls/top.cpp:67]   --->   Operation 12615 'fadd' 'sum_2_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3741 <SV = 2096> <Delay = 7.25>
ST_3741 : Operation 12616 [4/5] (7.25ns)   --->   "%sum_2_98 = fadd float %sum_99, %tmp_36_98" [combined_hls/top.cpp:67]   --->   Operation 12616 'fadd' 'sum_2_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3742 <SV = 2097> <Delay = 7.25>
ST_3742 : Operation 12617 [3/5] (7.25ns)   --->   "%sum_2_98 = fadd float %sum_99, %tmp_36_98" [combined_hls/top.cpp:67]   --->   Operation 12617 'fadd' 'sum_2_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3743 <SV = 2098> <Delay = 7.25>
ST_3743 : Operation 12618 [2/5] (7.25ns)   --->   "%sum_2_98 = fadd float %sum_99, %tmp_36_98" [combined_hls/top.cpp:67]   --->   Operation 12618 'fadd' 'sum_2_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3744 <SV = 2099> <Delay = 7.25>
ST_3744 : Operation 12619 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind" [combined_hls/top.cpp:64]   --->   Operation 12619 'specloopname' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3744 : Operation 12620 [1/1] (0.00ns)   --->   "%tmp_343 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)" [combined_hls/top.cpp:64]   --->   Operation 12620 'specregionbegin' 'tmp_343' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3744 : Operation 12621 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [combined_hls/top.cpp:65]   --->   Operation 12621 'specpipeline' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3744 : Operation 12622 [1/5] (7.25ns)   --->   "%sum_2_98 = fadd float %sum_99, %tmp_36_98" [combined_hls/top.cpp:67]   --->   Operation 12622 'fadd' 'sum_2_98' <Predicate = (!tmp_26_98)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3744 : Operation 12623 [1/1] (0.00ns)   --->   "%empty_602 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_343)" [combined_hls/top.cpp:68]   --->   Operation 12623 'specregionend' 'empty_602' <Predicate = (!tmp_26_98)> <Delay = 0.00>
ST_3744 : Operation 12624 [1/1] (0.00ns)   --->   "br label %.preheader23.99" [combined_hls/top.cpp:64]   --->   Operation 12624 'br' <Predicate = (!tmp_26_98)> <Delay = 0.00>

State 3745 <SV = 2085> <Delay = 5.91>
ST_3745 : Operation 12625 [1/1] (0.00ns)   --->   "%l_idx_load = load i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12625 'load' 'l_idx_load' <Predicate = true> <Delay = 0.00>
ST_3745 : Operation 12626 [1/1] (5.54ns)   --->   "%tmp_29_98 = fpext float %sum_99 to double" [combined_hls/top.cpp:69]   --->   Operation 12626 'fpext' 'tmp_29_98' <Predicate = true> <Delay = 5.54> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3745 : Operation 12627 [1/1] (2.55ns)   --->   "%l_idx_2_98 = add nsw i32 %l_idx_load, 100" [combined_hls/top.cpp:70]   --->   Operation 12627 'add' 'l_idx_2_98' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3745 : Operation 12628 [1/1] (3.36ns)   --->   "store i32 %l_idx_2_98, i32* %l_idx" [combined_hls/top.cpp:70]   --->   Operation 12628 'store' <Predicate = true> <Delay = 3.36>

State 3746 <SV = 2086> <Delay = 7.78>
ST_3746 : Operation 12629 [6/6] (7.78ns)   --->   "%tmp_30_98 = fmul double %tmp_29_98, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12629 'dmul' 'tmp_30_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3747 <SV = 2087> <Delay = 7.78>
ST_3747 : Operation 12630 [5/6] (7.78ns)   --->   "%tmp_30_98 = fmul double %tmp_29_98, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12630 'dmul' 'tmp_30_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3748 <SV = 2088> <Delay = 7.78>
ST_3748 : Operation 12631 [4/6] (7.78ns)   --->   "%tmp_30_98 = fmul double %tmp_29_98, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12631 'dmul' 'tmp_30_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3749 <SV = 2089> <Delay = 7.78>
ST_3749 : Operation 12632 [3/6] (7.78ns)   --->   "%tmp_30_98 = fmul double %tmp_29_98, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12632 'dmul' 'tmp_30_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3750 <SV = 2090> <Delay = 7.78>
ST_3750 : Operation 12633 [2/6] (7.78ns)   --->   "%tmp_30_98 = fmul double %tmp_29_98, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12633 'dmul' 'tmp_30_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3751 <SV = 2091> <Delay = 7.78>
ST_3751 : Operation 12634 [1/6] (7.78ns)   --->   "%tmp_30_98 = fmul double %tmp_29_98, -5.000000e-02" [combined_hls/top.cpp:69]   --->   Operation 12634 'dmul' 'tmp_30_98' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 3752 <SV = 2092> <Delay = 6.50>
ST_3752 : Operation 12635 [1/1] (6.50ns)   --->   "%tmp_31_98 = fptrunc double %tmp_30_98 to float" [combined_hls/top.cpp:69]   --->   Operation 12635 'fptrunc' 'tmp_31_98' <Predicate = true> <Delay = 6.50> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 3753 <SV = 2093> <Delay = 7.68>
ST_3753 : Operation 12636 [9/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12636 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3754 <SV = 2094> <Delay = 7.68>
ST_3754 : Operation 12637 [8/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12637 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3755 <SV = 2095> <Delay = 7.68>
ST_3755 : Operation 12638 [7/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12638 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3756 <SV = 2096> <Delay = 7.68>
ST_3756 : Operation 12639 [6/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12639 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3757 <SV = 2097> <Delay = 7.68>
ST_3757 : Operation 12640 [5/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12640 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3758 <SV = 2098> <Delay = 7.68>
ST_3758 : Operation 12641 [4/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12641 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3759 <SV = 2099> <Delay = 7.68>
ST_3759 : Operation 12642 [3/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12642 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3760 <SV = 2100> <Delay = 7.68>
ST_3760 : Operation 12643 [2/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12643 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3761 <SV = 2101> <Delay = 7.68>
ST_3761 : Operation 12644 [1/9] (7.68ns)   --->   "%tmp_32_98 = call float @llvm.exp.f32(float %tmp_31_98)" [combined_hls/top.cpp:69]   --->   Operation 12644 'fexp' 'tmp_32_98' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3762 <SV = 2102> <Delay = 3.25>
ST_3762 : Operation 12645 [1/1] (0.00ns)   --->   "%tmp_33_98 = sext i32 %l_idx_2_97 to i64" [combined_hls/top.cpp:69]   --->   Operation 12645 'sext' 'tmp_33_98' <Predicate = true> <Delay = 0.00>
ST_3762 : Operation 12646 [1/1] (0.00ns)   --->   "%result_buf_addr_103 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_33_98" [combined_hls/top.cpp:69]   --->   Operation 12646 'getelementptr' 'result_buf_addr_103' <Predicate = true> <Delay = 0.00>
ST_3762 : Operation 12647 [1/1] (3.25ns)   --->   "store float %tmp_32_98, float* %result_buf_addr_103, align 4" [combined_hls/top.cpp:69]   --->   Operation 12647 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3762 : Operation 12648 [1/1] (0.00ns)   --->   "%empty_600 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str7, i32 %tmp_340)" [combined_hls/top.cpp:72]   --->   Operation 12648 'specregionend' 'empty_600' <Predicate = true> <Delay = 0.00>
ST_3762 : Operation 12649 [1/1] (0.00ns)   --->   "br label %.preheader24.backedge" [combined_hls/top.cpp:52]   --->   Operation 12649 'br' <Predicate = true> <Delay = 0.00>

State 3763 <SV = 2103> <Delay = 0.00>
ST_3763 : Operation 12650 [1/1] (0.00ns)   --->   "br label %.preheader24"   --->   Operation 12650 'br' <Predicate = true> <Delay = 0.00>

State 3764 <SV = 3> <Delay = 5.02>
ST_3764 : Operation 12651 [1/1] (0.00ns)   --->   "%i2 = phi i32 [ %os_idx, %303 ], [ 0, %.preheader21.preheader ]"   --->   Operation 12651 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3764 : Operation 12652 [1/1] (1.00ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_x)" [combined_hls/top.cpp:76]   --->   Operation 12652 'read' 'length_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3764 : Operation 12653 [1/1] (2.47ns)   --->   "%tmp_5 = icmp ult i32 %i2, %length_x_read" [combined_hls/top.cpp:76]   --->   Operation 12653 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3764 : Operation 12654 [1/1] (2.55ns)   --->   "%os_idx = add nsw i32 %i2, 1" [combined_hls/top.cpp:76]   --->   Operation 12654 'add' 'os_idx' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3764 : Operation 12655 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %303, label %.loopexit22.loopexit" [combined_hls/top.cpp:76]   --->   Operation 12655 'br' <Predicate = true> <Delay = 0.00>
ST_3764 : Operation 12656 [1/1] (0.00ns)   --->   "%tmp_11 = sext i32 %i2 to i64" [combined_hls/top.cpp:77]   --->   Operation 12656 'sext' 'tmp_11' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3764 : Operation 12657 [1/1] (0.00ns)   --->   "%result_buf_addr_1 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_11" [combined_hls/top.cpp:77]   --->   Operation 12657 'getelementptr' 'result_buf_addr_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_3764 : Operation 12658 [2/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr_1, align 4" [combined_hls/top.cpp:77]   --->   Operation 12658 'load' 'result_buf_load' <Predicate = (tmp_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3764 : Operation 12659 [1/1] (2.47ns)   --->   "%last_assign = icmp eq i32 %os_idx, %length_x_read" [combined_hls/top.cpp:78]   --->   Operation 12659 'icmp' 'last_assign' <Predicate = (tmp_5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3764 : Operation 12660 [1/1] (0.00ns)   --->   "br label %.loopexit22"   --->   Operation 12660 'br' <Predicate = (!tmp_5)> <Delay = 0.00>

State 3765 <SV = 4> <Delay = 3.25>
ST_3765 : Operation 12661 [1/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr_1, align 4" [combined_hls/top.cpp:77]   --->   Operation 12661 'load' 'result_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_3765 : Operation 12662 [1/1] (0.00ns)   --->   "%tmp_12 = bitcast float %result_buf_load to i32" [combined_hls/top.cpp:77]   --->   Operation 12662 'bitcast' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3765 : Operation 12663 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %tmp_12, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [combined_hls/top.cpp:77]   --->   Operation 12663 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3766 <SV = 5> <Delay = 0.00>
ST_3766 : Operation 12664 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str10) nounwind" [combined_hls/top.cpp:76]   --->   Operation 12664 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3766 : Operation 12665 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %tmp_12, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [combined_hls/top.cpp:77]   --->   Operation 12665 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3766 : Operation 12666 [1/1] (0.00ns)   --->   "br label %.preheader21" [combined_hls/top.cpp:76]   --->   Operation 12666 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.43ns
The critical path consists of the following:
	'icmp' operation ('tmp', combined_hls/top.cpp:39) [99]  (2.47 ns)
	blocking operation 2.96 ns on control path)

 <State 2>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', combined_hls/top.cpp:88) [114]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('exitcond9', combined_hls/top.cpp:91) [127]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [134]  (0 ns)
	'store' operation (combined_hls/top.cpp:94) of variable 'bitcast3' on array 'input_buf', combined_hls/top.cpp:33 [141]  (3.25 ns)

 <State 5>: 4.45ns
The critical path consists of the following:
	s_axi read on port 'dual_coeff_length' (combined_hls/top.cpp:101) [153]  (1 ns)
	'icmp' operation ('tmp_4', combined_hls/top.cpp:101) [154]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dual_coef_buf_addr', combined_hls/top.cpp:104) [163]  (0 ns)
	'store' operation (combined_hls/top.cpp:104) of variable 'bitcast2' on array 'dual_coef_buf', combined_hls/top.cpp:35 [164]  (3.25 ns)

 <State 7>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond6', combined_hls/top.cpp:109) [173]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 8>: 5.41ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', combined_hls/top.cpp:111) [182]  (0 ns)
	'icmp' operation ('tmp_27', combined_hls/top.cpp:113) [194]  (2.47 ns)
	'or' operation ('or_cond1', combined_hls/top.cpp:113) [195]  (0.978 ns)
	blocking operation 1.96 ns on control path)

 <State 9>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', combined_hls/top.cpp:120) [202]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 3.25ns
The critical path consists of the following:
	axis read on port 'supp_vec_stream_data_V' [209]  (0 ns)
	'store' operation (combined_hls/top.cpp:123) of variable 'bitcast4' on array 'supp_vecs_buf', combined_hls/top.cpp:34 [216]  (3.25 ns)

 <State 11>: 2.47ns
The critical path consists of the following:
	'phi' operation ('tile_count_load_s', combined_hls/top.cpp:51) with incoming values : ('tile_count_read', combined_hls/top.cpp:51) ('k', combined_hls/top.cpp:109) [226]  (0 ns)
	'icmp' operation ('tmp_41', combined_hls/top.cpp:134) [239]  (2.47 ns)

 <State 12>: 7.63ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', combined_hls/top.cpp:132) [242]  (0 ns)
	'add' operation ('tmp16', combined_hls/top.cpp:140) [257]  (0 ns)
	'add' operation ('tmp_45', combined_hls/top.cpp:140) [258]  (4.37 ns)
	'getelementptr' operation ('dual_coef_buf_addr_1', combined_hls/top.cpp:140) [260]  (0 ns)
	'load' operation ('dual_coef_buf_load', combined_hls/top.cpp:140) on array 'dual_coef_buf', combined_hls/top.cpp:35 [261]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('dual_coef_buf_load', combined_hls/top.cpp:140) on array 'dual_coef_buf', combined_hls/top.cpp:35 [261]  (3.25 ns)

 <State 14>: 5.55ns
The critical path consists of the following:
	'phi' operation ('sum') with incoming values : ('sum', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [264]  (0 ns)
	'fpext' operation ('tmp_1_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [287]  (5.55 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('supp_vecs_buf_load', combined_hls/top.cpp:164->combined_hls/top.cpp:140) on array 'supp_vecs_buf', combined_hls/top.cpp:34 [280]  (3.25 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', combined_hls/top.cpp:164->combined_hls/top.cpp:140) [282]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', combined_hls/top.cpp:164->combined_hls/top.cpp:140) [282]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', combined_hls/top.cpp:164->combined_hls/top.cpp:140) [282]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', combined_hls/top.cpp:164->combined_hls/top.cpp:140) [282]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_6_i', combined_hls/top.cpp:164->combined_hls/top.cpp:140) [282]  (7.26 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [283]  (5.7 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [283]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [283]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [283]  (5.7 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [284]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [284]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [284]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [284]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', combined_hls/top.cpp:165->combined_hls/top.cpp:140) [284]  (7.26 ns)

 <State 30>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [288]  (7.79 ns)

 <State 31>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [288]  (7.79 ns)

 <State 32>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [288]  (7.79 ns)

 <State 33>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [288]  (7.79 ns)

 <State 34>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [288]  (7.79 ns)

 <State 35>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_2_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [288]  (7.79 ns)

 <State 36>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_3_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [289]  (6.5 ns)

 <State 37>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 38>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 39>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 40>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 41>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 42>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 43>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 44>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 45>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_4_i', combined_hls/top.cpp:167->combined_hls/top.cpp:140) [290]  (7.68 ns)

 <State 46>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_49', combined_hls/top.cpp:140) [291]  (5.7 ns)

 <State 47>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_49', combined_hls/top.cpp:140) [291]  (5.7 ns)

 <State 48>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_49', combined_hls/top.cpp:140) [291]  (5.7 ns)

 <State 49>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_49', combined_hls/top.cpp:140) [291]  (5.7 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', combined_hls/top.cpp:140) [293]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', combined_hls/top.cpp:140) [293]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', combined_hls/top.cpp:140) [293]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', combined_hls/top.cpp:140) [293]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_50', combined_hls/top.cpp:140) [293]  (7.26 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'store' operation (combined_hls/top.cpp:140) of variable 'tmp_50', combined_hls/top.cpp:140 on array 'result_buf', combined_hls/top.cpp:37 [294]  (3.25 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 3.36ns
The critical path consists of the following:
	'phi' operation ('os_idx') with incoming values : ('os_idx', combined_hls/top.cpp:151) [306]  (0 ns)
	'add' operation ('os_idx', combined_hls/top.cpp:151) [309]  (1.87 ns)
	'icmp' operation ('last', combined_hls/top.cpp:151) [317]  (1.49 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'load' operation ('result_buf_load_1', combined_hls/top.cpp:150) on array 'result_buf', combined_hls/top.cpp:37 [315]  (3.25 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 3.36ns
The critical path consists of the following:
	'alloca' operation ('l_idx') [342]  (0 ns)
	'store' operation of constant 0 on local variable 'l_idx' [450]  (3.36 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('index_buf_addr', combined_hls/top.cpp:47) [338]  (0 ns)
	'store' operation (combined_hls/top.cpp:47) of variable 'bitcast1' on array 'index_buf', combined_hls/top.cpp:36 [339]  (3.25 ns)

 <State 62>: 5.41ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', combined_hls/top.cpp:51) [453]  (0 ns)
	'icmp' operation ('tmp_13', combined_hls/top.cpp:54) [460]  (2.47 ns)
	'and' operation ('or_cond', combined_hls/top.cpp:54) [461]  (0.978 ns)
	blocking operation 1.96 ns on control path)

 <State 63>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5', combined_hls/top.cpp:57) [467]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 64>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [475]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast' on array 'input_buf', combined_hls/top.cpp:33 [480]  (3.25 ns)

 <State 65>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q', combined_hls/top.cpp:64) with incoming values : ('q_1', combined_hls/top.cpp:64) [486]  (1.77 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'phi' operation ('q', combined_hls/top.cpp:64) with incoming values : ('q_1', combined_hls/top.cpp:64) [486]  (0 ns)
	'getelementptr' operation ('input_buf_addr_2', combined_hls/top.cpp:66) [497]  (0 ns)
	'load' operation ('input_buf_load', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [500]  (3.25 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [499]  (3.25 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_34', combined_hls/top.cpp:66) [501]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_34', combined_hls/top.cpp:66) [501]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_34', combined_hls/top.cpp:66) [501]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_34', combined_hls/top.cpp:66) [501]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_34', combined_hls/top.cpp:66) [501]  (7.26 ns)

 <State 73>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_35', combined_hls/top.cpp:67) [502]  (5.7 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_35', combined_hls/top.cpp:67) [502]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_35', combined_hls/top.cpp:67) [502]  (5.7 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_35', combined_hls/top.cpp:67) [502]  (5.7 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', combined_hls/top.cpp:67) [503]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', combined_hls/top.cpp:67) [503]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', combined_hls/top.cpp:67) [503]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', combined_hls/top.cpp:67) [503]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', combined_hls/top.cpp:67) [503]  (7.26 ns)

 <State 82>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_25', combined_hls/top.cpp:69) [508]  (5.55 ns)

 <State 83>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_26', combined_hls/top.cpp:69) [509]  (7.79 ns)

 <State 84>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_26', combined_hls/top.cpp:69) [509]  (7.79 ns)

 <State 85>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_26', combined_hls/top.cpp:69) [509]  (7.79 ns)

 <State 86>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_26', combined_hls/top.cpp:69) [509]  (7.79 ns)

 <State 87>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_26', combined_hls/top.cpp:69) [509]  (7.79 ns)

 <State 88>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_26', combined_hls/top.cpp:69) [509]  (7.79 ns)

 <State 89>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_29', combined_hls/top.cpp:69) [510]  (6.5 ns)

 <State 90>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 91>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 92>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 93>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 94>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 95>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 96>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 97>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 98>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_30', combined_hls/top.cpp:69) [511]  (7.68 ns)

 <State 99>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_1', combined_hls/top.cpp:70) on local variable 'l_idx' [507]  (0 ns)
	'add' operation ('l_idx_2', combined_hls/top.cpp:70) [515]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2', combined_hls/top.cpp:70 on local variable 'l_idx' [522]  (3.36 ns)

 <State 100>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_1', combined_hls/top.cpp:57) [528]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 101>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [536]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_1' on array 'input_buf', combined_hls/top.cpp:33 [543]  (3.25 ns)

 <State 102>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_s', combined_hls/top.cpp:64) with incoming values : ('q_1_1', combined_hls/top.cpp:64) [549]  (1.77 ns)

 <State 103>: 4.89ns
The critical path consists of the following:
	'phi' operation ('q_s', combined_hls/top.cpp:64) with incoming values : ('q_1_1', combined_hls/top.cpp:64) [549]  (0 ns)
	'add' operation ('tmp_351', combined_hls/top.cpp:66) [561]  (1.64 ns)
	'getelementptr' operation ('input_buf_addr_4', combined_hls/top.cpp:66) [563]  (0 ns)
	'load' operation ('input_buf_load_1', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [566]  (3.25 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_1', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [565]  (3.25 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_1', combined_hls/top.cpp:66) [567]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_1', combined_hls/top.cpp:66) [567]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_1', combined_hls/top.cpp:66) [567]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_1', combined_hls/top.cpp:66) [567]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_1', combined_hls/top.cpp:66) [567]  (7.26 ns)

 <State 110>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', combined_hls/top.cpp:67) [568]  (5.7 ns)

 <State 111>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', combined_hls/top.cpp:67) [568]  (5.7 ns)

 <State 112>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', combined_hls/top.cpp:67) [568]  (5.7 ns)

 <State 113>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_1', combined_hls/top.cpp:67) [568]  (5.7 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', combined_hls/top.cpp:67) [569]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', combined_hls/top.cpp:67) [569]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', combined_hls/top.cpp:67) [569]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', combined_hls/top.cpp:67) [569]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', combined_hls/top.cpp:67) [569]  (7.26 ns)

 <State 119>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_1', combined_hls/top.cpp:69) [574]  (5.55 ns)

 <State 120>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_1', combined_hls/top.cpp:69) [575]  (7.79 ns)

 <State 121>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_1', combined_hls/top.cpp:69) [575]  (7.79 ns)

 <State 122>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_1', combined_hls/top.cpp:69) [575]  (7.79 ns)

 <State 123>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_1', combined_hls/top.cpp:69) [575]  (7.79 ns)

 <State 124>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_1', combined_hls/top.cpp:69) [575]  (7.79 ns)

 <State 125>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_1', combined_hls/top.cpp:69) [575]  (7.79 ns)

 <State 126>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_1', combined_hls/top.cpp:69) [576]  (6.5 ns)

 <State 127>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 128>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 129>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 130>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 131>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 132>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 133>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 134>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 135>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_1', combined_hls/top.cpp:69) [577]  (7.68 ns)

 <State 136>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_2', combined_hls/top.cpp:70) on local variable 'l_idx' [573]  (0 ns)
	'add' operation ('l_idx_2_1', combined_hls/top.cpp:70) [581]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_1', combined_hls/top.cpp:70 on local variable 'l_idx' [587]  (3.36 ns)

 <State 137>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_2', combined_hls/top.cpp:57) [593]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 138>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [601]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_2' on array 'input_buf', combined_hls/top.cpp:33 [608]  (3.25 ns)

 <State 139>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_2', combined_hls/top.cpp:64) with incoming values : ('q_1_2', combined_hls/top.cpp:64) [614]  (1.77 ns)

 <State 140>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_2', combined_hls/top.cpp:64) with incoming values : ('q_1_2', combined_hls/top.cpp:64) [614]  (0 ns)
	'add' operation ('tmp_355', combined_hls/top.cpp:66) [626]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_7', combined_hls/top.cpp:66) [628]  (0 ns)
	'load' operation ('input_buf_load_3', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [631]  (3.25 ns)

 <State 141>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_2', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [630]  (3.25 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_2', combined_hls/top.cpp:66) [632]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_2', combined_hls/top.cpp:66) [632]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_2', combined_hls/top.cpp:66) [632]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_2', combined_hls/top.cpp:66) [632]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_2', combined_hls/top.cpp:66) [632]  (7.26 ns)

 <State 147>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', combined_hls/top.cpp:67) [633]  (5.7 ns)

 <State 148>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', combined_hls/top.cpp:67) [633]  (5.7 ns)

 <State 149>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', combined_hls/top.cpp:67) [633]  (5.7 ns)

 <State 150>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_2', combined_hls/top.cpp:67) [633]  (5.7 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', combined_hls/top.cpp:67) [634]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', combined_hls/top.cpp:67) [634]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', combined_hls/top.cpp:67) [634]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', combined_hls/top.cpp:67) [634]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', combined_hls/top.cpp:67) [634]  (7.26 ns)

 <State 156>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_2', combined_hls/top.cpp:69) [639]  (5.55 ns)

 <State 157>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_2', combined_hls/top.cpp:69) [640]  (7.79 ns)

 <State 158>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_2', combined_hls/top.cpp:69) [640]  (7.79 ns)

 <State 159>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_2', combined_hls/top.cpp:69) [640]  (7.79 ns)

 <State 160>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_2', combined_hls/top.cpp:69) [640]  (7.79 ns)

 <State 161>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_2', combined_hls/top.cpp:69) [640]  (7.79 ns)

 <State 162>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_2', combined_hls/top.cpp:69) [640]  (7.79 ns)

 <State 163>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_2', combined_hls/top.cpp:69) [641]  (6.5 ns)

 <State 164>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 165>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 166>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 167>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 168>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 169>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 170>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 171>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 172>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_2', combined_hls/top.cpp:69) [642]  (7.68 ns)

 <State 173>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_3', combined_hls/top.cpp:70) on local variable 'l_idx' [638]  (0 ns)
	'add' operation ('l_idx_2_2', combined_hls/top.cpp:70) [646]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_2', combined_hls/top.cpp:70 on local variable 'l_idx' [652]  (3.36 ns)

 <State 174>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_3', combined_hls/top.cpp:57) [658]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 175>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [666]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_3' on array 'input_buf', combined_hls/top.cpp:33 [673]  (3.25 ns)

 <State 176>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_3', combined_hls/top.cpp:64) with incoming values : ('q_1_3', combined_hls/top.cpp:64) [679]  (1.77 ns)

 <State 177>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_3', combined_hls/top.cpp:64) with incoming values : ('q_1_3', combined_hls/top.cpp:64) [679]  (0 ns)
	'add' operation ('tmp_357', combined_hls/top.cpp:66) [691]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_9', combined_hls/top.cpp:66) [693]  (0 ns)
	'load' operation ('input_buf_load_4', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [696]  (3.25 ns)

 <State 178>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_3', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [695]  (3.25 ns)

 <State 179>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_3', combined_hls/top.cpp:66) [697]  (7.26 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_3', combined_hls/top.cpp:66) [697]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_3', combined_hls/top.cpp:66) [697]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_3', combined_hls/top.cpp:66) [697]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_3', combined_hls/top.cpp:66) [697]  (7.26 ns)

 <State 184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', combined_hls/top.cpp:67) [698]  (5.7 ns)

 <State 185>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', combined_hls/top.cpp:67) [698]  (5.7 ns)

 <State 186>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', combined_hls/top.cpp:67) [698]  (5.7 ns)

 <State 187>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_3', combined_hls/top.cpp:67) [698]  (5.7 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', combined_hls/top.cpp:67) [699]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', combined_hls/top.cpp:67) [699]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', combined_hls/top.cpp:67) [699]  (7.26 ns)

 <State 191>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', combined_hls/top.cpp:67) [699]  (7.26 ns)

 <State 192>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', combined_hls/top.cpp:67) [699]  (7.26 ns)

 <State 193>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_3', combined_hls/top.cpp:69) [704]  (5.55 ns)

 <State 194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_3', combined_hls/top.cpp:69) [705]  (7.79 ns)

 <State 195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_3', combined_hls/top.cpp:69) [705]  (7.79 ns)

 <State 196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_3', combined_hls/top.cpp:69) [705]  (7.79 ns)

 <State 197>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_3', combined_hls/top.cpp:69) [705]  (7.79 ns)

 <State 198>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_3', combined_hls/top.cpp:69) [705]  (7.79 ns)

 <State 199>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_3', combined_hls/top.cpp:69) [705]  (7.79 ns)

 <State 200>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_3', combined_hls/top.cpp:69) [706]  (6.5 ns)

 <State 201>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 202>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 203>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 204>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 205>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 206>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 207>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 208>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 209>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_3', combined_hls/top.cpp:69) [707]  (7.68 ns)

 <State 210>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_4', combined_hls/top.cpp:70) on local variable 'l_idx' [703]  (0 ns)
	'add' operation ('l_idx_2_3', combined_hls/top.cpp:70) [711]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_3', combined_hls/top.cpp:70 on local variable 'l_idx' [717]  (3.36 ns)

 <State 211>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_4', combined_hls/top.cpp:57) [723]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 212>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [731]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_4' on array 'input_buf', combined_hls/top.cpp:33 [739]  (3.25 ns)

 <State 213>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_4', combined_hls/top.cpp:64) with incoming values : ('q_1_4', combined_hls/top.cpp:64) [745]  (1.77 ns)

 <State 214>: 4.89ns
The critical path consists of the following:
	'phi' operation ('q_4', combined_hls/top.cpp:64) with incoming values : ('q_1_4', combined_hls/top.cpp:64) [745]  (0 ns)
	'add' operation ('tmp_359', combined_hls/top.cpp:66) [757]  (1.64 ns)
	'getelementptr' operation ('input_buf_addr_11', combined_hls/top.cpp:66) [760]  (0 ns)
	'load' operation ('input_buf_load_5', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [763]  (3.25 ns)

 <State 215>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_4', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [762]  (3.25 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_4', combined_hls/top.cpp:66) [764]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_4', combined_hls/top.cpp:66) [764]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_4', combined_hls/top.cpp:66) [764]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_4', combined_hls/top.cpp:66) [764]  (7.26 ns)

 <State 220>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_4', combined_hls/top.cpp:66) [764]  (7.26 ns)

 <State 221>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_4', combined_hls/top.cpp:67) [765]  (5.7 ns)

 <State 222>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_4', combined_hls/top.cpp:67) [765]  (5.7 ns)

 <State 223>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_4', combined_hls/top.cpp:67) [765]  (5.7 ns)

 <State 224>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_4', combined_hls/top.cpp:67) [765]  (5.7 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', combined_hls/top.cpp:67) [766]  (7.26 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', combined_hls/top.cpp:67) [766]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', combined_hls/top.cpp:67) [766]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', combined_hls/top.cpp:67) [766]  (7.26 ns)

 <State 229>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', combined_hls/top.cpp:67) [766]  (7.26 ns)

 <State 230>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_4', combined_hls/top.cpp:69) [771]  (5.55 ns)

 <State 231>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_4', combined_hls/top.cpp:69) [772]  (7.79 ns)

 <State 232>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_4', combined_hls/top.cpp:69) [772]  (7.79 ns)

 <State 233>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_4', combined_hls/top.cpp:69) [772]  (7.79 ns)

 <State 234>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_4', combined_hls/top.cpp:69) [772]  (7.79 ns)

 <State 235>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_4', combined_hls/top.cpp:69) [772]  (7.79 ns)

 <State 236>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_4', combined_hls/top.cpp:69) [772]  (7.79 ns)

 <State 237>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_4', combined_hls/top.cpp:69) [773]  (6.5 ns)

 <State 238>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 239>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 240>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 241>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 242>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 243>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 244>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 245>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 246>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_4', combined_hls/top.cpp:69) [774]  (7.68 ns)

 <State 247>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_5', combined_hls/top.cpp:70) on local variable 'l_idx' [770]  (0 ns)
	'add' operation ('l_idx_2_4', combined_hls/top.cpp:70) [778]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_4', combined_hls/top.cpp:70 on local variable 'l_idx' [784]  (3.36 ns)

 <State 248>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_5', combined_hls/top.cpp:57) [790]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 249>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [798]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_5' on array 'input_buf', combined_hls/top.cpp:33 [805]  (3.25 ns)

 <State 250>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_5', combined_hls/top.cpp:64) with incoming values : ('q_1_5', combined_hls/top.cpp:64) [811]  (1.77 ns)

 <State 251>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_5', combined_hls/top.cpp:64) with incoming values : ('q_1_5', combined_hls/top.cpp:64) [811]  (0 ns)
	'add' operation ('tmp_361', combined_hls/top.cpp:66) [823]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_13', combined_hls/top.cpp:66) [825]  (0 ns)
	'load' operation ('input_buf_load_6', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [828]  (3.25 ns)

 <State 252>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_5', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [827]  (3.25 ns)

 <State 253>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_5', combined_hls/top.cpp:66) [829]  (7.26 ns)

 <State 254>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_5', combined_hls/top.cpp:66) [829]  (7.26 ns)

 <State 255>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_5', combined_hls/top.cpp:66) [829]  (7.26 ns)

 <State 256>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_5', combined_hls/top.cpp:66) [829]  (7.26 ns)

 <State 257>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_5', combined_hls/top.cpp:66) [829]  (7.26 ns)

 <State 258>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_5', combined_hls/top.cpp:67) [830]  (5.7 ns)

 <State 259>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_5', combined_hls/top.cpp:67) [830]  (5.7 ns)

 <State 260>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_5', combined_hls/top.cpp:67) [830]  (5.7 ns)

 <State 261>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_5', combined_hls/top.cpp:67) [830]  (5.7 ns)

 <State 262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', combined_hls/top.cpp:67) [831]  (7.26 ns)

 <State 263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', combined_hls/top.cpp:67) [831]  (7.26 ns)

 <State 264>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', combined_hls/top.cpp:67) [831]  (7.26 ns)

 <State 265>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', combined_hls/top.cpp:67) [831]  (7.26 ns)

 <State 266>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', combined_hls/top.cpp:67) [831]  (7.26 ns)

 <State 267>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_5', combined_hls/top.cpp:69) [836]  (5.55 ns)

 <State 268>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_5', combined_hls/top.cpp:69) [837]  (7.79 ns)

 <State 269>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_5', combined_hls/top.cpp:69) [837]  (7.79 ns)

 <State 270>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_5', combined_hls/top.cpp:69) [837]  (7.79 ns)

 <State 271>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_5', combined_hls/top.cpp:69) [837]  (7.79 ns)

 <State 272>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_5', combined_hls/top.cpp:69) [837]  (7.79 ns)

 <State 273>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_5', combined_hls/top.cpp:69) [837]  (7.79 ns)

 <State 274>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_5', combined_hls/top.cpp:69) [838]  (6.5 ns)

 <State 275>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 276>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 277>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 278>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 279>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 280>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 281>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 282>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 283>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_5', combined_hls/top.cpp:69) [839]  (7.68 ns)

 <State 284>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_6', combined_hls/top.cpp:70) on local variable 'l_idx' [835]  (0 ns)
	'add' operation ('l_idx_2_5', combined_hls/top.cpp:70) [843]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_5', combined_hls/top.cpp:70 on local variable 'l_idx' [849]  (3.36 ns)

 <State 285>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_6', combined_hls/top.cpp:57) [855]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 286>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [863]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_6' on array 'input_buf', combined_hls/top.cpp:33 [870]  (3.25 ns)

 <State 287>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_6', combined_hls/top.cpp:64) with incoming values : ('q_1_6', combined_hls/top.cpp:64) [876]  (1.77 ns)

 <State 288>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_6', combined_hls/top.cpp:64) with incoming values : ('q_1_6', combined_hls/top.cpp:64) [876]  (0 ns)
	'add' operation ('tmp_363', combined_hls/top.cpp:66) [888]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_15', combined_hls/top.cpp:66) [890]  (0 ns)
	'load' operation ('input_buf_load_7', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [893]  (3.25 ns)

 <State 289>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_6', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [892]  (3.25 ns)

 <State 290>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_6', combined_hls/top.cpp:66) [894]  (7.26 ns)

 <State 291>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_6', combined_hls/top.cpp:66) [894]  (7.26 ns)

 <State 292>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_6', combined_hls/top.cpp:66) [894]  (7.26 ns)

 <State 293>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_6', combined_hls/top.cpp:66) [894]  (7.26 ns)

 <State 294>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_6', combined_hls/top.cpp:66) [894]  (7.26 ns)

 <State 295>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_6', combined_hls/top.cpp:67) [895]  (5.7 ns)

 <State 296>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_6', combined_hls/top.cpp:67) [895]  (5.7 ns)

 <State 297>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_6', combined_hls/top.cpp:67) [895]  (5.7 ns)

 <State 298>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_6', combined_hls/top.cpp:67) [895]  (5.7 ns)

 <State 299>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', combined_hls/top.cpp:67) [896]  (7.26 ns)

 <State 300>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', combined_hls/top.cpp:67) [896]  (7.26 ns)

 <State 301>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', combined_hls/top.cpp:67) [896]  (7.26 ns)

 <State 302>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', combined_hls/top.cpp:67) [896]  (7.26 ns)

 <State 303>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', combined_hls/top.cpp:67) [896]  (7.26 ns)

 <State 304>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_6', combined_hls/top.cpp:69) [901]  (5.55 ns)

 <State 305>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_6', combined_hls/top.cpp:69) [902]  (7.79 ns)

 <State 306>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_6', combined_hls/top.cpp:69) [902]  (7.79 ns)

 <State 307>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_6', combined_hls/top.cpp:69) [902]  (7.79 ns)

 <State 308>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_6', combined_hls/top.cpp:69) [902]  (7.79 ns)

 <State 309>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_6', combined_hls/top.cpp:69) [902]  (7.79 ns)

 <State 310>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_6', combined_hls/top.cpp:69) [902]  (7.79 ns)

 <State 311>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_6', combined_hls/top.cpp:69) [903]  (6.5 ns)

 <State 312>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 313>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 314>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 315>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 316>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 317>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 318>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 319>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 320>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_6', combined_hls/top.cpp:69) [904]  (7.68 ns)

 <State 321>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_7', combined_hls/top.cpp:70) on local variable 'l_idx' [900]  (0 ns)
	'add' operation ('l_idx_2_6', combined_hls/top.cpp:70) [908]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_6', combined_hls/top.cpp:70 on local variable 'l_idx' [914]  (3.36 ns)

 <State 322>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_7', combined_hls/top.cpp:57) [920]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 323>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [928]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_7' on array 'input_buf', combined_hls/top.cpp:33 [935]  (3.25 ns)

 <State 324>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_7', combined_hls/top.cpp:64) with incoming values : ('q_1_7', combined_hls/top.cpp:64) [941]  (1.77 ns)

 <State 325>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_7', combined_hls/top.cpp:64) with incoming values : ('q_1_7', combined_hls/top.cpp:64) [941]  (0 ns)
	'add' operation ('tmp_365', combined_hls/top.cpp:66) [953]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_17', combined_hls/top.cpp:66) [955]  (0 ns)
	'load' operation ('input_buf_load_8', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [958]  (3.25 ns)

 <State 326>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_7', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [957]  (3.25 ns)

 <State 327>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_7', combined_hls/top.cpp:66) [959]  (7.26 ns)

 <State 328>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_7', combined_hls/top.cpp:66) [959]  (7.26 ns)

 <State 329>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_7', combined_hls/top.cpp:66) [959]  (7.26 ns)

 <State 330>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_7', combined_hls/top.cpp:66) [959]  (7.26 ns)

 <State 331>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_7', combined_hls/top.cpp:66) [959]  (7.26 ns)

 <State 332>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_7', combined_hls/top.cpp:67) [960]  (5.7 ns)

 <State 333>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_7', combined_hls/top.cpp:67) [960]  (5.7 ns)

 <State 334>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_7', combined_hls/top.cpp:67) [960]  (5.7 ns)

 <State 335>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_7', combined_hls/top.cpp:67) [960]  (5.7 ns)

 <State 336>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', combined_hls/top.cpp:67) [961]  (7.26 ns)

 <State 337>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', combined_hls/top.cpp:67) [961]  (7.26 ns)

 <State 338>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', combined_hls/top.cpp:67) [961]  (7.26 ns)

 <State 339>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', combined_hls/top.cpp:67) [961]  (7.26 ns)

 <State 340>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', combined_hls/top.cpp:67) [961]  (7.26 ns)

 <State 341>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_7', combined_hls/top.cpp:69) [966]  (5.55 ns)

 <State 342>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_7', combined_hls/top.cpp:69) [967]  (7.79 ns)

 <State 343>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_7', combined_hls/top.cpp:69) [967]  (7.79 ns)

 <State 344>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_7', combined_hls/top.cpp:69) [967]  (7.79 ns)

 <State 345>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_7', combined_hls/top.cpp:69) [967]  (7.79 ns)

 <State 346>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_7', combined_hls/top.cpp:69) [967]  (7.79 ns)

 <State 347>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_7', combined_hls/top.cpp:69) [967]  (7.79 ns)

 <State 348>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_7', combined_hls/top.cpp:69) [968]  (6.5 ns)

 <State 349>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 350>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 351>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 352>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 353>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 354>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 355>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 356>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 357>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_7', combined_hls/top.cpp:69) [969]  (7.68 ns)

 <State 358>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_8', combined_hls/top.cpp:70) on local variable 'l_idx' [965]  (0 ns)
	'add' operation ('l_idx_2_7', combined_hls/top.cpp:70) [973]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_7', combined_hls/top.cpp:70 on local variable 'l_idx' [979]  (3.36 ns)

 <State 359>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_8', combined_hls/top.cpp:57) [985]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 360>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [993]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_8' on array 'input_buf', combined_hls/top.cpp:33 [1001]  (3.25 ns)

 <State 361>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_8', combined_hls/top.cpp:64) with incoming values : ('q_1_8', combined_hls/top.cpp:64) [1007]  (1.77 ns)

 <State 362>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_8', combined_hls/top.cpp:64) with incoming values : ('q_1_8', combined_hls/top.cpp:64) [1007]  (0 ns)
	'add' operation ('tmp_367', combined_hls/top.cpp:66) [1019]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_19', combined_hls/top.cpp:66) [1022]  (0 ns)
	'load' operation ('input_buf_load_9', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1025]  (3.25 ns)

 <State 363>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_8', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1024]  (3.25 ns)

 <State 364>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_8', combined_hls/top.cpp:66) [1026]  (7.26 ns)

 <State 365>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_8', combined_hls/top.cpp:66) [1026]  (7.26 ns)

 <State 366>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_8', combined_hls/top.cpp:66) [1026]  (7.26 ns)

 <State 367>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_8', combined_hls/top.cpp:66) [1026]  (7.26 ns)

 <State 368>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_8', combined_hls/top.cpp:66) [1026]  (7.26 ns)

 <State 369>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_8', combined_hls/top.cpp:67) [1027]  (5.7 ns)

 <State 370>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_8', combined_hls/top.cpp:67) [1027]  (5.7 ns)

 <State 371>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_8', combined_hls/top.cpp:67) [1027]  (5.7 ns)

 <State 372>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_8', combined_hls/top.cpp:67) [1027]  (5.7 ns)

 <State 373>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', combined_hls/top.cpp:67) [1028]  (7.26 ns)

 <State 374>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', combined_hls/top.cpp:67) [1028]  (7.26 ns)

 <State 375>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', combined_hls/top.cpp:67) [1028]  (7.26 ns)

 <State 376>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', combined_hls/top.cpp:67) [1028]  (7.26 ns)

 <State 377>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', combined_hls/top.cpp:67) [1028]  (7.26 ns)

 <State 378>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_8', combined_hls/top.cpp:69) [1033]  (5.55 ns)

 <State 379>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_8', combined_hls/top.cpp:69) [1034]  (7.79 ns)

 <State 380>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_8', combined_hls/top.cpp:69) [1034]  (7.79 ns)

 <State 381>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_8', combined_hls/top.cpp:69) [1034]  (7.79 ns)

 <State 382>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_8', combined_hls/top.cpp:69) [1034]  (7.79 ns)

 <State 383>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_8', combined_hls/top.cpp:69) [1034]  (7.79 ns)

 <State 384>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_8', combined_hls/top.cpp:69) [1034]  (7.79 ns)

 <State 385>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_8', combined_hls/top.cpp:69) [1035]  (6.5 ns)

 <State 386>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 387>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 388>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 389>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 390>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 391>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 392>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 393>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 394>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_8', combined_hls/top.cpp:69) [1036]  (7.68 ns)

 <State 395>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_9', combined_hls/top.cpp:70) on local variable 'l_idx' [1032]  (0 ns)
	'add' operation ('l_idx_2_8', combined_hls/top.cpp:70) [1040]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_8', combined_hls/top.cpp:70 on local variable 'l_idx' [1046]  (3.36 ns)

 <State 396>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_9', combined_hls/top.cpp:57) [1052]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 397>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1060]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_9' on array 'input_buf', combined_hls/top.cpp:33 [1068]  (3.25 ns)

 <State 398>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_9', combined_hls/top.cpp:64) with incoming values : ('q_1_9', combined_hls/top.cpp:64) [1074]  (1.77 ns)

 <State 399>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_9', combined_hls/top.cpp:64) with incoming values : ('q_1_9', combined_hls/top.cpp:64) [1074]  (0 ns)
	'add' operation ('tmp_369', combined_hls/top.cpp:66) [1086]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_21', combined_hls/top.cpp:66) [1089]  (0 ns)
	'load' operation ('input_buf_load_10', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1092]  (3.25 ns)

 <State 400>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_9', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1091]  (3.25 ns)

 <State 401>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_9', combined_hls/top.cpp:66) [1093]  (7.26 ns)

 <State 402>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_9', combined_hls/top.cpp:66) [1093]  (7.26 ns)

 <State 403>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_9', combined_hls/top.cpp:66) [1093]  (7.26 ns)

 <State 404>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_9', combined_hls/top.cpp:66) [1093]  (7.26 ns)

 <State 405>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_9', combined_hls/top.cpp:66) [1093]  (7.26 ns)

 <State 406>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_9', combined_hls/top.cpp:67) [1094]  (5.7 ns)

 <State 407>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_9', combined_hls/top.cpp:67) [1094]  (5.7 ns)

 <State 408>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_9', combined_hls/top.cpp:67) [1094]  (5.7 ns)

 <State 409>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_9', combined_hls/top.cpp:67) [1094]  (5.7 ns)

 <State 410>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', combined_hls/top.cpp:67) [1095]  (7.26 ns)

 <State 411>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', combined_hls/top.cpp:67) [1095]  (7.26 ns)

 <State 412>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', combined_hls/top.cpp:67) [1095]  (7.26 ns)

 <State 413>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', combined_hls/top.cpp:67) [1095]  (7.26 ns)

 <State 414>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', combined_hls/top.cpp:67) [1095]  (7.26 ns)

 <State 415>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_9', combined_hls/top.cpp:69) [1100]  (5.55 ns)

 <State 416>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_9', combined_hls/top.cpp:69) [1101]  (7.79 ns)

 <State 417>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_9', combined_hls/top.cpp:69) [1101]  (7.79 ns)

 <State 418>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_9', combined_hls/top.cpp:69) [1101]  (7.79 ns)

 <State 419>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_9', combined_hls/top.cpp:69) [1101]  (7.79 ns)

 <State 420>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_9', combined_hls/top.cpp:69) [1101]  (7.79 ns)

 <State 421>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_9', combined_hls/top.cpp:69) [1101]  (7.79 ns)

 <State 422>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_9', combined_hls/top.cpp:69) [1102]  (6.5 ns)

 <State 423>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 424>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 425>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 426>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 427>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 428>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 429>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 430>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 431>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_9', combined_hls/top.cpp:69) [1103]  (7.68 ns)

 <State 432>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_10', combined_hls/top.cpp:70) on local variable 'l_idx' [1099]  (0 ns)
	'add' operation ('l_idx_2_9', combined_hls/top.cpp:70) [1107]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_9', combined_hls/top.cpp:70 on local variable 'l_idx' [1113]  (3.36 ns)

 <State 433>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_s', combined_hls/top.cpp:57) [1119]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 434>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1127]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_s' on array 'input_buf', combined_hls/top.cpp:33 [1134]  (3.25 ns)

 <State 435>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_10', combined_hls/top.cpp:64) with incoming values : ('q_1_s', combined_hls/top.cpp:64) [1140]  (1.77 ns)

 <State 436>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_10', combined_hls/top.cpp:64) with incoming values : ('q_1_s', combined_hls/top.cpp:64) [1140]  (0 ns)
	'add' operation ('tmp_371', combined_hls/top.cpp:66) [1152]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_23', combined_hls/top.cpp:66) [1154]  (0 ns)
	'load' operation ('input_buf_load_11', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1157]  (3.25 ns)

 <State 437>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_10', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1156]  (3.25 ns)

 <State 438>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_s', combined_hls/top.cpp:66) [1158]  (7.26 ns)

 <State 439>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_s', combined_hls/top.cpp:66) [1158]  (7.26 ns)

 <State 440>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_s', combined_hls/top.cpp:66) [1158]  (7.26 ns)

 <State 441>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_s', combined_hls/top.cpp:66) [1158]  (7.26 ns)

 <State 442>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_s', combined_hls/top.cpp:66) [1158]  (7.26 ns)

 <State 443>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_s', combined_hls/top.cpp:67) [1159]  (5.7 ns)

 <State 444>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_s', combined_hls/top.cpp:67) [1159]  (5.7 ns)

 <State 445>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_s', combined_hls/top.cpp:67) [1159]  (5.7 ns)

 <State 446>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_s', combined_hls/top.cpp:67) [1159]  (5.7 ns)

 <State 447>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', combined_hls/top.cpp:67) [1160]  (7.26 ns)

 <State 448>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', combined_hls/top.cpp:67) [1160]  (7.26 ns)

 <State 449>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', combined_hls/top.cpp:67) [1160]  (7.26 ns)

 <State 450>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', combined_hls/top.cpp:67) [1160]  (7.26 ns)

 <State 451>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_s', combined_hls/top.cpp:67) [1160]  (7.26 ns)

 <State 452>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_s', combined_hls/top.cpp:69) [1165]  (5.55 ns)

 <State 453>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_s', combined_hls/top.cpp:69) [1166]  (7.79 ns)

 <State 454>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_s', combined_hls/top.cpp:69) [1166]  (7.79 ns)

 <State 455>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_s', combined_hls/top.cpp:69) [1166]  (7.79 ns)

 <State 456>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_s', combined_hls/top.cpp:69) [1166]  (7.79 ns)

 <State 457>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_s', combined_hls/top.cpp:69) [1166]  (7.79 ns)

 <State 458>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_s', combined_hls/top.cpp:69) [1166]  (7.79 ns)

 <State 459>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_s', combined_hls/top.cpp:69) [1167]  (6.5 ns)

 <State 460>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 461>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 462>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 463>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 464>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 465>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 466>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 467>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 468>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_s', combined_hls/top.cpp:69) [1168]  (7.68 ns)

 <State 469>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_11', combined_hls/top.cpp:70) on local variable 'l_idx' [1164]  (0 ns)
	'add' operation ('l_idx_2_s', combined_hls/top.cpp:70) [1172]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_s', combined_hls/top.cpp:70 on local variable 'l_idx' [1178]  (3.36 ns)

 <State 470>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_10', combined_hls/top.cpp:57) [1184]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 471>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1192]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_10' on array 'input_buf', combined_hls/top.cpp:33 [1199]  (3.25 ns)

 <State 472>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_11', combined_hls/top.cpp:64) with incoming values : ('q_1_10', combined_hls/top.cpp:64) [1205]  (1.77 ns)

 <State 473>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_11', combined_hls/top.cpp:64) with incoming values : ('q_1_10', combined_hls/top.cpp:64) [1205]  (0 ns)
	'add' operation ('tmp_373', combined_hls/top.cpp:66) [1217]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_25', combined_hls/top.cpp:66) [1219]  (0 ns)
	'load' operation ('input_buf_load_12', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1222]  (3.25 ns)

 <State 474>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_11', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1221]  (3.25 ns)

 <State 475>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_10', combined_hls/top.cpp:66) [1223]  (7.26 ns)

 <State 476>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_10', combined_hls/top.cpp:66) [1223]  (7.26 ns)

 <State 477>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_10', combined_hls/top.cpp:66) [1223]  (7.26 ns)

 <State 478>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_10', combined_hls/top.cpp:66) [1223]  (7.26 ns)

 <State 479>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_10', combined_hls/top.cpp:66) [1223]  (7.26 ns)

 <State 480>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_10', combined_hls/top.cpp:67) [1224]  (5.7 ns)

 <State 481>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_10', combined_hls/top.cpp:67) [1224]  (5.7 ns)

 <State 482>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_10', combined_hls/top.cpp:67) [1224]  (5.7 ns)

 <State 483>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_10', combined_hls/top.cpp:67) [1224]  (5.7 ns)

 <State 484>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', combined_hls/top.cpp:67) [1225]  (7.26 ns)

 <State 485>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', combined_hls/top.cpp:67) [1225]  (7.26 ns)

 <State 486>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', combined_hls/top.cpp:67) [1225]  (7.26 ns)

 <State 487>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', combined_hls/top.cpp:67) [1225]  (7.26 ns)

 <State 488>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_10', combined_hls/top.cpp:67) [1225]  (7.26 ns)

 <State 489>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_10', combined_hls/top.cpp:69) [1230]  (5.55 ns)

 <State 490>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_10', combined_hls/top.cpp:69) [1231]  (7.79 ns)

 <State 491>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_10', combined_hls/top.cpp:69) [1231]  (7.79 ns)

 <State 492>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_10', combined_hls/top.cpp:69) [1231]  (7.79 ns)

 <State 493>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_10', combined_hls/top.cpp:69) [1231]  (7.79 ns)

 <State 494>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_10', combined_hls/top.cpp:69) [1231]  (7.79 ns)

 <State 495>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_10', combined_hls/top.cpp:69) [1231]  (7.79 ns)

 <State 496>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_10', combined_hls/top.cpp:69) [1232]  (6.5 ns)

 <State 497>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 498>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 499>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 500>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 501>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 502>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 503>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 504>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 505>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_10', combined_hls/top.cpp:69) [1233]  (7.68 ns)

 <State 506>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_12', combined_hls/top.cpp:70) on local variable 'l_idx' [1229]  (0 ns)
	'add' operation ('l_idx_2_10', combined_hls/top.cpp:70) [1237]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_10', combined_hls/top.cpp:70 on local variable 'l_idx' [1243]  (3.36 ns)

 <State 507>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_11', combined_hls/top.cpp:57) [1249]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 508>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1257]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_11' on array 'input_buf', combined_hls/top.cpp:33 [1264]  (3.25 ns)

 <State 509>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_12', combined_hls/top.cpp:64) with incoming values : ('q_1_11', combined_hls/top.cpp:64) [1270]  (1.77 ns)

 <State 510>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_12', combined_hls/top.cpp:64) with incoming values : ('q_1_11', combined_hls/top.cpp:64) [1270]  (0 ns)
	'add' operation ('tmp_375', combined_hls/top.cpp:66) [1282]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_27', combined_hls/top.cpp:66) [1284]  (0 ns)
	'load' operation ('input_buf_load_13', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1287]  (3.25 ns)

 <State 511>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_12', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1286]  (3.25 ns)

 <State 512>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_11', combined_hls/top.cpp:66) [1288]  (7.26 ns)

 <State 513>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_11', combined_hls/top.cpp:66) [1288]  (7.26 ns)

 <State 514>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_11', combined_hls/top.cpp:66) [1288]  (7.26 ns)

 <State 515>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_11', combined_hls/top.cpp:66) [1288]  (7.26 ns)

 <State 516>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_11', combined_hls/top.cpp:66) [1288]  (7.26 ns)

 <State 517>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_11', combined_hls/top.cpp:67) [1289]  (5.7 ns)

 <State 518>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_11', combined_hls/top.cpp:67) [1289]  (5.7 ns)

 <State 519>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_11', combined_hls/top.cpp:67) [1289]  (5.7 ns)

 <State 520>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_11', combined_hls/top.cpp:67) [1289]  (5.7 ns)

 <State 521>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', combined_hls/top.cpp:67) [1290]  (7.26 ns)

 <State 522>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', combined_hls/top.cpp:67) [1290]  (7.26 ns)

 <State 523>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', combined_hls/top.cpp:67) [1290]  (7.26 ns)

 <State 524>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', combined_hls/top.cpp:67) [1290]  (7.26 ns)

 <State 525>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_11', combined_hls/top.cpp:67) [1290]  (7.26 ns)

 <State 526>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_11', combined_hls/top.cpp:69) [1295]  (5.55 ns)

 <State 527>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_11', combined_hls/top.cpp:69) [1296]  (7.79 ns)

 <State 528>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_11', combined_hls/top.cpp:69) [1296]  (7.79 ns)

 <State 529>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_11', combined_hls/top.cpp:69) [1296]  (7.79 ns)

 <State 530>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_11', combined_hls/top.cpp:69) [1296]  (7.79 ns)

 <State 531>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_11', combined_hls/top.cpp:69) [1296]  (7.79 ns)

 <State 532>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_11', combined_hls/top.cpp:69) [1296]  (7.79 ns)

 <State 533>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_11', combined_hls/top.cpp:69) [1297]  (6.5 ns)

 <State 534>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 535>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 536>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 537>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 538>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 539>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 540>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 541>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 542>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_11', combined_hls/top.cpp:69) [1298]  (7.68 ns)

 <State 543>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_13', combined_hls/top.cpp:70) on local variable 'l_idx' [1294]  (0 ns)
	'add' operation ('l_idx_2_11', combined_hls/top.cpp:70) [1302]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_11', combined_hls/top.cpp:70 on local variable 'l_idx' [1308]  (3.36 ns)

 <State 544>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_12', combined_hls/top.cpp:57) [1314]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 545>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1322]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_12' on array 'input_buf', combined_hls/top.cpp:33 [1329]  (3.25 ns)

 <State 546>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_13', combined_hls/top.cpp:64) with incoming values : ('q_1_12', combined_hls/top.cpp:64) [1335]  (1.77 ns)

 <State 547>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_13', combined_hls/top.cpp:64) with incoming values : ('q_1_12', combined_hls/top.cpp:64) [1335]  (0 ns)
	'add' operation ('tmp_377', combined_hls/top.cpp:66) [1347]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_29', combined_hls/top.cpp:66) [1349]  (0 ns)
	'load' operation ('input_buf_load_14', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1352]  (3.25 ns)

 <State 548>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_13', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1351]  (3.25 ns)

 <State 549>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_12', combined_hls/top.cpp:66) [1353]  (7.26 ns)

 <State 550>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_12', combined_hls/top.cpp:66) [1353]  (7.26 ns)

 <State 551>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_12', combined_hls/top.cpp:66) [1353]  (7.26 ns)

 <State 552>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_12', combined_hls/top.cpp:66) [1353]  (7.26 ns)

 <State 553>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_12', combined_hls/top.cpp:66) [1353]  (7.26 ns)

 <State 554>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_12', combined_hls/top.cpp:67) [1354]  (5.7 ns)

 <State 555>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_12', combined_hls/top.cpp:67) [1354]  (5.7 ns)

 <State 556>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_12', combined_hls/top.cpp:67) [1354]  (5.7 ns)

 <State 557>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_12', combined_hls/top.cpp:67) [1354]  (5.7 ns)

 <State 558>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', combined_hls/top.cpp:67) [1355]  (7.26 ns)

 <State 559>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', combined_hls/top.cpp:67) [1355]  (7.26 ns)

 <State 560>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', combined_hls/top.cpp:67) [1355]  (7.26 ns)

 <State 561>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', combined_hls/top.cpp:67) [1355]  (7.26 ns)

 <State 562>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_12', combined_hls/top.cpp:67) [1355]  (7.26 ns)

 <State 563>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_12', combined_hls/top.cpp:69) [1360]  (5.55 ns)

 <State 564>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_12', combined_hls/top.cpp:69) [1361]  (7.79 ns)

 <State 565>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_12', combined_hls/top.cpp:69) [1361]  (7.79 ns)

 <State 566>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_12', combined_hls/top.cpp:69) [1361]  (7.79 ns)

 <State 567>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_12', combined_hls/top.cpp:69) [1361]  (7.79 ns)

 <State 568>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_12', combined_hls/top.cpp:69) [1361]  (7.79 ns)

 <State 569>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_12', combined_hls/top.cpp:69) [1361]  (7.79 ns)

 <State 570>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_12', combined_hls/top.cpp:69) [1362]  (6.5 ns)

 <State 571>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 572>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 573>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 574>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 575>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 576>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 577>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 578>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 579>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_12', combined_hls/top.cpp:69) [1363]  (7.68 ns)

 <State 580>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_14', combined_hls/top.cpp:70) on local variable 'l_idx' [1359]  (0 ns)
	'add' operation ('l_idx_2_12', combined_hls/top.cpp:70) [1367]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_12', combined_hls/top.cpp:70 on local variable 'l_idx' [1373]  (3.36 ns)

 <State 581>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_13', combined_hls/top.cpp:57) [1379]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 582>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1387]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_13' on array 'input_buf', combined_hls/top.cpp:33 [1394]  (3.25 ns)

 <State 583>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_14', combined_hls/top.cpp:64) with incoming values : ('q_1_13', combined_hls/top.cpp:64) [1400]  (1.77 ns)

 <State 584>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_14', combined_hls/top.cpp:64) with incoming values : ('q_1_13', combined_hls/top.cpp:64) [1400]  (0 ns)
	'add' operation ('tmp_379', combined_hls/top.cpp:66) [1412]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_31', combined_hls/top.cpp:66) [1414]  (0 ns)
	'load' operation ('input_buf_load_15', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1417]  (3.25 ns)

 <State 585>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_14', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1416]  (3.25 ns)

 <State 586>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_13', combined_hls/top.cpp:66) [1418]  (7.26 ns)

 <State 587>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_13', combined_hls/top.cpp:66) [1418]  (7.26 ns)

 <State 588>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_13', combined_hls/top.cpp:66) [1418]  (7.26 ns)

 <State 589>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_13', combined_hls/top.cpp:66) [1418]  (7.26 ns)

 <State 590>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_13', combined_hls/top.cpp:66) [1418]  (7.26 ns)

 <State 591>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_13', combined_hls/top.cpp:67) [1419]  (5.7 ns)

 <State 592>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_13', combined_hls/top.cpp:67) [1419]  (5.7 ns)

 <State 593>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_13', combined_hls/top.cpp:67) [1419]  (5.7 ns)

 <State 594>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_13', combined_hls/top.cpp:67) [1419]  (5.7 ns)

 <State 595>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', combined_hls/top.cpp:67) [1420]  (7.26 ns)

 <State 596>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', combined_hls/top.cpp:67) [1420]  (7.26 ns)

 <State 597>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', combined_hls/top.cpp:67) [1420]  (7.26 ns)

 <State 598>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', combined_hls/top.cpp:67) [1420]  (7.26 ns)

 <State 599>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_13', combined_hls/top.cpp:67) [1420]  (7.26 ns)

 <State 600>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_13', combined_hls/top.cpp:69) [1425]  (5.55 ns)

 <State 601>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_13', combined_hls/top.cpp:69) [1426]  (7.79 ns)

 <State 602>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_13', combined_hls/top.cpp:69) [1426]  (7.79 ns)

 <State 603>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_13', combined_hls/top.cpp:69) [1426]  (7.79 ns)

 <State 604>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_13', combined_hls/top.cpp:69) [1426]  (7.79 ns)

 <State 605>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_13', combined_hls/top.cpp:69) [1426]  (7.79 ns)

 <State 606>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_13', combined_hls/top.cpp:69) [1426]  (7.79 ns)

 <State 607>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_13', combined_hls/top.cpp:69) [1427]  (6.5 ns)

 <State 608>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 609>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 610>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 611>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 612>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 613>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 614>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 615>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 616>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_13', combined_hls/top.cpp:69) [1428]  (7.68 ns)

 <State 617>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_15', combined_hls/top.cpp:70) on local variable 'l_idx' [1424]  (0 ns)
	'add' operation ('l_idx_2_13', combined_hls/top.cpp:70) [1432]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_13', combined_hls/top.cpp:70 on local variable 'l_idx' [1438]  (3.36 ns)

 <State 618>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_14', combined_hls/top.cpp:57) [1444]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 619>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1452]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_14' on array 'input_buf', combined_hls/top.cpp:33 [1459]  (3.25 ns)

 <State 620>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_15', combined_hls/top.cpp:64) with incoming values : ('q_1_14', combined_hls/top.cpp:64) [1465]  (1.77 ns)

 <State 621>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_15', combined_hls/top.cpp:64) with incoming values : ('q_1_14', combined_hls/top.cpp:64) [1465]  (0 ns)
	'add' operation ('tmp_381', combined_hls/top.cpp:66) [1477]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_33', combined_hls/top.cpp:66) [1479]  (0 ns)
	'load' operation ('input_buf_load_16', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1482]  (3.25 ns)

 <State 622>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_15', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1481]  (3.25 ns)

 <State 623>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_14', combined_hls/top.cpp:66) [1483]  (7.26 ns)

 <State 624>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_14', combined_hls/top.cpp:66) [1483]  (7.26 ns)

 <State 625>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_14', combined_hls/top.cpp:66) [1483]  (7.26 ns)

 <State 626>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_14', combined_hls/top.cpp:66) [1483]  (7.26 ns)

 <State 627>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_14', combined_hls/top.cpp:66) [1483]  (7.26 ns)

 <State 628>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_14', combined_hls/top.cpp:67) [1484]  (5.7 ns)

 <State 629>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_14', combined_hls/top.cpp:67) [1484]  (5.7 ns)

 <State 630>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_14', combined_hls/top.cpp:67) [1484]  (5.7 ns)

 <State 631>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_14', combined_hls/top.cpp:67) [1484]  (5.7 ns)

 <State 632>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14', combined_hls/top.cpp:67) [1485]  (7.26 ns)

 <State 633>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14', combined_hls/top.cpp:67) [1485]  (7.26 ns)

 <State 634>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14', combined_hls/top.cpp:67) [1485]  (7.26 ns)

 <State 635>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14', combined_hls/top.cpp:67) [1485]  (7.26 ns)

 <State 636>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_14', combined_hls/top.cpp:67) [1485]  (7.26 ns)

 <State 637>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_14', combined_hls/top.cpp:69) [1490]  (5.55 ns)

 <State 638>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_14', combined_hls/top.cpp:69) [1491]  (7.79 ns)

 <State 639>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_14', combined_hls/top.cpp:69) [1491]  (7.79 ns)

 <State 640>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_14', combined_hls/top.cpp:69) [1491]  (7.79 ns)

 <State 641>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_14', combined_hls/top.cpp:69) [1491]  (7.79 ns)

 <State 642>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_14', combined_hls/top.cpp:69) [1491]  (7.79 ns)

 <State 643>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_14', combined_hls/top.cpp:69) [1491]  (7.79 ns)

 <State 644>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_14', combined_hls/top.cpp:69) [1492]  (6.5 ns)

 <State 645>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 646>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 647>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 648>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 649>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 650>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 651>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 652>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 653>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_14', combined_hls/top.cpp:69) [1493]  (7.68 ns)

 <State 654>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_16', combined_hls/top.cpp:70) on local variable 'l_idx' [1489]  (0 ns)
	'add' operation ('l_idx_2_14', combined_hls/top.cpp:70) [1497]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_14', combined_hls/top.cpp:70 on local variable 'l_idx' [1503]  (3.36 ns)

 <State 655>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_15', combined_hls/top.cpp:57) [1509]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 656>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1517]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_15' on array 'input_buf', combined_hls/top.cpp:33 [1525]  (3.25 ns)

 <State 657>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_16', combined_hls/top.cpp:64) with incoming values : ('q_1_15', combined_hls/top.cpp:64) [1531]  (1.77 ns)

 <State 658>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_16', combined_hls/top.cpp:64) with incoming values : ('q_1_15', combined_hls/top.cpp:64) [1531]  (0 ns)
	'add' operation ('tmp_383', combined_hls/top.cpp:66) [1543]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_35', combined_hls/top.cpp:66) [1546]  (0 ns)
	'load' operation ('input_buf_load_17', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1549]  (3.25 ns)

 <State 659>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_16', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1548]  (3.25 ns)

 <State 660>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_15', combined_hls/top.cpp:66) [1550]  (7.26 ns)

 <State 661>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_15', combined_hls/top.cpp:66) [1550]  (7.26 ns)

 <State 662>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_15', combined_hls/top.cpp:66) [1550]  (7.26 ns)

 <State 663>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_15', combined_hls/top.cpp:66) [1550]  (7.26 ns)

 <State 664>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_15', combined_hls/top.cpp:66) [1550]  (7.26 ns)

 <State 665>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_15', combined_hls/top.cpp:67) [1551]  (5.7 ns)

 <State 666>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_15', combined_hls/top.cpp:67) [1551]  (5.7 ns)

 <State 667>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_15', combined_hls/top.cpp:67) [1551]  (5.7 ns)

 <State 668>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_15', combined_hls/top.cpp:67) [1551]  (5.7 ns)

 <State 669>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_15', combined_hls/top.cpp:67) [1552]  (7.26 ns)

 <State 670>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_15', combined_hls/top.cpp:67) [1552]  (7.26 ns)

 <State 671>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_15', combined_hls/top.cpp:67) [1552]  (7.26 ns)

 <State 672>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_15', combined_hls/top.cpp:67) [1552]  (7.26 ns)

 <State 673>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_15', combined_hls/top.cpp:67) [1552]  (7.26 ns)

 <State 674>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_15', combined_hls/top.cpp:69) [1557]  (5.55 ns)

 <State 675>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_15', combined_hls/top.cpp:69) [1558]  (7.79 ns)

 <State 676>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_15', combined_hls/top.cpp:69) [1558]  (7.79 ns)

 <State 677>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_15', combined_hls/top.cpp:69) [1558]  (7.79 ns)

 <State 678>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_15', combined_hls/top.cpp:69) [1558]  (7.79 ns)

 <State 679>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_15', combined_hls/top.cpp:69) [1558]  (7.79 ns)

 <State 680>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_15', combined_hls/top.cpp:69) [1558]  (7.79 ns)

 <State 681>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_15', combined_hls/top.cpp:69) [1559]  (6.5 ns)

 <State 682>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 683>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 684>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 685>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 686>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 687>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 688>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 689>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 690>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_15', combined_hls/top.cpp:69) [1560]  (7.68 ns)

 <State 691>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_17', combined_hls/top.cpp:70) on local variable 'l_idx' [1556]  (0 ns)
	'add' operation ('l_idx_2_15', combined_hls/top.cpp:70) [1564]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_15', combined_hls/top.cpp:70 on local variable 'l_idx' [1570]  (3.36 ns)

 <State 692>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_16', combined_hls/top.cpp:57) [1576]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 693>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1584]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_16' on array 'input_buf', combined_hls/top.cpp:33 [1592]  (3.25 ns)

 <State 694>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_17', combined_hls/top.cpp:64) with incoming values : ('q_1_16', combined_hls/top.cpp:64) [1598]  (1.77 ns)

 <State 695>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_17', combined_hls/top.cpp:64) with incoming values : ('q_1_16', combined_hls/top.cpp:64) [1598]  (0 ns)
	'add' operation ('tmp_385', combined_hls/top.cpp:66) [1610]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_37', combined_hls/top.cpp:66) [1613]  (0 ns)
	'load' operation ('input_buf_load_18', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1616]  (3.25 ns)

 <State 696>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_17', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1615]  (3.25 ns)

 <State 697>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_16', combined_hls/top.cpp:66) [1617]  (7.26 ns)

 <State 698>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_16', combined_hls/top.cpp:66) [1617]  (7.26 ns)

 <State 699>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_16', combined_hls/top.cpp:66) [1617]  (7.26 ns)

 <State 700>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_16', combined_hls/top.cpp:66) [1617]  (7.26 ns)

 <State 701>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_16', combined_hls/top.cpp:66) [1617]  (7.26 ns)

 <State 702>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_16', combined_hls/top.cpp:67) [1618]  (5.7 ns)

 <State 703>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_16', combined_hls/top.cpp:67) [1618]  (5.7 ns)

 <State 704>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_16', combined_hls/top.cpp:67) [1618]  (5.7 ns)

 <State 705>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_16', combined_hls/top.cpp:67) [1618]  (5.7 ns)

 <State 706>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_16', combined_hls/top.cpp:67) [1619]  (7.26 ns)

 <State 707>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_16', combined_hls/top.cpp:67) [1619]  (7.26 ns)

 <State 708>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_16', combined_hls/top.cpp:67) [1619]  (7.26 ns)

 <State 709>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_16', combined_hls/top.cpp:67) [1619]  (7.26 ns)

 <State 710>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_16', combined_hls/top.cpp:67) [1619]  (7.26 ns)

 <State 711>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_16', combined_hls/top.cpp:69) [1624]  (5.55 ns)

 <State 712>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_16', combined_hls/top.cpp:69) [1625]  (7.79 ns)

 <State 713>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_16', combined_hls/top.cpp:69) [1625]  (7.79 ns)

 <State 714>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_16', combined_hls/top.cpp:69) [1625]  (7.79 ns)

 <State 715>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_16', combined_hls/top.cpp:69) [1625]  (7.79 ns)

 <State 716>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_16', combined_hls/top.cpp:69) [1625]  (7.79 ns)

 <State 717>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_16', combined_hls/top.cpp:69) [1625]  (7.79 ns)

 <State 718>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_16', combined_hls/top.cpp:69) [1626]  (6.5 ns)

 <State 719>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 720>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 721>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 722>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 723>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 724>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 725>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 726>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 727>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_16', combined_hls/top.cpp:69) [1627]  (7.68 ns)

 <State 728>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_18', combined_hls/top.cpp:70) on local variable 'l_idx' [1623]  (0 ns)
	'add' operation ('l_idx_2_16', combined_hls/top.cpp:70) [1631]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_16', combined_hls/top.cpp:70 on local variable 'l_idx' [1637]  (3.36 ns)

 <State 729>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_17', combined_hls/top.cpp:57) [1643]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 730>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1651]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_17' on array 'input_buf', combined_hls/top.cpp:33 [1659]  (3.25 ns)

 <State 731>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_18', combined_hls/top.cpp:64) with incoming values : ('q_1_17', combined_hls/top.cpp:64) [1665]  (1.77 ns)

 <State 732>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_18', combined_hls/top.cpp:64) with incoming values : ('q_1_17', combined_hls/top.cpp:64) [1665]  (0 ns)
	'add' operation ('tmp_387', combined_hls/top.cpp:66) [1677]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_39', combined_hls/top.cpp:66) [1680]  (0 ns)
	'load' operation ('input_buf_load_19', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1683]  (3.25 ns)

 <State 733>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_18', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1682]  (3.25 ns)

 <State 734>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_17', combined_hls/top.cpp:66) [1684]  (7.26 ns)

 <State 735>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_17', combined_hls/top.cpp:66) [1684]  (7.26 ns)

 <State 736>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_17', combined_hls/top.cpp:66) [1684]  (7.26 ns)

 <State 737>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_17', combined_hls/top.cpp:66) [1684]  (7.26 ns)

 <State 738>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_17', combined_hls/top.cpp:66) [1684]  (7.26 ns)

 <State 739>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_17', combined_hls/top.cpp:67) [1685]  (5.7 ns)

 <State 740>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_17', combined_hls/top.cpp:67) [1685]  (5.7 ns)

 <State 741>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_17', combined_hls/top.cpp:67) [1685]  (5.7 ns)

 <State 742>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_17', combined_hls/top.cpp:67) [1685]  (5.7 ns)

 <State 743>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_17', combined_hls/top.cpp:67) [1686]  (7.26 ns)

 <State 744>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_17', combined_hls/top.cpp:67) [1686]  (7.26 ns)

 <State 745>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_17', combined_hls/top.cpp:67) [1686]  (7.26 ns)

 <State 746>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_17', combined_hls/top.cpp:67) [1686]  (7.26 ns)

 <State 747>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_17', combined_hls/top.cpp:67) [1686]  (7.26 ns)

 <State 748>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_17', combined_hls/top.cpp:69) [1691]  (5.55 ns)

 <State 749>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_17', combined_hls/top.cpp:69) [1692]  (7.79 ns)

 <State 750>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_17', combined_hls/top.cpp:69) [1692]  (7.79 ns)

 <State 751>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_17', combined_hls/top.cpp:69) [1692]  (7.79 ns)

 <State 752>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_17', combined_hls/top.cpp:69) [1692]  (7.79 ns)

 <State 753>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_17', combined_hls/top.cpp:69) [1692]  (7.79 ns)

 <State 754>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_17', combined_hls/top.cpp:69) [1692]  (7.79 ns)

 <State 755>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_17', combined_hls/top.cpp:69) [1693]  (6.5 ns)

 <State 756>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 757>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 758>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 759>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 760>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 761>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 762>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 763>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 764>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_17', combined_hls/top.cpp:69) [1694]  (7.68 ns)

 <State 765>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_19', combined_hls/top.cpp:70) on local variable 'l_idx' [1690]  (0 ns)
	'add' operation ('l_idx_2_17', combined_hls/top.cpp:70) [1698]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_17', combined_hls/top.cpp:70 on local variable 'l_idx' [1704]  (3.36 ns)

 <State 766>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_18', combined_hls/top.cpp:57) [1710]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 767>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1718]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_18' on array 'input_buf', combined_hls/top.cpp:33 [1726]  (3.25 ns)

 <State 768>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_19', combined_hls/top.cpp:64) with incoming values : ('q_1_18', combined_hls/top.cpp:64) [1732]  (1.77 ns)

 <State 769>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_19', combined_hls/top.cpp:64) with incoming values : ('q_1_18', combined_hls/top.cpp:64) [1732]  (0 ns)
	'add' operation ('tmp_389', combined_hls/top.cpp:66) [1744]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_41', combined_hls/top.cpp:66) [1747]  (0 ns)
	'load' operation ('input_buf_load_20', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1750]  (3.25 ns)

 <State 770>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_19', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1749]  (3.25 ns)

 <State 771>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_18', combined_hls/top.cpp:66) [1751]  (7.26 ns)

 <State 772>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_18', combined_hls/top.cpp:66) [1751]  (7.26 ns)

 <State 773>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_18', combined_hls/top.cpp:66) [1751]  (7.26 ns)

 <State 774>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_18', combined_hls/top.cpp:66) [1751]  (7.26 ns)

 <State 775>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_18', combined_hls/top.cpp:66) [1751]  (7.26 ns)

 <State 776>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_18', combined_hls/top.cpp:67) [1752]  (5.7 ns)

 <State 777>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_18', combined_hls/top.cpp:67) [1752]  (5.7 ns)

 <State 778>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_18', combined_hls/top.cpp:67) [1752]  (5.7 ns)

 <State 779>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_18', combined_hls/top.cpp:67) [1752]  (5.7 ns)

 <State 780>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_18', combined_hls/top.cpp:67) [1753]  (7.26 ns)

 <State 781>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_18', combined_hls/top.cpp:67) [1753]  (7.26 ns)

 <State 782>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_18', combined_hls/top.cpp:67) [1753]  (7.26 ns)

 <State 783>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_18', combined_hls/top.cpp:67) [1753]  (7.26 ns)

 <State 784>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_18', combined_hls/top.cpp:67) [1753]  (7.26 ns)

 <State 785>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_18', combined_hls/top.cpp:69) [1758]  (5.55 ns)

 <State 786>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_18', combined_hls/top.cpp:69) [1759]  (7.79 ns)

 <State 787>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_18', combined_hls/top.cpp:69) [1759]  (7.79 ns)

 <State 788>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_18', combined_hls/top.cpp:69) [1759]  (7.79 ns)

 <State 789>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_18', combined_hls/top.cpp:69) [1759]  (7.79 ns)

 <State 790>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_18', combined_hls/top.cpp:69) [1759]  (7.79 ns)

 <State 791>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_18', combined_hls/top.cpp:69) [1759]  (7.79 ns)

 <State 792>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_18', combined_hls/top.cpp:69) [1760]  (6.5 ns)

 <State 793>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 794>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 795>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 796>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 797>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 798>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 799>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 800>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 801>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_18', combined_hls/top.cpp:69) [1761]  (7.68 ns)

 <State 802>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_20', combined_hls/top.cpp:70) on local variable 'l_idx' [1757]  (0 ns)
	'add' operation ('l_idx_2_18', combined_hls/top.cpp:70) [1765]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_18', combined_hls/top.cpp:70 on local variable 'l_idx' [1771]  (3.36 ns)

 <State 803>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_19', combined_hls/top.cpp:57) [1777]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 804>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1785]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_19' on array 'input_buf', combined_hls/top.cpp:33 [1792]  (3.25 ns)

 <State 805>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_20', combined_hls/top.cpp:64) with incoming values : ('q_1_19', combined_hls/top.cpp:64) [1798]  (1.77 ns)

 <State 806>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_20', combined_hls/top.cpp:64) with incoming values : ('q_1_19', combined_hls/top.cpp:64) [1798]  (0 ns)
	'add' operation ('tmp_391', combined_hls/top.cpp:66) [1810]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_43', combined_hls/top.cpp:66) [1812]  (0 ns)
	'load' operation ('input_buf_load_21', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1815]  (3.25 ns)

 <State 807>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_20', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1814]  (3.25 ns)

 <State 808>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_19', combined_hls/top.cpp:66) [1816]  (7.26 ns)

 <State 809>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_19', combined_hls/top.cpp:66) [1816]  (7.26 ns)

 <State 810>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_19', combined_hls/top.cpp:66) [1816]  (7.26 ns)

 <State 811>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_19', combined_hls/top.cpp:66) [1816]  (7.26 ns)

 <State 812>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_19', combined_hls/top.cpp:66) [1816]  (7.26 ns)

 <State 813>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_19', combined_hls/top.cpp:67) [1817]  (5.7 ns)

 <State 814>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_19', combined_hls/top.cpp:67) [1817]  (5.7 ns)

 <State 815>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_19', combined_hls/top.cpp:67) [1817]  (5.7 ns)

 <State 816>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_19', combined_hls/top.cpp:67) [1817]  (5.7 ns)

 <State 817>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_19', combined_hls/top.cpp:67) [1818]  (7.26 ns)

 <State 818>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_19', combined_hls/top.cpp:67) [1818]  (7.26 ns)

 <State 819>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_19', combined_hls/top.cpp:67) [1818]  (7.26 ns)

 <State 820>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_19', combined_hls/top.cpp:67) [1818]  (7.26 ns)

 <State 821>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_19', combined_hls/top.cpp:67) [1818]  (7.26 ns)

 <State 822>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_19', combined_hls/top.cpp:69) [1823]  (5.55 ns)

 <State 823>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_19', combined_hls/top.cpp:69) [1824]  (7.79 ns)

 <State 824>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_19', combined_hls/top.cpp:69) [1824]  (7.79 ns)

 <State 825>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_19', combined_hls/top.cpp:69) [1824]  (7.79 ns)

 <State 826>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_19', combined_hls/top.cpp:69) [1824]  (7.79 ns)

 <State 827>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_19', combined_hls/top.cpp:69) [1824]  (7.79 ns)

 <State 828>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_19', combined_hls/top.cpp:69) [1824]  (7.79 ns)

 <State 829>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_19', combined_hls/top.cpp:69) [1825]  (6.5 ns)

 <State 830>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 831>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 832>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 833>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 834>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 835>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 836>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 837>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 838>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_19', combined_hls/top.cpp:69) [1826]  (7.68 ns)

 <State 839>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_21', combined_hls/top.cpp:70) on local variable 'l_idx' [1822]  (0 ns)
	'add' operation ('l_idx_2_19', combined_hls/top.cpp:70) [1830]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_19', combined_hls/top.cpp:70 on local variable 'l_idx' [1836]  (3.36 ns)

 <State 840>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_20', combined_hls/top.cpp:57) [1842]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 841>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1850]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_20' on array 'input_buf', combined_hls/top.cpp:33 [1857]  (3.25 ns)

 <State 842>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_21', combined_hls/top.cpp:64) with incoming values : ('q_1_20', combined_hls/top.cpp:64) [1863]  (1.77 ns)

 <State 843>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_21', combined_hls/top.cpp:64) with incoming values : ('q_1_20', combined_hls/top.cpp:64) [1863]  (0 ns)
	'add' operation ('tmp_393', combined_hls/top.cpp:66) [1875]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_45', combined_hls/top.cpp:66) [1877]  (0 ns)
	'load' operation ('input_buf_load_22', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1880]  (3.25 ns)

 <State 844>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_21', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1879]  (3.25 ns)

 <State 845>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_20', combined_hls/top.cpp:66) [1881]  (7.26 ns)

 <State 846>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_20', combined_hls/top.cpp:66) [1881]  (7.26 ns)

 <State 847>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_20', combined_hls/top.cpp:66) [1881]  (7.26 ns)

 <State 848>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_20', combined_hls/top.cpp:66) [1881]  (7.26 ns)

 <State 849>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_20', combined_hls/top.cpp:66) [1881]  (7.26 ns)

 <State 850>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_20', combined_hls/top.cpp:67) [1882]  (5.7 ns)

 <State 851>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_20', combined_hls/top.cpp:67) [1882]  (5.7 ns)

 <State 852>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_20', combined_hls/top.cpp:67) [1882]  (5.7 ns)

 <State 853>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_20', combined_hls/top.cpp:67) [1882]  (5.7 ns)

 <State 854>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_20', combined_hls/top.cpp:67) [1883]  (7.26 ns)

 <State 855>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_20', combined_hls/top.cpp:67) [1883]  (7.26 ns)

 <State 856>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_20', combined_hls/top.cpp:67) [1883]  (7.26 ns)

 <State 857>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_20', combined_hls/top.cpp:67) [1883]  (7.26 ns)

 <State 858>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_20', combined_hls/top.cpp:67) [1883]  (7.26 ns)

 <State 859>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_20', combined_hls/top.cpp:69) [1888]  (5.55 ns)

 <State 860>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_20', combined_hls/top.cpp:69) [1889]  (7.79 ns)

 <State 861>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_20', combined_hls/top.cpp:69) [1889]  (7.79 ns)

 <State 862>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_20', combined_hls/top.cpp:69) [1889]  (7.79 ns)

 <State 863>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_20', combined_hls/top.cpp:69) [1889]  (7.79 ns)

 <State 864>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_20', combined_hls/top.cpp:69) [1889]  (7.79 ns)

 <State 865>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_20', combined_hls/top.cpp:69) [1889]  (7.79 ns)

 <State 866>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_20', combined_hls/top.cpp:69) [1890]  (6.5 ns)

 <State 867>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 868>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 869>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 870>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 871>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 872>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 873>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 874>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 875>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_20', combined_hls/top.cpp:69) [1891]  (7.68 ns)

 <State 876>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_22', combined_hls/top.cpp:70) on local variable 'l_idx' [1887]  (0 ns)
	'add' operation ('l_idx_2_20', combined_hls/top.cpp:70) [1895]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_20', combined_hls/top.cpp:70 on local variable 'l_idx' [1901]  (3.36 ns)

 <State 877>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_21', combined_hls/top.cpp:57) [1907]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 878>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1915]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_21' on array 'input_buf', combined_hls/top.cpp:33 [1922]  (3.25 ns)

 <State 879>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_22', combined_hls/top.cpp:64) with incoming values : ('q_1_21', combined_hls/top.cpp:64) [1928]  (1.77 ns)

 <State 880>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_22', combined_hls/top.cpp:64) with incoming values : ('q_1_21', combined_hls/top.cpp:64) [1928]  (0 ns)
	'add' operation ('tmp_395', combined_hls/top.cpp:66) [1940]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_47', combined_hls/top.cpp:66) [1942]  (0 ns)
	'load' operation ('input_buf_load_23', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [1945]  (3.25 ns)

 <State 881>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_22', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [1944]  (3.25 ns)

 <State 882>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_21', combined_hls/top.cpp:66) [1946]  (7.26 ns)

 <State 883>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_21', combined_hls/top.cpp:66) [1946]  (7.26 ns)

 <State 884>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_21', combined_hls/top.cpp:66) [1946]  (7.26 ns)

 <State 885>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_21', combined_hls/top.cpp:66) [1946]  (7.26 ns)

 <State 886>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_21', combined_hls/top.cpp:66) [1946]  (7.26 ns)

 <State 887>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_21', combined_hls/top.cpp:67) [1947]  (5.7 ns)

 <State 888>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_21', combined_hls/top.cpp:67) [1947]  (5.7 ns)

 <State 889>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_21', combined_hls/top.cpp:67) [1947]  (5.7 ns)

 <State 890>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_21', combined_hls/top.cpp:67) [1947]  (5.7 ns)

 <State 891>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_21', combined_hls/top.cpp:67) [1948]  (7.26 ns)

 <State 892>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_21', combined_hls/top.cpp:67) [1948]  (7.26 ns)

 <State 893>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_21', combined_hls/top.cpp:67) [1948]  (7.26 ns)

 <State 894>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_21', combined_hls/top.cpp:67) [1948]  (7.26 ns)

 <State 895>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_21', combined_hls/top.cpp:67) [1948]  (7.26 ns)

 <State 896>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_21', combined_hls/top.cpp:69) [1953]  (5.55 ns)

 <State 897>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_21', combined_hls/top.cpp:69) [1954]  (7.79 ns)

 <State 898>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_21', combined_hls/top.cpp:69) [1954]  (7.79 ns)

 <State 899>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_21', combined_hls/top.cpp:69) [1954]  (7.79 ns)

 <State 900>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_21', combined_hls/top.cpp:69) [1954]  (7.79 ns)

 <State 901>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_21', combined_hls/top.cpp:69) [1954]  (7.79 ns)

 <State 902>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_21', combined_hls/top.cpp:69) [1954]  (7.79 ns)

 <State 903>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_21', combined_hls/top.cpp:69) [1955]  (6.5 ns)

 <State 904>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 905>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 906>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 907>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 908>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 909>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 910>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 911>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 912>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_21', combined_hls/top.cpp:69) [1956]  (7.68 ns)

 <State 913>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_23', combined_hls/top.cpp:70) on local variable 'l_idx' [1952]  (0 ns)
	'add' operation ('l_idx_2_21', combined_hls/top.cpp:70) [1960]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_21', combined_hls/top.cpp:70 on local variable 'l_idx' [1966]  (3.36 ns)

 <State 914>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_22', combined_hls/top.cpp:57) [1972]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 915>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [1980]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_22' on array 'input_buf', combined_hls/top.cpp:33 [1987]  (3.25 ns)

 <State 916>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_23', combined_hls/top.cpp:64) with incoming values : ('q_1_22', combined_hls/top.cpp:64) [1993]  (1.77 ns)

 <State 917>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_23', combined_hls/top.cpp:64) with incoming values : ('q_1_22', combined_hls/top.cpp:64) [1993]  (0 ns)
	'add' operation ('tmp_397', combined_hls/top.cpp:66) [2005]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_49', combined_hls/top.cpp:66) [2007]  (0 ns)
	'load' operation ('input_buf_load_24', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2010]  (3.25 ns)

 <State 918>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_23', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2009]  (3.25 ns)

 <State 919>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_22', combined_hls/top.cpp:66) [2011]  (7.26 ns)

 <State 920>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_22', combined_hls/top.cpp:66) [2011]  (7.26 ns)

 <State 921>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_22', combined_hls/top.cpp:66) [2011]  (7.26 ns)

 <State 922>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_22', combined_hls/top.cpp:66) [2011]  (7.26 ns)

 <State 923>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_22', combined_hls/top.cpp:66) [2011]  (7.26 ns)

 <State 924>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_22', combined_hls/top.cpp:67) [2012]  (5.7 ns)

 <State 925>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_22', combined_hls/top.cpp:67) [2012]  (5.7 ns)

 <State 926>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_22', combined_hls/top.cpp:67) [2012]  (5.7 ns)

 <State 927>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_22', combined_hls/top.cpp:67) [2012]  (5.7 ns)

 <State 928>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_22', combined_hls/top.cpp:67) [2013]  (7.26 ns)

 <State 929>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_22', combined_hls/top.cpp:67) [2013]  (7.26 ns)

 <State 930>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_22', combined_hls/top.cpp:67) [2013]  (7.26 ns)

 <State 931>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_22', combined_hls/top.cpp:67) [2013]  (7.26 ns)

 <State 932>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_22', combined_hls/top.cpp:67) [2013]  (7.26 ns)

 <State 933>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_22', combined_hls/top.cpp:69) [2018]  (5.55 ns)

 <State 934>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_22', combined_hls/top.cpp:69) [2019]  (7.79 ns)

 <State 935>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_22', combined_hls/top.cpp:69) [2019]  (7.79 ns)

 <State 936>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_22', combined_hls/top.cpp:69) [2019]  (7.79 ns)

 <State 937>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_22', combined_hls/top.cpp:69) [2019]  (7.79 ns)

 <State 938>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_22', combined_hls/top.cpp:69) [2019]  (7.79 ns)

 <State 939>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_22', combined_hls/top.cpp:69) [2019]  (7.79 ns)

 <State 940>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_22', combined_hls/top.cpp:69) [2020]  (6.5 ns)

 <State 941>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 942>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 943>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 944>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 945>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 946>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 947>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 948>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 949>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_22', combined_hls/top.cpp:69) [2021]  (7.68 ns)

 <State 950>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_24', combined_hls/top.cpp:70) on local variable 'l_idx' [2017]  (0 ns)
	'add' operation ('l_idx_2_22', combined_hls/top.cpp:70) [2025]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_22', combined_hls/top.cpp:70 on local variable 'l_idx' [2031]  (3.36 ns)

 <State 951>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_23', combined_hls/top.cpp:57) [2037]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 952>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2045]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_23' on array 'input_buf', combined_hls/top.cpp:33 [2052]  (3.25 ns)

 <State 953>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_24', combined_hls/top.cpp:64) with incoming values : ('q_1_23', combined_hls/top.cpp:64) [2058]  (1.77 ns)

 <State 954>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_24', combined_hls/top.cpp:64) with incoming values : ('q_1_23', combined_hls/top.cpp:64) [2058]  (0 ns)
	'add' operation ('tmp_399', combined_hls/top.cpp:66) [2070]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_51', combined_hls/top.cpp:66) [2072]  (0 ns)
	'load' operation ('input_buf_load_25', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2075]  (3.25 ns)

 <State 955>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_24', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2074]  (3.25 ns)

 <State 956>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_23', combined_hls/top.cpp:66) [2076]  (7.26 ns)

 <State 957>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_23', combined_hls/top.cpp:66) [2076]  (7.26 ns)

 <State 958>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_23', combined_hls/top.cpp:66) [2076]  (7.26 ns)

 <State 959>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_23', combined_hls/top.cpp:66) [2076]  (7.26 ns)

 <State 960>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_23', combined_hls/top.cpp:66) [2076]  (7.26 ns)

 <State 961>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_23', combined_hls/top.cpp:67) [2077]  (5.7 ns)

 <State 962>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_23', combined_hls/top.cpp:67) [2077]  (5.7 ns)

 <State 963>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_23', combined_hls/top.cpp:67) [2077]  (5.7 ns)

 <State 964>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_23', combined_hls/top.cpp:67) [2077]  (5.7 ns)

 <State 965>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_23', combined_hls/top.cpp:67) [2078]  (7.26 ns)

 <State 966>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_23', combined_hls/top.cpp:67) [2078]  (7.26 ns)

 <State 967>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_23', combined_hls/top.cpp:67) [2078]  (7.26 ns)

 <State 968>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_23', combined_hls/top.cpp:67) [2078]  (7.26 ns)

 <State 969>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_23', combined_hls/top.cpp:67) [2078]  (7.26 ns)

 <State 970>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_23', combined_hls/top.cpp:69) [2083]  (5.55 ns)

 <State 971>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_23', combined_hls/top.cpp:69) [2084]  (7.79 ns)

 <State 972>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_23', combined_hls/top.cpp:69) [2084]  (7.79 ns)

 <State 973>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_23', combined_hls/top.cpp:69) [2084]  (7.79 ns)

 <State 974>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_23', combined_hls/top.cpp:69) [2084]  (7.79 ns)

 <State 975>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_23', combined_hls/top.cpp:69) [2084]  (7.79 ns)

 <State 976>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_23', combined_hls/top.cpp:69) [2084]  (7.79 ns)

 <State 977>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_23', combined_hls/top.cpp:69) [2085]  (6.5 ns)

 <State 978>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 979>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 980>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 981>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 982>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 983>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 984>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 985>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 986>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_23', combined_hls/top.cpp:69) [2086]  (7.68 ns)

 <State 987>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_25', combined_hls/top.cpp:70) on local variable 'l_idx' [2082]  (0 ns)
	'add' operation ('l_idx_2_23', combined_hls/top.cpp:70) [2090]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_23', combined_hls/top.cpp:70 on local variable 'l_idx' [2096]  (3.36 ns)

 <State 988>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_24', combined_hls/top.cpp:57) [2102]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 989>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2110]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_24' on array 'input_buf', combined_hls/top.cpp:33 [2117]  (3.25 ns)

 <State 990>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_25', combined_hls/top.cpp:64) with incoming values : ('q_1_24', combined_hls/top.cpp:64) [2123]  (1.77 ns)

 <State 991>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_25', combined_hls/top.cpp:64) with incoming values : ('q_1_24', combined_hls/top.cpp:64) [2123]  (0 ns)
	'add' operation ('tmp_401', combined_hls/top.cpp:66) [2135]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_53', combined_hls/top.cpp:66) [2137]  (0 ns)
	'load' operation ('input_buf_load_26', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2140]  (3.25 ns)

 <State 992>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_25', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2139]  (3.25 ns)

 <State 993>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_24', combined_hls/top.cpp:66) [2141]  (7.26 ns)

 <State 994>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_24', combined_hls/top.cpp:66) [2141]  (7.26 ns)

 <State 995>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_24', combined_hls/top.cpp:66) [2141]  (7.26 ns)

 <State 996>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_24', combined_hls/top.cpp:66) [2141]  (7.26 ns)

 <State 997>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_24', combined_hls/top.cpp:66) [2141]  (7.26 ns)

 <State 998>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_24', combined_hls/top.cpp:67) [2142]  (5.7 ns)

 <State 999>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_24', combined_hls/top.cpp:67) [2142]  (5.7 ns)

 <State 1000>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_24', combined_hls/top.cpp:67) [2142]  (5.7 ns)

 <State 1001>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_24', combined_hls/top.cpp:67) [2142]  (5.7 ns)

 <State 1002>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_24', combined_hls/top.cpp:67) [2143]  (7.26 ns)

 <State 1003>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_24', combined_hls/top.cpp:67) [2143]  (7.26 ns)

 <State 1004>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_24', combined_hls/top.cpp:67) [2143]  (7.26 ns)

 <State 1005>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_24', combined_hls/top.cpp:67) [2143]  (7.26 ns)

 <State 1006>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_24', combined_hls/top.cpp:67) [2143]  (7.26 ns)

 <State 1007>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_24', combined_hls/top.cpp:69) [2148]  (5.55 ns)

 <State 1008>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_24', combined_hls/top.cpp:69) [2149]  (7.79 ns)

 <State 1009>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_24', combined_hls/top.cpp:69) [2149]  (7.79 ns)

 <State 1010>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_24', combined_hls/top.cpp:69) [2149]  (7.79 ns)

 <State 1011>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_24', combined_hls/top.cpp:69) [2149]  (7.79 ns)

 <State 1012>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_24', combined_hls/top.cpp:69) [2149]  (7.79 ns)

 <State 1013>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_24', combined_hls/top.cpp:69) [2149]  (7.79 ns)

 <State 1014>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_24', combined_hls/top.cpp:69) [2150]  (6.5 ns)

 <State 1015>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1016>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1017>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1018>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1019>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1020>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1021>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1022>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1023>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_24', combined_hls/top.cpp:69) [2151]  (7.68 ns)

 <State 1024>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_26', combined_hls/top.cpp:70) on local variable 'l_idx' [2147]  (0 ns)
	'add' operation ('l_idx_2_24', combined_hls/top.cpp:70) [2155]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_24', combined_hls/top.cpp:70 on local variable 'l_idx' [2161]  (3.36 ns)

 <State 1025>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_25', combined_hls/top.cpp:57) [2167]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1026>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2175]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_25' on array 'input_buf', combined_hls/top.cpp:33 [2182]  (3.25 ns)

 <State 1027>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_26', combined_hls/top.cpp:64) with incoming values : ('q_1_25', combined_hls/top.cpp:64) [2188]  (1.77 ns)

 <State 1028>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_26', combined_hls/top.cpp:64) with incoming values : ('q_1_25', combined_hls/top.cpp:64) [2188]  (0 ns)
	'add' operation ('tmp_403', combined_hls/top.cpp:66) [2200]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_55', combined_hls/top.cpp:66) [2202]  (0 ns)
	'load' operation ('input_buf_load_27', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2205]  (3.25 ns)

 <State 1029>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_26', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2204]  (3.25 ns)

 <State 1030>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_25', combined_hls/top.cpp:66) [2206]  (7.26 ns)

 <State 1031>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_25', combined_hls/top.cpp:66) [2206]  (7.26 ns)

 <State 1032>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_25', combined_hls/top.cpp:66) [2206]  (7.26 ns)

 <State 1033>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_25', combined_hls/top.cpp:66) [2206]  (7.26 ns)

 <State 1034>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_25', combined_hls/top.cpp:66) [2206]  (7.26 ns)

 <State 1035>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_25', combined_hls/top.cpp:67) [2207]  (5.7 ns)

 <State 1036>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_25', combined_hls/top.cpp:67) [2207]  (5.7 ns)

 <State 1037>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_25', combined_hls/top.cpp:67) [2207]  (5.7 ns)

 <State 1038>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_25', combined_hls/top.cpp:67) [2207]  (5.7 ns)

 <State 1039>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_25', combined_hls/top.cpp:67) [2208]  (7.26 ns)

 <State 1040>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_25', combined_hls/top.cpp:67) [2208]  (7.26 ns)

 <State 1041>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_25', combined_hls/top.cpp:67) [2208]  (7.26 ns)

 <State 1042>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_25', combined_hls/top.cpp:67) [2208]  (7.26 ns)

 <State 1043>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_25', combined_hls/top.cpp:67) [2208]  (7.26 ns)

 <State 1044>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_25', combined_hls/top.cpp:69) [2213]  (5.55 ns)

 <State 1045>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_25', combined_hls/top.cpp:69) [2214]  (7.79 ns)

 <State 1046>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_25', combined_hls/top.cpp:69) [2214]  (7.79 ns)

 <State 1047>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_25', combined_hls/top.cpp:69) [2214]  (7.79 ns)

 <State 1048>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_25', combined_hls/top.cpp:69) [2214]  (7.79 ns)

 <State 1049>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_25', combined_hls/top.cpp:69) [2214]  (7.79 ns)

 <State 1050>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_25', combined_hls/top.cpp:69) [2214]  (7.79 ns)

 <State 1051>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_25', combined_hls/top.cpp:69) [2215]  (6.5 ns)

 <State 1052>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1053>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1054>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1055>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1056>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1057>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1058>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1059>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1060>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_25', combined_hls/top.cpp:69) [2216]  (7.68 ns)

 <State 1061>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_27', combined_hls/top.cpp:70) on local variable 'l_idx' [2212]  (0 ns)
	'add' operation ('l_idx_2_25', combined_hls/top.cpp:70) [2220]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_25', combined_hls/top.cpp:70 on local variable 'l_idx' [2226]  (3.36 ns)

 <State 1062>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_26', combined_hls/top.cpp:57) [2232]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1063>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2240]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_26' on array 'input_buf', combined_hls/top.cpp:33 [2247]  (3.25 ns)

 <State 1064>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_27', combined_hls/top.cpp:64) with incoming values : ('q_1_26', combined_hls/top.cpp:64) [2253]  (1.77 ns)

 <State 1065>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_27', combined_hls/top.cpp:64) with incoming values : ('q_1_26', combined_hls/top.cpp:64) [2253]  (0 ns)
	'add' operation ('tmp_405', combined_hls/top.cpp:66) [2265]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_57', combined_hls/top.cpp:66) [2267]  (0 ns)
	'load' operation ('input_buf_load_28', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2270]  (3.25 ns)

 <State 1066>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_27', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2269]  (3.25 ns)

 <State 1067>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_26', combined_hls/top.cpp:66) [2271]  (7.26 ns)

 <State 1068>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_26', combined_hls/top.cpp:66) [2271]  (7.26 ns)

 <State 1069>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_26', combined_hls/top.cpp:66) [2271]  (7.26 ns)

 <State 1070>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_26', combined_hls/top.cpp:66) [2271]  (7.26 ns)

 <State 1071>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_26', combined_hls/top.cpp:66) [2271]  (7.26 ns)

 <State 1072>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_26', combined_hls/top.cpp:67) [2272]  (5.7 ns)

 <State 1073>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_26', combined_hls/top.cpp:67) [2272]  (5.7 ns)

 <State 1074>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_26', combined_hls/top.cpp:67) [2272]  (5.7 ns)

 <State 1075>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_26', combined_hls/top.cpp:67) [2272]  (5.7 ns)

 <State 1076>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_26', combined_hls/top.cpp:67) [2273]  (7.26 ns)

 <State 1077>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_26', combined_hls/top.cpp:67) [2273]  (7.26 ns)

 <State 1078>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_26', combined_hls/top.cpp:67) [2273]  (7.26 ns)

 <State 1079>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_26', combined_hls/top.cpp:67) [2273]  (7.26 ns)

 <State 1080>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_26', combined_hls/top.cpp:67) [2273]  (7.26 ns)

 <State 1081>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_26', combined_hls/top.cpp:69) [2278]  (5.55 ns)

 <State 1082>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_26', combined_hls/top.cpp:69) [2279]  (7.79 ns)

 <State 1083>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_26', combined_hls/top.cpp:69) [2279]  (7.79 ns)

 <State 1084>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_26', combined_hls/top.cpp:69) [2279]  (7.79 ns)

 <State 1085>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_26', combined_hls/top.cpp:69) [2279]  (7.79 ns)

 <State 1086>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_26', combined_hls/top.cpp:69) [2279]  (7.79 ns)

 <State 1087>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_26', combined_hls/top.cpp:69) [2279]  (7.79 ns)

 <State 1088>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_26', combined_hls/top.cpp:69) [2280]  (6.5 ns)

 <State 1089>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1090>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1091>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1092>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1093>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1094>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1095>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1096>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1097>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_26', combined_hls/top.cpp:69) [2281]  (7.68 ns)

 <State 1098>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_28', combined_hls/top.cpp:70) on local variable 'l_idx' [2277]  (0 ns)
	'add' operation ('l_idx_2_26', combined_hls/top.cpp:70) [2285]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_26', combined_hls/top.cpp:70 on local variable 'l_idx' [2291]  (3.36 ns)

 <State 1099>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_27', combined_hls/top.cpp:57) [2297]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1100>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2305]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_27' on array 'input_buf', combined_hls/top.cpp:33 [2312]  (3.25 ns)

 <State 1101>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_28', combined_hls/top.cpp:64) with incoming values : ('q_1_27', combined_hls/top.cpp:64) [2318]  (1.77 ns)

 <State 1102>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_28', combined_hls/top.cpp:64) with incoming values : ('q_1_27', combined_hls/top.cpp:64) [2318]  (0 ns)
	'add' operation ('tmp_407', combined_hls/top.cpp:66) [2330]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_59', combined_hls/top.cpp:66) [2332]  (0 ns)
	'load' operation ('input_buf_load_29', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2335]  (3.25 ns)

 <State 1103>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_28', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2334]  (3.25 ns)

 <State 1104>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_27', combined_hls/top.cpp:66) [2336]  (7.26 ns)

 <State 1105>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_27', combined_hls/top.cpp:66) [2336]  (7.26 ns)

 <State 1106>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_27', combined_hls/top.cpp:66) [2336]  (7.26 ns)

 <State 1107>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_27', combined_hls/top.cpp:66) [2336]  (7.26 ns)

 <State 1108>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_27', combined_hls/top.cpp:66) [2336]  (7.26 ns)

 <State 1109>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_27', combined_hls/top.cpp:67) [2337]  (5.7 ns)

 <State 1110>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_27', combined_hls/top.cpp:67) [2337]  (5.7 ns)

 <State 1111>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_27', combined_hls/top.cpp:67) [2337]  (5.7 ns)

 <State 1112>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_27', combined_hls/top.cpp:67) [2337]  (5.7 ns)

 <State 1113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_27', combined_hls/top.cpp:67) [2338]  (7.26 ns)

 <State 1114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_27', combined_hls/top.cpp:67) [2338]  (7.26 ns)

 <State 1115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_27', combined_hls/top.cpp:67) [2338]  (7.26 ns)

 <State 1116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_27', combined_hls/top.cpp:67) [2338]  (7.26 ns)

 <State 1117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_27', combined_hls/top.cpp:67) [2338]  (7.26 ns)

 <State 1118>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_27', combined_hls/top.cpp:69) [2343]  (5.55 ns)

 <State 1119>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_27', combined_hls/top.cpp:69) [2344]  (7.79 ns)

 <State 1120>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_27', combined_hls/top.cpp:69) [2344]  (7.79 ns)

 <State 1121>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_27', combined_hls/top.cpp:69) [2344]  (7.79 ns)

 <State 1122>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_27', combined_hls/top.cpp:69) [2344]  (7.79 ns)

 <State 1123>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_27', combined_hls/top.cpp:69) [2344]  (7.79 ns)

 <State 1124>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_27', combined_hls/top.cpp:69) [2344]  (7.79 ns)

 <State 1125>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_27', combined_hls/top.cpp:69) [2345]  (6.5 ns)

 <State 1126>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1127>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1128>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1129>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1130>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1131>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1132>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1133>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1134>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_27', combined_hls/top.cpp:69) [2346]  (7.68 ns)

 <State 1135>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_29', combined_hls/top.cpp:70) on local variable 'l_idx' [2342]  (0 ns)
	'add' operation ('l_idx_2_27', combined_hls/top.cpp:70) [2350]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_27', combined_hls/top.cpp:70 on local variable 'l_idx' [2356]  (3.36 ns)

 <State 1136>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_28', combined_hls/top.cpp:57) [2362]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1137>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2370]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_28' on array 'input_buf', combined_hls/top.cpp:33 [2377]  (3.25 ns)

 <State 1138>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_29', combined_hls/top.cpp:64) with incoming values : ('q_1_28', combined_hls/top.cpp:64) [2383]  (1.77 ns)

 <State 1139>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_29', combined_hls/top.cpp:64) with incoming values : ('q_1_28', combined_hls/top.cpp:64) [2383]  (0 ns)
	'add' operation ('tmp_409', combined_hls/top.cpp:66) [2395]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_61', combined_hls/top.cpp:66) [2397]  (0 ns)
	'load' operation ('input_buf_load_30', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2400]  (3.25 ns)

 <State 1140>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_29', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2399]  (3.25 ns)

 <State 1141>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_28', combined_hls/top.cpp:66) [2401]  (7.26 ns)

 <State 1142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_28', combined_hls/top.cpp:66) [2401]  (7.26 ns)

 <State 1143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_28', combined_hls/top.cpp:66) [2401]  (7.26 ns)

 <State 1144>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_28', combined_hls/top.cpp:66) [2401]  (7.26 ns)

 <State 1145>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_28', combined_hls/top.cpp:66) [2401]  (7.26 ns)

 <State 1146>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_28', combined_hls/top.cpp:67) [2402]  (5.7 ns)

 <State 1147>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_28', combined_hls/top.cpp:67) [2402]  (5.7 ns)

 <State 1148>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_28', combined_hls/top.cpp:67) [2402]  (5.7 ns)

 <State 1149>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_28', combined_hls/top.cpp:67) [2402]  (5.7 ns)

 <State 1150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_28', combined_hls/top.cpp:67) [2403]  (7.26 ns)

 <State 1151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_28', combined_hls/top.cpp:67) [2403]  (7.26 ns)

 <State 1152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_28', combined_hls/top.cpp:67) [2403]  (7.26 ns)

 <State 1153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_28', combined_hls/top.cpp:67) [2403]  (7.26 ns)

 <State 1154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_28', combined_hls/top.cpp:67) [2403]  (7.26 ns)

 <State 1155>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_28', combined_hls/top.cpp:69) [2408]  (5.55 ns)

 <State 1156>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_28', combined_hls/top.cpp:69) [2409]  (7.79 ns)

 <State 1157>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_28', combined_hls/top.cpp:69) [2409]  (7.79 ns)

 <State 1158>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_28', combined_hls/top.cpp:69) [2409]  (7.79 ns)

 <State 1159>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_28', combined_hls/top.cpp:69) [2409]  (7.79 ns)

 <State 1160>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_28', combined_hls/top.cpp:69) [2409]  (7.79 ns)

 <State 1161>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_28', combined_hls/top.cpp:69) [2409]  (7.79 ns)

 <State 1162>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_28', combined_hls/top.cpp:69) [2410]  (6.5 ns)

 <State 1163>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1164>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1165>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1166>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1167>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1168>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1169>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1170>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1171>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_28', combined_hls/top.cpp:69) [2411]  (7.68 ns)

 <State 1172>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_30', combined_hls/top.cpp:70) on local variable 'l_idx' [2407]  (0 ns)
	'add' operation ('l_idx_2_28', combined_hls/top.cpp:70) [2415]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_28', combined_hls/top.cpp:70 on local variable 'l_idx' [2421]  (3.36 ns)

 <State 1173>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_29', combined_hls/top.cpp:57) [2427]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1174>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2435]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_29' on array 'input_buf', combined_hls/top.cpp:33 [2442]  (3.25 ns)

 <State 1175>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_30', combined_hls/top.cpp:64) with incoming values : ('q_1_29', combined_hls/top.cpp:64) [2448]  (1.77 ns)

 <State 1176>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_30', combined_hls/top.cpp:64) with incoming values : ('q_1_29', combined_hls/top.cpp:64) [2448]  (0 ns)
	'add' operation ('tmp_411', combined_hls/top.cpp:66) [2460]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_63', combined_hls/top.cpp:66) [2462]  (0 ns)
	'load' operation ('input_buf_load_31', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2465]  (3.25 ns)

 <State 1177>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_30', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2464]  (3.25 ns)

 <State 1178>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_29', combined_hls/top.cpp:66) [2466]  (7.26 ns)

 <State 1179>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_29', combined_hls/top.cpp:66) [2466]  (7.26 ns)

 <State 1180>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_29', combined_hls/top.cpp:66) [2466]  (7.26 ns)

 <State 1181>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_29', combined_hls/top.cpp:66) [2466]  (7.26 ns)

 <State 1182>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_29', combined_hls/top.cpp:66) [2466]  (7.26 ns)

 <State 1183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_29', combined_hls/top.cpp:67) [2467]  (5.7 ns)

 <State 1184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_29', combined_hls/top.cpp:67) [2467]  (5.7 ns)

 <State 1185>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_29', combined_hls/top.cpp:67) [2467]  (5.7 ns)

 <State 1186>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_29', combined_hls/top.cpp:67) [2467]  (5.7 ns)

 <State 1187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_29', combined_hls/top.cpp:67) [2468]  (7.26 ns)

 <State 1188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_29', combined_hls/top.cpp:67) [2468]  (7.26 ns)

 <State 1189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_29', combined_hls/top.cpp:67) [2468]  (7.26 ns)

 <State 1190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_29', combined_hls/top.cpp:67) [2468]  (7.26 ns)

 <State 1191>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_29', combined_hls/top.cpp:67) [2468]  (7.26 ns)

 <State 1192>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_29', combined_hls/top.cpp:69) [2473]  (5.55 ns)

 <State 1193>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_29', combined_hls/top.cpp:69) [2474]  (7.79 ns)

 <State 1194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_29', combined_hls/top.cpp:69) [2474]  (7.79 ns)

 <State 1195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_29', combined_hls/top.cpp:69) [2474]  (7.79 ns)

 <State 1196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_29', combined_hls/top.cpp:69) [2474]  (7.79 ns)

 <State 1197>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_29', combined_hls/top.cpp:69) [2474]  (7.79 ns)

 <State 1198>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_29', combined_hls/top.cpp:69) [2474]  (7.79 ns)

 <State 1199>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_29', combined_hls/top.cpp:69) [2475]  (6.5 ns)

 <State 1200>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1201>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1202>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1203>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1204>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1205>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1206>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1207>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1208>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_29', combined_hls/top.cpp:69) [2476]  (7.68 ns)

 <State 1209>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_31', combined_hls/top.cpp:70) on local variable 'l_idx' [2472]  (0 ns)
	'add' operation ('l_idx_2_29', combined_hls/top.cpp:70) [2480]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_29', combined_hls/top.cpp:70 on local variable 'l_idx' [2486]  (3.36 ns)

 <State 1210>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_30', combined_hls/top.cpp:57) [2492]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1211>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2500]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_30' on array 'input_buf', combined_hls/top.cpp:33 [2507]  (3.25 ns)

 <State 1212>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_31', combined_hls/top.cpp:64) with incoming values : ('q_1_30', combined_hls/top.cpp:64) [2513]  (1.77 ns)

 <State 1213>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_31', combined_hls/top.cpp:64) with incoming values : ('q_1_30', combined_hls/top.cpp:64) [2513]  (0 ns)
	'add' operation ('tmp_413', combined_hls/top.cpp:66) [2525]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_65', combined_hls/top.cpp:66) [2527]  (0 ns)
	'load' operation ('input_buf_load_32', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2530]  (3.25 ns)

 <State 1214>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_31', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2529]  (3.25 ns)

 <State 1215>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_30', combined_hls/top.cpp:66) [2531]  (7.26 ns)

 <State 1216>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_30', combined_hls/top.cpp:66) [2531]  (7.26 ns)

 <State 1217>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_30', combined_hls/top.cpp:66) [2531]  (7.26 ns)

 <State 1218>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_30', combined_hls/top.cpp:66) [2531]  (7.26 ns)

 <State 1219>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_30', combined_hls/top.cpp:66) [2531]  (7.26 ns)

 <State 1220>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_30', combined_hls/top.cpp:67) [2532]  (5.7 ns)

 <State 1221>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_30', combined_hls/top.cpp:67) [2532]  (5.7 ns)

 <State 1222>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_30', combined_hls/top.cpp:67) [2532]  (5.7 ns)

 <State 1223>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_30', combined_hls/top.cpp:67) [2532]  (5.7 ns)

 <State 1224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_30', combined_hls/top.cpp:67) [2533]  (7.26 ns)

 <State 1225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_30', combined_hls/top.cpp:67) [2533]  (7.26 ns)

 <State 1226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_30', combined_hls/top.cpp:67) [2533]  (7.26 ns)

 <State 1227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_30', combined_hls/top.cpp:67) [2533]  (7.26 ns)

 <State 1228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_30', combined_hls/top.cpp:67) [2533]  (7.26 ns)

 <State 1229>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_30', combined_hls/top.cpp:69) [2538]  (5.55 ns)

 <State 1230>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_30', combined_hls/top.cpp:69) [2539]  (7.79 ns)

 <State 1231>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_30', combined_hls/top.cpp:69) [2539]  (7.79 ns)

 <State 1232>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_30', combined_hls/top.cpp:69) [2539]  (7.79 ns)

 <State 1233>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_30', combined_hls/top.cpp:69) [2539]  (7.79 ns)

 <State 1234>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_30', combined_hls/top.cpp:69) [2539]  (7.79 ns)

 <State 1235>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_30', combined_hls/top.cpp:69) [2539]  (7.79 ns)

 <State 1236>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_30', combined_hls/top.cpp:69) [2540]  (6.5 ns)

 <State 1237>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1238>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1239>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1240>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1241>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1242>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1243>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1244>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1245>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_30', combined_hls/top.cpp:69) [2541]  (7.68 ns)

 <State 1246>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_32', combined_hls/top.cpp:70) on local variable 'l_idx' [2537]  (0 ns)
	'add' operation ('l_idx_2_30', combined_hls/top.cpp:70) [2545]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_30', combined_hls/top.cpp:70 on local variable 'l_idx' [2551]  (3.36 ns)

 <State 1247>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_31', combined_hls/top.cpp:57) [2557]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1248>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2565]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_31' on array 'input_buf', combined_hls/top.cpp:33 [2573]  (3.25 ns)

 <State 1249>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_32', combined_hls/top.cpp:64) with incoming values : ('q_1_31', combined_hls/top.cpp:64) [2579]  (1.77 ns)

 <State 1250>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_32', combined_hls/top.cpp:64) with incoming values : ('q_1_31', combined_hls/top.cpp:64) [2579]  (0 ns)
	'add' operation ('tmp_415', combined_hls/top.cpp:66) [2591]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_67', combined_hls/top.cpp:66) [2594]  (0 ns)
	'load' operation ('input_buf_load_33', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2597]  (3.25 ns)

 <State 1251>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_32', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2596]  (3.25 ns)

 <State 1252>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_31', combined_hls/top.cpp:66) [2598]  (7.26 ns)

 <State 1253>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_31', combined_hls/top.cpp:66) [2598]  (7.26 ns)

 <State 1254>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_31', combined_hls/top.cpp:66) [2598]  (7.26 ns)

 <State 1255>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_31', combined_hls/top.cpp:66) [2598]  (7.26 ns)

 <State 1256>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_31', combined_hls/top.cpp:66) [2598]  (7.26 ns)

 <State 1257>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_31', combined_hls/top.cpp:67) [2599]  (5.7 ns)

 <State 1258>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_31', combined_hls/top.cpp:67) [2599]  (5.7 ns)

 <State 1259>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_31', combined_hls/top.cpp:67) [2599]  (5.7 ns)

 <State 1260>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_31', combined_hls/top.cpp:67) [2599]  (5.7 ns)

 <State 1261>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_31', combined_hls/top.cpp:67) [2600]  (7.26 ns)

 <State 1262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_31', combined_hls/top.cpp:67) [2600]  (7.26 ns)

 <State 1263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_31', combined_hls/top.cpp:67) [2600]  (7.26 ns)

 <State 1264>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_31', combined_hls/top.cpp:67) [2600]  (7.26 ns)

 <State 1265>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_31', combined_hls/top.cpp:67) [2600]  (7.26 ns)

 <State 1266>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_31', combined_hls/top.cpp:69) [2605]  (5.55 ns)

 <State 1267>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_31', combined_hls/top.cpp:69) [2606]  (7.79 ns)

 <State 1268>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_31', combined_hls/top.cpp:69) [2606]  (7.79 ns)

 <State 1269>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_31', combined_hls/top.cpp:69) [2606]  (7.79 ns)

 <State 1270>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_31', combined_hls/top.cpp:69) [2606]  (7.79 ns)

 <State 1271>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_31', combined_hls/top.cpp:69) [2606]  (7.79 ns)

 <State 1272>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_31', combined_hls/top.cpp:69) [2606]  (7.79 ns)

 <State 1273>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_31', combined_hls/top.cpp:69) [2607]  (6.5 ns)

 <State 1274>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1275>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1276>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1277>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1278>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1279>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1280>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1281>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1282>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_31', combined_hls/top.cpp:69) [2608]  (7.68 ns)

 <State 1283>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_33', combined_hls/top.cpp:70) on local variable 'l_idx' [2604]  (0 ns)
	'add' operation ('l_idx_2_31', combined_hls/top.cpp:70) [2612]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_31', combined_hls/top.cpp:70 on local variable 'l_idx' [2618]  (3.36 ns)

 <State 1284>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_32', combined_hls/top.cpp:57) [2624]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1285>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2632]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_32' on array 'input_buf', combined_hls/top.cpp:33 [2640]  (3.25 ns)

 <State 1286>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_33', combined_hls/top.cpp:64) with incoming values : ('q_1_32', combined_hls/top.cpp:64) [2646]  (1.77 ns)

 <State 1287>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_33', combined_hls/top.cpp:64) with incoming values : ('q_1_32', combined_hls/top.cpp:64) [2646]  (0 ns)
	'add' operation ('tmp_417', combined_hls/top.cpp:66) [2658]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_69', combined_hls/top.cpp:66) [2661]  (0 ns)
	'load' operation ('input_buf_load_34', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2664]  (3.25 ns)

 <State 1288>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_33', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2663]  (3.25 ns)

 <State 1289>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_32', combined_hls/top.cpp:66) [2665]  (7.26 ns)

 <State 1290>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_32', combined_hls/top.cpp:66) [2665]  (7.26 ns)

 <State 1291>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_32', combined_hls/top.cpp:66) [2665]  (7.26 ns)

 <State 1292>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_32', combined_hls/top.cpp:66) [2665]  (7.26 ns)

 <State 1293>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_32', combined_hls/top.cpp:66) [2665]  (7.26 ns)

 <State 1294>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_32', combined_hls/top.cpp:67) [2666]  (5.7 ns)

 <State 1295>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_32', combined_hls/top.cpp:67) [2666]  (5.7 ns)

 <State 1296>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_32', combined_hls/top.cpp:67) [2666]  (5.7 ns)

 <State 1297>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_32', combined_hls/top.cpp:67) [2666]  (5.7 ns)

 <State 1298>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_32', combined_hls/top.cpp:67) [2667]  (7.26 ns)

 <State 1299>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_32', combined_hls/top.cpp:67) [2667]  (7.26 ns)

 <State 1300>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_32', combined_hls/top.cpp:67) [2667]  (7.26 ns)

 <State 1301>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_32', combined_hls/top.cpp:67) [2667]  (7.26 ns)

 <State 1302>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_32', combined_hls/top.cpp:67) [2667]  (7.26 ns)

 <State 1303>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_32', combined_hls/top.cpp:69) [2672]  (5.55 ns)

 <State 1304>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_32', combined_hls/top.cpp:69) [2673]  (7.79 ns)

 <State 1305>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_32', combined_hls/top.cpp:69) [2673]  (7.79 ns)

 <State 1306>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_32', combined_hls/top.cpp:69) [2673]  (7.79 ns)

 <State 1307>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_32', combined_hls/top.cpp:69) [2673]  (7.79 ns)

 <State 1308>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_32', combined_hls/top.cpp:69) [2673]  (7.79 ns)

 <State 1309>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_32', combined_hls/top.cpp:69) [2673]  (7.79 ns)

 <State 1310>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_32', combined_hls/top.cpp:69) [2674]  (6.5 ns)

 <State 1311>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1312>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1313>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1314>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1315>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1316>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1317>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1318>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1319>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_32', combined_hls/top.cpp:69) [2675]  (7.68 ns)

 <State 1320>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_34', combined_hls/top.cpp:70) on local variable 'l_idx' [2671]  (0 ns)
	'add' operation ('l_idx_2_32', combined_hls/top.cpp:70) [2679]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_32', combined_hls/top.cpp:70 on local variable 'l_idx' [2685]  (3.36 ns)

 <State 1321>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_33', combined_hls/top.cpp:57) [2691]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1322>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2699]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_33' on array 'input_buf', combined_hls/top.cpp:33 [2707]  (3.25 ns)

 <State 1323>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_34', combined_hls/top.cpp:64) with incoming values : ('q_1_33', combined_hls/top.cpp:64) [2713]  (1.77 ns)

 <State 1324>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_34', combined_hls/top.cpp:64) with incoming values : ('q_1_33', combined_hls/top.cpp:64) [2713]  (0 ns)
	'add' operation ('tmp_419', combined_hls/top.cpp:66) [2725]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_71', combined_hls/top.cpp:66) [2728]  (0 ns)
	'load' operation ('input_buf_load_35', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2731]  (3.25 ns)

 <State 1325>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_34', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2730]  (3.25 ns)

 <State 1326>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_33', combined_hls/top.cpp:66) [2732]  (7.26 ns)

 <State 1327>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_33', combined_hls/top.cpp:66) [2732]  (7.26 ns)

 <State 1328>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_33', combined_hls/top.cpp:66) [2732]  (7.26 ns)

 <State 1329>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_33', combined_hls/top.cpp:66) [2732]  (7.26 ns)

 <State 1330>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_33', combined_hls/top.cpp:66) [2732]  (7.26 ns)

 <State 1331>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_33', combined_hls/top.cpp:67) [2733]  (5.7 ns)

 <State 1332>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_33', combined_hls/top.cpp:67) [2733]  (5.7 ns)

 <State 1333>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_33', combined_hls/top.cpp:67) [2733]  (5.7 ns)

 <State 1334>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_33', combined_hls/top.cpp:67) [2733]  (5.7 ns)

 <State 1335>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_33', combined_hls/top.cpp:67) [2734]  (7.26 ns)

 <State 1336>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_33', combined_hls/top.cpp:67) [2734]  (7.26 ns)

 <State 1337>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_33', combined_hls/top.cpp:67) [2734]  (7.26 ns)

 <State 1338>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_33', combined_hls/top.cpp:67) [2734]  (7.26 ns)

 <State 1339>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_33', combined_hls/top.cpp:67) [2734]  (7.26 ns)

 <State 1340>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_33', combined_hls/top.cpp:69) [2739]  (5.55 ns)

 <State 1341>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_33', combined_hls/top.cpp:69) [2740]  (7.79 ns)

 <State 1342>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_33', combined_hls/top.cpp:69) [2740]  (7.79 ns)

 <State 1343>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_33', combined_hls/top.cpp:69) [2740]  (7.79 ns)

 <State 1344>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_33', combined_hls/top.cpp:69) [2740]  (7.79 ns)

 <State 1345>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_33', combined_hls/top.cpp:69) [2740]  (7.79 ns)

 <State 1346>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_33', combined_hls/top.cpp:69) [2740]  (7.79 ns)

 <State 1347>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_33', combined_hls/top.cpp:69) [2741]  (6.5 ns)

 <State 1348>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1349>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1350>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1351>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1352>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1353>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1354>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1355>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1356>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_33', combined_hls/top.cpp:69) [2742]  (7.68 ns)

 <State 1357>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_35', combined_hls/top.cpp:70) on local variable 'l_idx' [2738]  (0 ns)
	'add' operation ('l_idx_2_33', combined_hls/top.cpp:70) [2746]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_33', combined_hls/top.cpp:70 on local variable 'l_idx' [2752]  (3.36 ns)

 <State 1358>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_34', combined_hls/top.cpp:57) [2758]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1359>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2766]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_34' on array 'input_buf', combined_hls/top.cpp:33 [2774]  (3.25 ns)

 <State 1360>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_35', combined_hls/top.cpp:64) with incoming values : ('q_1_34', combined_hls/top.cpp:64) [2780]  (1.77 ns)

 <State 1361>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_35', combined_hls/top.cpp:64) with incoming values : ('q_1_34', combined_hls/top.cpp:64) [2780]  (0 ns)
	'add' operation ('tmp_421', combined_hls/top.cpp:66) [2792]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_73', combined_hls/top.cpp:66) [2795]  (0 ns)
	'load' operation ('input_buf_load_36', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2798]  (3.25 ns)

 <State 1362>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_35', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2797]  (3.25 ns)

 <State 1363>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_34', combined_hls/top.cpp:66) [2799]  (7.26 ns)

 <State 1364>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_34', combined_hls/top.cpp:66) [2799]  (7.26 ns)

 <State 1365>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_34', combined_hls/top.cpp:66) [2799]  (7.26 ns)

 <State 1366>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_34', combined_hls/top.cpp:66) [2799]  (7.26 ns)

 <State 1367>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_34', combined_hls/top.cpp:66) [2799]  (7.26 ns)

 <State 1368>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_34', combined_hls/top.cpp:67) [2800]  (5.7 ns)

 <State 1369>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_34', combined_hls/top.cpp:67) [2800]  (5.7 ns)

 <State 1370>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_34', combined_hls/top.cpp:67) [2800]  (5.7 ns)

 <State 1371>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_34', combined_hls/top.cpp:67) [2800]  (5.7 ns)

 <State 1372>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_34', combined_hls/top.cpp:67) [2801]  (7.26 ns)

 <State 1373>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_34', combined_hls/top.cpp:67) [2801]  (7.26 ns)

 <State 1374>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_34', combined_hls/top.cpp:67) [2801]  (7.26 ns)

 <State 1375>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_34', combined_hls/top.cpp:67) [2801]  (7.26 ns)

 <State 1376>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_34', combined_hls/top.cpp:67) [2801]  (7.26 ns)

 <State 1377>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_34', combined_hls/top.cpp:69) [2806]  (5.55 ns)

 <State 1378>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_34', combined_hls/top.cpp:69) [2807]  (7.79 ns)

 <State 1379>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_34', combined_hls/top.cpp:69) [2807]  (7.79 ns)

 <State 1380>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_34', combined_hls/top.cpp:69) [2807]  (7.79 ns)

 <State 1381>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_34', combined_hls/top.cpp:69) [2807]  (7.79 ns)

 <State 1382>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_34', combined_hls/top.cpp:69) [2807]  (7.79 ns)

 <State 1383>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_34', combined_hls/top.cpp:69) [2807]  (7.79 ns)

 <State 1384>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_34', combined_hls/top.cpp:69) [2808]  (6.5 ns)

 <State 1385>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1386>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1387>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1388>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1389>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1390>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1391>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1392>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1393>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_34', combined_hls/top.cpp:69) [2809]  (7.68 ns)

 <State 1394>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_36', combined_hls/top.cpp:70) on local variable 'l_idx' [2805]  (0 ns)
	'add' operation ('l_idx_2_34', combined_hls/top.cpp:70) [2813]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_34', combined_hls/top.cpp:70 on local variable 'l_idx' [2819]  (3.36 ns)

 <State 1395>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_35', combined_hls/top.cpp:57) [2825]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1396>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2833]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_35' on array 'input_buf', combined_hls/top.cpp:33 [2841]  (3.25 ns)

 <State 1397>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_36', combined_hls/top.cpp:64) with incoming values : ('q_1_35', combined_hls/top.cpp:64) [2847]  (1.77 ns)

 <State 1398>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_36', combined_hls/top.cpp:64) with incoming values : ('q_1_35', combined_hls/top.cpp:64) [2847]  (0 ns)
	'add' operation ('tmp_423', combined_hls/top.cpp:66) [2859]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_75', combined_hls/top.cpp:66) [2862]  (0 ns)
	'load' operation ('input_buf_load_37', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2865]  (3.25 ns)

 <State 1399>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_36', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2864]  (3.25 ns)

 <State 1400>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_35', combined_hls/top.cpp:66) [2866]  (7.26 ns)

 <State 1401>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_35', combined_hls/top.cpp:66) [2866]  (7.26 ns)

 <State 1402>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_35', combined_hls/top.cpp:66) [2866]  (7.26 ns)

 <State 1403>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_35', combined_hls/top.cpp:66) [2866]  (7.26 ns)

 <State 1404>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_35', combined_hls/top.cpp:66) [2866]  (7.26 ns)

 <State 1405>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_35', combined_hls/top.cpp:67) [2867]  (5.7 ns)

 <State 1406>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_35', combined_hls/top.cpp:67) [2867]  (5.7 ns)

 <State 1407>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_35', combined_hls/top.cpp:67) [2867]  (5.7 ns)

 <State 1408>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_35', combined_hls/top.cpp:67) [2867]  (5.7 ns)

 <State 1409>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_35', combined_hls/top.cpp:67) [2868]  (7.26 ns)

 <State 1410>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_35', combined_hls/top.cpp:67) [2868]  (7.26 ns)

 <State 1411>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_35', combined_hls/top.cpp:67) [2868]  (7.26 ns)

 <State 1412>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_35', combined_hls/top.cpp:67) [2868]  (7.26 ns)

 <State 1413>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_35', combined_hls/top.cpp:67) [2868]  (7.26 ns)

 <State 1414>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_35', combined_hls/top.cpp:69) [2873]  (5.55 ns)

 <State 1415>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_35', combined_hls/top.cpp:69) [2874]  (7.79 ns)

 <State 1416>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_35', combined_hls/top.cpp:69) [2874]  (7.79 ns)

 <State 1417>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_35', combined_hls/top.cpp:69) [2874]  (7.79 ns)

 <State 1418>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_35', combined_hls/top.cpp:69) [2874]  (7.79 ns)

 <State 1419>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_35', combined_hls/top.cpp:69) [2874]  (7.79 ns)

 <State 1420>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_35', combined_hls/top.cpp:69) [2874]  (7.79 ns)

 <State 1421>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_35', combined_hls/top.cpp:69) [2875]  (6.5 ns)

 <State 1422>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1423>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1424>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1425>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1426>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1427>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1428>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1429>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1430>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_35', combined_hls/top.cpp:69) [2876]  (7.68 ns)

 <State 1431>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_37', combined_hls/top.cpp:70) on local variable 'l_idx' [2872]  (0 ns)
	'add' operation ('l_idx_2_35', combined_hls/top.cpp:70) [2880]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_35', combined_hls/top.cpp:70 on local variable 'l_idx' [2886]  (3.36 ns)

 <State 1432>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_36', combined_hls/top.cpp:57) [2892]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1433>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2900]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_36' on array 'input_buf', combined_hls/top.cpp:33 [2908]  (3.25 ns)

 <State 1434>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_37', combined_hls/top.cpp:64) with incoming values : ('q_1_36', combined_hls/top.cpp:64) [2914]  (1.77 ns)

 <State 1435>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_37', combined_hls/top.cpp:64) with incoming values : ('q_1_36', combined_hls/top.cpp:64) [2914]  (0 ns)
	'add' operation ('tmp_425', combined_hls/top.cpp:66) [2926]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_77', combined_hls/top.cpp:66) [2929]  (0 ns)
	'load' operation ('input_buf_load_38', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2932]  (3.25 ns)

 <State 1436>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_37', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2931]  (3.25 ns)

 <State 1437>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_36', combined_hls/top.cpp:66) [2933]  (7.26 ns)

 <State 1438>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_36', combined_hls/top.cpp:66) [2933]  (7.26 ns)

 <State 1439>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_36', combined_hls/top.cpp:66) [2933]  (7.26 ns)

 <State 1440>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_36', combined_hls/top.cpp:66) [2933]  (7.26 ns)

 <State 1441>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_36', combined_hls/top.cpp:66) [2933]  (7.26 ns)

 <State 1442>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_36', combined_hls/top.cpp:67) [2934]  (5.7 ns)

 <State 1443>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_36', combined_hls/top.cpp:67) [2934]  (5.7 ns)

 <State 1444>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_36', combined_hls/top.cpp:67) [2934]  (5.7 ns)

 <State 1445>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_36', combined_hls/top.cpp:67) [2934]  (5.7 ns)

 <State 1446>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_36', combined_hls/top.cpp:67) [2935]  (7.26 ns)

 <State 1447>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_36', combined_hls/top.cpp:67) [2935]  (7.26 ns)

 <State 1448>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_36', combined_hls/top.cpp:67) [2935]  (7.26 ns)

 <State 1449>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_36', combined_hls/top.cpp:67) [2935]  (7.26 ns)

 <State 1450>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_36', combined_hls/top.cpp:67) [2935]  (7.26 ns)

 <State 1451>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_36', combined_hls/top.cpp:69) [2940]  (5.55 ns)

 <State 1452>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_36', combined_hls/top.cpp:69) [2941]  (7.79 ns)

 <State 1453>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_36', combined_hls/top.cpp:69) [2941]  (7.79 ns)

 <State 1454>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_36', combined_hls/top.cpp:69) [2941]  (7.79 ns)

 <State 1455>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_36', combined_hls/top.cpp:69) [2941]  (7.79 ns)

 <State 1456>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_36', combined_hls/top.cpp:69) [2941]  (7.79 ns)

 <State 1457>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_36', combined_hls/top.cpp:69) [2941]  (7.79 ns)

 <State 1458>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_36', combined_hls/top.cpp:69) [2942]  (6.5 ns)

 <State 1459>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1460>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1461>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1462>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1463>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1464>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1465>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1466>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1467>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_36', combined_hls/top.cpp:69) [2943]  (7.68 ns)

 <State 1468>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_38', combined_hls/top.cpp:70) on local variable 'l_idx' [2939]  (0 ns)
	'add' operation ('l_idx_2_36', combined_hls/top.cpp:70) [2947]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_36', combined_hls/top.cpp:70 on local variable 'l_idx' [2953]  (3.36 ns)

 <State 1469>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_37', combined_hls/top.cpp:57) [2959]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1470>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [2967]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_37' on array 'input_buf', combined_hls/top.cpp:33 [2975]  (3.25 ns)

 <State 1471>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_38', combined_hls/top.cpp:64) with incoming values : ('q_1_37', combined_hls/top.cpp:64) [2981]  (1.77 ns)

 <State 1472>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_38', combined_hls/top.cpp:64) with incoming values : ('q_1_37', combined_hls/top.cpp:64) [2981]  (0 ns)
	'add' operation ('tmp_427', combined_hls/top.cpp:66) [2993]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_79', combined_hls/top.cpp:66) [2996]  (0 ns)
	'load' operation ('input_buf_load_39', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [2999]  (3.25 ns)

 <State 1473>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_38', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [2998]  (3.25 ns)

 <State 1474>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_37', combined_hls/top.cpp:66) [3000]  (7.26 ns)

 <State 1475>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_37', combined_hls/top.cpp:66) [3000]  (7.26 ns)

 <State 1476>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_37', combined_hls/top.cpp:66) [3000]  (7.26 ns)

 <State 1477>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_37', combined_hls/top.cpp:66) [3000]  (7.26 ns)

 <State 1478>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_37', combined_hls/top.cpp:66) [3000]  (7.26 ns)

 <State 1479>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_37', combined_hls/top.cpp:67) [3001]  (5.7 ns)

 <State 1480>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_37', combined_hls/top.cpp:67) [3001]  (5.7 ns)

 <State 1481>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_37', combined_hls/top.cpp:67) [3001]  (5.7 ns)

 <State 1482>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_37', combined_hls/top.cpp:67) [3001]  (5.7 ns)

 <State 1483>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_37', combined_hls/top.cpp:67) [3002]  (7.26 ns)

 <State 1484>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_37', combined_hls/top.cpp:67) [3002]  (7.26 ns)

 <State 1485>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_37', combined_hls/top.cpp:67) [3002]  (7.26 ns)

 <State 1486>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_37', combined_hls/top.cpp:67) [3002]  (7.26 ns)

 <State 1487>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_37', combined_hls/top.cpp:67) [3002]  (7.26 ns)

 <State 1488>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_37', combined_hls/top.cpp:69) [3007]  (5.55 ns)

 <State 1489>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_37', combined_hls/top.cpp:69) [3008]  (7.79 ns)

 <State 1490>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_37', combined_hls/top.cpp:69) [3008]  (7.79 ns)

 <State 1491>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_37', combined_hls/top.cpp:69) [3008]  (7.79 ns)

 <State 1492>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_37', combined_hls/top.cpp:69) [3008]  (7.79 ns)

 <State 1493>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_37', combined_hls/top.cpp:69) [3008]  (7.79 ns)

 <State 1494>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_37', combined_hls/top.cpp:69) [3008]  (7.79 ns)

 <State 1495>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_37', combined_hls/top.cpp:69) [3009]  (6.5 ns)

 <State 1496>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1497>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1498>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1499>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1500>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1501>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1502>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1503>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1504>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_37', combined_hls/top.cpp:69) [3010]  (7.68 ns)

 <State 1505>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_39', combined_hls/top.cpp:70) on local variable 'l_idx' [3006]  (0 ns)
	'add' operation ('l_idx_2_37', combined_hls/top.cpp:70) [3014]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_37', combined_hls/top.cpp:70 on local variable 'l_idx' [3020]  (3.36 ns)

 <State 1506>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_38', combined_hls/top.cpp:57) [3026]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1507>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3034]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_38' on array 'input_buf', combined_hls/top.cpp:33 [3042]  (3.25 ns)

 <State 1508>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_39', combined_hls/top.cpp:64) with incoming values : ('q_1_38', combined_hls/top.cpp:64) [3048]  (1.77 ns)

 <State 1509>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_39', combined_hls/top.cpp:64) with incoming values : ('q_1_38', combined_hls/top.cpp:64) [3048]  (0 ns)
	'add' operation ('tmp_429', combined_hls/top.cpp:66) [3060]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_81', combined_hls/top.cpp:66) [3063]  (0 ns)
	'load' operation ('input_buf_load_40', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3066]  (3.25 ns)

 <State 1510>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_39', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3065]  (3.25 ns)

 <State 1511>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_38', combined_hls/top.cpp:66) [3067]  (7.26 ns)

 <State 1512>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_38', combined_hls/top.cpp:66) [3067]  (7.26 ns)

 <State 1513>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_38', combined_hls/top.cpp:66) [3067]  (7.26 ns)

 <State 1514>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_38', combined_hls/top.cpp:66) [3067]  (7.26 ns)

 <State 1515>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_38', combined_hls/top.cpp:66) [3067]  (7.26 ns)

 <State 1516>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_38', combined_hls/top.cpp:67) [3068]  (5.7 ns)

 <State 1517>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_38', combined_hls/top.cpp:67) [3068]  (5.7 ns)

 <State 1518>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_38', combined_hls/top.cpp:67) [3068]  (5.7 ns)

 <State 1519>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_38', combined_hls/top.cpp:67) [3068]  (5.7 ns)

 <State 1520>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_38', combined_hls/top.cpp:67) [3069]  (7.26 ns)

 <State 1521>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_38', combined_hls/top.cpp:67) [3069]  (7.26 ns)

 <State 1522>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_38', combined_hls/top.cpp:67) [3069]  (7.26 ns)

 <State 1523>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_38', combined_hls/top.cpp:67) [3069]  (7.26 ns)

 <State 1524>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_38', combined_hls/top.cpp:67) [3069]  (7.26 ns)

 <State 1525>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_38', combined_hls/top.cpp:69) [3074]  (5.55 ns)

 <State 1526>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_38', combined_hls/top.cpp:69) [3075]  (7.79 ns)

 <State 1527>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_38', combined_hls/top.cpp:69) [3075]  (7.79 ns)

 <State 1528>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_38', combined_hls/top.cpp:69) [3075]  (7.79 ns)

 <State 1529>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_38', combined_hls/top.cpp:69) [3075]  (7.79 ns)

 <State 1530>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_38', combined_hls/top.cpp:69) [3075]  (7.79 ns)

 <State 1531>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_38', combined_hls/top.cpp:69) [3075]  (7.79 ns)

 <State 1532>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_38', combined_hls/top.cpp:69) [3076]  (6.5 ns)

 <State 1533>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1534>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1535>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1536>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1537>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1538>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1539>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1540>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1541>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_38', combined_hls/top.cpp:69) [3077]  (7.68 ns)

 <State 1542>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_40', combined_hls/top.cpp:70) on local variable 'l_idx' [3073]  (0 ns)
	'add' operation ('l_idx_2_38', combined_hls/top.cpp:70) [3081]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_38', combined_hls/top.cpp:70 on local variable 'l_idx' [3087]  (3.36 ns)

 <State 1543>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_39', combined_hls/top.cpp:57) [3093]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1544>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3101]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_39' on array 'input_buf', combined_hls/top.cpp:33 [3109]  (3.25 ns)

 <State 1545>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_40', combined_hls/top.cpp:64) with incoming values : ('q_1_39', combined_hls/top.cpp:64) [3115]  (1.77 ns)

 <State 1546>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_40', combined_hls/top.cpp:64) with incoming values : ('q_1_39', combined_hls/top.cpp:64) [3115]  (0 ns)
	'add' operation ('tmp_431', combined_hls/top.cpp:66) [3127]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_83', combined_hls/top.cpp:66) [3130]  (0 ns)
	'load' operation ('input_buf_load_41', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3133]  (3.25 ns)

 <State 1547>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_40', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3132]  (3.25 ns)

 <State 1548>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_39', combined_hls/top.cpp:66) [3134]  (7.26 ns)

 <State 1549>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_39', combined_hls/top.cpp:66) [3134]  (7.26 ns)

 <State 1550>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_39', combined_hls/top.cpp:66) [3134]  (7.26 ns)

 <State 1551>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_39', combined_hls/top.cpp:66) [3134]  (7.26 ns)

 <State 1552>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_39', combined_hls/top.cpp:66) [3134]  (7.26 ns)

 <State 1553>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_39', combined_hls/top.cpp:67) [3135]  (5.7 ns)

 <State 1554>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_39', combined_hls/top.cpp:67) [3135]  (5.7 ns)

 <State 1555>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_39', combined_hls/top.cpp:67) [3135]  (5.7 ns)

 <State 1556>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_39', combined_hls/top.cpp:67) [3135]  (5.7 ns)

 <State 1557>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_39', combined_hls/top.cpp:67) [3136]  (7.26 ns)

 <State 1558>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_39', combined_hls/top.cpp:67) [3136]  (7.26 ns)

 <State 1559>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_39', combined_hls/top.cpp:67) [3136]  (7.26 ns)

 <State 1560>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_39', combined_hls/top.cpp:67) [3136]  (7.26 ns)

 <State 1561>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_39', combined_hls/top.cpp:67) [3136]  (7.26 ns)

 <State 1562>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_39', combined_hls/top.cpp:69) [3141]  (5.55 ns)

 <State 1563>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_39', combined_hls/top.cpp:69) [3142]  (7.79 ns)

 <State 1564>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_39', combined_hls/top.cpp:69) [3142]  (7.79 ns)

 <State 1565>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_39', combined_hls/top.cpp:69) [3142]  (7.79 ns)

 <State 1566>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_39', combined_hls/top.cpp:69) [3142]  (7.79 ns)

 <State 1567>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_39', combined_hls/top.cpp:69) [3142]  (7.79 ns)

 <State 1568>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_39', combined_hls/top.cpp:69) [3142]  (7.79 ns)

 <State 1569>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_39', combined_hls/top.cpp:69) [3143]  (6.5 ns)

 <State 1570>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1571>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1572>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1573>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1574>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1575>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1576>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1577>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1578>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_39', combined_hls/top.cpp:69) [3144]  (7.68 ns)

 <State 1579>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_41', combined_hls/top.cpp:70) on local variable 'l_idx' [3140]  (0 ns)
	'add' operation ('l_idx_2_39', combined_hls/top.cpp:70) [3148]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_39', combined_hls/top.cpp:70 on local variable 'l_idx' [3154]  (3.36 ns)

 <State 1580>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_40', combined_hls/top.cpp:57) [3160]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1581>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3168]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_40' on array 'input_buf', combined_hls/top.cpp:33 [3175]  (3.25 ns)

 <State 1582>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_41', combined_hls/top.cpp:64) with incoming values : ('q_1_40', combined_hls/top.cpp:64) [3181]  (1.77 ns)

 <State 1583>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_41', combined_hls/top.cpp:64) with incoming values : ('q_1_40', combined_hls/top.cpp:64) [3181]  (0 ns)
	'add' operation ('tmp_433', combined_hls/top.cpp:66) [3193]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_85', combined_hls/top.cpp:66) [3195]  (0 ns)
	'load' operation ('input_buf_load_42', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3198]  (3.25 ns)

 <State 1584>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_41', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3197]  (3.25 ns)

 <State 1585>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_40', combined_hls/top.cpp:66) [3199]  (7.26 ns)

 <State 1586>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_40', combined_hls/top.cpp:66) [3199]  (7.26 ns)

 <State 1587>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_40', combined_hls/top.cpp:66) [3199]  (7.26 ns)

 <State 1588>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_40', combined_hls/top.cpp:66) [3199]  (7.26 ns)

 <State 1589>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_40', combined_hls/top.cpp:66) [3199]  (7.26 ns)

 <State 1590>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_40', combined_hls/top.cpp:67) [3200]  (5.7 ns)

 <State 1591>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_40', combined_hls/top.cpp:67) [3200]  (5.7 ns)

 <State 1592>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_40', combined_hls/top.cpp:67) [3200]  (5.7 ns)

 <State 1593>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_40', combined_hls/top.cpp:67) [3200]  (5.7 ns)

 <State 1594>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_40', combined_hls/top.cpp:67) [3201]  (7.26 ns)

 <State 1595>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_40', combined_hls/top.cpp:67) [3201]  (7.26 ns)

 <State 1596>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_40', combined_hls/top.cpp:67) [3201]  (7.26 ns)

 <State 1597>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_40', combined_hls/top.cpp:67) [3201]  (7.26 ns)

 <State 1598>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_40', combined_hls/top.cpp:67) [3201]  (7.26 ns)

 <State 1599>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_40', combined_hls/top.cpp:69) [3206]  (5.55 ns)

 <State 1600>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_40', combined_hls/top.cpp:69) [3207]  (7.79 ns)

 <State 1601>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_40', combined_hls/top.cpp:69) [3207]  (7.79 ns)

 <State 1602>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_40', combined_hls/top.cpp:69) [3207]  (7.79 ns)

 <State 1603>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_40', combined_hls/top.cpp:69) [3207]  (7.79 ns)

 <State 1604>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_40', combined_hls/top.cpp:69) [3207]  (7.79 ns)

 <State 1605>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_40', combined_hls/top.cpp:69) [3207]  (7.79 ns)

 <State 1606>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_40', combined_hls/top.cpp:69) [3208]  (6.5 ns)

 <State 1607>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1608>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1609>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1610>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1611>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1612>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1613>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1614>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1615>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_40', combined_hls/top.cpp:69) [3209]  (7.68 ns)

 <State 1616>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_42', combined_hls/top.cpp:70) on local variable 'l_idx' [3205]  (0 ns)
	'add' operation ('l_idx_2_40', combined_hls/top.cpp:70) [3213]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_40', combined_hls/top.cpp:70 on local variable 'l_idx' [3219]  (3.36 ns)

 <State 1617>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_41', combined_hls/top.cpp:57) [3225]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1618>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3233]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_41' on array 'input_buf', combined_hls/top.cpp:33 [3240]  (3.25 ns)

 <State 1619>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_42', combined_hls/top.cpp:64) with incoming values : ('q_1_41', combined_hls/top.cpp:64) [3246]  (1.77 ns)

 <State 1620>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_42', combined_hls/top.cpp:64) with incoming values : ('q_1_41', combined_hls/top.cpp:64) [3246]  (0 ns)
	'add' operation ('tmp_435', combined_hls/top.cpp:66) [3258]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_87', combined_hls/top.cpp:66) [3260]  (0 ns)
	'load' operation ('input_buf_load_43', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3263]  (3.25 ns)

 <State 1621>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_42', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3262]  (3.25 ns)

 <State 1622>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_41', combined_hls/top.cpp:66) [3264]  (7.26 ns)

 <State 1623>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_41', combined_hls/top.cpp:66) [3264]  (7.26 ns)

 <State 1624>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_41', combined_hls/top.cpp:66) [3264]  (7.26 ns)

 <State 1625>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_41', combined_hls/top.cpp:66) [3264]  (7.26 ns)

 <State 1626>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_41', combined_hls/top.cpp:66) [3264]  (7.26 ns)

 <State 1627>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_41', combined_hls/top.cpp:67) [3265]  (5.7 ns)

 <State 1628>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_41', combined_hls/top.cpp:67) [3265]  (5.7 ns)

 <State 1629>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_41', combined_hls/top.cpp:67) [3265]  (5.7 ns)

 <State 1630>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_41', combined_hls/top.cpp:67) [3265]  (5.7 ns)

 <State 1631>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_41', combined_hls/top.cpp:67) [3266]  (7.26 ns)

 <State 1632>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_41', combined_hls/top.cpp:67) [3266]  (7.26 ns)

 <State 1633>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_41', combined_hls/top.cpp:67) [3266]  (7.26 ns)

 <State 1634>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_41', combined_hls/top.cpp:67) [3266]  (7.26 ns)

 <State 1635>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_41', combined_hls/top.cpp:67) [3266]  (7.26 ns)

 <State 1636>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_41', combined_hls/top.cpp:69) [3271]  (5.55 ns)

 <State 1637>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_41', combined_hls/top.cpp:69) [3272]  (7.79 ns)

 <State 1638>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_41', combined_hls/top.cpp:69) [3272]  (7.79 ns)

 <State 1639>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_41', combined_hls/top.cpp:69) [3272]  (7.79 ns)

 <State 1640>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_41', combined_hls/top.cpp:69) [3272]  (7.79 ns)

 <State 1641>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_41', combined_hls/top.cpp:69) [3272]  (7.79 ns)

 <State 1642>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_41', combined_hls/top.cpp:69) [3272]  (7.79 ns)

 <State 1643>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_41', combined_hls/top.cpp:69) [3273]  (6.5 ns)

 <State 1644>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1645>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1646>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1647>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1648>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1649>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1650>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1651>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1652>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_41', combined_hls/top.cpp:69) [3274]  (7.68 ns)

 <State 1653>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_43', combined_hls/top.cpp:70) on local variable 'l_idx' [3270]  (0 ns)
	'add' operation ('l_idx_2_41', combined_hls/top.cpp:70) [3278]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_41', combined_hls/top.cpp:70 on local variable 'l_idx' [3284]  (3.36 ns)

 <State 1654>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_42', combined_hls/top.cpp:57) [3290]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1655>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3298]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_42' on array 'input_buf', combined_hls/top.cpp:33 [3305]  (3.25 ns)

 <State 1656>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_43', combined_hls/top.cpp:64) with incoming values : ('q_1_42', combined_hls/top.cpp:64) [3311]  (1.77 ns)

 <State 1657>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_43', combined_hls/top.cpp:64) with incoming values : ('q_1_42', combined_hls/top.cpp:64) [3311]  (0 ns)
	'add' operation ('tmp_437', combined_hls/top.cpp:66) [3323]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_89', combined_hls/top.cpp:66) [3325]  (0 ns)
	'load' operation ('input_buf_load_44', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3328]  (3.25 ns)

 <State 1658>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_43', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3327]  (3.25 ns)

 <State 1659>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_42', combined_hls/top.cpp:66) [3329]  (7.26 ns)

 <State 1660>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_42', combined_hls/top.cpp:66) [3329]  (7.26 ns)

 <State 1661>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_42', combined_hls/top.cpp:66) [3329]  (7.26 ns)

 <State 1662>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_42', combined_hls/top.cpp:66) [3329]  (7.26 ns)

 <State 1663>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_42', combined_hls/top.cpp:66) [3329]  (7.26 ns)

 <State 1664>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_42', combined_hls/top.cpp:67) [3330]  (5.7 ns)

 <State 1665>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_42', combined_hls/top.cpp:67) [3330]  (5.7 ns)

 <State 1666>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_42', combined_hls/top.cpp:67) [3330]  (5.7 ns)

 <State 1667>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_42', combined_hls/top.cpp:67) [3330]  (5.7 ns)

 <State 1668>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_42', combined_hls/top.cpp:67) [3331]  (7.26 ns)

 <State 1669>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_42', combined_hls/top.cpp:67) [3331]  (7.26 ns)

 <State 1670>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_42', combined_hls/top.cpp:67) [3331]  (7.26 ns)

 <State 1671>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_42', combined_hls/top.cpp:67) [3331]  (7.26 ns)

 <State 1672>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_42', combined_hls/top.cpp:67) [3331]  (7.26 ns)

 <State 1673>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_42', combined_hls/top.cpp:69) [3336]  (5.55 ns)

 <State 1674>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_42', combined_hls/top.cpp:69) [3337]  (7.79 ns)

 <State 1675>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_42', combined_hls/top.cpp:69) [3337]  (7.79 ns)

 <State 1676>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_42', combined_hls/top.cpp:69) [3337]  (7.79 ns)

 <State 1677>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_42', combined_hls/top.cpp:69) [3337]  (7.79 ns)

 <State 1678>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_42', combined_hls/top.cpp:69) [3337]  (7.79 ns)

 <State 1679>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_42', combined_hls/top.cpp:69) [3337]  (7.79 ns)

 <State 1680>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_42', combined_hls/top.cpp:69) [3338]  (6.5 ns)

 <State 1681>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1682>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1683>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1684>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1685>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1686>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1687>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1688>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1689>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_42', combined_hls/top.cpp:69) [3339]  (7.68 ns)

 <State 1690>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_44', combined_hls/top.cpp:70) on local variable 'l_idx' [3335]  (0 ns)
	'add' operation ('l_idx_2_42', combined_hls/top.cpp:70) [3343]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_42', combined_hls/top.cpp:70 on local variable 'l_idx' [3349]  (3.36 ns)

 <State 1691>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_43', combined_hls/top.cpp:57) [3355]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1692>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3363]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_43' on array 'input_buf', combined_hls/top.cpp:33 [3370]  (3.25 ns)

 <State 1693>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_44', combined_hls/top.cpp:64) with incoming values : ('q_1_43', combined_hls/top.cpp:64) [3376]  (1.77 ns)

 <State 1694>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_44', combined_hls/top.cpp:64) with incoming values : ('q_1_43', combined_hls/top.cpp:64) [3376]  (0 ns)
	'add' operation ('tmp_439', combined_hls/top.cpp:66) [3388]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_91', combined_hls/top.cpp:66) [3390]  (0 ns)
	'load' operation ('input_buf_load_45', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3393]  (3.25 ns)

 <State 1695>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_44', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3392]  (3.25 ns)

 <State 1696>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_43', combined_hls/top.cpp:66) [3394]  (7.26 ns)

 <State 1697>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_43', combined_hls/top.cpp:66) [3394]  (7.26 ns)

 <State 1698>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_43', combined_hls/top.cpp:66) [3394]  (7.26 ns)

 <State 1699>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_43', combined_hls/top.cpp:66) [3394]  (7.26 ns)

 <State 1700>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_43', combined_hls/top.cpp:66) [3394]  (7.26 ns)

 <State 1701>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_43', combined_hls/top.cpp:67) [3395]  (5.7 ns)

 <State 1702>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_43', combined_hls/top.cpp:67) [3395]  (5.7 ns)

 <State 1703>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_43', combined_hls/top.cpp:67) [3395]  (5.7 ns)

 <State 1704>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_43', combined_hls/top.cpp:67) [3395]  (5.7 ns)

 <State 1705>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_43', combined_hls/top.cpp:67) [3396]  (7.26 ns)

 <State 1706>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_43', combined_hls/top.cpp:67) [3396]  (7.26 ns)

 <State 1707>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_43', combined_hls/top.cpp:67) [3396]  (7.26 ns)

 <State 1708>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_43', combined_hls/top.cpp:67) [3396]  (7.26 ns)

 <State 1709>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_43', combined_hls/top.cpp:67) [3396]  (7.26 ns)

 <State 1710>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_43', combined_hls/top.cpp:69) [3401]  (5.55 ns)

 <State 1711>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_43', combined_hls/top.cpp:69) [3402]  (7.79 ns)

 <State 1712>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_43', combined_hls/top.cpp:69) [3402]  (7.79 ns)

 <State 1713>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_43', combined_hls/top.cpp:69) [3402]  (7.79 ns)

 <State 1714>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_43', combined_hls/top.cpp:69) [3402]  (7.79 ns)

 <State 1715>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_43', combined_hls/top.cpp:69) [3402]  (7.79 ns)

 <State 1716>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_43', combined_hls/top.cpp:69) [3402]  (7.79 ns)

 <State 1717>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_43', combined_hls/top.cpp:69) [3403]  (6.5 ns)

 <State 1718>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1719>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1720>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1721>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1722>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1723>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1724>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1725>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1726>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_43', combined_hls/top.cpp:69) [3404]  (7.68 ns)

 <State 1727>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_45', combined_hls/top.cpp:70) on local variable 'l_idx' [3400]  (0 ns)
	'add' operation ('l_idx_2_43', combined_hls/top.cpp:70) [3408]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_43', combined_hls/top.cpp:70 on local variable 'l_idx' [3414]  (3.36 ns)

 <State 1728>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_44', combined_hls/top.cpp:57) [3420]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1729>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3428]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_44' on array 'input_buf', combined_hls/top.cpp:33 [3435]  (3.25 ns)

 <State 1730>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_45', combined_hls/top.cpp:64) with incoming values : ('q_1_44', combined_hls/top.cpp:64) [3441]  (1.77 ns)

 <State 1731>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_45', combined_hls/top.cpp:64) with incoming values : ('q_1_44', combined_hls/top.cpp:64) [3441]  (0 ns)
	'add' operation ('tmp_441', combined_hls/top.cpp:66) [3453]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_93', combined_hls/top.cpp:66) [3455]  (0 ns)
	'load' operation ('input_buf_load_46', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3458]  (3.25 ns)

 <State 1732>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_45', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3457]  (3.25 ns)

 <State 1733>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_44', combined_hls/top.cpp:66) [3459]  (7.26 ns)

 <State 1734>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_44', combined_hls/top.cpp:66) [3459]  (7.26 ns)

 <State 1735>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_44', combined_hls/top.cpp:66) [3459]  (7.26 ns)

 <State 1736>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_44', combined_hls/top.cpp:66) [3459]  (7.26 ns)

 <State 1737>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_44', combined_hls/top.cpp:66) [3459]  (7.26 ns)

 <State 1738>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_44', combined_hls/top.cpp:67) [3460]  (5.7 ns)

 <State 1739>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_44', combined_hls/top.cpp:67) [3460]  (5.7 ns)

 <State 1740>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_44', combined_hls/top.cpp:67) [3460]  (5.7 ns)

 <State 1741>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_44', combined_hls/top.cpp:67) [3460]  (5.7 ns)

 <State 1742>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_44', combined_hls/top.cpp:67) [3461]  (7.26 ns)

 <State 1743>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_44', combined_hls/top.cpp:67) [3461]  (7.26 ns)

 <State 1744>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_44', combined_hls/top.cpp:67) [3461]  (7.26 ns)

 <State 1745>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_44', combined_hls/top.cpp:67) [3461]  (7.26 ns)

 <State 1746>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_44', combined_hls/top.cpp:67) [3461]  (7.26 ns)

 <State 1747>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_44', combined_hls/top.cpp:69) [3466]  (5.55 ns)

 <State 1748>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_44', combined_hls/top.cpp:69) [3467]  (7.79 ns)

 <State 1749>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_44', combined_hls/top.cpp:69) [3467]  (7.79 ns)

 <State 1750>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_44', combined_hls/top.cpp:69) [3467]  (7.79 ns)

 <State 1751>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_44', combined_hls/top.cpp:69) [3467]  (7.79 ns)

 <State 1752>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_44', combined_hls/top.cpp:69) [3467]  (7.79 ns)

 <State 1753>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_44', combined_hls/top.cpp:69) [3467]  (7.79 ns)

 <State 1754>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_44', combined_hls/top.cpp:69) [3468]  (6.5 ns)

 <State 1755>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1756>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1757>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1758>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1759>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1760>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1761>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1762>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1763>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_44', combined_hls/top.cpp:69) [3469]  (7.68 ns)

 <State 1764>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_46', combined_hls/top.cpp:70) on local variable 'l_idx' [3465]  (0 ns)
	'add' operation ('l_idx_2_44', combined_hls/top.cpp:70) [3473]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_44', combined_hls/top.cpp:70 on local variable 'l_idx' [3479]  (3.36 ns)

 <State 1765>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_45', combined_hls/top.cpp:57) [3485]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1766>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3493]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_45' on array 'input_buf', combined_hls/top.cpp:33 [3500]  (3.25 ns)

 <State 1767>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_46', combined_hls/top.cpp:64) with incoming values : ('q_1_45', combined_hls/top.cpp:64) [3506]  (1.77 ns)

 <State 1768>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_46', combined_hls/top.cpp:64) with incoming values : ('q_1_45', combined_hls/top.cpp:64) [3506]  (0 ns)
	'add' operation ('tmp_443', combined_hls/top.cpp:66) [3518]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_95', combined_hls/top.cpp:66) [3520]  (0 ns)
	'load' operation ('input_buf_load_47', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3523]  (3.25 ns)

 <State 1769>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_46', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3522]  (3.25 ns)

 <State 1770>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_45', combined_hls/top.cpp:66) [3524]  (7.26 ns)

 <State 1771>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_45', combined_hls/top.cpp:66) [3524]  (7.26 ns)

 <State 1772>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_45', combined_hls/top.cpp:66) [3524]  (7.26 ns)

 <State 1773>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_45', combined_hls/top.cpp:66) [3524]  (7.26 ns)

 <State 1774>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_45', combined_hls/top.cpp:66) [3524]  (7.26 ns)

 <State 1775>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_45', combined_hls/top.cpp:67) [3525]  (5.7 ns)

 <State 1776>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_45', combined_hls/top.cpp:67) [3525]  (5.7 ns)

 <State 1777>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_45', combined_hls/top.cpp:67) [3525]  (5.7 ns)

 <State 1778>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_45', combined_hls/top.cpp:67) [3525]  (5.7 ns)

 <State 1779>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_45', combined_hls/top.cpp:67) [3526]  (7.26 ns)

 <State 1780>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_45', combined_hls/top.cpp:67) [3526]  (7.26 ns)

 <State 1781>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_45', combined_hls/top.cpp:67) [3526]  (7.26 ns)

 <State 1782>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_45', combined_hls/top.cpp:67) [3526]  (7.26 ns)

 <State 1783>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_45', combined_hls/top.cpp:67) [3526]  (7.26 ns)

 <State 1784>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_45', combined_hls/top.cpp:69) [3531]  (5.55 ns)

 <State 1785>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_45', combined_hls/top.cpp:69) [3532]  (7.79 ns)

 <State 1786>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_45', combined_hls/top.cpp:69) [3532]  (7.79 ns)

 <State 1787>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_45', combined_hls/top.cpp:69) [3532]  (7.79 ns)

 <State 1788>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_45', combined_hls/top.cpp:69) [3532]  (7.79 ns)

 <State 1789>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_45', combined_hls/top.cpp:69) [3532]  (7.79 ns)

 <State 1790>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_45', combined_hls/top.cpp:69) [3532]  (7.79 ns)

 <State 1791>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_45', combined_hls/top.cpp:69) [3533]  (6.5 ns)

 <State 1792>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1793>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1794>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1795>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1796>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1797>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1798>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1799>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1800>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_45', combined_hls/top.cpp:69) [3534]  (7.68 ns)

 <State 1801>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_47', combined_hls/top.cpp:70) on local variable 'l_idx' [3530]  (0 ns)
	'add' operation ('l_idx_2_45', combined_hls/top.cpp:70) [3538]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_45', combined_hls/top.cpp:70 on local variable 'l_idx' [3544]  (3.36 ns)

 <State 1802>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_46', combined_hls/top.cpp:57) [3550]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1803>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3558]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_46' on array 'input_buf', combined_hls/top.cpp:33 [3565]  (3.25 ns)

 <State 1804>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_47', combined_hls/top.cpp:64) with incoming values : ('q_1_46', combined_hls/top.cpp:64) [3571]  (1.77 ns)

 <State 1805>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_47', combined_hls/top.cpp:64) with incoming values : ('q_1_46', combined_hls/top.cpp:64) [3571]  (0 ns)
	'add' operation ('tmp_445', combined_hls/top.cpp:66) [3583]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_97', combined_hls/top.cpp:66) [3585]  (0 ns)
	'load' operation ('input_buf_load_48', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3588]  (3.25 ns)

 <State 1806>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_47', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3587]  (3.25 ns)

 <State 1807>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_46', combined_hls/top.cpp:66) [3589]  (7.26 ns)

 <State 1808>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_46', combined_hls/top.cpp:66) [3589]  (7.26 ns)

 <State 1809>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_46', combined_hls/top.cpp:66) [3589]  (7.26 ns)

 <State 1810>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_46', combined_hls/top.cpp:66) [3589]  (7.26 ns)

 <State 1811>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_46', combined_hls/top.cpp:66) [3589]  (7.26 ns)

 <State 1812>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_46', combined_hls/top.cpp:67) [3590]  (5.7 ns)

 <State 1813>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_46', combined_hls/top.cpp:67) [3590]  (5.7 ns)

 <State 1814>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_46', combined_hls/top.cpp:67) [3590]  (5.7 ns)

 <State 1815>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_46', combined_hls/top.cpp:67) [3590]  (5.7 ns)

 <State 1816>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_46', combined_hls/top.cpp:67) [3591]  (7.26 ns)

 <State 1817>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_46', combined_hls/top.cpp:67) [3591]  (7.26 ns)

 <State 1818>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_46', combined_hls/top.cpp:67) [3591]  (7.26 ns)

 <State 1819>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_46', combined_hls/top.cpp:67) [3591]  (7.26 ns)

 <State 1820>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_46', combined_hls/top.cpp:67) [3591]  (7.26 ns)

 <State 1821>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_46', combined_hls/top.cpp:69) [3596]  (5.55 ns)

 <State 1822>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_46', combined_hls/top.cpp:69) [3597]  (7.79 ns)

 <State 1823>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_46', combined_hls/top.cpp:69) [3597]  (7.79 ns)

 <State 1824>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_46', combined_hls/top.cpp:69) [3597]  (7.79 ns)

 <State 1825>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_46', combined_hls/top.cpp:69) [3597]  (7.79 ns)

 <State 1826>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_46', combined_hls/top.cpp:69) [3597]  (7.79 ns)

 <State 1827>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_46', combined_hls/top.cpp:69) [3597]  (7.79 ns)

 <State 1828>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_46', combined_hls/top.cpp:69) [3598]  (6.5 ns)

 <State 1829>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1830>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1831>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1832>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1833>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1834>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1835>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1836>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1837>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_46', combined_hls/top.cpp:69) [3599]  (7.68 ns)

 <State 1838>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_48', combined_hls/top.cpp:70) on local variable 'l_idx' [3595]  (0 ns)
	'add' operation ('l_idx_2_46', combined_hls/top.cpp:70) [3603]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_46', combined_hls/top.cpp:70 on local variable 'l_idx' [3609]  (3.36 ns)

 <State 1839>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_47', combined_hls/top.cpp:57) [3615]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1840>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3623]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_47' on array 'input_buf', combined_hls/top.cpp:33 [3630]  (3.25 ns)

 <State 1841>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_48', combined_hls/top.cpp:64) with incoming values : ('q_1_47', combined_hls/top.cpp:64) [3636]  (1.77 ns)

 <State 1842>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_48', combined_hls/top.cpp:64) with incoming values : ('q_1_47', combined_hls/top.cpp:64) [3636]  (0 ns)
	'add' operation ('tmp_447', combined_hls/top.cpp:66) [3648]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_99', combined_hls/top.cpp:66) [3650]  (0 ns)
	'load' operation ('input_buf_load_49', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3653]  (3.25 ns)

 <State 1843>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_48', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3652]  (3.25 ns)

 <State 1844>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_47', combined_hls/top.cpp:66) [3654]  (7.26 ns)

 <State 1845>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_47', combined_hls/top.cpp:66) [3654]  (7.26 ns)

 <State 1846>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_47', combined_hls/top.cpp:66) [3654]  (7.26 ns)

 <State 1847>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_47', combined_hls/top.cpp:66) [3654]  (7.26 ns)

 <State 1848>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_47', combined_hls/top.cpp:66) [3654]  (7.26 ns)

 <State 1849>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_47', combined_hls/top.cpp:67) [3655]  (5.7 ns)

 <State 1850>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_47', combined_hls/top.cpp:67) [3655]  (5.7 ns)

 <State 1851>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_47', combined_hls/top.cpp:67) [3655]  (5.7 ns)

 <State 1852>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_47', combined_hls/top.cpp:67) [3655]  (5.7 ns)

 <State 1853>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_47', combined_hls/top.cpp:67) [3656]  (7.26 ns)

 <State 1854>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_47', combined_hls/top.cpp:67) [3656]  (7.26 ns)

 <State 1855>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_47', combined_hls/top.cpp:67) [3656]  (7.26 ns)

 <State 1856>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_47', combined_hls/top.cpp:67) [3656]  (7.26 ns)

 <State 1857>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_47', combined_hls/top.cpp:67) [3656]  (7.26 ns)

 <State 1858>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_47', combined_hls/top.cpp:69) [3661]  (5.55 ns)

 <State 1859>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_47', combined_hls/top.cpp:69) [3662]  (7.79 ns)

 <State 1860>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_47', combined_hls/top.cpp:69) [3662]  (7.79 ns)

 <State 1861>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_47', combined_hls/top.cpp:69) [3662]  (7.79 ns)

 <State 1862>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_47', combined_hls/top.cpp:69) [3662]  (7.79 ns)

 <State 1863>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_47', combined_hls/top.cpp:69) [3662]  (7.79 ns)

 <State 1864>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_47', combined_hls/top.cpp:69) [3662]  (7.79 ns)

 <State 1865>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_47', combined_hls/top.cpp:69) [3663]  (6.5 ns)

 <State 1866>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1867>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1868>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1869>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1870>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1871>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1872>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1873>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1874>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_47', combined_hls/top.cpp:69) [3664]  (7.68 ns)

 <State 1875>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_49', combined_hls/top.cpp:70) on local variable 'l_idx' [3660]  (0 ns)
	'add' operation ('l_idx_2_47', combined_hls/top.cpp:70) [3668]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_47', combined_hls/top.cpp:70 on local variable 'l_idx' [3674]  (3.36 ns)

 <State 1876>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_48', combined_hls/top.cpp:57) [3680]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1877>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3688]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_48' on array 'input_buf', combined_hls/top.cpp:33 [3695]  (3.25 ns)

 <State 1878>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_49', combined_hls/top.cpp:64) with incoming values : ('q_1_48', combined_hls/top.cpp:64) [3701]  (1.77 ns)

 <State 1879>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_49', combined_hls/top.cpp:64) with incoming values : ('q_1_48', combined_hls/top.cpp:64) [3701]  (0 ns)
	'add' operation ('tmp_449', combined_hls/top.cpp:66) [3713]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_101', combined_hls/top.cpp:66) [3715]  (0 ns)
	'load' operation ('input_buf_load_50', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3718]  (3.25 ns)

 <State 1880>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_49', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3717]  (3.25 ns)

 <State 1881>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_48', combined_hls/top.cpp:66) [3719]  (7.26 ns)

 <State 1882>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_48', combined_hls/top.cpp:66) [3719]  (7.26 ns)

 <State 1883>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_48', combined_hls/top.cpp:66) [3719]  (7.26 ns)

 <State 1884>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_48', combined_hls/top.cpp:66) [3719]  (7.26 ns)

 <State 1885>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_48', combined_hls/top.cpp:66) [3719]  (7.26 ns)

 <State 1886>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_48', combined_hls/top.cpp:67) [3720]  (5.7 ns)

 <State 1887>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_48', combined_hls/top.cpp:67) [3720]  (5.7 ns)

 <State 1888>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_48', combined_hls/top.cpp:67) [3720]  (5.7 ns)

 <State 1889>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_48', combined_hls/top.cpp:67) [3720]  (5.7 ns)

 <State 1890>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_48', combined_hls/top.cpp:67) [3721]  (7.26 ns)

 <State 1891>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_48', combined_hls/top.cpp:67) [3721]  (7.26 ns)

 <State 1892>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_48', combined_hls/top.cpp:67) [3721]  (7.26 ns)

 <State 1893>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_48', combined_hls/top.cpp:67) [3721]  (7.26 ns)

 <State 1894>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_48', combined_hls/top.cpp:67) [3721]  (7.26 ns)

 <State 1895>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_48', combined_hls/top.cpp:69) [3726]  (5.55 ns)

 <State 1896>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_48', combined_hls/top.cpp:69) [3727]  (7.79 ns)

 <State 1897>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_48', combined_hls/top.cpp:69) [3727]  (7.79 ns)

 <State 1898>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_48', combined_hls/top.cpp:69) [3727]  (7.79 ns)

 <State 1899>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_48', combined_hls/top.cpp:69) [3727]  (7.79 ns)

 <State 1900>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_48', combined_hls/top.cpp:69) [3727]  (7.79 ns)

 <State 1901>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_48', combined_hls/top.cpp:69) [3727]  (7.79 ns)

 <State 1902>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_48', combined_hls/top.cpp:69) [3728]  (6.5 ns)

 <State 1903>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1904>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1905>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1906>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1907>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1908>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1909>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1910>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1911>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_48', combined_hls/top.cpp:69) [3729]  (7.68 ns)

 <State 1912>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load948', combined_hls/top.cpp:70) on local variable 'l_idx' [3725]  (0 ns)
	'add' operation ('l_idx_2_48', combined_hls/top.cpp:70) [3733]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_48', combined_hls/top.cpp:70 on local variable 'l_idx' [3739]  (3.36 ns)

 <State 1913>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_49', combined_hls/top.cpp:57) [3745]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1914>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3753]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_49' on array 'input_buf', combined_hls/top.cpp:33 [3760]  (3.25 ns)

 <State 1915>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_50', combined_hls/top.cpp:64) with incoming values : ('q_1_49', combined_hls/top.cpp:64) [3766]  (1.77 ns)

 <State 1916>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_50', combined_hls/top.cpp:64) with incoming values : ('q_1_49', combined_hls/top.cpp:64) [3766]  (0 ns)
	'add' operation ('tmp_451', combined_hls/top.cpp:66) [3778]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_103', combined_hls/top.cpp:66) [3780]  (0 ns)
	'load' operation ('input_buf_load_51', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3783]  (3.25 ns)

 <State 1917>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_50', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3782]  (3.25 ns)

 <State 1918>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_49', combined_hls/top.cpp:66) [3784]  (7.26 ns)

 <State 1919>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_49', combined_hls/top.cpp:66) [3784]  (7.26 ns)

 <State 1920>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_49', combined_hls/top.cpp:66) [3784]  (7.26 ns)

 <State 1921>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_49', combined_hls/top.cpp:66) [3784]  (7.26 ns)

 <State 1922>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_49', combined_hls/top.cpp:66) [3784]  (7.26 ns)

 <State 1923>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_49', combined_hls/top.cpp:67) [3785]  (5.7 ns)

 <State 1924>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_49', combined_hls/top.cpp:67) [3785]  (5.7 ns)

 <State 1925>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_49', combined_hls/top.cpp:67) [3785]  (5.7 ns)

 <State 1926>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_49', combined_hls/top.cpp:67) [3785]  (5.7 ns)

 <State 1927>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_49', combined_hls/top.cpp:67) [3786]  (7.26 ns)

 <State 1928>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_49', combined_hls/top.cpp:67) [3786]  (7.26 ns)

 <State 1929>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_49', combined_hls/top.cpp:67) [3786]  (7.26 ns)

 <State 1930>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_49', combined_hls/top.cpp:67) [3786]  (7.26 ns)

 <State 1931>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_49', combined_hls/top.cpp:67) [3786]  (7.26 ns)

 <State 1932>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_49', combined_hls/top.cpp:69) [3791]  (5.55 ns)

 <State 1933>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_49', combined_hls/top.cpp:69) [3792]  (7.79 ns)

 <State 1934>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_49', combined_hls/top.cpp:69) [3792]  (7.79 ns)

 <State 1935>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_49', combined_hls/top.cpp:69) [3792]  (7.79 ns)

 <State 1936>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_49', combined_hls/top.cpp:69) [3792]  (7.79 ns)

 <State 1937>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_49', combined_hls/top.cpp:69) [3792]  (7.79 ns)

 <State 1938>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_49', combined_hls/top.cpp:69) [3792]  (7.79 ns)

 <State 1939>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_49', combined_hls/top.cpp:69) [3793]  (6.5 ns)

 <State 1940>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1941>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1942>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1943>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1944>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1945>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1946>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1947>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1948>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_49', combined_hls/top.cpp:69) [3794]  (7.68 ns)

 <State 1949>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load947', combined_hls/top.cpp:70) on local variable 'l_idx' [3790]  (0 ns)
	'add' operation ('l_idx_2_49', combined_hls/top.cpp:70) [3798]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_49', combined_hls/top.cpp:70 on local variable 'l_idx' [3804]  (3.36 ns)

 <State 1950>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_50', combined_hls/top.cpp:57) [3810]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1951>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3818]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_50' on array 'input_buf', combined_hls/top.cpp:33 [3825]  (3.25 ns)

 <State 1952>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_51', combined_hls/top.cpp:64) with incoming values : ('q_1_50', combined_hls/top.cpp:64) [3831]  (1.77 ns)

 <State 1953>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_51', combined_hls/top.cpp:64) with incoming values : ('q_1_50', combined_hls/top.cpp:64) [3831]  (0 ns)
	'add' operation ('tmp_453', combined_hls/top.cpp:66) [3843]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_105', combined_hls/top.cpp:66) [3845]  (0 ns)
	'load' operation ('input_buf_load_52', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3848]  (3.25 ns)

 <State 1954>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_51', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3847]  (3.25 ns)

 <State 1955>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_50', combined_hls/top.cpp:66) [3849]  (7.26 ns)

 <State 1956>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_50', combined_hls/top.cpp:66) [3849]  (7.26 ns)

 <State 1957>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_50', combined_hls/top.cpp:66) [3849]  (7.26 ns)

 <State 1958>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_50', combined_hls/top.cpp:66) [3849]  (7.26 ns)

 <State 1959>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_50', combined_hls/top.cpp:66) [3849]  (7.26 ns)

 <State 1960>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_50', combined_hls/top.cpp:67) [3850]  (5.7 ns)

 <State 1961>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_50', combined_hls/top.cpp:67) [3850]  (5.7 ns)

 <State 1962>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_50', combined_hls/top.cpp:67) [3850]  (5.7 ns)

 <State 1963>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_50', combined_hls/top.cpp:67) [3850]  (5.7 ns)

 <State 1964>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_50', combined_hls/top.cpp:67) [3851]  (7.26 ns)

 <State 1965>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_50', combined_hls/top.cpp:67) [3851]  (7.26 ns)

 <State 1966>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_50', combined_hls/top.cpp:67) [3851]  (7.26 ns)

 <State 1967>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_50', combined_hls/top.cpp:67) [3851]  (7.26 ns)

 <State 1968>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_50', combined_hls/top.cpp:67) [3851]  (7.26 ns)

 <State 1969>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_50', combined_hls/top.cpp:69) [3856]  (5.55 ns)

 <State 1970>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_50', combined_hls/top.cpp:69) [3857]  (7.79 ns)

 <State 1971>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_50', combined_hls/top.cpp:69) [3857]  (7.79 ns)

 <State 1972>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_50', combined_hls/top.cpp:69) [3857]  (7.79 ns)

 <State 1973>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_50', combined_hls/top.cpp:69) [3857]  (7.79 ns)

 <State 1974>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_50', combined_hls/top.cpp:69) [3857]  (7.79 ns)

 <State 1975>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_50', combined_hls/top.cpp:69) [3857]  (7.79 ns)

 <State 1976>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_50', combined_hls/top.cpp:69) [3858]  (6.5 ns)

 <State 1977>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1978>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1979>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1980>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1981>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1982>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1983>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1984>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1985>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_50', combined_hls/top.cpp:69) [3859]  (7.68 ns)

 <State 1986>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load946', combined_hls/top.cpp:70) on local variable 'l_idx' [3855]  (0 ns)
	'add' operation ('l_idx_2_50', combined_hls/top.cpp:70) [3863]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_50', combined_hls/top.cpp:70 on local variable 'l_idx' [3869]  (3.36 ns)

 <State 1987>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_51', combined_hls/top.cpp:57) [3875]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 1988>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3883]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_51' on array 'input_buf', combined_hls/top.cpp:33 [3890]  (3.25 ns)

 <State 1989>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_52', combined_hls/top.cpp:64) with incoming values : ('q_1_51', combined_hls/top.cpp:64) [3896]  (1.77 ns)

 <State 1990>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_52', combined_hls/top.cpp:64) with incoming values : ('q_1_51', combined_hls/top.cpp:64) [3896]  (0 ns)
	'add' operation ('tmp_455', combined_hls/top.cpp:66) [3908]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_107', combined_hls/top.cpp:66) [3910]  (0 ns)
	'load' operation ('input_buf_load_53', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3913]  (3.25 ns)

 <State 1991>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_52', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3912]  (3.25 ns)

 <State 1992>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_51', combined_hls/top.cpp:66) [3914]  (7.26 ns)

 <State 1993>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_51', combined_hls/top.cpp:66) [3914]  (7.26 ns)

 <State 1994>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_51', combined_hls/top.cpp:66) [3914]  (7.26 ns)

 <State 1995>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_51', combined_hls/top.cpp:66) [3914]  (7.26 ns)

 <State 1996>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_51', combined_hls/top.cpp:66) [3914]  (7.26 ns)

 <State 1997>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_51', combined_hls/top.cpp:67) [3915]  (5.7 ns)

 <State 1998>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_51', combined_hls/top.cpp:67) [3915]  (5.7 ns)

 <State 1999>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_51', combined_hls/top.cpp:67) [3915]  (5.7 ns)

 <State 2000>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_51', combined_hls/top.cpp:67) [3915]  (5.7 ns)

 <State 2001>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_51', combined_hls/top.cpp:67) [3916]  (7.26 ns)

 <State 2002>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_51', combined_hls/top.cpp:67) [3916]  (7.26 ns)

 <State 2003>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_51', combined_hls/top.cpp:67) [3916]  (7.26 ns)

 <State 2004>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_51', combined_hls/top.cpp:67) [3916]  (7.26 ns)

 <State 2005>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_51', combined_hls/top.cpp:67) [3916]  (7.26 ns)

 <State 2006>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_51', combined_hls/top.cpp:69) [3921]  (5.55 ns)

 <State 2007>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_51', combined_hls/top.cpp:69) [3922]  (7.79 ns)

 <State 2008>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_51', combined_hls/top.cpp:69) [3922]  (7.79 ns)

 <State 2009>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_51', combined_hls/top.cpp:69) [3922]  (7.79 ns)

 <State 2010>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_51', combined_hls/top.cpp:69) [3922]  (7.79 ns)

 <State 2011>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_51', combined_hls/top.cpp:69) [3922]  (7.79 ns)

 <State 2012>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_51', combined_hls/top.cpp:69) [3922]  (7.79 ns)

 <State 2013>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_51', combined_hls/top.cpp:69) [3923]  (6.5 ns)

 <State 2014>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2015>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2016>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2017>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2018>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2019>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2020>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2021>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2022>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_51', combined_hls/top.cpp:69) [3924]  (7.68 ns)

 <State 2023>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load945', combined_hls/top.cpp:70) on local variable 'l_idx' [3920]  (0 ns)
	'add' operation ('l_idx_2_51', combined_hls/top.cpp:70) [3928]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_51', combined_hls/top.cpp:70 on local variable 'l_idx' [3934]  (3.36 ns)

 <State 2024>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_52', combined_hls/top.cpp:57) [3940]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2025>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [3948]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_52' on array 'input_buf', combined_hls/top.cpp:33 [3955]  (3.25 ns)

 <State 2026>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_53', combined_hls/top.cpp:64) with incoming values : ('q_1_52', combined_hls/top.cpp:64) [3961]  (1.77 ns)

 <State 2027>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_53', combined_hls/top.cpp:64) with incoming values : ('q_1_52', combined_hls/top.cpp:64) [3961]  (0 ns)
	'add' operation ('tmp_457', combined_hls/top.cpp:66) [3973]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_109', combined_hls/top.cpp:66) [3975]  (0 ns)
	'load' operation ('input_buf_load_54', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [3978]  (3.25 ns)

 <State 2028>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_53', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [3977]  (3.25 ns)

 <State 2029>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_52', combined_hls/top.cpp:66) [3979]  (7.26 ns)

 <State 2030>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_52', combined_hls/top.cpp:66) [3979]  (7.26 ns)

 <State 2031>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_52', combined_hls/top.cpp:66) [3979]  (7.26 ns)

 <State 2032>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_52', combined_hls/top.cpp:66) [3979]  (7.26 ns)

 <State 2033>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_52', combined_hls/top.cpp:66) [3979]  (7.26 ns)

 <State 2034>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_52', combined_hls/top.cpp:67) [3980]  (5.7 ns)

 <State 2035>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_52', combined_hls/top.cpp:67) [3980]  (5.7 ns)

 <State 2036>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_52', combined_hls/top.cpp:67) [3980]  (5.7 ns)

 <State 2037>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_52', combined_hls/top.cpp:67) [3980]  (5.7 ns)

 <State 2038>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_52', combined_hls/top.cpp:67) [3981]  (7.26 ns)

 <State 2039>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_52', combined_hls/top.cpp:67) [3981]  (7.26 ns)

 <State 2040>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_52', combined_hls/top.cpp:67) [3981]  (7.26 ns)

 <State 2041>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_52', combined_hls/top.cpp:67) [3981]  (7.26 ns)

 <State 2042>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_52', combined_hls/top.cpp:67) [3981]  (7.26 ns)

 <State 2043>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_52', combined_hls/top.cpp:69) [3986]  (5.55 ns)

 <State 2044>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_52', combined_hls/top.cpp:69) [3987]  (7.79 ns)

 <State 2045>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_52', combined_hls/top.cpp:69) [3987]  (7.79 ns)

 <State 2046>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_52', combined_hls/top.cpp:69) [3987]  (7.79 ns)

 <State 2047>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_52', combined_hls/top.cpp:69) [3987]  (7.79 ns)

 <State 2048>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_52', combined_hls/top.cpp:69) [3987]  (7.79 ns)

 <State 2049>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_52', combined_hls/top.cpp:69) [3987]  (7.79 ns)

 <State 2050>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_52', combined_hls/top.cpp:69) [3988]  (6.5 ns)

 <State 2051>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2052>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2053>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2054>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2055>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2056>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2057>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2058>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2059>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_52', combined_hls/top.cpp:69) [3989]  (7.68 ns)

 <State 2060>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load944', combined_hls/top.cpp:70) on local variable 'l_idx' [3985]  (0 ns)
	'add' operation ('l_idx_2_52', combined_hls/top.cpp:70) [3993]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_52', combined_hls/top.cpp:70 on local variable 'l_idx' [3999]  (3.36 ns)

 <State 2061>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_53', combined_hls/top.cpp:57) [4005]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2062>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4013]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_53' on array 'input_buf', combined_hls/top.cpp:33 [4020]  (3.25 ns)

 <State 2063>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_54', combined_hls/top.cpp:64) with incoming values : ('q_1_53', combined_hls/top.cpp:64) [4026]  (1.77 ns)

 <State 2064>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_54', combined_hls/top.cpp:64) with incoming values : ('q_1_53', combined_hls/top.cpp:64) [4026]  (0 ns)
	'add' operation ('tmp_459', combined_hls/top.cpp:66) [4038]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_111', combined_hls/top.cpp:66) [4040]  (0 ns)
	'load' operation ('input_buf_load_55', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4043]  (3.25 ns)

 <State 2065>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_54', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4042]  (3.25 ns)

 <State 2066>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_53', combined_hls/top.cpp:66) [4044]  (7.26 ns)

 <State 2067>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_53', combined_hls/top.cpp:66) [4044]  (7.26 ns)

 <State 2068>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_53', combined_hls/top.cpp:66) [4044]  (7.26 ns)

 <State 2069>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_53', combined_hls/top.cpp:66) [4044]  (7.26 ns)

 <State 2070>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_53', combined_hls/top.cpp:66) [4044]  (7.26 ns)

 <State 2071>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_53', combined_hls/top.cpp:67) [4045]  (5.7 ns)

 <State 2072>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_53', combined_hls/top.cpp:67) [4045]  (5.7 ns)

 <State 2073>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_53', combined_hls/top.cpp:67) [4045]  (5.7 ns)

 <State 2074>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_53', combined_hls/top.cpp:67) [4045]  (5.7 ns)

 <State 2075>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_53', combined_hls/top.cpp:67) [4046]  (7.26 ns)

 <State 2076>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_53', combined_hls/top.cpp:67) [4046]  (7.26 ns)

 <State 2077>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_53', combined_hls/top.cpp:67) [4046]  (7.26 ns)

 <State 2078>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_53', combined_hls/top.cpp:67) [4046]  (7.26 ns)

 <State 2079>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_53', combined_hls/top.cpp:67) [4046]  (7.26 ns)

 <State 2080>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_53', combined_hls/top.cpp:69) [4051]  (5.55 ns)

 <State 2081>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_53', combined_hls/top.cpp:69) [4052]  (7.79 ns)

 <State 2082>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_53', combined_hls/top.cpp:69) [4052]  (7.79 ns)

 <State 2083>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_53', combined_hls/top.cpp:69) [4052]  (7.79 ns)

 <State 2084>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_53', combined_hls/top.cpp:69) [4052]  (7.79 ns)

 <State 2085>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_53', combined_hls/top.cpp:69) [4052]  (7.79 ns)

 <State 2086>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_53', combined_hls/top.cpp:69) [4052]  (7.79 ns)

 <State 2087>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_53', combined_hls/top.cpp:69) [4053]  (6.5 ns)

 <State 2088>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2089>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2090>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2091>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2092>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2093>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2094>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2095>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2096>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_53', combined_hls/top.cpp:69) [4054]  (7.68 ns)

 <State 2097>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load943', combined_hls/top.cpp:70) on local variable 'l_idx' [4050]  (0 ns)
	'add' operation ('l_idx_2_53', combined_hls/top.cpp:70) [4058]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_53', combined_hls/top.cpp:70 on local variable 'l_idx' [4064]  (3.36 ns)

 <State 2098>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_54', combined_hls/top.cpp:57) [4070]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2099>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4078]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_54' on array 'input_buf', combined_hls/top.cpp:33 [4085]  (3.25 ns)

 <State 2100>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_55', combined_hls/top.cpp:64) with incoming values : ('q_1_54', combined_hls/top.cpp:64) [4091]  (1.77 ns)

 <State 2101>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_55', combined_hls/top.cpp:64) with incoming values : ('q_1_54', combined_hls/top.cpp:64) [4091]  (0 ns)
	'add' operation ('tmp_461', combined_hls/top.cpp:66) [4103]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_113', combined_hls/top.cpp:66) [4105]  (0 ns)
	'load' operation ('input_buf_load_56', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4108]  (3.25 ns)

 <State 2102>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_55', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4107]  (3.25 ns)

 <State 2103>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_54', combined_hls/top.cpp:66) [4109]  (7.26 ns)

 <State 2104>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_54', combined_hls/top.cpp:66) [4109]  (7.26 ns)

 <State 2105>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_54', combined_hls/top.cpp:66) [4109]  (7.26 ns)

 <State 2106>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_54', combined_hls/top.cpp:66) [4109]  (7.26 ns)

 <State 2107>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_54', combined_hls/top.cpp:66) [4109]  (7.26 ns)

 <State 2108>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_54', combined_hls/top.cpp:67) [4110]  (5.7 ns)

 <State 2109>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_54', combined_hls/top.cpp:67) [4110]  (5.7 ns)

 <State 2110>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_54', combined_hls/top.cpp:67) [4110]  (5.7 ns)

 <State 2111>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_54', combined_hls/top.cpp:67) [4110]  (5.7 ns)

 <State 2112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_54', combined_hls/top.cpp:67) [4111]  (7.26 ns)

 <State 2113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_54', combined_hls/top.cpp:67) [4111]  (7.26 ns)

 <State 2114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_54', combined_hls/top.cpp:67) [4111]  (7.26 ns)

 <State 2115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_54', combined_hls/top.cpp:67) [4111]  (7.26 ns)

 <State 2116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_54', combined_hls/top.cpp:67) [4111]  (7.26 ns)

 <State 2117>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_54', combined_hls/top.cpp:69) [4116]  (5.55 ns)

 <State 2118>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_54', combined_hls/top.cpp:69) [4117]  (7.79 ns)

 <State 2119>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_54', combined_hls/top.cpp:69) [4117]  (7.79 ns)

 <State 2120>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_54', combined_hls/top.cpp:69) [4117]  (7.79 ns)

 <State 2121>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_54', combined_hls/top.cpp:69) [4117]  (7.79 ns)

 <State 2122>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_54', combined_hls/top.cpp:69) [4117]  (7.79 ns)

 <State 2123>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_54', combined_hls/top.cpp:69) [4117]  (7.79 ns)

 <State 2124>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_54', combined_hls/top.cpp:69) [4118]  (6.5 ns)

 <State 2125>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2126>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2127>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2128>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2129>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2130>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2131>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2132>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2133>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_54', combined_hls/top.cpp:69) [4119]  (7.68 ns)

 <State 2134>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load942', combined_hls/top.cpp:70) on local variable 'l_idx' [4115]  (0 ns)
	'add' operation ('l_idx_2_54', combined_hls/top.cpp:70) [4123]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_54', combined_hls/top.cpp:70 on local variable 'l_idx' [4129]  (3.36 ns)

 <State 2135>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_55', combined_hls/top.cpp:57) [4135]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2136>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4143]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_55' on array 'input_buf', combined_hls/top.cpp:33 [4150]  (3.25 ns)

 <State 2137>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_56', combined_hls/top.cpp:64) with incoming values : ('q_1_55', combined_hls/top.cpp:64) [4156]  (1.77 ns)

 <State 2138>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_56', combined_hls/top.cpp:64) with incoming values : ('q_1_55', combined_hls/top.cpp:64) [4156]  (0 ns)
	'add' operation ('tmp_463', combined_hls/top.cpp:66) [4168]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_115', combined_hls/top.cpp:66) [4170]  (0 ns)
	'load' operation ('input_buf_load_57', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4173]  (3.25 ns)

 <State 2139>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_56', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4172]  (3.25 ns)

 <State 2140>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_55', combined_hls/top.cpp:66) [4174]  (7.26 ns)

 <State 2141>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_55', combined_hls/top.cpp:66) [4174]  (7.26 ns)

 <State 2142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_55', combined_hls/top.cpp:66) [4174]  (7.26 ns)

 <State 2143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_55', combined_hls/top.cpp:66) [4174]  (7.26 ns)

 <State 2144>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_55', combined_hls/top.cpp:66) [4174]  (7.26 ns)

 <State 2145>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_55', combined_hls/top.cpp:67) [4175]  (5.7 ns)

 <State 2146>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_55', combined_hls/top.cpp:67) [4175]  (5.7 ns)

 <State 2147>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_55', combined_hls/top.cpp:67) [4175]  (5.7 ns)

 <State 2148>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_55', combined_hls/top.cpp:67) [4175]  (5.7 ns)

 <State 2149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_55', combined_hls/top.cpp:67) [4176]  (7.26 ns)

 <State 2150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_55', combined_hls/top.cpp:67) [4176]  (7.26 ns)

 <State 2151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_55', combined_hls/top.cpp:67) [4176]  (7.26 ns)

 <State 2152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_55', combined_hls/top.cpp:67) [4176]  (7.26 ns)

 <State 2153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_55', combined_hls/top.cpp:67) [4176]  (7.26 ns)

 <State 2154>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_55', combined_hls/top.cpp:69) [4181]  (5.55 ns)

 <State 2155>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_55', combined_hls/top.cpp:69) [4182]  (7.79 ns)

 <State 2156>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_55', combined_hls/top.cpp:69) [4182]  (7.79 ns)

 <State 2157>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_55', combined_hls/top.cpp:69) [4182]  (7.79 ns)

 <State 2158>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_55', combined_hls/top.cpp:69) [4182]  (7.79 ns)

 <State 2159>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_55', combined_hls/top.cpp:69) [4182]  (7.79 ns)

 <State 2160>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_55', combined_hls/top.cpp:69) [4182]  (7.79 ns)

 <State 2161>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_55', combined_hls/top.cpp:69) [4183]  (6.5 ns)

 <State 2162>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2163>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2164>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2165>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2166>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2167>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2168>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2169>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2170>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_55', combined_hls/top.cpp:69) [4184]  (7.68 ns)

 <State 2171>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load941', combined_hls/top.cpp:70) on local variable 'l_idx' [4180]  (0 ns)
	'add' operation ('l_idx_2_55', combined_hls/top.cpp:70) [4188]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_55', combined_hls/top.cpp:70 on local variable 'l_idx' [4194]  (3.36 ns)

 <State 2172>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_56', combined_hls/top.cpp:57) [4200]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2173>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4208]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_56' on array 'input_buf', combined_hls/top.cpp:33 [4215]  (3.25 ns)

 <State 2174>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_57', combined_hls/top.cpp:64) with incoming values : ('q_1_56', combined_hls/top.cpp:64) [4221]  (1.77 ns)

 <State 2175>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_57', combined_hls/top.cpp:64) with incoming values : ('q_1_56', combined_hls/top.cpp:64) [4221]  (0 ns)
	'add' operation ('tmp_465', combined_hls/top.cpp:66) [4233]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_117', combined_hls/top.cpp:66) [4235]  (0 ns)
	'load' operation ('input_buf_load_58', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4238]  (3.25 ns)

 <State 2176>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_57', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4237]  (3.25 ns)

 <State 2177>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_56', combined_hls/top.cpp:66) [4239]  (7.26 ns)

 <State 2178>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_56', combined_hls/top.cpp:66) [4239]  (7.26 ns)

 <State 2179>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_56', combined_hls/top.cpp:66) [4239]  (7.26 ns)

 <State 2180>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_56', combined_hls/top.cpp:66) [4239]  (7.26 ns)

 <State 2181>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_56', combined_hls/top.cpp:66) [4239]  (7.26 ns)

 <State 2182>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_56', combined_hls/top.cpp:67) [4240]  (5.7 ns)

 <State 2183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_56', combined_hls/top.cpp:67) [4240]  (5.7 ns)

 <State 2184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_56', combined_hls/top.cpp:67) [4240]  (5.7 ns)

 <State 2185>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_56', combined_hls/top.cpp:67) [4240]  (5.7 ns)

 <State 2186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_56', combined_hls/top.cpp:67) [4241]  (7.26 ns)

 <State 2187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_56', combined_hls/top.cpp:67) [4241]  (7.26 ns)

 <State 2188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_56', combined_hls/top.cpp:67) [4241]  (7.26 ns)

 <State 2189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_56', combined_hls/top.cpp:67) [4241]  (7.26 ns)

 <State 2190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_56', combined_hls/top.cpp:67) [4241]  (7.26 ns)

 <State 2191>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_56', combined_hls/top.cpp:69) [4246]  (5.55 ns)

 <State 2192>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_56', combined_hls/top.cpp:69) [4247]  (7.79 ns)

 <State 2193>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_56', combined_hls/top.cpp:69) [4247]  (7.79 ns)

 <State 2194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_56', combined_hls/top.cpp:69) [4247]  (7.79 ns)

 <State 2195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_56', combined_hls/top.cpp:69) [4247]  (7.79 ns)

 <State 2196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_56', combined_hls/top.cpp:69) [4247]  (7.79 ns)

 <State 2197>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_56', combined_hls/top.cpp:69) [4247]  (7.79 ns)

 <State 2198>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_56', combined_hls/top.cpp:69) [4248]  (6.5 ns)

 <State 2199>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2200>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2201>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2202>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2203>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2204>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2205>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2206>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2207>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_56', combined_hls/top.cpp:69) [4249]  (7.68 ns)

 <State 2208>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load940', combined_hls/top.cpp:70) on local variable 'l_idx' [4245]  (0 ns)
	'add' operation ('l_idx_2_56', combined_hls/top.cpp:70) [4253]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_56', combined_hls/top.cpp:70 on local variable 'l_idx' [4259]  (3.36 ns)

 <State 2209>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_57', combined_hls/top.cpp:57) [4265]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2210>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4273]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_57' on array 'input_buf', combined_hls/top.cpp:33 [4280]  (3.25 ns)

 <State 2211>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_58', combined_hls/top.cpp:64) with incoming values : ('q_1_57', combined_hls/top.cpp:64) [4286]  (1.77 ns)

 <State 2212>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_58', combined_hls/top.cpp:64) with incoming values : ('q_1_57', combined_hls/top.cpp:64) [4286]  (0 ns)
	'add' operation ('tmp_467', combined_hls/top.cpp:66) [4298]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_119', combined_hls/top.cpp:66) [4300]  (0 ns)
	'load' operation ('input_buf_load_59', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4303]  (3.25 ns)

 <State 2213>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_58', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4302]  (3.25 ns)

 <State 2214>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_57', combined_hls/top.cpp:66) [4304]  (7.26 ns)

 <State 2215>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_57', combined_hls/top.cpp:66) [4304]  (7.26 ns)

 <State 2216>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_57', combined_hls/top.cpp:66) [4304]  (7.26 ns)

 <State 2217>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_57', combined_hls/top.cpp:66) [4304]  (7.26 ns)

 <State 2218>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_57', combined_hls/top.cpp:66) [4304]  (7.26 ns)

 <State 2219>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_57', combined_hls/top.cpp:67) [4305]  (5.7 ns)

 <State 2220>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_57', combined_hls/top.cpp:67) [4305]  (5.7 ns)

 <State 2221>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_57', combined_hls/top.cpp:67) [4305]  (5.7 ns)

 <State 2222>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_57', combined_hls/top.cpp:67) [4305]  (5.7 ns)

 <State 2223>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_57', combined_hls/top.cpp:67) [4306]  (7.26 ns)

 <State 2224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_57', combined_hls/top.cpp:67) [4306]  (7.26 ns)

 <State 2225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_57', combined_hls/top.cpp:67) [4306]  (7.26 ns)

 <State 2226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_57', combined_hls/top.cpp:67) [4306]  (7.26 ns)

 <State 2227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_57', combined_hls/top.cpp:67) [4306]  (7.26 ns)

 <State 2228>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_57', combined_hls/top.cpp:69) [4311]  (5.55 ns)

 <State 2229>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_57', combined_hls/top.cpp:69) [4312]  (7.79 ns)

 <State 2230>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_57', combined_hls/top.cpp:69) [4312]  (7.79 ns)

 <State 2231>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_57', combined_hls/top.cpp:69) [4312]  (7.79 ns)

 <State 2232>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_57', combined_hls/top.cpp:69) [4312]  (7.79 ns)

 <State 2233>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_57', combined_hls/top.cpp:69) [4312]  (7.79 ns)

 <State 2234>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_57', combined_hls/top.cpp:69) [4312]  (7.79 ns)

 <State 2235>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_57', combined_hls/top.cpp:69) [4313]  (6.5 ns)

 <State 2236>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2237>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2238>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2239>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2240>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2241>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2242>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2243>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2244>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_57', combined_hls/top.cpp:69) [4314]  (7.68 ns)

 <State 2245>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load939', combined_hls/top.cpp:70) on local variable 'l_idx' [4310]  (0 ns)
	'add' operation ('l_idx_2_57', combined_hls/top.cpp:70) [4318]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_57', combined_hls/top.cpp:70 on local variable 'l_idx' [4324]  (3.36 ns)

 <State 2246>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_58', combined_hls/top.cpp:57) [4330]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2247>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4338]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_58' on array 'input_buf', combined_hls/top.cpp:33 [4345]  (3.25 ns)

 <State 2248>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_59', combined_hls/top.cpp:64) with incoming values : ('q_1_58', combined_hls/top.cpp:64) [4351]  (1.77 ns)

 <State 2249>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_59', combined_hls/top.cpp:64) with incoming values : ('q_1_58', combined_hls/top.cpp:64) [4351]  (0 ns)
	'add' operation ('tmp_469', combined_hls/top.cpp:66) [4363]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_121', combined_hls/top.cpp:66) [4365]  (0 ns)
	'load' operation ('input_buf_load_60', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4368]  (3.25 ns)

 <State 2250>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_59', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4367]  (3.25 ns)

 <State 2251>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_58', combined_hls/top.cpp:66) [4369]  (7.26 ns)

 <State 2252>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_58', combined_hls/top.cpp:66) [4369]  (7.26 ns)

 <State 2253>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_58', combined_hls/top.cpp:66) [4369]  (7.26 ns)

 <State 2254>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_58', combined_hls/top.cpp:66) [4369]  (7.26 ns)

 <State 2255>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_58', combined_hls/top.cpp:66) [4369]  (7.26 ns)

 <State 2256>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_58', combined_hls/top.cpp:67) [4370]  (5.7 ns)

 <State 2257>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_58', combined_hls/top.cpp:67) [4370]  (5.7 ns)

 <State 2258>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_58', combined_hls/top.cpp:67) [4370]  (5.7 ns)

 <State 2259>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_58', combined_hls/top.cpp:67) [4370]  (5.7 ns)

 <State 2260>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_58', combined_hls/top.cpp:67) [4371]  (7.26 ns)

 <State 2261>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_58', combined_hls/top.cpp:67) [4371]  (7.26 ns)

 <State 2262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_58', combined_hls/top.cpp:67) [4371]  (7.26 ns)

 <State 2263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_58', combined_hls/top.cpp:67) [4371]  (7.26 ns)

 <State 2264>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_58', combined_hls/top.cpp:67) [4371]  (7.26 ns)

 <State 2265>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_58', combined_hls/top.cpp:69) [4376]  (5.55 ns)

 <State 2266>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_58', combined_hls/top.cpp:69) [4377]  (7.79 ns)

 <State 2267>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_58', combined_hls/top.cpp:69) [4377]  (7.79 ns)

 <State 2268>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_58', combined_hls/top.cpp:69) [4377]  (7.79 ns)

 <State 2269>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_58', combined_hls/top.cpp:69) [4377]  (7.79 ns)

 <State 2270>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_58', combined_hls/top.cpp:69) [4377]  (7.79 ns)

 <State 2271>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_58', combined_hls/top.cpp:69) [4377]  (7.79 ns)

 <State 2272>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_58', combined_hls/top.cpp:69) [4378]  (6.5 ns)

 <State 2273>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2274>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2275>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2276>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2277>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2278>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2279>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2280>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2281>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_58', combined_hls/top.cpp:69) [4379]  (7.68 ns)

 <State 2282>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load938', combined_hls/top.cpp:70) on local variable 'l_idx' [4375]  (0 ns)
	'add' operation ('l_idx_2_58', combined_hls/top.cpp:70) [4383]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_58', combined_hls/top.cpp:70 on local variable 'l_idx' [4389]  (3.36 ns)

 <State 2283>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_59', combined_hls/top.cpp:57) [4395]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2284>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4403]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_59' on array 'input_buf', combined_hls/top.cpp:33 [4410]  (3.25 ns)

 <State 2285>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_60', combined_hls/top.cpp:64) with incoming values : ('q_1_59', combined_hls/top.cpp:64) [4416]  (1.77 ns)

 <State 2286>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_60', combined_hls/top.cpp:64) with incoming values : ('q_1_59', combined_hls/top.cpp:64) [4416]  (0 ns)
	'add' operation ('tmp_471', combined_hls/top.cpp:66) [4428]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_123', combined_hls/top.cpp:66) [4430]  (0 ns)
	'load' operation ('input_buf_load_61', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4433]  (3.25 ns)

 <State 2287>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_60', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4432]  (3.25 ns)

 <State 2288>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_59', combined_hls/top.cpp:66) [4434]  (7.26 ns)

 <State 2289>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_59', combined_hls/top.cpp:66) [4434]  (7.26 ns)

 <State 2290>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_59', combined_hls/top.cpp:66) [4434]  (7.26 ns)

 <State 2291>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_59', combined_hls/top.cpp:66) [4434]  (7.26 ns)

 <State 2292>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_59', combined_hls/top.cpp:66) [4434]  (7.26 ns)

 <State 2293>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_59', combined_hls/top.cpp:67) [4435]  (5.7 ns)

 <State 2294>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_59', combined_hls/top.cpp:67) [4435]  (5.7 ns)

 <State 2295>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_59', combined_hls/top.cpp:67) [4435]  (5.7 ns)

 <State 2296>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_59', combined_hls/top.cpp:67) [4435]  (5.7 ns)

 <State 2297>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_59', combined_hls/top.cpp:67) [4436]  (7.26 ns)

 <State 2298>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_59', combined_hls/top.cpp:67) [4436]  (7.26 ns)

 <State 2299>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_59', combined_hls/top.cpp:67) [4436]  (7.26 ns)

 <State 2300>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_59', combined_hls/top.cpp:67) [4436]  (7.26 ns)

 <State 2301>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_59', combined_hls/top.cpp:67) [4436]  (7.26 ns)

 <State 2302>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_59', combined_hls/top.cpp:69) [4441]  (5.55 ns)

 <State 2303>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_59', combined_hls/top.cpp:69) [4442]  (7.79 ns)

 <State 2304>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_59', combined_hls/top.cpp:69) [4442]  (7.79 ns)

 <State 2305>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_59', combined_hls/top.cpp:69) [4442]  (7.79 ns)

 <State 2306>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_59', combined_hls/top.cpp:69) [4442]  (7.79 ns)

 <State 2307>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_59', combined_hls/top.cpp:69) [4442]  (7.79 ns)

 <State 2308>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_59', combined_hls/top.cpp:69) [4442]  (7.79 ns)

 <State 2309>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_59', combined_hls/top.cpp:69) [4443]  (6.5 ns)

 <State 2310>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2311>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2312>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2313>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2314>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2315>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2316>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2317>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2318>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_59', combined_hls/top.cpp:69) [4444]  (7.68 ns)

 <State 2319>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load937', combined_hls/top.cpp:70) on local variable 'l_idx' [4440]  (0 ns)
	'add' operation ('l_idx_2_59', combined_hls/top.cpp:70) [4448]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_59', combined_hls/top.cpp:70 on local variable 'l_idx' [4454]  (3.36 ns)

 <State 2320>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_60', combined_hls/top.cpp:57) [4460]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2321>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4468]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_60' on array 'input_buf', combined_hls/top.cpp:33 [4475]  (3.25 ns)

 <State 2322>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_61', combined_hls/top.cpp:64) with incoming values : ('q_1_60', combined_hls/top.cpp:64) [4481]  (1.77 ns)

 <State 2323>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_61', combined_hls/top.cpp:64) with incoming values : ('q_1_60', combined_hls/top.cpp:64) [4481]  (0 ns)
	'add' operation ('tmp_473', combined_hls/top.cpp:66) [4493]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_125', combined_hls/top.cpp:66) [4495]  (0 ns)
	'load' operation ('input_buf_load_62', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4498]  (3.25 ns)

 <State 2324>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_61', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4497]  (3.25 ns)

 <State 2325>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_60', combined_hls/top.cpp:66) [4499]  (7.26 ns)

 <State 2326>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_60', combined_hls/top.cpp:66) [4499]  (7.26 ns)

 <State 2327>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_60', combined_hls/top.cpp:66) [4499]  (7.26 ns)

 <State 2328>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_60', combined_hls/top.cpp:66) [4499]  (7.26 ns)

 <State 2329>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_60', combined_hls/top.cpp:66) [4499]  (7.26 ns)

 <State 2330>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_60', combined_hls/top.cpp:67) [4500]  (5.7 ns)

 <State 2331>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_60', combined_hls/top.cpp:67) [4500]  (5.7 ns)

 <State 2332>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_60', combined_hls/top.cpp:67) [4500]  (5.7 ns)

 <State 2333>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_60', combined_hls/top.cpp:67) [4500]  (5.7 ns)

 <State 2334>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_60', combined_hls/top.cpp:67) [4501]  (7.26 ns)

 <State 2335>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_60', combined_hls/top.cpp:67) [4501]  (7.26 ns)

 <State 2336>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_60', combined_hls/top.cpp:67) [4501]  (7.26 ns)

 <State 2337>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_60', combined_hls/top.cpp:67) [4501]  (7.26 ns)

 <State 2338>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_60', combined_hls/top.cpp:67) [4501]  (7.26 ns)

 <State 2339>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_60', combined_hls/top.cpp:69) [4506]  (5.55 ns)

 <State 2340>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_60', combined_hls/top.cpp:69) [4507]  (7.79 ns)

 <State 2341>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_60', combined_hls/top.cpp:69) [4507]  (7.79 ns)

 <State 2342>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_60', combined_hls/top.cpp:69) [4507]  (7.79 ns)

 <State 2343>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_60', combined_hls/top.cpp:69) [4507]  (7.79 ns)

 <State 2344>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_60', combined_hls/top.cpp:69) [4507]  (7.79 ns)

 <State 2345>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_60', combined_hls/top.cpp:69) [4507]  (7.79 ns)

 <State 2346>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_60', combined_hls/top.cpp:69) [4508]  (6.5 ns)

 <State 2347>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2348>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2349>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2350>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2351>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2352>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2353>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2354>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2355>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_60', combined_hls/top.cpp:69) [4509]  (7.68 ns)

 <State 2356>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load936', combined_hls/top.cpp:70) on local variable 'l_idx' [4505]  (0 ns)
	'add' operation ('l_idx_2_60', combined_hls/top.cpp:70) [4513]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_60', combined_hls/top.cpp:70 on local variable 'l_idx' [4519]  (3.36 ns)

 <State 2357>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_61', combined_hls/top.cpp:57) [4525]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2358>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4533]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_61' on array 'input_buf', combined_hls/top.cpp:33 [4540]  (3.25 ns)

 <State 2359>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_62', combined_hls/top.cpp:64) with incoming values : ('q_1_61', combined_hls/top.cpp:64) [4546]  (1.77 ns)

 <State 2360>: 5.33ns
The critical path consists of the following:
	'phi' operation ('q_62', combined_hls/top.cpp:64) with incoming values : ('q_1_61', combined_hls/top.cpp:64) [4546]  (0 ns)
	'add' operation ('tmp_475', combined_hls/top.cpp:66) [4558]  (2.08 ns)
	'getelementptr' operation ('input_buf_addr_127', combined_hls/top.cpp:66) [4560]  (0 ns)
	'load' operation ('input_buf_load_63', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4563]  (3.25 ns)

 <State 2361>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_62', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4562]  (3.25 ns)

 <State 2362>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_61', combined_hls/top.cpp:66) [4564]  (7.26 ns)

 <State 2363>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_61', combined_hls/top.cpp:66) [4564]  (7.26 ns)

 <State 2364>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_61', combined_hls/top.cpp:66) [4564]  (7.26 ns)

 <State 2365>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_61', combined_hls/top.cpp:66) [4564]  (7.26 ns)

 <State 2366>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_61', combined_hls/top.cpp:66) [4564]  (7.26 ns)

 <State 2367>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_61', combined_hls/top.cpp:67) [4565]  (5.7 ns)

 <State 2368>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_61', combined_hls/top.cpp:67) [4565]  (5.7 ns)

 <State 2369>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_61', combined_hls/top.cpp:67) [4565]  (5.7 ns)

 <State 2370>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_61', combined_hls/top.cpp:67) [4565]  (5.7 ns)

 <State 2371>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_61', combined_hls/top.cpp:67) [4566]  (7.26 ns)

 <State 2372>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_61', combined_hls/top.cpp:67) [4566]  (7.26 ns)

 <State 2373>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_61', combined_hls/top.cpp:67) [4566]  (7.26 ns)

 <State 2374>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_61', combined_hls/top.cpp:67) [4566]  (7.26 ns)

 <State 2375>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_61', combined_hls/top.cpp:67) [4566]  (7.26 ns)

 <State 2376>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_61', combined_hls/top.cpp:69) [4571]  (5.55 ns)

 <State 2377>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_61', combined_hls/top.cpp:69) [4572]  (7.79 ns)

 <State 2378>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_61', combined_hls/top.cpp:69) [4572]  (7.79 ns)

 <State 2379>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_61', combined_hls/top.cpp:69) [4572]  (7.79 ns)

 <State 2380>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_61', combined_hls/top.cpp:69) [4572]  (7.79 ns)

 <State 2381>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_61', combined_hls/top.cpp:69) [4572]  (7.79 ns)

 <State 2382>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_61', combined_hls/top.cpp:69) [4572]  (7.79 ns)

 <State 2383>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_61', combined_hls/top.cpp:69) [4573]  (6.5 ns)

 <State 2384>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2385>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2386>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2387>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2388>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2389>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2390>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2391>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2392>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_61', combined_hls/top.cpp:69) [4574]  (7.68 ns)

 <State 2393>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load935', combined_hls/top.cpp:70) on local variable 'l_idx' [4570]  (0 ns)
	'add' operation ('l_idx_2_61', combined_hls/top.cpp:70) [4578]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_61', combined_hls/top.cpp:70 on local variable 'l_idx' [4584]  (3.36 ns)

 <State 2394>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_62', combined_hls/top.cpp:57) [4590]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2395>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4598]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_62' on array 'input_buf', combined_hls/top.cpp:33 [4606]  (3.25 ns)

 <State 2396>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_63', combined_hls/top.cpp:64) with incoming values : ('q_1_62', combined_hls/top.cpp:64) [4612]  (1.77 ns)

 <State 2397>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_63', combined_hls/top.cpp:64) with incoming values : ('q_1_62', combined_hls/top.cpp:64) [4612]  (0 ns)
	'add' operation ('tmp_477', combined_hls/top.cpp:66) [4624]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_129', combined_hls/top.cpp:66) [4627]  (0 ns)
	'load' operation ('input_buf_load_64', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4630]  (3.25 ns)

 <State 2398>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_63', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4629]  (3.25 ns)

 <State 2399>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_62', combined_hls/top.cpp:66) [4631]  (7.26 ns)

 <State 2400>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_62', combined_hls/top.cpp:66) [4631]  (7.26 ns)

 <State 2401>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_62', combined_hls/top.cpp:66) [4631]  (7.26 ns)

 <State 2402>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_62', combined_hls/top.cpp:66) [4631]  (7.26 ns)

 <State 2403>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_62', combined_hls/top.cpp:66) [4631]  (7.26 ns)

 <State 2404>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_62', combined_hls/top.cpp:67) [4632]  (5.7 ns)

 <State 2405>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_62', combined_hls/top.cpp:67) [4632]  (5.7 ns)

 <State 2406>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_62', combined_hls/top.cpp:67) [4632]  (5.7 ns)

 <State 2407>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_62', combined_hls/top.cpp:67) [4632]  (5.7 ns)

 <State 2408>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_62', combined_hls/top.cpp:67) [4633]  (7.26 ns)

 <State 2409>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_62', combined_hls/top.cpp:67) [4633]  (7.26 ns)

 <State 2410>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_62', combined_hls/top.cpp:67) [4633]  (7.26 ns)

 <State 2411>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_62', combined_hls/top.cpp:67) [4633]  (7.26 ns)

 <State 2412>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_62', combined_hls/top.cpp:67) [4633]  (7.26 ns)

 <State 2413>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_62', combined_hls/top.cpp:69) [4638]  (5.55 ns)

 <State 2414>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_62', combined_hls/top.cpp:69) [4639]  (7.79 ns)

 <State 2415>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_62', combined_hls/top.cpp:69) [4639]  (7.79 ns)

 <State 2416>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_62', combined_hls/top.cpp:69) [4639]  (7.79 ns)

 <State 2417>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_62', combined_hls/top.cpp:69) [4639]  (7.79 ns)

 <State 2418>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_62', combined_hls/top.cpp:69) [4639]  (7.79 ns)

 <State 2419>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_62', combined_hls/top.cpp:69) [4639]  (7.79 ns)

 <State 2420>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_62', combined_hls/top.cpp:69) [4640]  (6.5 ns)

 <State 2421>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2422>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2423>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2424>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2425>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2426>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2427>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2428>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2429>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_62', combined_hls/top.cpp:69) [4641]  (7.68 ns)

 <State 2430>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load934', combined_hls/top.cpp:70) on local variable 'l_idx' [4637]  (0 ns)
	'add' operation ('l_idx_2_62', combined_hls/top.cpp:70) [4645]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_62', combined_hls/top.cpp:70 on local variable 'l_idx' [4651]  (3.36 ns)

 <State 2431>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_63', combined_hls/top.cpp:57) [4657]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2432>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4665]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_63' on array 'input_buf', combined_hls/top.cpp:33 [4670]  (3.25 ns)

 <State 2433>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_64', combined_hls/top.cpp:64) with incoming values : ('q_1_63', combined_hls/top.cpp:64) [4676]  (1.77 ns)

 <State 2434>: 3.25ns
The critical path consists of the following:
	'phi' operation ('q_64', combined_hls/top.cpp:64) with incoming values : ('q_1_63', combined_hls/top.cpp:64) [4676]  (0 ns)
	'getelementptr' operation ('input_buf_addr_131', combined_hls/top.cpp:66) [4688]  (0 ns)
	'load' operation ('input_buf_load_65', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4691]  (3.25 ns)

 <State 2435>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_64', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4690]  (3.25 ns)

 <State 2436>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_63', combined_hls/top.cpp:66) [4692]  (7.26 ns)

 <State 2437>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_63', combined_hls/top.cpp:66) [4692]  (7.26 ns)

 <State 2438>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_63', combined_hls/top.cpp:66) [4692]  (7.26 ns)

 <State 2439>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_63', combined_hls/top.cpp:66) [4692]  (7.26 ns)

 <State 2440>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_63', combined_hls/top.cpp:66) [4692]  (7.26 ns)

 <State 2441>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_63', combined_hls/top.cpp:67) [4693]  (5.7 ns)

 <State 2442>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_63', combined_hls/top.cpp:67) [4693]  (5.7 ns)

 <State 2443>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_63', combined_hls/top.cpp:67) [4693]  (5.7 ns)

 <State 2444>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_63', combined_hls/top.cpp:67) [4693]  (5.7 ns)

 <State 2445>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_63', combined_hls/top.cpp:67) [4694]  (7.26 ns)

 <State 2446>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_63', combined_hls/top.cpp:67) [4694]  (7.26 ns)

 <State 2447>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_63', combined_hls/top.cpp:67) [4694]  (7.26 ns)

 <State 2448>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_63', combined_hls/top.cpp:67) [4694]  (7.26 ns)

 <State 2449>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_63', combined_hls/top.cpp:67) [4694]  (7.26 ns)

 <State 2450>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_63', combined_hls/top.cpp:69) [4699]  (5.55 ns)

 <State 2451>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_63', combined_hls/top.cpp:69) [4700]  (7.79 ns)

 <State 2452>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_63', combined_hls/top.cpp:69) [4700]  (7.79 ns)

 <State 2453>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_63', combined_hls/top.cpp:69) [4700]  (7.79 ns)

 <State 2454>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_63', combined_hls/top.cpp:69) [4700]  (7.79 ns)

 <State 2455>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_63', combined_hls/top.cpp:69) [4700]  (7.79 ns)

 <State 2456>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_63', combined_hls/top.cpp:69) [4700]  (7.79 ns)

 <State 2457>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_63', combined_hls/top.cpp:69) [4701]  (6.5 ns)

 <State 2458>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2459>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2460>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2461>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2462>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2463>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2464>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2465>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2466>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_63', combined_hls/top.cpp:69) [4702]  (7.68 ns)

 <State 2467>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load933', combined_hls/top.cpp:70) on local variable 'l_idx' [4698]  (0 ns)
	'add' operation ('l_idx_2_63', combined_hls/top.cpp:70) [4706]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_63', combined_hls/top.cpp:70 on local variable 'l_idx' [4712]  (3.36 ns)

 <State 2468>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_64', combined_hls/top.cpp:57) [4718]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2469>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4726]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_64' on array 'input_buf', combined_hls/top.cpp:33 [4734]  (3.25 ns)

 <State 2470>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_65', combined_hls/top.cpp:64) with incoming values : ('q_1_64', combined_hls/top.cpp:64) [4740]  (1.77 ns)

 <State 2471>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_65', combined_hls/top.cpp:64) with incoming values : ('q_1_64', combined_hls/top.cpp:64) [4740]  (0 ns)
	'add' operation ('tmp_481', combined_hls/top.cpp:66) [4752]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_133', combined_hls/top.cpp:66) [4755]  (0 ns)
	'load' operation ('input_buf_load_66', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4758]  (3.25 ns)

 <State 2472>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_65', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4757]  (3.25 ns)

 <State 2473>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_64', combined_hls/top.cpp:66) [4759]  (7.26 ns)

 <State 2474>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_64', combined_hls/top.cpp:66) [4759]  (7.26 ns)

 <State 2475>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_64', combined_hls/top.cpp:66) [4759]  (7.26 ns)

 <State 2476>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_64', combined_hls/top.cpp:66) [4759]  (7.26 ns)

 <State 2477>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_64', combined_hls/top.cpp:66) [4759]  (7.26 ns)

 <State 2478>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_64', combined_hls/top.cpp:67) [4760]  (5.7 ns)

 <State 2479>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_64', combined_hls/top.cpp:67) [4760]  (5.7 ns)

 <State 2480>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_64', combined_hls/top.cpp:67) [4760]  (5.7 ns)

 <State 2481>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_64', combined_hls/top.cpp:67) [4760]  (5.7 ns)

 <State 2482>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_64', combined_hls/top.cpp:67) [4761]  (7.26 ns)

 <State 2483>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_64', combined_hls/top.cpp:67) [4761]  (7.26 ns)

 <State 2484>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_64', combined_hls/top.cpp:67) [4761]  (7.26 ns)

 <State 2485>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_64', combined_hls/top.cpp:67) [4761]  (7.26 ns)

 <State 2486>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_64', combined_hls/top.cpp:67) [4761]  (7.26 ns)

 <State 2487>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_64', combined_hls/top.cpp:69) [4766]  (5.55 ns)

 <State 2488>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_64', combined_hls/top.cpp:69) [4767]  (7.79 ns)

 <State 2489>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_64', combined_hls/top.cpp:69) [4767]  (7.79 ns)

 <State 2490>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_64', combined_hls/top.cpp:69) [4767]  (7.79 ns)

 <State 2491>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_64', combined_hls/top.cpp:69) [4767]  (7.79 ns)

 <State 2492>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_64', combined_hls/top.cpp:69) [4767]  (7.79 ns)

 <State 2493>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_64', combined_hls/top.cpp:69) [4767]  (7.79 ns)

 <State 2494>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_64', combined_hls/top.cpp:69) [4768]  (6.5 ns)

 <State 2495>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2496>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2497>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2498>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2499>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2500>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2501>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2502>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2503>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_64', combined_hls/top.cpp:69) [4769]  (7.68 ns)

 <State 2504>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load932', combined_hls/top.cpp:70) on local variable 'l_idx' [4765]  (0 ns)
	'add' operation ('l_idx_2_64', combined_hls/top.cpp:70) [4773]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_64', combined_hls/top.cpp:70 on local variable 'l_idx' [4779]  (3.36 ns)

 <State 2505>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_65', combined_hls/top.cpp:57) [4785]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2506>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4793]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_65' on array 'input_buf', combined_hls/top.cpp:33 [4801]  (3.25 ns)

 <State 2507>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_66', combined_hls/top.cpp:64) with incoming values : ('q_1_65', combined_hls/top.cpp:64) [4807]  (1.77 ns)

 <State 2508>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_66', combined_hls/top.cpp:64) with incoming values : ('q_1_65', combined_hls/top.cpp:64) [4807]  (0 ns)
	'add' operation ('tmp_483', combined_hls/top.cpp:66) [4819]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_135', combined_hls/top.cpp:66) [4822]  (0 ns)
	'load' operation ('input_buf_load_67', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4825]  (3.25 ns)

 <State 2509>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_66', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4824]  (3.25 ns)

 <State 2510>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_65', combined_hls/top.cpp:66) [4826]  (7.26 ns)

 <State 2511>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_65', combined_hls/top.cpp:66) [4826]  (7.26 ns)

 <State 2512>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_65', combined_hls/top.cpp:66) [4826]  (7.26 ns)

 <State 2513>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_65', combined_hls/top.cpp:66) [4826]  (7.26 ns)

 <State 2514>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_65', combined_hls/top.cpp:66) [4826]  (7.26 ns)

 <State 2515>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_65', combined_hls/top.cpp:67) [4827]  (5.7 ns)

 <State 2516>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_65', combined_hls/top.cpp:67) [4827]  (5.7 ns)

 <State 2517>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_65', combined_hls/top.cpp:67) [4827]  (5.7 ns)

 <State 2518>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_65', combined_hls/top.cpp:67) [4827]  (5.7 ns)

 <State 2519>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_65', combined_hls/top.cpp:67) [4828]  (7.26 ns)

 <State 2520>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_65', combined_hls/top.cpp:67) [4828]  (7.26 ns)

 <State 2521>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_65', combined_hls/top.cpp:67) [4828]  (7.26 ns)

 <State 2522>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_65', combined_hls/top.cpp:67) [4828]  (7.26 ns)

 <State 2523>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_65', combined_hls/top.cpp:67) [4828]  (7.26 ns)

 <State 2524>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_65', combined_hls/top.cpp:69) [4833]  (5.55 ns)

 <State 2525>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_65', combined_hls/top.cpp:69) [4834]  (7.79 ns)

 <State 2526>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_65', combined_hls/top.cpp:69) [4834]  (7.79 ns)

 <State 2527>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_65', combined_hls/top.cpp:69) [4834]  (7.79 ns)

 <State 2528>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_65', combined_hls/top.cpp:69) [4834]  (7.79 ns)

 <State 2529>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_65', combined_hls/top.cpp:69) [4834]  (7.79 ns)

 <State 2530>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_65', combined_hls/top.cpp:69) [4834]  (7.79 ns)

 <State 2531>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_65', combined_hls/top.cpp:69) [4835]  (6.5 ns)

 <State 2532>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2533>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2534>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2535>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2536>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2537>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2538>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2539>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2540>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_65', combined_hls/top.cpp:69) [4836]  (7.68 ns)

 <State 2541>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load931', combined_hls/top.cpp:70) on local variable 'l_idx' [4832]  (0 ns)
	'add' operation ('l_idx_2_65', combined_hls/top.cpp:70) [4840]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_65', combined_hls/top.cpp:70 on local variable 'l_idx' [4846]  (3.36 ns)

 <State 2542>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_66', combined_hls/top.cpp:57) [4852]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2543>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4860]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_66' on array 'input_buf', combined_hls/top.cpp:33 [4868]  (3.25 ns)

 <State 2544>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_67', combined_hls/top.cpp:64) with incoming values : ('q_1_66', combined_hls/top.cpp:64) [4874]  (1.77 ns)

 <State 2545>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_67', combined_hls/top.cpp:64) with incoming values : ('q_1_66', combined_hls/top.cpp:64) [4874]  (0 ns)
	'add' operation ('tmp_485', combined_hls/top.cpp:66) [4886]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_137', combined_hls/top.cpp:66) [4889]  (0 ns)
	'load' operation ('input_buf_load_68', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4892]  (3.25 ns)

 <State 2546>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_67', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4891]  (3.25 ns)

 <State 2547>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_66', combined_hls/top.cpp:66) [4893]  (7.26 ns)

 <State 2548>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_66', combined_hls/top.cpp:66) [4893]  (7.26 ns)

 <State 2549>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_66', combined_hls/top.cpp:66) [4893]  (7.26 ns)

 <State 2550>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_66', combined_hls/top.cpp:66) [4893]  (7.26 ns)

 <State 2551>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_66', combined_hls/top.cpp:66) [4893]  (7.26 ns)

 <State 2552>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_66', combined_hls/top.cpp:67) [4894]  (5.7 ns)

 <State 2553>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_66', combined_hls/top.cpp:67) [4894]  (5.7 ns)

 <State 2554>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_66', combined_hls/top.cpp:67) [4894]  (5.7 ns)

 <State 2555>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_66', combined_hls/top.cpp:67) [4894]  (5.7 ns)

 <State 2556>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_66', combined_hls/top.cpp:67) [4895]  (7.26 ns)

 <State 2557>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_66', combined_hls/top.cpp:67) [4895]  (7.26 ns)

 <State 2558>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_66', combined_hls/top.cpp:67) [4895]  (7.26 ns)

 <State 2559>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_66', combined_hls/top.cpp:67) [4895]  (7.26 ns)

 <State 2560>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_66', combined_hls/top.cpp:67) [4895]  (7.26 ns)

 <State 2561>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_66', combined_hls/top.cpp:69) [4900]  (5.55 ns)

 <State 2562>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_66', combined_hls/top.cpp:69) [4901]  (7.79 ns)

 <State 2563>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_66', combined_hls/top.cpp:69) [4901]  (7.79 ns)

 <State 2564>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_66', combined_hls/top.cpp:69) [4901]  (7.79 ns)

 <State 2565>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_66', combined_hls/top.cpp:69) [4901]  (7.79 ns)

 <State 2566>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_66', combined_hls/top.cpp:69) [4901]  (7.79 ns)

 <State 2567>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_66', combined_hls/top.cpp:69) [4901]  (7.79 ns)

 <State 2568>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_66', combined_hls/top.cpp:69) [4902]  (6.5 ns)

 <State 2569>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2570>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2571>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2572>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2573>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2574>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2575>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2576>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2577>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_66', combined_hls/top.cpp:69) [4903]  (7.68 ns)

 <State 2578>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load930', combined_hls/top.cpp:70) on local variable 'l_idx' [4899]  (0 ns)
	'add' operation ('l_idx_2_66', combined_hls/top.cpp:70) [4907]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_66', combined_hls/top.cpp:70 on local variable 'l_idx' [4913]  (3.36 ns)

 <State 2579>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_67', combined_hls/top.cpp:57) [4919]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2580>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4927]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_67' on array 'input_buf', combined_hls/top.cpp:33 [4935]  (3.25 ns)

 <State 2581>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_68', combined_hls/top.cpp:64) with incoming values : ('q_1_67', combined_hls/top.cpp:64) [4941]  (1.77 ns)

 <State 2582>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_68', combined_hls/top.cpp:64) with incoming values : ('q_1_67', combined_hls/top.cpp:64) [4941]  (0 ns)
	'add' operation ('tmp_487', combined_hls/top.cpp:66) [4953]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_139', combined_hls/top.cpp:66) [4956]  (0 ns)
	'load' operation ('input_buf_load_69', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [4959]  (3.25 ns)

 <State 2583>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_68', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [4958]  (3.25 ns)

 <State 2584>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_67', combined_hls/top.cpp:66) [4960]  (7.26 ns)

 <State 2585>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_67', combined_hls/top.cpp:66) [4960]  (7.26 ns)

 <State 2586>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_67', combined_hls/top.cpp:66) [4960]  (7.26 ns)

 <State 2587>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_67', combined_hls/top.cpp:66) [4960]  (7.26 ns)

 <State 2588>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_67', combined_hls/top.cpp:66) [4960]  (7.26 ns)

 <State 2589>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_67', combined_hls/top.cpp:67) [4961]  (5.7 ns)

 <State 2590>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_67', combined_hls/top.cpp:67) [4961]  (5.7 ns)

 <State 2591>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_67', combined_hls/top.cpp:67) [4961]  (5.7 ns)

 <State 2592>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_67', combined_hls/top.cpp:67) [4961]  (5.7 ns)

 <State 2593>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_67', combined_hls/top.cpp:67) [4962]  (7.26 ns)

 <State 2594>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_67', combined_hls/top.cpp:67) [4962]  (7.26 ns)

 <State 2595>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_67', combined_hls/top.cpp:67) [4962]  (7.26 ns)

 <State 2596>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_67', combined_hls/top.cpp:67) [4962]  (7.26 ns)

 <State 2597>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_67', combined_hls/top.cpp:67) [4962]  (7.26 ns)

 <State 2598>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_67', combined_hls/top.cpp:69) [4967]  (5.55 ns)

 <State 2599>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_67', combined_hls/top.cpp:69) [4968]  (7.79 ns)

 <State 2600>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_67', combined_hls/top.cpp:69) [4968]  (7.79 ns)

 <State 2601>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_67', combined_hls/top.cpp:69) [4968]  (7.79 ns)

 <State 2602>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_67', combined_hls/top.cpp:69) [4968]  (7.79 ns)

 <State 2603>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_67', combined_hls/top.cpp:69) [4968]  (7.79 ns)

 <State 2604>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_67', combined_hls/top.cpp:69) [4968]  (7.79 ns)

 <State 2605>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_67', combined_hls/top.cpp:69) [4969]  (6.5 ns)

 <State 2606>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2607>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2608>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2609>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2610>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2611>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2612>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2613>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2614>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_67', combined_hls/top.cpp:69) [4970]  (7.68 ns)

 <State 2615>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load929', combined_hls/top.cpp:70) on local variable 'l_idx' [4966]  (0 ns)
	'add' operation ('l_idx_2_67', combined_hls/top.cpp:70) [4974]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_67', combined_hls/top.cpp:70 on local variable 'l_idx' [4980]  (3.36 ns)

 <State 2616>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_68', combined_hls/top.cpp:57) [4986]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2617>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [4994]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_68' on array 'input_buf', combined_hls/top.cpp:33 [5002]  (3.25 ns)

 <State 2618>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_69', combined_hls/top.cpp:64) with incoming values : ('q_1_68', combined_hls/top.cpp:64) [5008]  (1.77 ns)

 <State 2619>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_69', combined_hls/top.cpp:64) with incoming values : ('q_1_68', combined_hls/top.cpp:64) [5008]  (0 ns)
	'add' operation ('tmp_489', combined_hls/top.cpp:66) [5020]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_141', combined_hls/top.cpp:66) [5023]  (0 ns)
	'load' operation ('input_buf_load_70', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5026]  (3.25 ns)

 <State 2620>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_69', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5025]  (3.25 ns)

 <State 2621>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_68', combined_hls/top.cpp:66) [5027]  (7.26 ns)

 <State 2622>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_68', combined_hls/top.cpp:66) [5027]  (7.26 ns)

 <State 2623>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_68', combined_hls/top.cpp:66) [5027]  (7.26 ns)

 <State 2624>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_68', combined_hls/top.cpp:66) [5027]  (7.26 ns)

 <State 2625>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_68', combined_hls/top.cpp:66) [5027]  (7.26 ns)

 <State 2626>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_68', combined_hls/top.cpp:67) [5028]  (5.7 ns)

 <State 2627>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_68', combined_hls/top.cpp:67) [5028]  (5.7 ns)

 <State 2628>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_68', combined_hls/top.cpp:67) [5028]  (5.7 ns)

 <State 2629>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_68', combined_hls/top.cpp:67) [5028]  (5.7 ns)

 <State 2630>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_68', combined_hls/top.cpp:67) [5029]  (7.26 ns)

 <State 2631>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_68', combined_hls/top.cpp:67) [5029]  (7.26 ns)

 <State 2632>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_68', combined_hls/top.cpp:67) [5029]  (7.26 ns)

 <State 2633>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_68', combined_hls/top.cpp:67) [5029]  (7.26 ns)

 <State 2634>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_68', combined_hls/top.cpp:67) [5029]  (7.26 ns)

 <State 2635>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_68', combined_hls/top.cpp:69) [5034]  (5.55 ns)

 <State 2636>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_68', combined_hls/top.cpp:69) [5035]  (7.79 ns)

 <State 2637>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_68', combined_hls/top.cpp:69) [5035]  (7.79 ns)

 <State 2638>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_68', combined_hls/top.cpp:69) [5035]  (7.79 ns)

 <State 2639>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_68', combined_hls/top.cpp:69) [5035]  (7.79 ns)

 <State 2640>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_68', combined_hls/top.cpp:69) [5035]  (7.79 ns)

 <State 2641>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_68', combined_hls/top.cpp:69) [5035]  (7.79 ns)

 <State 2642>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_68', combined_hls/top.cpp:69) [5036]  (6.5 ns)

 <State 2643>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2644>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2645>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2646>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2647>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2648>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2649>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2650>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2651>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_68', combined_hls/top.cpp:69) [5037]  (7.68 ns)

 <State 2652>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load928', combined_hls/top.cpp:70) on local variable 'l_idx' [5033]  (0 ns)
	'add' operation ('l_idx_2_68', combined_hls/top.cpp:70) [5041]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_68', combined_hls/top.cpp:70 on local variable 'l_idx' [5047]  (3.36 ns)

 <State 2653>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_69', combined_hls/top.cpp:57) [5053]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2654>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5061]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_69' on array 'input_buf', combined_hls/top.cpp:33 [5069]  (3.25 ns)

 <State 2655>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_70', combined_hls/top.cpp:64) with incoming values : ('q_1_69', combined_hls/top.cpp:64) [5075]  (1.77 ns)

 <State 2656>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_70', combined_hls/top.cpp:64) with incoming values : ('q_1_69', combined_hls/top.cpp:64) [5075]  (0 ns)
	'add' operation ('tmp_491', combined_hls/top.cpp:66) [5087]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_143', combined_hls/top.cpp:66) [5090]  (0 ns)
	'load' operation ('input_buf_load_71', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5093]  (3.25 ns)

 <State 2657>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_70', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5092]  (3.25 ns)

 <State 2658>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_69', combined_hls/top.cpp:66) [5094]  (7.26 ns)

 <State 2659>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_69', combined_hls/top.cpp:66) [5094]  (7.26 ns)

 <State 2660>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_69', combined_hls/top.cpp:66) [5094]  (7.26 ns)

 <State 2661>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_69', combined_hls/top.cpp:66) [5094]  (7.26 ns)

 <State 2662>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_69', combined_hls/top.cpp:66) [5094]  (7.26 ns)

 <State 2663>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_69', combined_hls/top.cpp:67) [5095]  (5.7 ns)

 <State 2664>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_69', combined_hls/top.cpp:67) [5095]  (5.7 ns)

 <State 2665>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_69', combined_hls/top.cpp:67) [5095]  (5.7 ns)

 <State 2666>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_69', combined_hls/top.cpp:67) [5095]  (5.7 ns)

 <State 2667>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_69', combined_hls/top.cpp:67) [5096]  (7.26 ns)

 <State 2668>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_69', combined_hls/top.cpp:67) [5096]  (7.26 ns)

 <State 2669>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_69', combined_hls/top.cpp:67) [5096]  (7.26 ns)

 <State 2670>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_69', combined_hls/top.cpp:67) [5096]  (7.26 ns)

 <State 2671>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_69', combined_hls/top.cpp:67) [5096]  (7.26 ns)

 <State 2672>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_69', combined_hls/top.cpp:69) [5101]  (5.55 ns)

 <State 2673>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_69', combined_hls/top.cpp:69) [5102]  (7.79 ns)

 <State 2674>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_69', combined_hls/top.cpp:69) [5102]  (7.79 ns)

 <State 2675>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_69', combined_hls/top.cpp:69) [5102]  (7.79 ns)

 <State 2676>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_69', combined_hls/top.cpp:69) [5102]  (7.79 ns)

 <State 2677>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_69', combined_hls/top.cpp:69) [5102]  (7.79 ns)

 <State 2678>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_69', combined_hls/top.cpp:69) [5102]  (7.79 ns)

 <State 2679>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_69', combined_hls/top.cpp:69) [5103]  (6.5 ns)

 <State 2680>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2681>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2682>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2683>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2684>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2685>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2686>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2687>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2688>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_69', combined_hls/top.cpp:69) [5104]  (7.68 ns)

 <State 2689>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load927', combined_hls/top.cpp:70) on local variable 'l_idx' [5100]  (0 ns)
	'add' operation ('l_idx_2_69', combined_hls/top.cpp:70) [5108]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_69', combined_hls/top.cpp:70 on local variable 'l_idx' [5114]  (3.36 ns)

 <State 2690>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_70', combined_hls/top.cpp:57) [5120]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2691>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5128]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_70' on array 'input_buf', combined_hls/top.cpp:33 [5136]  (3.25 ns)

 <State 2692>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_71', combined_hls/top.cpp:64) with incoming values : ('q_1_70', combined_hls/top.cpp:64) [5142]  (1.77 ns)

 <State 2693>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_71', combined_hls/top.cpp:64) with incoming values : ('q_1_70', combined_hls/top.cpp:64) [5142]  (0 ns)
	'add' operation ('tmp_493', combined_hls/top.cpp:66) [5154]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_145', combined_hls/top.cpp:66) [5157]  (0 ns)
	'load' operation ('input_buf_load_72', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5160]  (3.25 ns)

 <State 2694>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_71', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5159]  (3.25 ns)

 <State 2695>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_70', combined_hls/top.cpp:66) [5161]  (7.26 ns)

 <State 2696>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_70', combined_hls/top.cpp:66) [5161]  (7.26 ns)

 <State 2697>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_70', combined_hls/top.cpp:66) [5161]  (7.26 ns)

 <State 2698>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_70', combined_hls/top.cpp:66) [5161]  (7.26 ns)

 <State 2699>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_70', combined_hls/top.cpp:66) [5161]  (7.26 ns)

 <State 2700>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_70', combined_hls/top.cpp:67) [5162]  (5.7 ns)

 <State 2701>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_70', combined_hls/top.cpp:67) [5162]  (5.7 ns)

 <State 2702>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_70', combined_hls/top.cpp:67) [5162]  (5.7 ns)

 <State 2703>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_70', combined_hls/top.cpp:67) [5162]  (5.7 ns)

 <State 2704>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_70', combined_hls/top.cpp:67) [5163]  (7.26 ns)

 <State 2705>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_70', combined_hls/top.cpp:67) [5163]  (7.26 ns)

 <State 2706>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_70', combined_hls/top.cpp:67) [5163]  (7.26 ns)

 <State 2707>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_70', combined_hls/top.cpp:67) [5163]  (7.26 ns)

 <State 2708>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_70', combined_hls/top.cpp:67) [5163]  (7.26 ns)

 <State 2709>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_70', combined_hls/top.cpp:69) [5168]  (5.55 ns)

 <State 2710>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_70', combined_hls/top.cpp:69) [5169]  (7.79 ns)

 <State 2711>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_70', combined_hls/top.cpp:69) [5169]  (7.79 ns)

 <State 2712>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_70', combined_hls/top.cpp:69) [5169]  (7.79 ns)

 <State 2713>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_70', combined_hls/top.cpp:69) [5169]  (7.79 ns)

 <State 2714>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_70', combined_hls/top.cpp:69) [5169]  (7.79 ns)

 <State 2715>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_70', combined_hls/top.cpp:69) [5169]  (7.79 ns)

 <State 2716>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_70', combined_hls/top.cpp:69) [5170]  (6.5 ns)

 <State 2717>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2718>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2719>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2720>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2721>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2722>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2723>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2724>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2725>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_70', combined_hls/top.cpp:69) [5171]  (7.68 ns)

 <State 2726>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load926', combined_hls/top.cpp:70) on local variable 'l_idx' [5167]  (0 ns)
	'add' operation ('l_idx_2_70', combined_hls/top.cpp:70) [5175]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_70', combined_hls/top.cpp:70 on local variable 'l_idx' [5181]  (3.36 ns)

 <State 2727>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_71', combined_hls/top.cpp:57) [5187]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2728>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5195]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_71' on array 'input_buf', combined_hls/top.cpp:33 [5203]  (3.25 ns)

 <State 2729>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_72', combined_hls/top.cpp:64) with incoming values : ('q_1_71', combined_hls/top.cpp:64) [5209]  (1.77 ns)

 <State 2730>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_72', combined_hls/top.cpp:64) with incoming values : ('q_1_71', combined_hls/top.cpp:64) [5209]  (0 ns)
	'add' operation ('tmp_495', combined_hls/top.cpp:66) [5221]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_147', combined_hls/top.cpp:66) [5224]  (0 ns)
	'load' operation ('input_buf_load_73', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5227]  (3.25 ns)

 <State 2731>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_72', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5226]  (3.25 ns)

 <State 2732>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_71', combined_hls/top.cpp:66) [5228]  (7.26 ns)

 <State 2733>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_71', combined_hls/top.cpp:66) [5228]  (7.26 ns)

 <State 2734>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_71', combined_hls/top.cpp:66) [5228]  (7.26 ns)

 <State 2735>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_71', combined_hls/top.cpp:66) [5228]  (7.26 ns)

 <State 2736>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_71', combined_hls/top.cpp:66) [5228]  (7.26 ns)

 <State 2737>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_71', combined_hls/top.cpp:67) [5229]  (5.7 ns)

 <State 2738>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_71', combined_hls/top.cpp:67) [5229]  (5.7 ns)

 <State 2739>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_71', combined_hls/top.cpp:67) [5229]  (5.7 ns)

 <State 2740>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_71', combined_hls/top.cpp:67) [5229]  (5.7 ns)

 <State 2741>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_71', combined_hls/top.cpp:67) [5230]  (7.26 ns)

 <State 2742>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_71', combined_hls/top.cpp:67) [5230]  (7.26 ns)

 <State 2743>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_71', combined_hls/top.cpp:67) [5230]  (7.26 ns)

 <State 2744>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_71', combined_hls/top.cpp:67) [5230]  (7.26 ns)

 <State 2745>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_71', combined_hls/top.cpp:67) [5230]  (7.26 ns)

 <State 2746>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_71', combined_hls/top.cpp:69) [5235]  (5.55 ns)

 <State 2747>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_71', combined_hls/top.cpp:69) [5236]  (7.79 ns)

 <State 2748>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_71', combined_hls/top.cpp:69) [5236]  (7.79 ns)

 <State 2749>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_71', combined_hls/top.cpp:69) [5236]  (7.79 ns)

 <State 2750>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_71', combined_hls/top.cpp:69) [5236]  (7.79 ns)

 <State 2751>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_71', combined_hls/top.cpp:69) [5236]  (7.79 ns)

 <State 2752>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_71', combined_hls/top.cpp:69) [5236]  (7.79 ns)

 <State 2753>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_71', combined_hls/top.cpp:69) [5237]  (6.5 ns)

 <State 2754>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2755>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2756>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2757>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2758>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2759>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2760>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2761>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2762>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_71', combined_hls/top.cpp:69) [5238]  (7.68 ns)

 <State 2763>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load925', combined_hls/top.cpp:70) on local variable 'l_idx' [5234]  (0 ns)
	'add' operation ('l_idx_2_71', combined_hls/top.cpp:70) [5242]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_71', combined_hls/top.cpp:70 on local variable 'l_idx' [5248]  (3.36 ns)

 <State 2764>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_72', combined_hls/top.cpp:57) [5254]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2765>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5262]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_72' on array 'input_buf', combined_hls/top.cpp:33 [5270]  (3.25 ns)

 <State 2766>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_73', combined_hls/top.cpp:64) with incoming values : ('q_1_72', combined_hls/top.cpp:64) [5276]  (1.77 ns)

 <State 2767>: 5.2ns
The critical path consists of the following:
	'phi' operation ('q_73', combined_hls/top.cpp:64) with incoming values : ('q_1_72', combined_hls/top.cpp:64) [5276]  (0 ns)
	'add' operation ('tmp_497', combined_hls/top.cpp:66) [5288]  (1.94 ns)
	'getelementptr' operation ('input_buf_addr_149', combined_hls/top.cpp:66) [5291]  (0 ns)
	'load' operation ('input_buf_load_74', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5294]  (3.25 ns)

 <State 2768>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_73', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5293]  (3.25 ns)

 <State 2769>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_72', combined_hls/top.cpp:66) [5295]  (7.26 ns)

 <State 2770>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_72', combined_hls/top.cpp:66) [5295]  (7.26 ns)

 <State 2771>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_72', combined_hls/top.cpp:66) [5295]  (7.26 ns)

 <State 2772>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_72', combined_hls/top.cpp:66) [5295]  (7.26 ns)

 <State 2773>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_72', combined_hls/top.cpp:66) [5295]  (7.26 ns)

 <State 2774>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_72', combined_hls/top.cpp:67) [5296]  (5.7 ns)

 <State 2775>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_72', combined_hls/top.cpp:67) [5296]  (5.7 ns)

 <State 2776>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_72', combined_hls/top.cpp:67) [5296]  (5.7 ns)

 <State 2777>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_72', combined_hls/top.cpp:67) [5296]  (5.7 ns)

 <State 2778>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_72', combined_hls/top.cpp:67) [5297]  (7.26 ns)

 <State 2779>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_72', combined_hls/top.cpp:67) [5297]  (7.26 ns)

 <State 2780>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_72', combined_hls/top.cpp:67) [5297]  (7.26 ns)

 <State 2781>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_72', combined_hls/top.cpp:67) [5297]  (7.26 ns)

 <State 2782>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_72', combined_hls/top.cpp:67) [5297]  (7.26 ns)

 <State 2783>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_72', combined_hls/top.cpp:69) [5302]  (5.55 ns)

 <State 2784>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_72', combined_hls/top.cpp:69) [5303]  (7.79 ns)

 <State 2785>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_72', combined_hls/top.cpp:69) [5303]  (7.79 ns)

 <State 2786>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_72', combined_hls/top.cpp:69) [5303]  (7.79 ns)

 <State 2787>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_72', combined_hls/top.cpp:69) [5303]  (7.79 ns)

 <State 2788>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_72', combined_hls/top.cpp:69) [5303]  (7.79 ns)

 <State 2789>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_72', combined_hls/top.cpp:69) [5303]  (7.79 ns)

 <State 2790>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_72', combined_hls/top.cpp:69) [5304]  (6.5 ns)

 <State 2791>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2792>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2793>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2794>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2795>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2796>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2797>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2798>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2799>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_72', combined_hls/top.cpp:69) [5305]  (7.68 ns)

 <State 2800>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load924', combined_hls/top.cpp:70) on local variable 'l_idx' [5301]  (0 ns)
	'add' operation ('l_idx_2_72', combined_hls/top.cpp:70) [5309]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_72', combined_hls/top.cpp:70 on local variable 'l_idx' [5315]  (3.36 ns)

 <State 2801>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_73', combined_hls/top.cpp:57) [5321]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2802>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5329]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_73' on array 'input_buf', combined_hls/top.cpp:33 [5337]  (3.25 ns)

 <State 2803>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_74', combined_hls/top.cpp:64) with incoming values : ('q_1_73', combined_hls/top.cpp:64) [5343]  (1.77 ns)

 <State 2804>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_74', combined_hls/top.cpp:64) with incoming values : ('q_1_73', combined_hls/top.cpp:64) [5343]  (0 ns)
	'add' operation ('tmp_499', combined_hls/top.cpp:66) [5355]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_151', combined_hls/top.cpp:66) [5358]  (0 ns)
	'load' operation ('input_buf_load_75', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5361]  (3.25 ns)

 <State 2805>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_74', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5360]  (3.25 ns)

 <State 2806>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_73', combined_hls/top.cpp:66) [5362]  (7.26 ns)

 <State 2807>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_73', combined_hls/top.cpp:66) [5362]  (7.26 ns)

 <State 2808>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_73', combined_hls/top.cpp:66) [5362]  (7.26 ns)

 <State 2809>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_73', combined_hls/top.cpp:66) [5362]  (7.26 ns)

 <State 2810>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_73', combined_hls/top.cpp:66) [5362]  (7.26 ns)

 <State 2811>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_73', combined_hls/top.cpp:67) [5363]  (5.7 ns)

 <State 2812>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_73', combined_hls/top.cpp:67) [5363]  (5.7 ns)

 <State 2813>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_73', combined_hls/top.cpp:67) [5363]  (5.7 ns)

 <State 2814>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_73', combined_hls/top.cpp:67) [5363]  (5.7 ns)

 <State 2815>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_73', combined_hls/top.cpp:67) [5364]  (7.26 ns)

 <State 2816>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_73', combined_hls/top.cpp:67) [5364]  (7.26 ns)

 <State 2817>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_73', combined_hls/top.cpp:67) [5364]  (7.26 ns)

 <State 2818>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_73', combined_hls/top.cpp:67) [5364]  (7.26 ns)

 <State 2819>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_73', combined_hls/top.cpp:67) [5364]  (7.26 ns)

 <State 2820>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_73', combined_hls/top.cpp:69) [5369]  (5.55 ns)

 <State 2821>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_73', combined_hls/top.cpp:69) [5370]  (7.79 ns)

 <State 2822>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_73', combined_hls/top.cpp:69) [5370]  (7.79 ns)

 <State 2823>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_73', combined_hls/top.cpp:69) [5370]  (7.79 ns)

 <State 2824>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_73', combined_hls/top.cpp:69) [5370]  (7.79 ns)

 <State 2825>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_73', combined_hls/top.cpp:69) [5370]  (7.79 ns)

 <State 2826>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_73', combined_hls/top.cpp:69) [5370]  (7.79 ns)

 <State 2827>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_73', combined_hls/top.cpp:69) [5371]  (6.5 ns)

 <State 2828>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2829>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2830>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2831>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2832>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2833>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2834>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2835>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2836>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_73', combined_hls/top.cpp:69) [5372]  (7.68 ns)

 <State 2837>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load923', combined_hls/top.cpp:70) on local variable 'l_idx' [5368]  (0 ns)
	'add' operation ('l_idx_2_73', combined_hls/top.cpp:70) [5376]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_73', combined_hls/top.cpp:70 on local variable 'l_idx' [5382]  (3.36 ns)

 <State 2838>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_74', combined_hls/top.cpp:57) [5388]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2839>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5396]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_74' on array 'input_buf', combined_hls/top.cpp:33 [5404]  (3.25 ns)

 <State 2840>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_75', combined_hls/top.cpp:64) with incoming values : ('q_1_74', combined_hls/top.cpp:64) [5410]  (1.77 ns)

 <State 2841>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_75', combined_hls/top.cpp:64) with incoming values : ('q_1_74', combined_hls/top.cpp:64) [5410]  (0 ns)
	'add' operation ('tmp_501', combined_hls/top.cpp:66) [5422]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_153', combined_hls/top.cpp:66) [5425]  (0 ns)
	'load' operation ('input_buf_load_76', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5428]  (3.25 ns)

 <State 2842>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_75', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5427]  (3.25 ns)

 <State 2843>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_74', combined_hls/top.cpp:66) [5429]  (7.26 ns)

 <State 2844>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_74', combined_hls/top.cpp:66) [5429]  (7.26 ns)

 <State 2845>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_74', combined_hls/top.cpp:66) [5429]  (7.26 ns)

 <State 2846>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_74', combined_hls/top.cpp:66) [5429]  (7.26 ns)

 <State 2847>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_74', combined_hls/top.cpp:66) [5429]  (7.26 ns)

 <State 2848>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_74', combined_hls/top.cpp:67) [5430]  (5.7 ns)

 <State 2849>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_74', combined_hls/top.cpp:67) [5430]  (5.7 ns)

 <State 2850>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_74', combined_hls/top.cpp:67) [5430]  (5.7 ns)

 <State 2851>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_74', combined_hls/top.cpp:67) [5430]  (5.7 ns)

 <State 2852>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_74', combined_hls/top.cpp:67) [5431]  (7.26 ns)

 <State 2853>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_74', combined_hls/top.cpp:67) [5431]  (7.26 ns)

 <State 2854>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_74', combined_hls/top.cpp:67) [5431]  (7.26 ns)

 <State 2855>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_74', combined_hls/top.cpp:67) [5431]  (7.26 ns)

 <State 2856>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_74', combined_hls/top.cpp:67) [5431]  (7.26 ns)

 <State 2857>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_74', combined_hls/top.cpp:69) [5436]  (5.55 ns)

 <State 2858>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_74', combined_hls/top.cpp:69) [5437]  (7.79 ns)

 <State 2859>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_74', combined_hls/top.cpp:69) [5437]  (7.79 ns)

 <State 2860>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_74', combined_hls/top.cpp:69) [5437]  (7.79 ns)

 <State 2861>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_74', combined_hls/top.cpp:69) [5437]  (7.79 ns)

 <State 2862>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_74', combined_hls/top.cpp:69) [5437]  (7.79 ns)

 <State 2863>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_74', combined_hls/top.cpp:69) [5437]  (7.79 ns)

 <State 2864>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_74', combined_hls/top.cpp:69) [5438]  (6.5 ns)

 <State 2865>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2866>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2867>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2868>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2869>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2870>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2871>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2872>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2873>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_74', combined_hls/top.cpp:69) [5439]  (7.68 ns)

 <State 2874>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load922', combined_hls/top.cpp:70) on local variable 'l_idx' [5435]  (0 ns)
	'add' operation ('l_idx_2_74', combined_hls/top.cpp:70) [5443]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_74', combined_hls/top.cpp:70 on local variable 'l_idx' [5449]  (3.36 ns)

 <State 2875>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_75', combined_hls/top.cpp:57) [5455]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2876>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5463]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_75' on array 'input_buf', combined_hls/top.cpp:33 [5471]  (3.25 ns)

 <State 2877>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_76', combined_hls/top.cpp:64) with incoming values : ('q_1_75', combined_hls/top.cpp:64) [5477]  (1.77 ns)

 <State 2878>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_76', combined_hls/top.cpp:64) with incoming values : ('q_1_75', combined_hls/top.cpp:64) [5477]  (0 ns)
	'add' operation ('tmp_503', combined_hls/top.cpp:66) [5489]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_155', combined_hls/top.cpp:66) [5492]  (0 ns)
	'load' operation ('input_buf_load_77', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5495]  (3.25 ns)

 <State 2879>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_76', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5494]  (3.25 ns)

 <State 2880>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_75', combined_hls/top.cpp:66) [5496]  (7.26 ns)

 <State 2881>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_75', combined_hls/top.cpp:66) [5496]  (7.26 ns)

 <State 2882>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_75', combined_hls/top.cpp:66) [5496]  (7.26 ns)

 <State 2883>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_75', combined_hls/top.cpp:66) [5496]  (7.26 ns)

 <State 2884>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_75', combined_hls/top.cpp:66) [5496]  (7.26 ns)

 <State 2885>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_75', combined_hls/top.cpp:67) [5497]  (5.7 ns)

 <State 2886>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_75', combined_hls/top.cpp:67) [5497]  (5.7 ns)

 <State 2887>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_75', combined_hls/top.cpp:67) [5497]  (5.7 ns)

 <State 2888>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_75', combined_hls/top.cpp:67) [5497]  (5.7 ns)

 <State 2889>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_75', combined_hls/top.cpp:67) [5498]  (7.26 ns)

 <State 2890>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_75', combined_hls/top.cpp:67) [5498]  (7.26 ns)

 <State 2891>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_75', combined_hls/top.cpp:67) [5498]  (7.26 ns)

 <State 2892>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_75', combined_hls/top.cpp:67) [5498]  (7.26 ns)

 <State 2893>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_75', combined_hls/top.cpp:67) [5498]  (7.26 ns)

 <State 2894>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_75', combined_hls/top.cpp:69) [5503]  (5.55 ns)

 <State 2895>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_75', combined_hls/top.cpp:69) [5504]  (7.79 ns)

 <State 2896>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_75', combined_hls/top.cpp:69) [5504]  (7.79 ns)

 <State 2897>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_75', combined_hls/top.cpp:69) [5504]  (7.79 ns)

 <State 2898>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_75', combined_hls/top.cpp:69) [5504]  (7.79 ns)

 <State 2899>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_75', combined_hls/top.cpp:69) [5504]  (7.79 ns)

 <State 2900>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_75', combined_hls/top.cpp:69) [5504]  (7.79 ns)

 <State 2901>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_75', combined_hls/top.cpp:69) [5505]  (6.5 ns)

 <State 2902>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2903>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2904>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2905>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2906>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2907>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2908>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2909>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2910>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_75', combined_hls/top.cpp:69) [5506]  (7.68 ns)

 <State 2911>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load921', combined_hls/top.cpp:70) on local variable 'l_idx' [5502]  (0 ns)
	'add' operation ('l_idx_2_75', combined_hls/top.cpp:70) [5510]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_75', combined_hls/top.cpp:70 on local variable 'l_idx' [5516]  (3.36 ns)

 <State 2912>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_76', combined_hls/top.cpp:57) [5522]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2913>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5530]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_76' on array 'input_buf', combined_hls/top.cpp:33 [5538]  (3.25 ns)

 <State 2914>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_77', combined_hls/top.cpp:64) with incoming values : ('q_1_76', combined_hls/top.cpp:64) [5544]  (1.77 ns)

 <State 2915>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_77', combined_hls/top.cpp:64) with incoming values : ('q_1_76', combined_hls/top.cpp:64) [5544]  (0 ns)
	'add' operation ('tmp_505', combined_hls/top.cpp:66) [5556]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_157', combined_hls/top.cpp:66) [5559]  (0 ns)
	'load' operation ('input_buf_load_78', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5562]  (3.25 ns)

 <State 2916>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_77', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5561]  (3.25 ns)

 <State 2917>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_76', combined_hls/top.cpp:66) [5563]  (7.26 ns)

 <State 2918>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_76', combined_hls/top.cpp:66) [5563]  (7.26 ns)

 <State 2919>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_76', combined_hls/top.cpp:66) [5563]  (7.26 ns)

 <State 2920>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_76', combined_hls/top.cpp:66) [5563]  (7.26 ns)

 <State 2921>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_76', combined_hls/top.cpp:66) [5563]  (7.26 ns)

 <State 2922>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_76', combined_hls/top.cpp:67) [5564]  (5.7 ns)

 <State 2923>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_76', combined_hls/top.cpp:67) [5564]  (5.7 ns)

 <State 2924>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_76', combined_hls/top.cpp:67) [5564]  (5.7 ns)

 <State 2925>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_76', combined_hls/top.cpp:67) [5564]  (5.7 ns)

 <State 2926>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_76', combined_hls/top.cpp:67) [5565]  (7.26 ns)

 <State 2927>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_76', combined_hls/top.cpp:67) [5565]  (7.26 ns)

 <State 2928>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_76', combined_hls/top.cpp:67) [5565]  (7.26 ns)

 <State 2929>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_76', combined_hls/top.cpp:67) [5565]  (7.26 ns)

 <State 2930>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_76', combined_hls/top.cpp:67) [5565]  (7.26 ns)

 <State 2931>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_76', combined_hls/top.cpp:69) [5570]  (5.55 ns)

 <State 2932>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_76', combined_hls/top.cpp:69) [5571]  (7.79 ns)

 <State 2933>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_76', combined_hls/top.cpp:69) [5571]  (7.79 ns)

 <State 2934>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_76', combined_hls/top.cpp:69) [5571]  (7.79 ns)

 <State 2935>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_76', combined_hls/top.cpp:69) [5571]  (7.79 ns)

 <State 2936>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_76', combined_hls/top.cpp:69) [5571]  (7.79 ns)

 <State 2937>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_76', combined_hls/top.cpp:69) [5571]  (7.79 ns)

 <State 2938>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_76', combined_hls/top.cpp:69) [5572]  (6.5 ns)

 <State 2939>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2940>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2941>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2942>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2943>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2944>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2945>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2946>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2947>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_76', combined_hls/top.cpp:69) [5573]  (7.68 ns)

 <State 2948>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load920', combined_hls/top.cpp:70) on local variable 'l_idx' [5569]  (0 ns)
	'add' operation ('l_idx_2_76', combined_hls/top.cpp:70) [5577]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_76', combined_hls/top.cpp:70 on local variable 'l_idx' [5583]  (3.36 ns)

 <State 2949>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_77', combined_hls/top.cpp:57) [5589]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2950>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5597]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_77' on array 'input_buf', combined_hls/top.cpp:33 [5605]  (3.25 ns)

 <State 2951>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_78', combined_hls/top.cpp:64) with incoming values : ('q_1_77', combined_hls/top.cpp:64) [5611]  (1.77 ns)

 <State 2952>: 5.07ns
The critical path consists of the following:
	'phi' operation ('q_78', combined_hls/top.cpp:64) with incoming values : ('q_1_77', combined_hls/top.cpp:64) [5611]  (0 ns)
	'add' operation ('tmp_507', combined_hls/top.cpp:66) [5623]  (1.81 ns)
	'getelementptr' operation ('input_buf_addr_159', combined_hls/top.cpp:66) [5626]  (0 ns)
	'load' operation ('input_buf_load_79', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5629]  (3.25 ns)

 <State 2953>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_78', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5628]  (3.25 ns)

 <State 2954>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_77', combined_hls/top.cpp:66) [5630]  (7.26 ns)

 <State 2955>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_77', combined_hls/top.cpp:66) [5630]  (7.26 ns)

 <State 2956>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_77', combined_hls/top.cpp:66) [5630]  (7.26 ns)

 <State 2957>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_77', combined_hls/top.cpp:66) [5630]  (7.26 ns)

 <State 2958>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_77', combined_hls/top.cpp:66) [5630]  (7.26 ns)

 <State 2959>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_77', combined_hls/top.cpp:67) [5631]  (5.7 ns)

 <State 2960>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_77', combined_hls/top.cpp:67) [5631]  (5.7 ns)

 <State 2961>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_77', combined_hls/top.cpp:67) [5631]  (5.7 ns)

 <State 2962>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_77', combined_hls/top.cpp:67) [5631]  (5.7 ns)

 <State 2963>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_77', combined_hls/top.cpp:67) [5632]  (7.26 ns)

 <State 2964>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_77', combined_hls/top.cpp:67) [5632]  (7.26 ns)

 <State 2965>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_77', combined_hls/top.cpp:67) [5632]  (7.26 ns)

 <State 2966>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_77', combined_hls/top.cpp:67) [5632]  (7.26 ns)

 <State 2967>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_77', combined_hls/top.cpp:67) [5632]  (7.26 ns)

 <State 2968>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_77', combined_hls/top.cpp:69) [5637]  (5.55 ns)

 <State 2969>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_77', combined_hls/top.cpp:69) [5638]  (7.79 ns)

 <State 2970>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_77', combined_hls/top.cpp:69) [5638]  (7.79 ns)

 <State 2971>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_77', combined_hls/top.cpp:69) [5638]  (7.79 ns)

 <State 2972>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_77', combined_hls/top.cpp:69) [5638]  (7.79 ns)

 <State 2973>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_77', combined_hls/top.cpp:69) [5638]  (7.79 ns)

 <State 2974>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_77', combined_hls/top.cpp:69) [5638]  (7.79 ns)

 <State 2975>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_77', combined_hls/top.cpp:69) [5639]  (6.5 ns)

 <State 2976>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2977>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2978>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2979>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2980>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2981>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2982>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2983>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2984>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_77', combined_hls/top.cpp:69) [5640]  (7.68 ns)

 <State 2985>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load919', combined_hls/top.cpp:70) on local variable 'l_idx' [5636]  (0 ns)
	'add' operation ('l_idx_2_77', combined_hls/top.cpp:70) [5644]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_77', combined_hls/top.cpp:70 on local variable 'l_idx' [5650]  (3.36 ns)

 <State 2986>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_78', combined_hls/top.cpp:57) [5656]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 2987>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5664]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_78' on array 'input_buf', combined_hls/top.cpp:33 [5672]  (3.25 ns)

 <State 2988>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_79', combined_hls/top.cpp:64) with incoming values : ('q_1_78', combined_hls/top.cpp:64) [5678]  (1.77 ns)

 <State 2989>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_79', combined_hls/top.cpp:64) with incoming values : ('q_1_78', combined_hls/top.cpp:64) [5678]  (0 ns)
	'add' operation ('tmp_509', combined_hls/top.cpp:66) [5690]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_161', combined_hls/top.cpp:66) [5693]  (0 ns)
	'load' operation ('input_buf_load_80', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5696]  (3.25 ns)

 <State 2990>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_79', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5695]  (3.25 ns)

 <State 2991>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_78', combined_hls/top.cpp:66) [5697]  (7.26 ns)

 <State 2992>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_78', combined_hls/top.cpp:66) [5697]  (7.26 ns)

 <State 2993>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_78', combined_hls/top.cpp:66) [5697]  (7.26 ns)

 <State 2994>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_78', combined_hls/top.cpp:66) [5697]  (7.26 ns)

 <State 2995>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_78', combined_hls/top.cpp:66) [5697]  (7.26 ns)

 <State 2996>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_78', combined_hls/top.cpp:67) [5698]  (5.7 ns)

 <State 2997>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_78', combined_hls/top.cpp:67) [5698]  (5.7 ns)

 <State 2998>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_78', combined_hls/top.cpp:67) [5698]  (5.7 ns)

 <State 2999>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_78', combined_hls/top.cpp:67) [5698]  (5.7 ns)

 <State 3000>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_78', combined_hls/top.cpp:67) [5699]  (7.26 ns)

 <State 3001>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_78', combined_hls/top.cpp:67) [5699]  (7.26 ns)

 <State 3002>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_78', combined_hls/top.cpp:67) [5699]  (7.26 ns)

 <State 3003>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_78', combined_hls/top.cpp:67) [5699]  (7.26 ns)

 <State 3004>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_78', combined_hls/top.cpp:67) [5699]  (7.26 ns)

 <State 3005>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_78', combined_hls/top.cpp:69) [5704]  (5.55 ns)

 <State 3006>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_78', combined_hls/top.cpp:69) [5705]  (7.79 ns)

 <State 3007>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_78', combined_hls/top.cpp:69) [5705]  (7.79 ns)

 <State 3008>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_78', combined_hls/top.cpp:69) [5705]  (7.79 ns)

 <State 3009>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_78', combined_hls/top.cpp:69) [5705]  (7.79 ns)

 <State 3010>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_78', combined_hls/top.cpp:69) [5705]  (7.79 ns)

 <State 3011>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_78', combined_hls/top.cpp:69) [5705]  (7.79 ns)

 <State 3012>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_78', combined_hls/top.cpp:69) [5706]  (6.5 ns)

 <State 3013>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3014>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3015>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3016>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3017>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3018>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3019>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3020>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3021>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_78', combined_hls/top.cpp:69) [5707]  (7.68 ns)

 <State 3022>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load918', combined_hls/top.cpp:70) on local variable 'l_idx' [5703]  (0 ns)
	'add' operation ('l_idx_2_78', combined_hls/top.cpp:70) [5711]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_78', combined_hls/top.cpp:70 on local variable 'l_idx' [5717]  (3.36 ns)

 <State 3023>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_79', combined_hls/top.cpp:57) [5723]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3024>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5731]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_79' on array 'input_buf', combined_hls/top.cpp:33 [5739]  (3.25 ns)

 <State 3025>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_80', combined_hls/top.cpp:64) with incoming values : ('q_1_79', combined_hls/top.cpp:64) [5745]  (1.77 ns)

 <State 3026>: 4.93ns
The critical path consists of the following:
	'phi' operation ('q_80', combined_hls/top.cpp:64) with incoming values : ('q_1_79', combined_hls/top.cpp:64) [5745]  (0 ns)
	'add' operation ('tmp_511', combined_hls/top.cpp:66) [5757]  (1.68 ns)
	'getelementptr' operation ('input_buf_addr_163', combined_hls/top.cpp:66) [5760]  (0 ns)
	'load' operation ('input_buf_load_81', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5763]  (3.25 ns)

 <State 3027>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_80', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5762]  (3.25 ns)

 <State 3028>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_79', combined_hls/top.cpp:66) [5764]  (7.26 ns)

 <State 3029>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_79', combined_hls/top.cpp:66) [5764]  (7.26 ns)

 <State 3030>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_79', combined_hls/top.cpp:66) [5764]  (7.26 ns)

 <State 3031>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_79', combined_hls/top.cpp:66) [5764]  (7.26 ns)

 <State 3032>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_79', combined_hls/top.cpp:66) [5764]  (7.26 ns)

 <State 3033>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_79', combined_hls/top.cpp:67) [5765]  (5.7 ns)

 <State 3034>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_79', combined_hls/top.cpp:67) [5765]  (5.7 ns)

 <State 3035>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_79', combined_hls/top.cpp:67) [5765]  (5.7 ns)

 <State 3036>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_79', combined_hls/top.cpp:67) [5765]  (5.7 ns)

 <State 3037>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_79', combined_hls/top.cpp:67) [5766]  (7.26 ns)

 <State 3038>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_79', combined_hls/top.cpp:67) [5766]  (7.26 ns)

 <State 3039>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_79', combined_hls/top.cpp:67) [5766]  (7.26 ns)

 <State 3040>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_79', combined_hls/top.cpp:67) [5766]  (7.26 ns)

 <State 3041>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_79', combined_hls/top.cpp:67) [5766]  (7.26 ns)

 <State 3042>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_79', combined_hls/top.cpp:69) [5771]  (5.55 ns)

 <State 3043>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_79', combined_hls/top.cpp:69) [5772]  (7.79 ns)

 <State 3044>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_79', combined_hls/top.cpp:69) [5772]  (7.79 ns)

 <State 3045>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_79', combined_hls/top.cpp:69) [5772]  (7.79 ns)

 <State 3046>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_79', combined_hls/top.cpp:69) [5772]  (7.79 ns)

 <State 3047>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_79', combined_hls/top.cpp:69) [5772]  (7.79 ns)

 <State 3048>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_79', combined_hls/top.cpp:69) [5772]  (7.79 ns)

 <State 3049>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_79', combined_hls/top.cpp:69) [5773]  (6.5 ns)

 <State 3050>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3051>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3052>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3053>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3054>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3055>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3056>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3057>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3058>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_79', combined_hls/top.cpp:69) [5774]  (7.68 ns)

 <State 3059>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load917', combined_hls/top.cpp:70) on local variable 'l_idx' [5770]  (0 ns)
	'add' operation ('l_idx_2_79', combined_hls/top.cpp:70) [5778]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_79', combined_hls/top.cpp:70 on local variable 'l_idx' [5784]  (3.36 ns)

 <State 3060>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_80', combined_hls/top.cpp:57) [5790]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3061>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5798]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_80' on array 'input_buf', combined_hls/top.cpp:33 [5806]  (3.25 ns)

 <State 3062>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_81', combined_hls/top.cpp:64) with incoming values : ('q_1_80', combined_hls/top.cpp:64) [5812]  (1.77 ns)

 <State 3063>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_81', combined_hls/top.cpp:64) with incoming values : ('q_1_80', combined_hls/top.cpp:64) [5812]  (0 ns)
	'add' operation ('tmp_513', combined_hls/top.cpp:66) [5824]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_165', combined_hls/top.cpp:66) [5827]  (0 ns)
	'load' operation ('input_buf_load_82', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5830]  (3.25 ns)

 <State 3064>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_81', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5829]  (3.25 ns)

 <State 3065>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_80', combined_hls/top.cpp:66) [5831]  (7.26 ns)

 <State 3066>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_80', combined_hls/top.cpp:66) [5831]  (7.26 ns)

 <State 3067>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_80', combined_hls/top.cpp:66) [5831]  (7.26 ns)

 <State 3068>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_80', combined_hls/top.cpp:66) [5831]  (7.26 ns)

 <State 3069>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_80', combined_hls/top.cpp:66) [5831]  (7.26 ns)

 <State 3070>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_80', combined_hls/top.cpp:67) [5832]  (5.7 ns)

 <State 3071>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_80', combined_hls/top.cpp:67) [5832]  (5.7 ns)

 <State 3072>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_80', combined_hls/top.cpp:67) [5832]  (5.7 ns)

 <State 3073>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_80', combined_hls/top.cpp:67) [5832]  (5.7 ns)

 <State 3074>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_80', combined_hls/top.cpp:67) [5833]  (7.26 ns)

 <State 3075>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_80', combined_hls/top.cpp:67) [5833]  (7.26 ns)

 <State 3076>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_80', combined_hls/top.cpp:67) [5833]  (7.26 ns)

 <State 3077>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_80', combined_hls/top.cpp:67) [5833]  (7.26 ns)

 <State 3078>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_80', combined_hls/top.cpp:67) [5833]  (7.26 ns)

 <State 3079>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_80', combined_hls/top.cpp:69) [5838]  (5.55 ns)

 <State 3080>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_80', combined_hls/top.cpp:69) [5839]  (7.79 ns)

 <State 3081>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_80', combined_hls/top.cpp:69) [5839]  (7.79 ns)

 <State 3082>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_80', combined_hls/top.cpp:69) [5839]  (7.79 ns)

 <State 3083>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_80', combined_hls/top.cpp:69) [5839]  (7.79 ns)

 <State 3084>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_80', combined_hls/top.cpp:69) [5839]  (7.79 ns)

 <State 3085>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_80', combined_hls/top.cpp:69) [5839]  (7.79 ns)

 <State 3086>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_80', combined_hls/top.cpp:69) [5840]  (6.5 ns)

 <State 3087>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3088>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3089>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3090>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3091>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3092>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3093>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3094>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3095>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_80', combined_hls/top.cpp:69) [5841]  (7.68 ns)

 <State 3096>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load916', combined_hls/top.cpp:70) on local variable 'l_idx' [5837]  (0 ns)
	'add' operation ('l_idx_2_80', combined_hls/top.cpp:70) [5845]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_80', combined_hls/top.cpp:70 on local variable 'l_idx' [5851]  (3.36 ns)

 <State 3097>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_81', combined_hls/top.cpp:57) [5857]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3098>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5865]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_81' on array 'input_buf', combined_hls/top.cpp:33 [5873]  (3.25 ns)

 <State 3099>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_82', combined_hls/top.cpp:64) with incoming values : ('q_1_81', combined_hls/top.cpp:64) [5879]  (1.77 ns)

 <State 3100>: 4.8ns
The critical path consists of the following:
	'phi' operation ('q_82', combined_hls/top.cpp:64) with incoming values : ('q_1_81', combined_hls/top.cpp:64) [5879]  (0 ns)
	'add' operation ('tmp_515', combined_hls/top.cpp:66) [5891]  (1.55 ns)
	'getelementptr' operation ('input_buf_addr_167', combined_hls/top.cpp:66) [5894]  (0 ns)
	'load' operation ('input_buf_load_83', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5897]  (3.25 ns)

 <State 3101>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_82', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5896]  (3.25 ns)

 <State 3102>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_81', combined_hls/top.cpp:66) [5898]  (7.26 ns)

 <State 3103>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_81', combined_hls/top.cpp:66) [5898]  (7.26 ns)

 <State 3104>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_81', combined_hls/top.cpp:66) [5898]  (7.26 ns)

 <State 3105>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_81', combined_hls/top.cpp:66) [5898]  (7.26 ns)

 <State 3106>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_81', combined_hls/top.cpp:66) [5898]  (7.26 ns)

 <State 3107>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_81', combined_hls/top.cpp:67) [5899]  (5.7 ns)

 <State 3108>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_81', combined_hls/top.cpp:67) [5899]  (5.7 ns)

 <State 3109>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_81', combined_hls/top.cpp:67) [5899]  (5.7 ns)

 <State 3110>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_81', combined_hls/top.cpp:67) [5899]  (5.7 ns)

 <State 3111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_81', combined_hls/top.cpp:67) [5900]  (7.26 ns)

 <State 3112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_81', combined_hls/top.cpp:67) [5900]  (7.26 ns)

 <State 3113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_81', combined_hls/top.cpp:67) [5900]  (7.26 ns)

 <State 3114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_81', combined_hls/top.cpp:67) [5900]  (7.26 ns)

 <State 3115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_81', combined_hls/top.cpp:67) [5900]  (7.26 ns)

 <State 3116>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_81', combined_hls/top.cpp:69) [5905]  (5.55 ns)

 <State 3117>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_81', combined_hls/top.cpp:69) [5906]  (7.79 ns)

 <State 3118>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_81', combined_hls/top.cpp:69) [5906]  (7.79 ns)

 <State 3119>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_81', combined_hls/top.cpp:69) [5906]  (7.79 ns)

 <State 3120>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_81', combined_hls/top.cpp:69) [5906]  (7.79 ns)

 <State 3121>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_81', combined_hls/top.cpp:69) [5906]  (7.79 ns)

 <State 3122>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_81', combined_hls/top.cpp:69) [5906]  (7.79 ns)

 <State 3123>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_81', combined_hls/top.cpp:69) [5907]  (6.5 ns)

 <State 3124>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3125>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3126>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3127>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3128>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3129>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3130>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3131>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3132>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_81', combined_hls/top.cpp:69) [5908]  (7.68 ns)

 <State 3133>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load915', combined_hls/top.cpp:70) on local variable 'l_idx' [5904]  (0 ns)
	'add' operation ('l_idx_2_81', combined_hls/top.cpp:70) [5912]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_81', combined_hls/top.cpp:70 on local variable 'l_idx' [5918]  (3.36 ns)

 <State 3134>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_82', combined_hls/top.cpp:57) [5924]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3135>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5932]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_82' on array 'input_buf', combined_hls/top.cpp:33 [5939]  (3.25 ns)

 <State 3136>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_83', combined_hls/top.cpp:64) with incoming values : ('q_1_82', combined_hls/top.cpp:64) [5945]  (1.77 ns)

 <State 3137>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_83', combined_hls/top.cpp:64) with incoming values : ('q_1_82', combined_hls/top.cpp:64) [5945]  (0 ns)
	'add' operation ('tmp_517', combined_hls/top.cpp:66) [5957]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_169', combined_hls/top.cpp:66) [5959]  (0 ns)
	'load' operation ('input_buf_load_84', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [5962]  (3.25 ns)

 <State 3138>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_83', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [5961]  (3.25 ns)

 <State 3139>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_82', combined_hls/top.cpp:66) [5963]  (7.26 ns)

 <State 3140>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_82', combined_hls/top.cpp:66) [5963]  (7.26 ns)

 <State 3141>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_82', combined_hls/top.cpp:66) [5963]  (7.26 ns)

 <State 3142>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_82', combined_hls/top.cpp:66) [5963]  (7.26 ns)

 <State 3143>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_82', combined_hls/top.cpp:66) [5963]  (7.26 ns)

 <State 3144>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_82', combined_hls/top.cpp:67) [5964]  (5.7 ns)

 <State 3145>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_82', combined_hls/top.cpp:67) [5964]  (5.7 ns)

 <State 3146>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_82', combined_hls/top.cpp:67) [5964]  (5.7 ns)

 <State 3147>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_82', combined_hls/top.cpp:67) [5964]  (5.7 ns)

 <State 3148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_82', combined_hls/top.cpp:67) [5965]  (7.26 ns)

 <State 3149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_82', combined_hls/top.cpp:67) [5965]  (7.26 ns)

 <State 3150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_82', combined_hls/top.cpp:67) [5965]  (7.26 ns)

 <State 3151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_82', combined_hls/top.cpp:67) [5965]  (7.26 ns)

 <State 3152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_82', combined_hls/top.cpp:67) [5965]  (7.26 ns)

 <State 3153>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_82', combined_hls/top.cpp:69) [5970]  (5.55 ns)

 <State 3154>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_82', combined_hls/top.cpp:69) [5971]  (7.79 ns)

 <State 3155>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_82', combined_hls/top.cpp:69) [5971]  (7.79 ns)

 <State 3156>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_82', combined_hls/top.cpp:69) [5971]  (7.79 ns)

 <State 3157>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_82', combined_hls/top.cpp:69) [5971]  (7.79 ns)

 <State 3158>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_82', combined_hls/top.cpp:69) [5971]  (7.79 ns)

 <State 3159>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_82', combined_hls/top.cpp:69) [5971]  (7.79 ns)

 <State 3160>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_82', combined_hls/top.cpp:69) [5972]  (6.5 ns)

 <State 3161>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3162>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3163>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3164>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3165>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3166>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3167>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3168>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3169>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_82', combined_hls/top.cpp:69) [5973]  (7.68 ns)

 <State 3170>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load914', combined_hls/top.cpp:70) on local variable 'l_idx' [5969]  (0 ns)
	'add' operation ('l_idx_2_82', combined_hls/top.cpp:70) [5977]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_82', combined_hls/top.cpp:70 on local variable 'l_idx' [5983]  (3.36 ns)

 <State 3171>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_83', combined_hls/top.cpp:57) [5989]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3172>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [5997]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_83' on array 'input_buf', combined_hls/top.cpp:33 [6004]  (3.25 ns)

 <State 3173>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_84', combined_hls/top.cpp:64) with incoming values : ('q_1_83', combined_hls/top.cpp:64) [6010]  (1.77 ns)

 <State 3174>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_84', combined_hls/top.cpp:64) with incoming values : ('q_1_83', combined_hls/top.cpp:64) [6010]  (0 ns)
	'add' operation ('tmp_519', combined_hls/top.cpp:66) [6022]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_171', combined_hls/top.cpp:66) [6024]  (0 ns)
	'load' operation ('input_buf_load_85', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6027]  (3.25 ns)

 <State 3175>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_84', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6026]  (3.25 ns)

 <State 3176>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_83', combined_hls/top.cpp:66) [6028]  (7.26 ns)

 <State 3177>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_83', combined_hls/top.cpp:66) [6028]  (7.26 ns)

 <State 3178>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_83', combined_hls/top.cpp:66) [6028]  (7.26 ns)

 <State 3179>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_83', combined_hls/top.cpp:66) [6028]  (7.26 ns)

 <State 3180>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_83', combined_hls/top.cpp:66) [6028]  (7.26 ns)

 <State 3181>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_83', combined_hls/top.cpp:67) [6029]  (5.7 ns)

 <State 3182>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_83', combined_hls/top.cpp:67) [6029]  (5.7 ns)

 <State 3183>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_83', combined_hls/top.cpp:67) [6029]  (5.7 ns)

 <State 3184>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_83', combined_hls/top.cpp:67) [6029]  (5.7 ns)

 <State 3185>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_83', combined_hls/top.cpp:67) [6030]  (7.26 ns)

 <State 3186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_83', combined_hls/top.cpp:67) [6030]  (7.26 ns)

 <State 3187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_83', combined_hls/top.cpp:67) [6030]  (7.26 ns)

 <State 3188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_83', combined_hls/top.cpp:67) [6030]  (7.26 ns)

 <State 3189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_83', combined_hls/top.cpp:67) [6030]  (7.26 ns)

 <State 3190>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_83', combined_hls/top.cpp:69) [6035]  (5.55 ns)

 <State 3191>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_83', combined_hls/top.cpp:69) [6036]  (7.79 ns)

 <State 3192>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_83', combined_hls/top.cpp:69) [6036]  (7.79 ns)

 <State 3193>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_83', combined_hls/top.cpp:69) [6036]  (7.79 ns)

 <State 3194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_83', combined_hls/top.cpp:69) [6036]  (7.79 ns)

 <State 3195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_83', combined_hls/top.cpp:69) [6036]  (7.79 ns)

 <State 3196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_83', combined_hls/top.cpp:69) [6036]  (7.79 ns)

 <State 3197>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_83', combined_hls/top.cpp:69) [6037]  (6.5 ns)

 <State 3198>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3199>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3200>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3201>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3202>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3203>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3204>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3205>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3206>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_83', combined_hls/top.cpp:69) [6038]  (7.68 ns)

 <State 3207>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load913', combined_hls/top.cpp:70) on local variable 'l_idx' [6034]  (0 ns)
	'add' operation ('l_idx_2_83', combined_hls/top.cpp:70) [6042]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_83', combined_hls/top.cpp:70 on local variable 'l_idx' [6048]  (3.36 ns)

 <State 3208>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_84', combined_hls/top.cpp:57) [6054]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3209>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6062]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_84' on array 'input_buf', combined_hls/top.cpp:33 [6069]  (3.25 ns)

 <State 3210>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_85', combined_hls/top.cpp:64) with incoming values : ('q_1_84', combined_hls/top.cpp:64) [6075]  (1.77 ns)

 <State 3211>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_85', combined_hls/top.cpp:64) with incoming values : ('q_1_84', combined_hls/top.cpp:64) [6075]  (0 ns)
	'add' operation ('tmp_521', combined_hls/top.cpp:66) [6087]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_173', combined_hls/top.cpp:66) [6089]  (0 ns)
	'load' operation ('input_buf_load_86', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6092]  (3.25 ns)

 <State 3212>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_85', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6091]  (3.25 ns)

 <State 3213>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_84', combined_hls/top.cpp:66) [6093]  (7.26 ns)

 <State 3214>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_84', combined_hls/top.cpp:66) [6093]  (7.26 ns)

 <State 3215>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_84', combined_hls/top.cpp:66) [6093]  (7.26 ns)

 <State 3216>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_84', combined_hls/top.cpp:66) [6093]  (7.26 ns)

 <State 3217>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_84', combined_hls/top.cpp:66) [6093]  (7.26 ns)

 <State 3218>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_84', combined_hls/top.cpp:67) [6094]  (5.7 ns)

 <State 3219>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_84', combined_hls/top.cpp:67) [6094]  (5.7 ns)

 <State 3220>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_84', combined_hls/top.cpp:67) [6094]  (5.7 ns)

 <State 3221>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_84', combined_hls/top.cpp:67) [6094]  (5.7 ns)

 <State 3222>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_84', combined_hls/top.cpp:67) [6095]  (7.26 ns)

 <State 3223>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_84', combined_hls/top.cpp:67) [6095]  (7.26 ns)

 <State 3224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_84', combined_hls/top.cpp:67) [6095]  (7.26 ns)

 <State 3225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_84', combined_hls/top.cpp:67) [6095]  (7.26 ns)

 <State 3226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_84', combined_hls/top.cpp:67) [6095]  (7.26 ns)

 <State 3227>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_84', combined_hls/top.cpp:69) [6100]  (5.55 ns)

 <State 3228>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_84', combined_hls/top.cpp:69) [6101]  (7.79 ns)

 <State 3229>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_84', combined_hls/top.cpp:69) [6101]  (7.79 ns)

 <State 3230>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_84', combined_hls/top.cpp:69) [6101]  (7.79 ns)

 <State 3231>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_84', combined_hls/top.cpp:69) [6101]  (7.79 ns)

 <State 3232>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_84', combined_hls/top.cpp:69) [6101]  (7.79 ns)

 <State 3233>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_84', combined_hls/top.cpp:69) [6101]  (7.79 ns)

 <State 3234>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_84', combined_hls/top.cpp:69) [6102]  (6.5 ns)

 <State 3235>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3236>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3237>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3238>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3239>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3240>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3241>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3242>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3243>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_84', combined_hls/top.cpp:69) [6103]  (7.68 ns)

 <State 3244>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load912', combined_hls/top.cpp:70) on local variable 'l_idx' [6099]  (0 ns)
	'add' operation ('l_idx_2_84', combined_hls/top.cpp:70) [6107]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_84', combined_hls/top.cpp:70 on local variable 'l_idx' [6113]  (3.36 ns)

 <State 3245>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_85', combined_hls/top.cpp:57) [6119]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3246>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6127]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_85' on array 'input_buf', combined_hls/top.cpp:33 [6134]  (3.25 ns)

 <State 3247>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_86', combined_hls/top.cpp:64) with incoming values : ('q_1_85', combined_hls/top.cpp:64) [6140]  (1.77 ns)

 <State 3248>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_86', combined_hls/top.cpp:64) with incoming values : ('q_1_85', combined_hls/top.cpp:64) [6140]  (0 ns)
	'add' operation ('tmp_523', combined_hls/top.cpp:66) [6152]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_175', combined_hls/top.cpp:66) [6154]  (0 ns)
	'load' operation ('input_buf_load_87', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6157]  (3.25 ns)

 <State 3249>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_86', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6156]  (3.25 ns)

 <State 3250>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_85', combined_hls/top.cpp:66) [6158]  (7.26 ns)

 <State 3251>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_85', combined_hls/top.cpp:66) [6158]  (7.26 ns)

 <State 3252>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_85', combined_hls/top.cpp:66) [6158]  (7.26 ns)

 <State 3253>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_85', combined_hls/top.cpp:66) [6158]  (7.26 ns)

 <State 3254>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_85', combined_hls/top.cpp:66) [6158]  (7.26 ns)

 <State 3255>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_85', combined_hls/top.cpp:67) [6159]  (5.7 ns)

 <State 3256>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_85', combined_hls/top.cpp:67) [6159]  (5.7 ns)

 <State 3257>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_85', combined_hls/top.cpp:67) [6159]  (5.7 ns)

 <State 3258>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_85', combined_hls/top.cpp:67) [6159]  (5.7 ns)

 <State 3259>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_85', combined_hls/top.cpp:67) [6160]  (7.26 ns)

 <State 3260>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_85', combined_hls/top.cpp:67) [6160]  (7.26 ns)

 <State 3261>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_85', combined_hls/top.cpp:67) [6160]  (7.26 ns)

 <State 3262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_85', combined_hls/top.cpp:67) [6160]  (7.26 ns)

 <State 3263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_85', combined_hls/top.cpp:67) [6160]  (7.26 ns)

 <State 3264>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_85', combined_hls/top.cpp:69) [6165]  (5.55 ns)

 <State 3265>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_85', combined_hls/top.cpp:69) [6166]  (7.79 ns)

 <State 3266>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_85', combined_hls/top.cpp:69) [6166]  (7.79 ns)

 <State 3267>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_85', combined_hls/top.cpp:69) [6166]  (7.79 ns)

 <State 3268>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_85', combined_hls/top.cpp:69) [6166]  (7.79 ns)

 <State 3269>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_85', combined_hls/top.cpp:69) [6166]  (7.79 ns)

 <State 3270>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_85', combined_hls/top.cpp:69) [6166]  (7.79 ns)

 <State 3271>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_85', combined_hls/top.cpp:69) [6167]  (6.5 ns)

 <State 3272>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3273>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3274>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3275>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3276>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3277>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3278>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3279>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3280>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_85', combined_hls/top.cpp:69) [6168]  (7.68 ns)

 <State 3281>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load911', combined_hls/top.cpp:70) on local variable 'l_idx' [6164]  (0 ns)
	'add' operation ('l_idx_2_85', combined_hls/top.cpp:70) [6172]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_85', combined_hls/top.cpp:70 on local variable 'l_idx' [6178]  (3.36 ns)

 <State 3282>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_86', combined_hls/top.cpp:57) [6184]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3283>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6192]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_86' on array 'input_buf', combined_hls/top.cpp:33 [6199]  (3.25 ns)

 <State 3284>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_87', combined_hls/top.cpp:64) with incoming values : ('q_1_86', combined_hls/top.cpp:64) [6205]  (1.77 ns)

 <State 3285>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_87', combined_hls/top.cpp:64) with incoming values : ('q_1_86', combined_hls/top.cpp:64) [6205]  (0 ns)
	'add' operation ('tmp_525', combined_hls/top.cpp:66) [6217]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_177', combined_hls/top.cpp:66) [6219]  (0 ns)
	'load' operation ('input_buf_load_88', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6222]  (3.25 ns)

 <State 3286>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_87', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6221]  (3.25 ns)

 <State 3287>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_86', combined_hls/top.cpp:66) [6223]  (7.26 ns)

 <State 3288>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_86', combined_hls/top.cpp:66) [6223]  (7.26 ns)

 <State 3289>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_86', combined_hls/top.cpp:66) [6223]  (7.26 ns)

 <State 3290>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_86', combined_hls/top.cpp:66) [6223]  (7.26 ns)

 <State 3291>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_86', combined_hls/top.cpp:66) [6223]  (7.26 ns)

 <State 3292>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_86', combined_hls/top.cpp:67) [6224]  (5.7 ns)

 <State 3293>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_86', combined_hls/top.cpp:67) [6224]  (5.7 ns)

 <State 3294>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_86', combined_hls/top.cpp:67) [6224]  (5.7 ns)

 <State 3295>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_86', combined_hls/top.cpp:67) [6224]  (5.7 ns)

 <State 3296>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_86', combined_hls/top.cpp:67) [6225]  (7.26 ns)

 <State 3297>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_86', combined_hls/top.cpp:67) [6225]  (7.26 ns)

 <State 3298>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_86', combined_hls/top.cpp:67) [6225]  (7.26 ns)

 <State 3299>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_86', combined_hls/top.cpp:67) [6225]  (7.26 ns)

 <State 3300>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_86', combined_hls/top.cpp:67) [6225]  (7.26 ns)

 <State 3301>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_86', combined_hls/top.cpp:69) [6230]  (5.55 ns)

 <State 3302>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_86', combined_hls/top.cpp:69) [6231]  (7.79 ns)

 <State 3303>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_86', combined_hls/top.cpp:69) [6231]  (7.79 ns)

 <State 3304>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_86', combined_hls/top.cpp:69) [6231]  (7.79 ns)

 <State 3305>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_86', combined_hls/top.cpp:69) [6231]  (7.79 ns)

 <State 3306>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_86', combined_hls/top.cpp:69) [6231]  (7.79 ns)

 <State 3307>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_86', combined_hls/top.cpp:69) [6231]  (7.79 ns)

 <State 3308>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_86', combined_hls/top.cpp:69) [6232]  (6.5 ns)

 <State 3309>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3310>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3311>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3312>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3313>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3314>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3315>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3316>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3317>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_86', combined_hls/top.cpp:69) [6233]  (7.68 ns)

 <State 3318>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load910', combined_hls/top.cpp:70) on local variable 'l_idx' [6229]  (0 ns)
	'add' operation ('l_idx_2_86', combined_hls/top.cpp:70) [6237]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_86', combined_hls/top.cpp:70 on local variable 'l_idx' [6243]  (3.36 ns)

 <State 3319>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_87', combined_hls/top.cpp:57) [6249]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3320>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6257]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_87' on array 'input_buf', combined_hls/top.cpp:33 [6264]  (3.25 ns)

 <State 3321>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_88', combined_hls/top.cpp:64) with incoming values : ('q_1_87', combined_hls/top.cpp:64) [6270]  (1.77 ns)

 <State 3322>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_88', combined_hls/top.cpp:64) with incoming values : ('q_1_87', combined_hls/top.cpp:64) [6270]  (0 ns)
	'add' operation ('tmp_527', combined_hls/top.cpp:66) [6282]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_179', combined_hls/top.cpp:66) [6284]  (0 ns)
	'load' operation ('input_buf_load_89', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6287]  (3.25 ns)

 <State 3323>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_88', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6286]  (3.25 ns)

 <State 3324>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_87', combined_hls/top.cpp:66) [6288]  (7.26 ns)

 <State 3325>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_87', combined_hls/top.cpp:66) [6288]  (7.26 ns)

 <State 3326>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_87', combined_hls/top.cpp:66) [6288]  (7.26 ns)

 <State 3327>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_87', combined_hls/top.cpp:66) [6288]  (7.26 ns)

 <State 3328>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_87', combined_hls/top.cpp:66) [6288]  (7.26 ns)

 <State 3329>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_87', combined_hls/top.cpp:67) [6289]  (5.7 ns)

 <State 3330>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_87', combined_hls/top.cpp:67) [6289]  (5.7 ns)

 <State 3331>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_87', combined_hls/top.cpp:67) [6289]  (5.7 ns)

 <State 3332>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_87', combined_hls/top.cpp:67) [6289]  (5.7 ns)

 <State 3333>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_87', combined_hls/top.cpp:67) [6290]  (7.26 ns)

 <State 3334>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_87', combined_hls/top.cpp:67) [6290]  (7.26 ns)

 <State 3335>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_87', combined_hls/top.cpp:67) [6290]  (7.26 ns)

 <State 3336>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_87', combined_hls/top.cpp:67) [6290]  (7.26 ns)

 <State 3337>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_87', combined_hls/top.cpp:67) [6290]  (7.26 ns)

 <State 3338>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_87', combined_hls/top.cpp:69) [6295]  (5.55 ns)

 <State 3339>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_87', combined_hls/top.cpp:69) [6296]  (7.79 ns)

 <State 3340>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_87', combined_hls/top.cpp:69) [6296]  (7.79 ns)

 <State 3341>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_87', combined_hls/top.cpp:69) [6296]  (7.79 ns)

 <State 3342>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_87', combined_hls/top.cpp:69) [6296]  (7.79 ns)

 <State 3343>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_87', combined_hls/top.cpp:69) [6296]  (7.79 ns)

 <State 3344>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_87', combined_hls/top.cpp:69) [6296]  (7.79 ns)

 <State 3345>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_87', combined_hls/top.cpp:69) [6297]  (6.5 ns)

 <State 3346>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3347>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3348>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3349>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3350>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3351>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3352>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3353>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3354>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_87', combined_hls/top.cpp:69) [6298]  (7.68 ns)

 <State 3355>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load909', combined_hls/top.cpp:70) on local variable 'l_idx' [6294]  (0 ns)
	'add' operation ('l_idx_2_87', combined_hls/top.cpp:70) [6302]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_87', combined_hls/top.cpp:70 on local variable 'l_idx' [6308]  (3.36 ns)

 <State 3356>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_88', combined_hls/top.cpp:57) [6314]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3357>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6322]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_88' on array 'input_buf', combined_hls/top.cpp:33 [6329]  (3.25 ns)

 <State 3358>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_89', combined_hls/top.cpp:64) with incoming values : ('q_1_88', combined_hls/top.cpp:64) [6335]  (1.77 ns)

 <State 3359>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_89', combined_hls/top.cpp:64) with incoming values : ('q_1_88', combined_hls/top.cpp:64) [6335]  (0 ns)
	'add' operation ('tmp_529', combined_hls/top.cpp:66) [6347]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_181', combined_hls/top.cpp:66) [6349]  (0 ns)
	'load' operation ('input_buf_load_90', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6352]  (3.25 ns)

 <State 3360>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_89', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6351]  (3.25 ns)

 <State 3361>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_88', combined_hls/top.cpp:66) [6353]  (7.26 ns)

 <State 3362>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_88', combined_hls/top.cpp:66) [6353]  (7.26 ns)

 <State 3363>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_88', combined_hls/top.cpp:66) [6353]  (7.26 ns)

 <State 3364>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_88', combined_hls/top.cpp:66) [6353]  (7.26 ns)

 <State 3365>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_88', combined_hls/top.cpp:66) [6353]  (7.26 ns)

 <State 3366>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_88', combined_hls/top.cpp:67) [6354]  (5.7 ns)

 <State 3367>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_88', combined_hls/top.cpp:67) [6354]  (5.7 ns)

 <State 3368>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_88', combined_hls/top.cpp:67) [6354]  (5.7 ns)

 <State 3369>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_88', combined_hls/top.cpp:67) [6354]  (5.7 ns)

 <State 3370>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_88', combined_hls/top.cpp:67) [6355]  (7.26 ns)

 <State 3371>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_88', combined_hls/top.cpp:67) [6355]  (7.26 ns)

 <State 3372>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_88', combined_hls/top.cpp:67) [6355]  (7.26 ns)

 <State 3373>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_88', combined_hls/top.cpp:67) [6355]  (7.26 ns)

 <State 3374>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_88', combined_hls/top.cpp:67) [6355]  (7.26 ns)

 <State 3375>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_88', combined_hls/top.cpp:69) [6360]  (5.55 ns)

 <State 3376>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_88', combined_hls/top.cpp:69) [6361]  (7.79 ns)

 <State 3377>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_88', combined_hls/top.cpp:69) [6361]  (7.79 ns)

 <State 3378>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_88', combined_hls/top.cpp:69) [6361]  (7.79 ns)

 <State 3379>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_88', combined_hls/top.cpp:69) [6361]  (7.79 ns)

 <State 3380>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_88', combined_hls/top.cpp:69) [6361]  (7.79 ns)

 <State 3381>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_88', combined_hls/top.cpp:69) [6361]  (7.79 ns)

 <State 3382>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_88', combined_hls/top.cpp:69) [6362]  (6.5 ns)

 <State 3383>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3384>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3385>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3386>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3387>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3388>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3389>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3390>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3391>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_88', combined_hls/top.cpp:69) [6363]  (7.68 ns)

 <State 3392>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load908', combined_hls/top.cpp:70) on local variable 'l_idx' [6359]  (0 ns)
	'add' operation ('l_idx_2_88', combined_hls/top.cpp:70) [6367]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_88', combined_hls/top.cpp:70 on local variable 'l_idx' [6373]  (3.36 ns)

 <State 3393>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_89', combined_hls/top.cpp:57) [6379]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3394>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6387]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_89' on array 'input_buf', combined_hls/top.cpp:33 [6394]  (3.25 ns)

 <State 3395>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_90', combined_hls/top.cpp:64) with incoming values : ('q_1_89', combined_hls/top.cpp:64) [6400]  (1.77 ns)

 <State 3396>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_90', combined_hls/top.cpp:64) with incoming values : ('q_1_89', combined_hls/top.cpp:64) [6400]  (0 ns)
	'add' operation ('tmp_531', combined_hls/top.cpp:66) [6412]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_183', combined_hls/top.cpp:66) [6414]  (0 ns)
	'load' operation ('input_buf_load_91', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6417]  (3.25 ns)

 <State 3397>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_90', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6416]  (3.25 ns)

 <State 3398>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_89', combined_hls/top.cpp:66) [6418]  (7.26 ns)

 <State 3399>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_89', combined_hls/top.cpp:66) [6418]  (7.26 ns)

 <State 3400>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_89', combined_hls/top.cpp:66) [6418]  (7.26 ns)

 <State 3401>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_89', combined_hls/top.cpp:66) [6418]  (7.26 ns)

 <State 3402>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_89', combined_hls/top.cpp:66) [6418]  (7.26 ns)

 <State 3403>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_89', combined_hls/top.cpp:67) [6419]  (5.7 ns)

 <State 3404>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_89', combined_hls/top.cpp:67) [6419]  (5.7 ns)

 <State 3405>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_89', combined_hls/top.cpp:67) [6419]  (5.7 ns)

 <State 3406>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_89', combined_hls/top.cpp:67) [6419]  (5.7 ns)

 <State 3407>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_89', combined_hls/top.cpp:67) [6420]  (7.26 ns)

 <State 3408>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_89', combined_hls/top.cpp:67) [6420]  (7.26 ns)

 <State 3409>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_89', combined_hls/top.cpp:67) [6420]  (7.26 ns)

 <State 3410>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_89', combined_hls/top.cpp:67) [6420]  (7.26 ns)

 <State 3411>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_89', combined_hls/top.cpp:67) [6420]  (7.26 ns)

 <State 3412>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_89', combined_hls/top.cpp:69) [6425]  (5.55 ns)

 <State 3413>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_89', combined_hls/top.cpp:69) [6426]  (7.79 ns)

 <State 3414>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_89', combined_hls/top.cpp:69) [6426]  (7.79 ns)

 <State 3415>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_89', combined_hls/top.cpp:69) [6426]  (7.79 ns)

 <State 3416>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_89', combined_hls/top.cpp:69) [6426]  (7.79 ns)

 <State 3417>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_89', combined_hls/top.cpp:69) [6426]  (7.79 ns)

 <State 3418>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_89', combined_hls/top.cpp:69) [6426]  (7.79 ns)

 <State 3419>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_89', combined_hls/top.cpp:69) [6427]  (6.5 ns)

 <State 3420>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3421>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3422>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3423>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3424>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3425>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3426>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3427>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3428>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_89', combined_hls/top.cpp:69) [6428]  (7.68 ns)

 <State 3429>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load907', combined_hls/top.cpp:70) on local variable 'l_idx' [6424]  (0 ns)
	'add' operation ('l_idx_2_89', combined_hls/top.cpp:70) [6432]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_89', combined_hls/top.cpp:70 on local variable 'l_idx' [6438]  (3.36 ns)

 <State 3430>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_90', combined_hls/top.cpp:57) [6444]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3431>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6452]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_90' on array 'input_buf', combined_hls/top.cpp:33 [6459]  (3.25 ns)

 <State 3432>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_91', combined_hls/top.cpp:64) with incoming values : ('q_1_90', combined_hls/top.cpp:64) [6465]  (1.77 ns)

 <State 3433>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_91', combined_hls/top.cpp:64) with incoming values : ('q_1_90', combined_hls/top.cpp:64) [6465]  (0 ns)
	'add' operation ('tmp_533', combined_hls/top.cpp:66) [6477]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_185', combined_hls/top.cpp:66) [6479]  (0 ns)
	'load' operation ('input_buf_load_92', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6482]  (3.25 ns)

 <State 3434>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_91', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6481]  (3.25 ns)

 <State 3435>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_90', combined_hls/top.cpp:66) [6483]  (7.26 ns)

 <State 3436>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_90', combined_hls/top.cpp:66) [6483]  (7.26 ns)

 <State 3437>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_90', combined_hls/top.cpp:66) [6483]  (7.26 ns)

 <State 3438>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_90', combined_hls/top.cpp:66) [6483]  (7.26 ns)

 <State 3439>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_90', combined_hls/top.cpp:66) [6483]  (7.26 ns)

 <State 3440>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_90', combined_hls/top.cpp:67) [6484]  (5.7 ns)

 <State 3441>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_90', combined_hls/top.cpp:67) [6484]  (5.7 ns)

 <State 3442>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_90', combined_hls/top.cpp:67) [6484]  (5.7 ns)

 <State 3443>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_90', combined_hls/top.cpp:67) [6484]  (5.7 ns)

 <State 3444>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_90', combined_hls/top.cpp:67) [6485]  (7.26 ns)

 <State 3445>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_90', combined_hls/top.cpp:67) [6485]  (7.26 ns)

 <State 3446>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_90', combined_hls/top.cpp:67) [6485]  (7.26 ns)

 <State 3447>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_90', combined_hls/top.cpp:67) [6485]  (7.26 ns)

 <State 3448>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_90', combined_hls/top.cpp:67) [6485]  (7.26 ns)

 <State 3449>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_90', combined_hls/top.cpp:69) [6490]  (5.55 ns)

 <State 3450>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_90', combined_hls/top.cpp:69) [6491]  (7.79 ns)

 <State 3451>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_90', combined_hls/top.cpp:69) [6491]  (7.79 ns)

 <State 3452>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_90', combined_hls/top.cpp:69) [6491]  (7.79 ns)

 <State 3453>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_90', combined_hls/top.cpp:69) [6491]  (7.79 ns)

 <State 3454>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_90', combined_hls/top.cpp:69) [6491]  (7.79 ns)

 <State 3455>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_90', combined_hls/top.cpp:69) [6491]  (7.79 ns)

 <State 3456>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_90', combined_hls/top.cpp:69) [6492]  (6.5 ns)

 <State 3457>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3458>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3459>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3460>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3461>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3462>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3463>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3464>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3465>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_90', combined_hls/top.cpp:69) [6493]  (7.68 ns)

 <State 3466>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load906', combined_hls/top.cpp:70) on local variable 'l_idx' [6489]  (0 ns)
	'add' operation ('l_idx_2_90', combined_hls/top.cpp:70) [6497]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_90', combined_hls/top.cpp:70 on local variable 'l_idx' [6503]  (3.36 ns)

 <State 3467>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_91', combined_hls/top.cpp:57) [6509]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3468>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6517]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_91' on array 'input_buf', combined_hls/top.cpp:33 [6524]  (3.25 ns)

 <State 3469>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_92', combined_hls/top.cpp:64) with incoming values : ('q_1_91', combined_hls/top.cpp:64) [6530]  (1.77 ns)

 <State 3470>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_92', combined_hls/top.cpp:64) with incoming values : ('q_1_91', combined_hls/top.cpp:64) [6530]  (0 ns)
	'add' operation ('tmp_535', combined_hls/top.cpp:66) [6542]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_187', combined_hls/top.cpp:66) [6544]  (0 ns)
	'load' operation ('input_buf_load_93', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6547]  (3.25 ns)

 <State 3471>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_92', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6546]  (3.25 ns)

 <State 3472>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_91', combined_hls/top.cpp:66) [6548]  (7.26 ns)

 <State 3473>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_91', combined_hls/top.cpp:66) [6548]  (7.26 ns)

 <State 3474>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_91', combined_hls/top.cpp:66) [6548]  (7.26 ns)

 <State 3475>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_91', combined_hls/top.cpp:66) [6548]  (7.26 ns)

 <State 3476>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_91', combined_hls/top.cpp:66) [6548]  (7.26 ns)

 <State 3477>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_91', combined_hls/top.cpp:67) [6549]  (5.7 ns)

 <State 3478>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_91', combined_hls/top.cpp:67) [6549]  (5.7 ns)

 <State 3479>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_91', combined_hls/top.cpp:67) [6549]  (5.7 ns)

 <State 3480>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_91', combined_hls/top.cpp:67) [6549]  (5.7 ns)

 <State 3481>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_91', combined_hls/top.cpp:67) [6550]  (7.26 ns)

 <State 3482>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_91', combined_hls/top.cpp:67) [6550]  (7.26 ns)

 <State 3483>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_91', combined_hls/top.cpp:67) [6550]  (7.26 ns)

 <State 3484>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_91', combined_hls/top.cpp:67) [6550]  (7.26 ns)

 <State 3485>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_91', combined_hls/top.cpp:67) [6550]  (7.26 ns)

 <State 3486>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_91', combined_hls/top.cpp:69) [6555]  (5.55 ns)

 <State 3487>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_91', combined_hls/top.cpp:69) [6556]  (7.79 ns)

 <State 3488>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_91', combined_hls/top.cpp:69) [6556]  (7.79 ns)

 <State 3489>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_91', combined_hls/top.cpp:69) [6556]  (7.79 ns)

 <State 3490>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_91', combined_hls/top.cpp:69) [6556]  (7.79 ns)

 <State 3491>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_91', combined_hls/top.cpp:69) [6556]  (7.79 ns)

 <State 3492>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_91', combined_hls/top.cpp:69) [6556]  (7.79 ns)

 <State 3493>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_91', combined_hls/top.cpp:69) [6557]  (6.5 ns)

 <State 3494>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3495>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3496>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3497>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3498>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3499>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3500>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3501>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3502>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_91', combined_hls/top.cpp:69) [6558]  (7.68 ns)

 <State 3503>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load905', combined_hls/top.cpp:70) on local variable 'l_idx' [6554]  (0 ns)
	'add' operation ('l_idx_2_91', combined_hls/top.cpp:70) [6562]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_91', combined_hls/top.cpp:70 on local variable 'l_idx' [6568]  (3.36 ns)

 <State 3504>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_92', combined_hls/top.cpp:57) [6574]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3505>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6582]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_92' on array 'input_buf', combined_hls/top.cpp:33 [6589]  (3.25 ns)

 <State 3506>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_93', combined_hls/top.cpp:64) with incoming values : ('q_1_92', combined_hls/top.cpp:64) [6595]  (1.77 ns)

 <State 3507>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_93', combined_hls/top.cpp:64) with incoming values : ('q_1_92', combined_hls/top.cpp:64) [6595]  (0 ns)
	'add' operation ('tmp_537', combined_hls/top.cpp:66) [6607]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_189', combined_hls/top.cpp:66) [6609]  (0 ns)
	'load' operation ('input_buf_load_94', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6612]  (3.25 ns)

 <State 3508>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_93', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6611]  (3.25 ns)

 <State 3509>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_92', combined_hls/top.cpp:66) [6613]  (7.26 ns)

 <State 3510>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_92', combined_hls/top.cpp:66) [6613]  (7.26 ns)

 <State 3511>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_92', combined_hls/top.cpp:66) [6613]  (7.26 ns)

 <State 3512>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_92', combined_hls/top.cpp:66) [6613]  (7.26 ns)

 <State 3513>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_92', combined_hls/top.cpp:66) [6613]  (7.26 ns)

 <State 3514>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_92', combined_hls/top.cpp:67) [6614]  (5.7 ns)

 <State 3515>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_92', combined_hls/top.cpp:67) [6614]  (5.7 ns)

 <State 3516>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_92', combined_hls/top.cpp:67) [6614]  (5.7 ns)

 <State 3517>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_92', combined_hls/top.cpp:67) [6614]  (5.7 ns)

 <State 3518>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_92', combined_hls/top.cpp:67) [6615]  (7.26 ns)

 <State 3519>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_92', combined_hls/top.cpp:67) [6615]  (7.26 ns)

 <State 3520>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_92', combined_hls/top.cpp:67) [6615]  (7.26 ns)

 <State 3521>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_92', combined_hls/top.cpp:67) [6615]  (7.26 ns)

 <State 3522>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_92', combined_hls/top.cpp:67) [6615]  (7.26 ns)

 <State 3523>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_92', combined_hls/top.cpp:69) [6620]  (5.55 ns)

 <State 3524>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_92', combined_hls/top.cpp:69) [6621]  (7.79 ns)

 <State 3525>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_92', combined_hls/top.cpp:69) [6621]  (7.79 ns)

 <State 3526>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_92', combined_hls/top.cpp:69) [6621]  (7.79 ns)

 <State 3527>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_92', combined_hls/top.cpp:69) [6621]  (7.79 ns)

 <State 3528>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_92', combined_hls/top.cpp:69) [6621]  (7.79 ns)

 <State 3529>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_92', combined_hls/top.cpp:69) [6621]  (7.79 ns)

 <State 3530>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_92', combined_hls/top.cpp:69) [6622]  (6.5 ns)

 <State 3531>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3532>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3533>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3534>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3535>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3536>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3537>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3538>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3539>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_92', combined_hls/top.cpp:69) [6623]  (7.68 ns)

 <State 3540>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load904', combined_hls/top.cpp:70) on local variable 'l_idx' [6619]  (0 ns)
	'add' operation ('l_idx_2_92', combined_hls/top.cpp:70) [6627]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_92', combined_hls/top.cpp:70 on local variable 'l_idx' [6633]  (3.36 ns)

 <State 3541>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_93', combined_hls/top.cpp:57) [6639]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3542>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6647]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_93' on array 'input_buf', combined_hls/top.cpp:33 [6654]  (3.25 ns)

 <State 3543>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_94', combined_hls/top.cpp:64) with incoming values : ('q_1_93', combined_hls/top.cpp:64) [6660]  (1.77 ns)

 <State 3544>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_94', combined_hls/top.cpp:64) with incoming values : ('q_1_93', combined_hls/top.cpp:64) [6660]  (0 ns)
	'add' operation ('tmp_539', combined_hls/top.cpp:66) [6672]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_191', combined_hls/top.cpp:66) [6674]  (0 ns)
	'load' operation ('input_buf_load_95', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6677]  (3.25 ns)

 <State 3545>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_94', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6676]  (3.25 ns)

 <State 3546>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_93', combined_hls/top.cpp:66) [6678]  (7.26 ns)

 <State 3547>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_93', combined_hls/top.cpp:66) [6678]  (7.26 ns)

 <State 3548>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_93', combined_hls/top.cpp:66) [6678]  (7.26 ns)

 <State 3549>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_93', combined_hls/top.cpp:66) [6678]  (7.26 ns)

 <State 3550>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_93', combined_hls/top.cpp:66) [6678]  (7.26 ns)

 <State 3551>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_93', combined_hls/top.cpp:67) [6679]  (5.7 ns)

 <State 3552>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_93', combined_hls/top.cpp:67) [6679]  (5.7 ns)

 <State 3553>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_93', combined_hls/top.cpp:67) [6679]  (5.7 ns)

 <State 3554>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_93', combined_hls/top.cpp:67) [6679]  (5.7 ns)

 <State 3555>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_93', combined_hls/top.cpp:67) [6680]  (7.26 ns)

 <State 3556>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_93', combined_hls/top.cpp:67) [6680]  (7.26 ns)

 <State 3557>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_93', combined_hls/top.cpp:67) [6680]  (7.26 ns)

 <State 3558>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_93', combined_hls/top.cpp:67) [6680]  (7.26 ns)

 <State 3559>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_93', combined_hls/top.cpp:67) [6680]  (7.26 ns)

 <State 3560>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_93', combined_hls/top.cpp:69) [6685]  (5.55 ns)

 <State 3561>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_93', combined_hls/top.cpp:69) [6686]  (7.79 ns)

 <State 3562>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_93', combined_hls/top.cpp:69) [6686]  (7.79 ns)

 <State 3563>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_93', combined_hls/top.cpp:69) [6686]  (7.79 ns)

 <State 3564>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_93', combined_hls/top.cpp:69) [6686]  (7.79 ns)

 <State 3565>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_93', combined_hls/top.cpp:69) [6686]  (7.79 ns)

 <State 3566>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_93', combined_hls/top.cpp:69) [6686]  (7.79 ns)

 <State 3567>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_93', combined_hls/top.cpp:69) [6687]  (6.5 ns)

 <State 3568>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3569>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3570>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3571>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3572>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3573>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3574>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3575>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3576>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_93', combined_hls/top.cpp:69) [6688]  (7.68 ns)

 <State 3577>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load903', combined_hls/top.cpp:70) on local variable 'l_idx' [6684]  (0 ns)
	'add' operation ('l_idx_2_93', combined_hls/top.cpp:70) [6692]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_93', combined_hls/top.cpp:70 on local variable 'l_idx' [6698]  (3.36 ns)

 <State 3578>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_94', combined_hls/top.cpp:57) [6704]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3579>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6712]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_94' on array 'input_buf', combined_hls/top.cpp:33 [6719]  (3.25 ns)

 <State 3580>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_95', combined_hls/top.cpp:64) with incoming values : ('q_1_94', combined_hls/top.cpp:64) [6725]  (1.77 ns)

 <State 3581>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_95', combined_hls/top.cpp:64) with incoming values : ('q_1_94', combined_hls/top.cpp:64) [6725]  (0 ns)
	'add' operation ('tmp_541', combined_hls/top.cpp:66) [6737]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_193', combined_hls/top.cpp:66) [6739]  (0 ns)
	'load' operation ('input_buf_load_96', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6742]  (3.25 ns)

 <State 3582>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_95', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6741]  (3.25 ns)

 <State 3583>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_94', combined_hls/top.cpp:66) [6743]  (7.26 ns)

 <State 3584>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_94', combined_hls/top.cpp:66) [6743]  (7.26 ns)

 <State 3585>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_94', combined_hls/top.cpp:66) [6743]  (7.26 ns)

 <State 3586>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_94', combined_hls/top.cpp:66) [6743]  (7.26 ns)

 <State 3587>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_94', combined_hls/top.cpp:66) [6743]  (7.26 ns)

 <State 3588>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_94', combined_hls/top.cpp:67) [6744]  (5.7 ns)

 <State 3589>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_94', combined_hls/top.cpp:67) [6744]  (5.7 ns)

 <State 3590>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_94', combined_hls/top.cpp:67) [6744]  (5.7 ns)

 <State 3591>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_94', combined_hls/top.cpp:67) [6744]  (5.7 ns)

 <State 3592>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_94', combined_hls/top.cpp:67) [6745]  (7.26 ns)

 <State 3593>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_94', combined_hls/top.cpp:67) [6745]  (7.26 ns)

 <State 3594>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_94', combined_hls/top.cpp:67) [6745]  (7.26 ns)

 <State 3595>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_94', combined_hls/top.cpp:67) [6745]  (7.26 ns)

 <State 3596>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_94', combined_hls/top.cpp:67) [6745]  (7.26 ns)

 <State 3597>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_94', combined_hls/top.cpp:69) [6750]  (5.55 ns)

 <State 3598>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_94', combined_hls/top.cpp:69) [6751]  (7.79 ns)

 <State 3599>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_94', combined_hls/top.cpp:69) [6751]  (7.79 ns)

 <State 3600>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_94', combined_hls/top.cpp:69) [6751]  (7.79 ns)

 <State 3601>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_94', combined_hls/top.cpp:69) [6751]  (7.79 ns)

 <State 3602>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_94', combined_hls/top.cpp:69) [6751]  (7.79 ns)

 <State 3603>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_94', combined_hls/top.cpp:69) [6751]  (7.79 ns)

 <State 3604>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_94', combined_hls/top.cpp:69) [6752]  (6.5 ns)

 <State 3605>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3606>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3607>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3608>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3609>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3610>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3611>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3612>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3613>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_94', combined_hls/top.cpp:69) [6753]  (7.68 ns)

 <State 3614>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load902', combined_hls/top.cpp:70) on local variable 'l_idx' [6749]  (0 ns)
	'add' operation ('l_idx_2_94', combined_hls/top.cpp:70) [6757]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_94', combined_hls/top.cpp:70 on local variable 'l_idx' [6763]  (3.36 ns)

 <State 3615>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_95', combined_hls/top.cpp:57) [6769]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3616>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6777]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_95' on array 'input_buf', combined_hls/top.cpp:33 [6784]  (3.25 ns)

 <State 3617>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_96', combined_hls/top.cpp:64) with incoming values : ('q_1_95', combined_hls/top.cpp:64) [6790]  (1.77 ns)

 <State 3618>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_96', combined_hls/top.cpp:64) with incoming values : ('q_1_95', combined_hls/top.cpp:64) [6790]  (0 ns)
	'add' operation ('tmp_543', combined_hls/top.cpp:66) [6802]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_195', combined_hls/top.cpp:66) [6804]  (0 ns)
	'load' operation ('input_buf_load_97', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6807]  (3.25 ns)

 <State 3619>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_96', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6806]  (3.25 ns)

 <State 3620>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_95', combined_hls/top.cpp:66) [6808]  (7.26 ns)

 <State 3621>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_95', combined_hls/top.cpp:66) [6808]  (7.26 ns)

 <State 3622>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_95', combined_hls/top.cpp:66) [6808]  (7.26 ns)

 <State 3623>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_95', combined_hls/top.cpp:66) [6808]  (7.26 ns)

 <State 3624>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_95', combined_hls/top.cpp:66) [6808]  (7.26 ns)

 <State 3625>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_95', combined_hls/top.cpp:67) [6809]  (5.7 ns)

 <State 3626>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_95', combined_hls/top.cpp:67) [6809]  (5.7 ns)

 <State 3627>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_95', combined_hls/top.cpp:67) [6809]  (5.7 ns)

 <State 3628>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_95', combined_hls/top.cpp:67) [6809]  (5.7 ns)

 <State 3629>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_95', combined_hls/top.cpp:67) [6810]  (7.26 ns)

 <State 3630>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_95', combined_hls/top.cpp:67) [6810]  (7.26 ns)

 <State 3631>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_95', combined_hls/top.cpp:67) [6810]  (7.26 ns)

 <State 3632>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_95', combined_hls/top.cpp:67) [6810]  (7.26 ns)

 <State 3633>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_95', combined_hls/top.cpp:67) [6810]  (7.26 ns)

 <State 3634>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_95', combined_hls/top.cpp:69) [6815]  (5.55 ns)

 <State 3635>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_95', combined_hls/top.cpp:69) [6816]  (7.79 ns)

 <State 3636>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_95', combined_hls/top.cpp:69) [6816]  (7.79 ns)

 <State 3637>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_95', combined_hls/top.cpp:69) [6816]  (7.79 ns)

 <State 3638>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_95', combined_hls/top.cpp:69) [6816]  (7.79 ns)

 <State 3639>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_95', combined_hls/top.cpp:69) [6816]  (7.79 ns)

 <State 3640>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_95', combined_hls/top.cpp:69) [6816]  (7.79 ns)

 <State 3641>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_95', combined_hls/top.cpp:69) [6817]  (6.5 ns)

 <State 3642>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3643>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3644>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3645>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3646>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3647>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3648>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3649>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3650>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_95', combined_hls/top.cpp:69) [6818]  (7.68 ns)

 <State 3651>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load901', combined_hls/top.cpp:70) on local variable 'l_idx' [6814]  (0 ns)
	'add' operation ('l_idx_2_95', combined_hls/top.cpp:70) [6822]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_95', combined_hls/top.cpp:70 on local variable 'l_idx' [6828]  (3.36 ns)

 <State 3652>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_96', combined_hls/top.cpp:57) [6834]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3653>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6842]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_96' on array 'input_buf', combined_hls/top.cpp:33 [6849]  (3.25 ns)

 <State 3654>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_97', combined_hls/top.cpp:64) with incoming values : ('q_1_96', combined_hls/top.cpp:64) [6855]  (1.77 ns)

 <State 3655>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_97', combined_hls/top.cpp:64) with incoming values : ('q_1_96', combined_hls/top.cpp:64) [6855]  (0 ns)
	'add' operation ('tmp_545', combined_hls/top.cpp:66) [6867]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_197', combined_hls/top.cpp:66) [6869]  (0 ns)
	'load' operation ('input_buf_load_98', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6872]  (3.25 ns)

 <State 3656>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_97', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6871]  (3.25 ns)

 <State 3657>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_96', combined_hls/top.cpp:66) [6873]  (7.26 ns)

 <State 3658>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_96', combined_hls/top.cpp:66) [6873]  (7.26 ns)

 <State 3659>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_96', combined_hls/top.cpp:66) [6873]  (7.26 ns)

 <State 3660>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_96', combined_hls/top.cpp:66) [6873]  (7.26 ns)

 <State 3661>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_96', combined_hls/top.cpp:66) [6873]  (7.26 ns)

 <State 3662>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_96', combined_hls/top.cpp:67) [6874]  (5.7 ns)

 <State 3663>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_96', combined_hls/top.cpp:67) [6874]  (5.7 ns)

 <State 3664>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_96', combined_hls/top.cpp:67) [6874]  (5.7 ns)

 <State 3665>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_96', combined_hls/top.cpp:67) [6874]  (5.7 ns)

 <State 3666>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_96', combined_hls/top.cpp:67) [6875]  (7.26 ns)

 <State 3667>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_96', combined_hls/top.cpp:67) [6875]  (7.26 ns)

 <State 3668>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_96', combined_hls/top.cpp:67) [6875]  (7.26 ns)

 <State 3669>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_96', combined_hls/top.cpp:67) [6875]  (7.26 ns)

 <State 3670>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_96', combined_hls/top.cpp:67) [6875]  (7.26 ns)

 <State 3671>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_96', combined_hls/top.cpp:69) [6880]  (5.55 ns)

 <State 3672>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_96', combined_hls/top.cpp:69) [6881]  (7.79 ns)

 <State 3673>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_96', combined_hls/top.cpp:69) [6881]  (7.79 ns)

 <State 3674>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_96', combined_hls/top.cpp:69) [6881]  (7.79 ns)

 <State 3675>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_96', combined_hls/top.cpp:69) [6881]  (7.79 ns)

 <State 3676>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_96', combined_hls/top.cpp:69) [6881]  (7.79 ns)

 <State 3677>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_96', combined_hls/top.cpp:69) [6881]  (7.79 ns)

 <State 3678>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_96', combined_hls/top.cpp:69) [6882]  (6.5 ns)

 <State 3679>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3680>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3681>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3682>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3683>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3684>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3685>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3686>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3687>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_96', combined_hls/top.cpp:69) [6883]  (7.68 ns)

 <State 3688>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_50', combined_hls/top.cpp:70) on local variable 'l_idx' [6879]  (0 ns)
	'add' operation ('l_idx_2_96', combined_hls/top.cpp:70) [6887]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_96', combined_hls/top.cpp:70 on local variable 'l_idx' [6893]  (3.36 ns)

 <State 3689>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_97', combined_hls/top.cpp:57) [6899]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3690>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6907]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_97' on array 'input_buf', combined_hls/top.cpp:33 [6914]  (3.25 ns)

 <State 3691>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_98', combined_hls/top.cpp:64) with incoming values : ('q_1_97', combined_hls/top.cpp:64) [6920]  (1.77 ns)

 <State 3692>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_98', combined_hls/top.cpp:64) with incoming values : ('q_1_97', combined_hls/top.cpp:64) [6920]  (0 ns)
	'add' operation ('tmp_547', combined_hls/top.cpp:66) [6932]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_199', combined_hls/top.cpp:66) [6934]  (0 ns)
	'load' operation ('input_buf_load_99', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [6937]  (3.25 ns)

 <State 3693>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_98', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [6936]  (3.25 ns)

 <State 3694>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_97', combined_hls/top.cpp:66) [6938]  (7.26 ns)

 <State 3695>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_97', combined_hls/top.cpp:66) [6938]  (7.26 ns)

 <State 3696>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_97', combined_hls/top.cpp:66) [6938]  (7.26 ns)

 <State 3697>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_97', combined_hls/top.cpp:66) [6938]  (7.26 ns)

 <State 3698>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_97', combined_hls/top.cpp:66) [6938]  (7.26 ns)

 <State 3699>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_97', combined_hls/top.cpp:67) [6939]  (5.7 ns)

 <State 3700>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_97', combined_hls/top.cpp:67) [6939]  (5.7 ns)

 <State 3701>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_97', combined_hls/top.cpp:67) [6939]  (5.7 ns)

 <State 3702>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_97', combined_hls/top.cpp:67) [6939]  (5.7 ns)

 <State 3703>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_97', combined_hls/top.cpp:67) [6940]  (7.26 ns)

 <State 3704>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_97', combined_hls/top.cpp:67) [6940]  (7.26 ns)

 <State 3705>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_97', combined_hls/top.cpp:67) [6940]  (7.26 ns)

 <State 3706>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_97', combined_hls/top.cpp:67) [6940]  (7.26 ns)

 <State 3707>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_97', combined_hls/top.cpp:67) [6940]  (7.26 ns)

 <State 3708>: 5.55ns
The critical path consists of the following:
	'fpext' operation ('tmp_29_97', combined_hls/top.cpp:69) [6945]  (5.55 ns)

 <State 3709>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_97', combined_hls/top.cpp:69) [6946]  (7.79 ns)

 <State 3710>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_97', combined_hls/top.cpp:69) [6946]  (7.79 ns)

 <State 3711>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_97', combined_hls/top.cpp:69) [6946]  (7.79 ns)

 <State 3712>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_97', combined_hls/top.cpp:69) [6946]  (7.79 ns)

 <State 3713>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_97', combined_hls/top.cpp:69) [6946]  (7.79 ns)

 <State 3714>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_97', combined_hls/top.cpp:69) [6946]  (7.79 ns)

 <State 3715>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_97', combined_hls/top.cpp:69) [6947]  (6.5 ns)

 <State 3716>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3717>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3718>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3719>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3720>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3721>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3722>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3723>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3724>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_97', combined_hls/top.cpp:69) [6948]  (7.68 ns)

 <State 3725>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load_51', combined_hls/top.cpp:70) on local variable 'l_idx' [6944]  (0 ns)
	'add' operation ('l_idx_2_97', combined_hls/top.cpp:70) [6952]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_97', combined_hls/top.cpp:70 on local variable 'l_idx' [6958]  (3.36 ns)

 <State 3726>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond5_98', combined_hls/top.cpp:57) [6964]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3727>: 3.25ns
The critical path consists of the following:
	axis read on port 'in_stream_data_V' [6972]  (0 ns)
	'store' operation (combined_hls/top.cpp:60) of variable 'bitcast_98' on array 'input_buf', combined_hls/top.cpp:33 [6979]  (3.25 ns)

 <State 3728>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('q_99', combined_hls/top.cpp:64) with incoming values : ('q_1_98', combined_hls/top.cpp:64) [6985]  (1.77 ns)

 <State 3729>: 5.36ns
The critical path consists of the following:
	'phi' operation ('q_99', combined_hls/top.cpp:64) with incoming values : ('q_1_98', combined_hls/top.cpp:64) [6985]  (0 ns)
	'add' operation ('tmp_549', combined_hls/top.cpp:66) [6997]  (2.11 ns)
	'getelementptr' operation ('input_buf_addr_201', combined_hls/top.cpp:66) [6999]  (0 ns)
	'load' operation ('input_buf_load_100', combined_hls/top.cpp:66) on array 'input_buf', combined_hls/top.cpp:33 [7002]  (3.25 ns)

 <State 3730>: 3.25ns
The critical path consists of the following:
	'load' operation ('index_buf_load_99', combined_hls/top.cpp:66) on array 'index_buf', combined_hls/top.cpp:36 [7001]  (3.25 ns)

 <State 3731>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_98', combined_hls/top.cpp:66) [7003]  (7.26 ns)

 <State 3732>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_98', combined_hls/top.cpp:66) [7003]  (7.26 ns)

 <State 3733>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_98', combined_hls/top.cpp:66) [7003]  (7.26 ns)

 <State 3734>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_98', combined_hls/top.cpp:66) [7003]  (7.26 ns)

 <State 3735>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('tmp_35_98', combined_hls/top.cpp:66) [7003]  (7.26 ns)

 <State 3736>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_98', combined_hls/top.cpp:67) [7004]  (5.7 ns)

 <State 3737>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_98', combined_hls/top.cpp:67) [7004]  (5.7 ns)

 <State 3738>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_98', combined_hls/top.cpp:67) [7004]  (5.7 ns)

 <State 3739>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_36_98', combined_hls/top.cpp:67) [7004]  (5.7 ns)

 <State 3740>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_98', combined_hls/top.cpp:67) [7005]  (7.26 ns)

 <State 3741>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_98', combined_hls/top.cpp:67) [7005]  (7.26 ns)

 <State 3742>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_98', combined_hls/top.cpp:67) [7005]  (7.26 ns)

 <State 3743>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_98', combined_hls/top.cpp:67) [7005]  (7.26 ns)

 <State 3744>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_98', combined_hls/top.cpp:67) [7005]  (7.26 ns)

 <State 3745>: 5.91ns
The critical path consists of the following:
	'load' operation ('l_idx_load', combined_hls/top.cpp:70) on local variable 'l_idx' [7009]  (0 ns)
	'add' operation ('l_idx_2_98', combined_hls/top.cpp:70) [7017]  (2.55 ns)
	'store' operation (combined_hls/top.cpp:70) of variable 'l_idx_2_98', combined_hls/top.cpp:70 on local variable 'l_idx' [7019]  (3.36 ns)

 <State 3746>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_98', combined_hls/top.cpp:69) [7011]  (7.79 ns)

 <State 3747>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_98', combined_hls/top.cpp:69) [7011]  (7.79 ns)

 <State 3748>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_98', combined_hls/top.cpp:69) [7011]  (7.79 ns)

 <State 3749>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_98', combined_hls/top.cpp:69) [7011]  (7.79 ns)

 <State 3750>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_98', combined_hls/top.cpp:69) [7011]  (7.79 ns)

 <State 3751>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30_98', combined_hls/top.cpp:69) [7011]  (7.79 ns)

 <State 3752>: 6.5ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_31_98', combined_hls/top.cpp:69) [7012]  (6.5 ns)

 <State 3753>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3754>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3755>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3756>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3757>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3758>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3759>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3760>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3761>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_32_98', combined_hls/top.cpp:69) [7013]  (7.68 ns)

 <State 3762>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('result_buf_addr_103', combined_hls/top.cpp:69) [7015]  (0 ns)
	'store' operation (combined_hls/top.cpp:69) of variable 'tmp_32_98', combined_hls/top.cpp:69 on array 'result_buf', combined_hls/top.cpp:37 [7016]  (3.25 ns)

 <State 3763>: 0ns
The critical path consists of the following:

 <State 3764>: 5.03ns
The critical path consists of the following:
	'phi' operation ('os_idx') with incoming values : ('os_idx', combined_hls/top.cpp:76) [7026]  (0 ns)
	'add' operation ('os_idx', combined_hls/top.cpp:76) [7029]  (2.55 ns)
	'icmp' operation ('last', combined_hls/top.cpp:78) [7037]  (2.47 ns)

 <State 3765>: 3.25ns
The critical path consists of the following:
	'load' operation ('result_buf_load', combined_hls/top.cpp:77) on array 'result_buf', combined_hls/top.cpp:37 [7035]  (3.25 ns)

 <State 3766>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269
	State 1270
	State 1271
	State 1272
	State 1273
	State 1274
	State 1275
	State 1276
	State 1277
	State 1278
	State 1279
	State 1280
	State 1281
	State 1282
	State 1283
	State 1284
	State 1285
	State 1286
	State 1287
	State 1288
	State 1289
	State 1290
	State 1291
	State 1292
	State 1293
	State 1294
	State 1295
	State 1296
	State 1297
	State 1298
	State 1299
	State 1300
	State 1301
	State 1302
	State 1303
	State 1304
	State 1305
	State 1306
	State 1307
	State 1308
	State 1309
	State 1310
	State 1311
	State 1312
	State 1313
	State 1314
	State 1315
	State 1316
	State 1317
	State 1318
	State 1319
	State 1320
	State 1321
	State 1322
	State 1323
	State 1324
	State 1325
	State 1326
	State 1327
	State 1328
	State 1329
	State 1330
	State 1331
	State 1332
	State 1333
	State 1334
	State 1335
	State 1336
	State 1337
	State 1338
	State 1339
	State 1340
	State 1341
	State 1342
	State 1343
	State 1344
	State 1345
	State 1346
	State 1347
	State 1348
	State 1349
	State 1350
	State 1351
	State 1352
	State 1353
	State 1354
	State 1355
	State 1356
	State 1357
	State 1358
	State 1359
	State 1360
	State 1361
	State 1362
	State 1363
	State 1364
	State 1365
	State 1366
	State 1367
	State 1368
	State 1369
	State 1370
	State 1371
	State 1372
	State 1373
	State 1374
	State 1375
	State 1376
	State 1377
	State 1378
	State 1379
	State 1380
	State 1381
	State 1382
	State 1383
	State 1384
	State 1385
	State 1386
	State 1387
	State 1388
	State 1389
	State 1390
	State 1391
	State 1392
	State 1393
	State 1394
	State 1395
	State 1396
	State 1397
	State 1398
	State 1399
	State 1400
	State 1401
	State 1402
	State 1403
	State 1404
	State 1405
	State 1406
	State 1407
	State 1408
	State 1409
	State 1410
	State 1411
	State 1412
	State 1413
	State 1414
	State 1415
	State 1416
	State 1417
	State 1418
	State 1419
	State 1420
	State 1421
	State 1422
	State 1423
	State 1424
	State 1425
	State 1426
	State 1427
	State 1428
	State 1429
	State 1430
	State 1431
	State 1432
	State 1433
	State 1434
	State 1435
	State 1436
	State 1437
	State 1438
	State 1439
	State 1440
	State 1441
	State 1442
	State 1443
	State 1444
	State 1445
	State 1446
	State 1447
	State 1448
	State 1449
	State 1450
	State 1451
	State 1452
	State 1453
	State 1454
	State 1455
	State 1456
	State 1457
	State 1458
	State 1459
	State 1460
	State 1461
	State 1462
	State 1463
	State 1464
	State 1465
	State 1466
	State 1467
	State 1468
	State 1469
	State 1470
	State 1471
	State 1472
	State 1473
	State 1474
	State 1475
	State 1476
	State 1477
	State 1478
	State 1479
	State 1480
	State 1481
	State 1482
	State 1483
	State 1484
	State 1485
	State 1486
	State 1487
	State 1488
	State 1489
	State 1490
	State 1491
	State 1492
	State 1493
	State 1494
	State 1495
	State 1496
	State 1497
	State 1498
	State 1499
	State 1500
	State 1501
	State 1502
	State 1503
	State 1504
	State 1505
	State 1506
	State 1507
	State 1508
	State 1509
	State 1510
	State 1511
	State 1512
	State 1513
	State 1514
	State 1515
	State 1516
	State 1517
	State 1518
	State 1519
	State 1520
	State 1521
	State 1522
	State 1523
	State 1524
	State 1525
	State 1526
	State 1527
	State 1528
	State 1529
	State 1530
	State 1531
	State 1532
	State 1533
	State 1534
	State 1535
	State 1536
	State 1537
	State 1538
	State 1539
	State 1540
	State 1541
	State 1542
	State 1543
	State 1544
	State 1545
	State 1546
	State 1547
	State 1548
	State 1549
	State 1550
	State 1551
	State 1552
	State 1553
	State 1554
	State 1555
	State 1556
	State 1557
	State 1558
	State 1559
	State 1560
	State 1561
	State 1562
	State 1563
	State 1564
	State 1565
	State 1566
	State 1567
	State 1568
	State 1569
	State 1570
	State 1571
	State 1572
	State 1573
	State 1574
	State 1575
	State 1576
	State 1577
	State 1578
	State 1579
	State 1580
	State 1581
	State 1582
	State 1583
	State 1584
	State 1585
	State 1586
	State 1587
	State 1588
	State 1589
	State 1590
	State 1591
	State 1592
	State 1593
	State 1594
	State 1595
	State 1596
	State 1597
	State 1598
	State 1599
	State 1600
	State 1601
	State 1602
	State 1603
	State 1604
	State 1605
	State 1606
	State 1607
	State 1608
	State 1609
	State 1610
	State 1611
	State 1612
	State 1613
	State 1614
	State 1615
	State 1616
	State 1617
	State 1618
	State 1619
	State 1620
	State 1621
	State 1622
	State 1623
	State 1624
	State 1625
	State 1626
	State 1627
	State 1628
	State 1629
	State 1630
	State 1631
	State 1632
	State 1633
	State 1634
	State 1635
	State 1636
	State 1637
	State 1638
	State 1639
	State 1640
	State 1641
	State 1642
	State 1643
	State 1644
	State 1645
	State 1646
	State 1647
	State 1648
	State 1649
	State 1650
	State 1651
	State 1652
	State 1653
	State 1654
	State 1655
	State 1656
	State 1657
	State 1658
	State 1659
	State 1660
	State 1661
	State 1662
	State 1663
	State 1664
	State 1665
	State 1666
	State 1667
	State 1668
	State 1669
	State 1670
	State 1671
	State 1672
	State 1673
	State 1674
	State 1675
	State 1676
	State 1677
	State 1678
	State 1679
	State 1680
	State 1681
	State 1682
	State 1683
	State 1684
	State 1685
	State 1686
	State 1687
	State 1688
	State 1689
	State 1690
	State 1691
	State 1692
	State 1693
	State 1694
	State 1695
	State 1696
	State 1697
	State 1698
	State 1699
	State 1700
	State 1701
	State 1702
	State 1703
	State 1704
	State 1705
	State 1706
	State 1707
	State 1708
	State 1709
	State 1710
	State 1711
	State 1712
	State 1713
	State 1714
	State 1715
	State 1716
	State 1717
	State 1718
	State 1719
	State 1720
	State 1721
	State 1722
	State 1723
	State 1724
	State 1725
	State 1726
	State 1727
	State 1728
	State 1729
	State 1730
	State 1731
	State 1732
	State 1733
	State 1734
	State 1735
	State 1736
	State 1737
	State 1738
	State 1739
	State 1740
	State 1741
	State 1742
	State 1743
	State 1744
	State 1745
	State 1746
	State 1747
	State 1748
	State 1749
	State 1750
	State 1751
	State 1752
	State 1753
	State 1754
	State 1755
	State 1756
	State 1757
	State 1758
	State 1759
	State 1760
	State 1761
	State 1762
	State 1763
	State 1764
	State 1765
	State 1766
	State 1767
	State 1768
	State 1769
	State 1770
	State 1771
	State 1772
	State 1773
	State 1774
	State 1775
	State 1776
	State 1777
	State 1778
	State 1779
	State 1780
	State 1781
	State 1782
	State 1783
	State 1784
	State 1785
	State 1786
	State 1787
	State 1788
	State 1789
	State 1790
	State 1791
	State 1792
	State 1793
	State 1794
	State 1795
	State 1796
	State 1797
	State 1798
	State 1799
	State 1800
	State 1801
	State 1802
	State 1803
	State 1804
	State 1805
	State 1806
	State 1807
	State 1808
	State 1809
	State 1810
	State 1811
	State 1812
	State 1813
	State 1814
	State 1815
	State 1816
	State 1817
	State 1818
	State 1819
	State 1820
	State 1821
	State 1822
	State 1823
	State 1824
	State 1825
	State 1826
	State 1827
	State 1828
	State 1829
	State 1830
	State 1831
	State 1832
	State 1833
	State 1834
	State 1835
	State 1836
	State 1837
	State 1838
	State 1839
	State 1840
	State 1841
	State 1842
	State 1843
	State 1844
	State 1845
	State 1846
	State 1847
	State 1848
	State 1849
	State 1850
	State 1851
	State 1852
	State 1853
	State 1854
	State 1855
	State 1856
	State 1857
	State 1858
	State 1859
	State 1860
	State 1861
	State 1862
	State 1863
	State 1864
	State 1865
	State 1866
	State 1867
	State 1868
	State 1869
	State 1870
	State 1871
	State 1872
	State 1873
	State 1874
	State 1875
	State 1876
	State 1877
	State 1878
	State 1879
	State 1880
	State 1881
	State 1882
	State 1883
	State 1884
	State 1885
	State 1886
	State 1887
	State 1888
	State 1889
	State 1890
	State 1891
	State 1892
	State 1893
	State 1894
	State 1895
	State 1896
	State 1897
	State 1898
	State 1899
	State 1900
	State 1901
	State 1902
	State 1903
	State 1904
	State 1905
	State 1906
	State 1907
	State 1908
	State 1909
	State 1910
	State 1911
	State 1912
	State 1913
	State 1914
	State 1915
	State 1916
	State 1917
	State 1918
	State 1919
	State 1920
	State 1921
	State 1922
	State 1923
	State 1924
	State 1925
	State 1926
	State 1927
	State 1928
	State 1929
	State 1930
	State 1931
	State 1932
	State 1933
	State 1934
	State 1935
	State 1936
	State 1937
	State 1938
	State 1939
	State 1940
	State 1941
	State 1942
	State 1943
	State 1944
	State 1945
	State 1946
	State 1947
	State 1948
	State 1949
	State 1950
	State 1951
	State 1952
	State 1953
	State 1954
	State 1955
	State 1956
	State 1957
	State 1958
	State 1959
	State 1960
	State 1961
	State 1962
	State 1963
	State 1964
	State 1965
	State 1966
	State 1967
	State 1968
	State 1969
	State 1970
	State 1971
	State 1972
	State 1973
	State 1974
	State 1975
	State 1976
	State 1977
	State 1978
	State 1979
	State 1980
	State 1981
	State 1982
	State 1983
	State 1984
	State 1985
	State 1986
	State 1987
	State 1988
	State 1989
	State 1990
	State 1991
	State 1992
	State 1993
	State 1994
	State 1995
	State 1996
	State 1997
	State 1998
	State 1999
	State 2000
	State 2001
	State 2002
	State 2003
	State 2004
	State 2005
	State 2006
	State 2007
	State 2008
	State 2009
	State 2010
	State 2011
	State 2012
	State 2013
	State 2014
	State 2015
	State 2016
	State 2017
	State 2018
	State 2019
	State 2020
	State 2021
	State 2022
	State 2023
	State 2024
	State 2025
	State 2026
	State 2027
	State 2028
	State 2029
	State 2030
	State 2031
	State 2032
	State 2033
	State 2034
	State 2035
	State 2036
	State 2037
	State 2038
	State 2039
	State 2040
	State 2041
	State 2042
	State 2043
	State 2044
	State 2045
	State 2046
	State 2047
	State 2048
	State 2049
	State 2050
	State 2051
	State 2052
	State 2053
	State 2054
	State 2055
	State 2056
	State 2057
	State 2058
	State 2059
	State 2060
	State 2061
	State 2062
	State 2063
	State 2064
	State 2065
	State 2066
	State 2067
	State 2068
	State 2069
	State 2070
	State 2071
	State 2072
	State 2073
	State 2074
	State 2075
	State 2076
	State 2077
	State 2078
	State 2079
	State 2080
	State 2081
	State 2082
	State 2083
	State 2084
	State 2085
	State 2086
	State 2087
	State 2088
	State 2089
	State 2090
	State 2091
	State 2092
	State 2093
	State 2094
	State 2095
	State 2096
	State 2097
	State 2098
	State 2099
	State 2100
	State 2101
	State 2102
	State 2103
	State 2104
	State 2105
	State 2106
	State 2107
	State 2108
	State 2109
	State 2110
	State 2111
	State 2112
	State 2113
	State 2114
	State 2115
	State 2116
	State 2117
	State 2118
	State 2119
	State 2120
	State 2121
	State 2122
	State 2123
	State 2124
	State 2125
	State 2126
	State 2127
	State 2128
	State 2129
	State 2130
	State 2131
	State 2132
	State 2133
	State 2134
	State 2135
	State 2136
	State 2137
	State 2138
	State 2139
	State 2140
	State 2141
	State 2142
	State 2143
	State 2144
	State 2145
	State 2146
	State 2147
	State 2148
	State 2149
	State 2150
	State 2151
	State 2152
	State 2153
	State 2154
	State 2155
	State 2156
	State 2157
	State 2158
	State 2159
	State 2160
	State 2161
	State 2162
	State 2163
	State 2164
	State 2165
	State 2166
	State 2167
	State 2168
	State 2169
	State 2170
	State 2171
	State 2172
	State 2173
	State 2174
	State 2175
	State 2176
	State 2177
	State 2178
	State 2179
	State 2180
	State 2181
	State 2182
	State 2183
	State 2184
	State 2185
	State 2186
	State 2187
	State 2188
	State 2189
	State 2190
	State 2191
	State 2192
	State 2193
	State 2194
	State 2195
	State 2196
	State 2197
	State 2198
	State 2199
	State 2200
	State 2201
	State 2202
	State 2203
	State 2204
	State 2205
	State 2206
	State 2207
	State 2208
	State 2209
	State 2210
	State 2211
	State 2212
	State 2213
	State 2214
	State 2215
	State 2216
	State 2217
	State 2218
	State 2219
	State 2220
	State 2221
	State 2222
	State 2223
	State 2224
	State 2225
	State 2226
	State 2227
	State 2228
	State 2229
	State 2230
	State 2231
	State 2232
	State 2233
	State 2234
	State 2235
	State 2236
	State 2237
	State 2238
	State 2239
	State 2240
	State 2241
	State 2242
	State 2243
	State 2244
	State 2245
	State 2246
	State 2247
	State 2248
	State 2249
	State 2250
	State 2251
	State 2252
	State 2253
	State 2254
	State 2255
	State 2256
	State 2257
	State 2258
	State 2259
	State 2260
	State 2261
	State 2262
	State 2263
	State 2264
	State 2265
	State 2266
	State 2267
	State 2268
	State 2269
	State 2270
	State 2271
	State 2272
	State 2273
	State 2274
	State 2275
	State 2276
	State 2277
	State 2278
	State 2279
	State 2280
	State 2281
	State 2282
	State 2283
	State 2284
	State 2285
	State 2286
	State 2287
	State 2288
	State 2289
	State 2290
	State 2291
	State 2292
	State 2293
	State 2294
	State 2295
	State 2296
	State 2297
	State 2298
	State 2299
	State 2300
	State 2301
	State 2302
	State 2303
	State 2304
	State 2305
	State 2306
	State 2307
	State 2308
	State 2309
	State 2310
	State 2311
	State 2312
	State 2313
	State 2314
	State 2315
	State 2316
	State 2317
	State 2318
	State 2319
	State 2320
	State 2321
	State 2322
	State 2323
	State 2324
	State 2325
	State 2326
	State 2327
	State 2328
	State 2329
	State 2330
	State 2331
	State 2332
	State 2333
	State 2334
	State 2335
	State 2336
	State 2337
	State 2338
	State 2339
	State 2340
	State 2341
	State 2342
	State 2343
	State 2344
	State 2345
	State 2346
	State 2347
	State 2348
	State 2349
	State 2350
	State 2351
	State 2352
	State 2353
	State 2354
	State 2355
	State 2356
	State 2357
	State 2358
	State 2359
	State 2360
	State 2361
	State 2362
	State 2363
	State 2364
	State 2365
	State 2366
	State 2367
	State 2368
	State 2369
	State 2370
	State 2371
	State 2372
	State 2373
	State 2374
	State 2375
	State 2376
	State 2377
	State 2378
	State 2379
	State 2380
	State 2381
	State 2382
	State 2383
	State 2384
	State 2385
	State 2386
	State 2387
	State 2388
	State 2389
	State 2390
	State 2391
	State 2392
	State 2393
	State 2394
	State 2395
	State 2396
	State 2397
	State 2398
	State 2399
	State 2400
	State 2401
	State 2402
	State 2403
	State 2404
	State 2405
	State 2406
	State 2407
	State 2408
	State 2409
	State 2410
	State 2411
	State 2412
	State 2413
	State 2414
	State 2415
	State 2416
	State 2417
	State 2418
	State 2419
	State 2420
	State 2421
	State 2422
	State 2423
	State 2424
	State 2425
	State 2426
	State 2427
	State 2428
	State 2429
	State 2430
	State 2431
	State 2432
	State 2433
	State 2434
	State 2435
	State 2436
	State 2437
	State 2438
	State 2439
	State 2440
	State 2441
	State 2442
	State 2443
	State 2444
	State 2445
	State 2446
	State 2447
	State 2448
	State 2449
	State 2450
	State 2451
	State 2452
	State 2453
	State 2454
	State 2455
	State 2456
	State 2457
	State 2458
	State 2459
	State 2460
	State 2461
	State 2462
	State 2463
	State 2464
	State 2465
	State 2466
	State 2467
	State 2468
	State 2469
	State 2470
	State 2471
	State 2472
	State 2473
	State 2474
	State 2475
	State 2476
	State 2477
	State 2478
	State 2479
	State 2480
	State 2481
	State 2482
	State 2483
	State 2484
	State 2485
	State 2486
	State 2487
	State 2488
	State 2489
	State 2490
	State 2491
	State 2492
	State 2493
	State 2494
	State 2495
	State 2496
	State 2497
	State 2498
	State 2499
	State 2500
	State 2501
	State 2502
	State 2503
	State 2504
	State 2505
	State 2506
	State 2507
	State 2508
	State 2509
	State 2510
	State 2511
	State 2512
	State 2513
	State 2514
	State 2515
	State 2516
	State 2517
	State 2518
	State 2519
	State 2520
	State 2521
	State 2522
	State 2523
	State 2524
	State 2525
	State 2526
	State 2527
	State 2528
	State 2529
	State 2530
	State 2531
	State 2532
	State 2533
	State 2534
	State 2535
	State 2536
	State 2537
	State 2538
	State 2539
	State 2540
	State 2541
	State 2542
	State 2543
	State 2544
	State 2545
	State 2546
	State 2547
	State 2548
	State 2549
	State 2550
	State 2551
	State 2552
	State 2553
	State 2554
	State 2555
	State 2556
	State 2557
	State 2558
	State 2559
	State 2560
	State 2561
	State 2562
	State 2563
	State 2564
	State 2565
	State 2566
	State 2567
	State 2568
	State 2569
	State 2570
	State 2571
	State 2572
	State 2573
	State 2574
	State 2575
	State 2576
	State 2577
	State 2578
	State 2579
	State 2580
	State 2581
	State 2582
	State 2583
	State 2584
	State 2585
	State 2586
	State 2587
	State 2588
	State 2589
	State 2590
	State 2591
	State 2592
	State 2593
	State 2594
	State 2595
	State 2596
	State 2597
	State 2598
	State 2599
	State 2600
	State 2601
	State 2602
	State 2603
	State 2604
	State 2605
	State 2606
	State 2607
	State 2608
	State 2609
	State 2610
	State 2611
	State 2612
	State 2613
	State 2614
	State 2615
	State 2616
	State 2617
	State 2618
	State 2619
	State 2620
	State 2621
	State 2622
	State 2623
	State 2624
	State 2625
	State 2626
	State 2627
	State 2628
	State 2629
	State 2630
	State 2631
	State 2632
	State 2633
	State 2634
	State 2635
	State 2636
	State 2637
	State 2638
	State 2639
	State 2640
	State 2641
	State 2642
	State 2643
	State 2644
	State 2645
	State 2646
	State 2647
	State 2648
	State 2649
	State 2650
	State 2651
	State 2652
	State 2653
	State 2654
	State 2655
	State 2656
	State 2657
	State 2658
	State 2659
	State 2660
	State 2661
	State 2662
	State 2663
	State 2664
	State 2665
	State 2666
	State 2667
	State 2668
	State 2669
	State 2670
	State 2671
	State 2672
	State 2673
	State 2674
	State 2675
	State 2676
	State 2677
	State 2678
	State 2679
	State 2680
	State 2681
	State 2682
	State 2683
	State 2684
	State 2685
	State 2686
	State 2687
	State 2688
	State 2689
	State 2690
	State 2691
	State 2692
	State 2693
	State 2694
	State 2695
	State 2696
	State 2697
	State 2698
	State 2699
	State 2700
	State 2701
	State 2702
	State 2703
	State 2704
	State 2705
	State 2706
	State 2707
	State 2708
	State 2709
	State 2710
	State 2711
	State 2712
	State 2713
	State 2714
	State 2715
	State 2716
	State 2717
	State 2718
	State 2719
	State 2720
	State 2721
	State 2722
	State 2723
	State 2724
	State 2725
	State 2726
	State 2727
	State 2728
	State 2729
	State 2730
	State 2731
	State 2732
	State 2733
	State 2734
	State 2735
	State 2736
	State 2737
	State 2738
	State 2739
	State 2740
	State 2741
	State 2742
	State 2743
	State 2744
	State 2745
	State 2746
	State 2747
	State 2748
	State 2749
	State 2750
	State 2751
	State 2752
	State 2753
	State 2754
	State 2755
	State 2756
	State 2757
	State 2758
	State 2759
	State 2760
	State 2761
	State 2762
	State 2763
	State 2764
	State 2765
	State 2766
	State 2767
	State 2768
	State 2769
	State 2770
	State 2771
	State 2772
	State 2773
	State 2774
	State 2775
	State 2776
	State 2777
	State 2778
	State 2779
	State 2780
	State 2781
	State 2782
	State 2783
	State 2784
	State 2785
	State 2786
	State 2787
	State 2788
	State 2789
	State 2790
	State 2791
	State 2792
	State 2793
	State 2794
	State 2795
	State 2796
	State 2797
	State 2798
	State 2799
	State 2800
	State 2801
	State 2802
	State 2803
	State 2804
	State 2805
	State 2806
	State 2807
	State 2808
	State 2809
	State 2810
	State 2811
	State 2812
	State 2813
	State 2814
	State 2815
	State 2816
	State 2817
	State 2818
	State 2819
	State 2820
	State 2821
	State 2822
	State 2823
	State 2824
	State 2825
	State 2826
	State 2827
	State 2828
	State 2829
	State 2830
	State 2831
	State 2832
	State 2833
	State 2834
	State 2835
	State 2836
	State 2837
	State 2838
	State 2839
	State 2840
	State 2841
	State 2842
	State 2843
	State 2844
	State 2845
	State 2846
	State 2847
	State 2848
	State 2849
	State 2850
	State 2851
	State 2852
	State 2853
	State 2854
	State 2855
	State 2856
	State 2857
	State 2858
	State 2859
	State 2860
	State 2861
	State 2862
	State 2863
	State 2864
	State 2865
	State 2866
	State 2867
	State 2868
	State 2869
	State 2870
	State 2871
	State 2872
	State 2873
	State 2874
	State 2875
	State 2876
	State 2877
	State 2878
	State 2879
	State 2880
	State 2881
	State 2882
	State 2883
	State 2884
	State 2885
	State 2886
	State 2887
	State 2888
	State 2889
	State 2890
	State 2891
	State 2892
	State 2893
	State 2894
	State 2895
	State 2896
	State 2897
	State 2898
	State 2899
	State 2900
	State 2901
	State 2902
	State 2903
	State 2904
	State 2905
	State 2906
	State 2907
	State 2908
	State 2909
	State 2910
	State 2911
	State 2912
	State 2913
	State 2914
	State 2915
	State 2916
	State 2917
	State 2918
	State 2919
	State 2920
	State 2921
	State 2922
	State 2923
	State 2924
	State 2925
	State 2926
	State 2927
	State 2928
	State 2929
	State 2930
	State 2931
	State 2932
	State 2933
	State 2934
	State 2935
	State 2936
	State 2937
	State 2938
	State 2939
	State 2940
	State 2941
	State 2942
	State 2943
	State 2944
	State 2945
	State 2946
	State 2947
	State 2948
	State 2949
	State 2950
	State 2951
	State 2952
	State 2953
	State 2954
	State 2955
	State 2956
	State 2957
	State 2958
	State 2959
	State 2960
	State 2961
	State 2962
	State 2963
	State 2964
	State 2965
	State 2966
	State 2967
	State 2968
	State 2969
	State 2970
	State 2971
	State 2972
	State 2973
	State 2974
	State 2975
	State 2976
	State 2977
	State 2978
	State 2979
	State 2980
	State 2981
	State 2982
	State 2983
	State 2984
	State 2985
	State 2986
	State 2987
	State 2988
	State 2989
	State 2990
	State 2991
	State 2992
	State 2993
	State 2994
	State 2995
	State 2996
	State 2997
	State 2998
	State 2999
	State 3000
	State 3001
	State 3002
	State 3003
	State 3004
	State 3005
	State 3006
	State 3007
	State 3008
	State 3009
	State 3010
	State 3011
	State 3012
	State 3013
	State 3014
	State 3015
	State 3016
	State 3017
	State 3018
	State 3019
	State 3020
	State 3021
	State 3022
	State 3023
	State 3024
	State 3025
	State 3026
	State 3027
	State 3028
	State 3029
	State 3030
	State 3031
	State 3032
	State 3033
	State 3034
	State 3035
	State 3036
	State 3037
	State 3038
	State 3039
	State 3040
	State 3041
	State 3042
	State 3043
	State 3044
	State 3045
	State 3046
	State 3047
	State 3048
	State 3049
	State 3050
	State 3051
	State 3052
	State 3053
	State 3054
	State 3055
	State 3056
	State 3057
	State 3058
	State 3059
	State 3060
	State 3061
	State 3062
	State 3063
	State 3064
	State 3065
	State 3066
	State 3067
	State 3068
	State 3069
	State 3070
	State 3071
	State 3072
	State 3073
	State 3074
	State 3075
	State 3076
	State 3077
	State 3078
	State 3079
	State 3080
	State 3081
	State 3082
	State 3083
	State 3084
	State 3085
	State 3086
	State 3087
	State 3088
	State 3089
	State 3090
	State 3091
	State 3092
	State 3093
	State 3094
	State 3095
	State 3096
	State 3097
	State 3098
	State 3099
	State 3100
	State 3101
	State 3102
	State 3103
	State 3104
	State 3105
	State 3106
	State 3107
	State 3108
	State 3109
	State 3110
	State 3111
	State 3112
	State 3113
	State 3114
	State 3115
	State 3116
	State 3117
	State 3118
	State 3119
	State 3120
	State 3121
	State 3122
	State 3123
	State 3124
	State 3125
	State 3126
	State 3127
	State 3128
	State 3129
	State 3130
	State 3131
	State 3132
	State 3133
	State 3134
	State 3135
	State 3136
	State 3137
	State 3138
	State 3139
	State 3140
	State 3141
	State 3142
	State 3143
	State 3144
	State 3145
	State 3146
	State 3147
	State 3148
	State 3149
	State 3150
	State 3151
	State 3152
	State 3153
	State 3154
	State 3155
	State 3156
	State 3157
	State 3158
	State 3159
	State 3160
	State 3161
	State 3162
	State 3163
	State 3164
	State 3165
	State 3166
	State 3167
	State 3168
	State 3169
	State 3170
	State 3171
	State 3172
	State 3173
	State 3174
	State 3175
	State 3176
	State 3177
	State 3178
	State 3179
	State 3180
	State 3181
	State 3182
	State 3183
	State 3184
	State 3185
	State 3186
	State 3187
	State 3188
	State 3189
	State 3190
	State 3191
	State 3192
	State 3193
	State 3194
	State 3195
	State 3196
	State 3197
	State 3198
	State 3199
	State 3200
	State 3201
	State 3202
	State 3203
	State 3204
	State 3205
	State 3206
	State 3207
	State 3208
	State 3209
	State 3210
	State 3211
	State 3212
	State 3213
	State 3214
	State 3215
	State 3216
	State 3217
	State 3218
	State 3219
	State 3220
	State 3221
	State 3222
	State 3223
	State 3224
	State 3225
	State 3226
	State 3227
	State 3228
	State 3229
	State 3230
	State 3231
	State 3232
	State 3233
	State 3234
	State 3235
	State 3236
	State 3237
	State 3238
	State 3239
	State 3240
	State 3241
	State 3242
	State 3243
	State 3244
	State 3245
	State 3246
	State 3247
	State 3248
	State 3249
	State 3250
	State 3251
	State 3252
	State 3253
	State 3254
	State 3255
	State 3256
	State 3257
	State 3258
	State 3259
	State 3260
	State 3261
	State 3262
	State 3263
	State 3264
	State 3265
	State 3266
	State 3267
	State 3268
	State 3269
	State 3270
	State 3271
	State 3272
	State 3273
	State 3274
	State 3275
	State 3276
	State 3277
	State 3278
	State 3279
	State 3280
	State 3281
	State 3282
	State 3283
	State 3284
	State 3285
	State 3286
	State 3287
	State 3288
	State 3289
	State 3290
	State 3291
	State 3292
	State 3293
	State 3294
	State 3295
	State 3296
	State 3297
	State 3298
	State 3299
	State 3300
	State 3301
	State 3302
	State 3303
	State 3304
	State 3305
	State 3306
	State 3307
	State 3308
	State 3309
	State 3310
	State 3311
	State 3312
	State 3313
	State 3314
	State 3315
	State 3316
	State 3317
	State 3318
	State 3319
	State 3320
	State 3321
	State 3322
	State 3323
	State 3324
	State 3325
	State 3326
	State 3327
	State 3328
	State 3329
	State 3330
	State 3331
	State 3332
	State 3333
	State 3334
	State 3335
	State 3336
	State 3337
	State 3338
	State 3339
	State 3340
	State 3341
	State 3342
	State 3343
	State 3344
	State 3345
	State 3346
	State 3347
	State 3348
	State 3349
	State 3350
	State 3351
	State 3352
	State 3353
	State 3354
	State 3355
	State 3356
	State 3357
	State 3358
	State 3359
	State 3360
	State 3361
	State 3362
	State 3363
	State 3364
	State 3365
	State 3366
	State 3367
	State 3368
	State 3369
	State 3370
	State 3371
	State 3372
	State 3373
	State 3374
	State 3375
	State 3376
	State 3377
	State 3378
	State 3379
	State 3380
	State 3381
	State 3382
	State 3383
	State 3384
	State 3385
	State 3386
	State 3387
	State 3388
	State 3389
	State 3390
	State 3391
	State 3392
	State 3393
	State 3394
	State 3395
	State 3396
	State 3397
	State 3398
	State 3399
	State 3400
	State 3401
	State 3402
	State 3403
	State 3404
	State 3405
	State 3406
	State 3407
	State 3408
	State 3409
	State 3410
	State 3411
	State 3412
	State 3413
	State 3414
	State 3415
	State 3416
	State 3417
	State 3418
	State 3419
	State 3420
	State 3421
	State 3422
	State 3423
	State 3424
	State 3425
	State 3426
	State 3427
	State 3428
	State 3429
	State 3430
	State 3431
	State 3432
	State 3433
	State 3434
	State 3435
	State 3436
	State 3437
	State 3438
	State 3439
	State 3440
	State 3441
	State 3442
	State 3443
	State 3444
	State 3445
	State 3446
	State 3447
	State 3448
	State 3449
	State 3450
	State 3451
	State 3452
	State 3453
	State 3454
	State 3455
	State 3456
	State 3457
	State 3458
	State 3459
	State 3460
	State 3461
	State 3462
	State 3463
	State 3464
	State 3465
	State 3466
	State 3467
	State 3468
	State 3469
	State 3470
	State 3471
	State 3472
	State 3473
	State 3474
	State 3475
	State 3476
	State 3477
	State 3478
	State 3479
	State 3480
	State 3481
	State 3482
	State 3483
	State 3484
	State 3485
	State 3486
	State 3487
	State 3488
	State 3489
	State 3490
	State 3491
	State 3492
	State 3493
	State 3494
	State 3495
	State 3496
	State 3497
	State 3498
	State 3499
	State 3500
	State 3501
	State 3502
	State 3503
	State 3504
	State 3505
	State 3506
	State 3507
	State 3508
	State 3509
	State 3510
	State 3511
	State 3512
	State 3513
	State 3514
	State 3515
	State 3516
	State 3517
	State 3518
	State 3519
	State 3520
	State 3521
	State 3522
	State 3523
	State 3524
	State 3525
	State 3526
	State 3527
	State 3528
	State 3529
	State 3530
	State 3531
	State 3532
	State 3533
	State 3534
	State 3535
	State 3536
	State 3537
	State 3538
	State 3539
	State 3540
	State 3541
	State 3542
	State 3543
	State 3544
	State 3545
	State 3546
	State 3547
	State 3548
	State 3549
	State 3550
	State 3551
	State 3552
	State 3553
	State 3554
	State 3555
	State 3556
	State 3557
	State 3558
	State 3559
	State 3560
	State 3561
	State 3562
	State 3563
	State 3564
	State 3565
	State 3566
	State 3567
	State 3568
	State 3569
	State 3570
	State 3571
	State 3572
	State 3573
	State 3574
	State 3575
	State 3576
	State 3577
	State 3578
	State 3579
	State 3580
	State 3581
	State 3582
	State 3583
	State 3584
	State 3585
	State 3586
	State 3587
	State 3588
	State 3589
	State 3590
	State 3591
	State 3592
	State 3593
	State 3594
	State 3595
	State 3596
	State 3597
	State 3598
	State 3599
	State 3600
	State 3601
	State 3602
	State 3603
	State 3604
	State 3605
	State 3606
	State 3607
	State 3608
	State 3609
	State 3610
	State 3611
	State 3612
	State 3613
	State 3614
	State 3615
	State 3616
	State 3617
	State 3618
	State 3619
	State 3620
	State 3621
	State 3622
	State 3623
	State 3624
	State 3625
	State 3626
	State 3627
	State 3628
	State 3629
	State 3630
	State 3631
	State 3632
	State 3633
	State 3634
	State 3635
	State 3636
	State 3637
	State 3638
	State 3639
	State 3640
	State 3641
	State 3642
	State 3643
	State 3644
	State 3645
	State 3646
	State 3647
	State 3648
	State 3649
	State 3650
	State 3651
	State 3652
	State 3653
	State 3654
	State 3655
	State 3656
	State 3657
	State 3658
	State 3659
	State 3660
	State 3661
	State 3662
	State 3663
	State 3664
	State 3665
	State 3666
	State 3667
	State 3668
	State 3669
	State 3670
	State 3671
	State 3672
	State 3673
	State 3674
	State 3675
	State 3676
	State 3677
	State 3678
	State 3679
	State 3680
	State 3681
	State 3682
	State 3683
	State 3684
	State 3685
	State 3686
	State 3687
	State 3688
	State 3689
	State 3690
	State 3691
	State 3692
	State 3693
	State 3694
	State 3695
	State 3696
	State 3697
	State 3698
	State 3699
	State 3700
	State 3701
	State 3702
	State 3703
	State 3704
	State 3705
	State 3706
	State 3707
	State 3708
	State 3709
	State 3710
	State 3711
	State 3712
	State 3713
	State 3714
	State 3715
	State 3716
	State 3717
	State 3718
	State 3719
	State 3720
	State 3721
	State 3722
	State 3723
	State 3724
	State 3725
	State 3726
	State 3727
	State 3728
	State 3729
	State 3730
	State 3731
	State 3732
	State 3733
	State 3734
	State 3735
	State 3736
	State 3737
	State 3738
	State 3739
	State 3740
	State 3741
	State 3742
	State 3743
	State 3744
	State 3745
	State 3746
	State 3747
	State 3748
	State 3749
	State 3750
	State 3751
	State 3752
	State 3753
	State 3754
	State 3755
	State 3756
	State 3757
	State 3758
	State 3759
	State 3760
	State 3761
	State 3762
	State 3763
	State 3764
	State 3765
	State 3766


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
