TimeQuest Timing Analyzer report for CAMstreamVGA
Mon Jun 10 13:00:19 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 14. Slow 1200mV 85C Model Setup: 'SW[3]'
 15. Slow 1200mV 85C Model Setup: 'GPIO1_D[9]'
 16. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 17. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 19. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 22. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 23. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 24. Slow 1200mV 85C Model Hold: 'GPIO1_D[9]'
 25. Slow 1200mV 85C Model Hold: 'SW[3]'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 27. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 28. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 30. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 31. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 32. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 33. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 35. Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 36. Slow 1200mV 85C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 37. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 38. Slow 1200mV 85C Model Recovery: 'GPIO1_D[9]'
 39. Slow 1200mV 85C Model Recovery: 'SW[3]'
 40. Slow 1200mV 85C Model Removal: 'GPIO1_D[9]'
 41. Slow 1200mV 85C Model Removal: 'SW[3]'
 42. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 43. Slow 1200mV 85C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[3]'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[9]'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 52. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 53. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 54. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 55. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 56. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Propagation Delay
 62. Minimum Propagation Delay
 63. Slow 1200mV 85C Model Metastability Report
 64. Slow 1200mV 0C Model Fmax Summary
 65. Slow 1200mV 0C Model Setup Summary
 66. Slow 1200mV 0C Model Hold Summary
 67. Slow 1200mV 0C Model Recovery Summary
 68. Slow 1200mV 0C Model Removal Summary
 69. Slow 1200mV 0C Model Minimum Pulse Width Summary
 70. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 72. Slow 1200mV 0C Model Setup: 'SW[3]'
 73. Slow 1200mV 0C Model Setup: 'GPIO1_D[9]'
 74. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 75. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 76. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 77. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 78. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 79. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 80. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 81. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 82. Slow 1200mV 0C Model Hold: 'GPIO1_D[9]'
 83. Slow 1200mV 0C Model Hold: 'SW[3]'
 84. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
 85. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
 86. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 87. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
 88. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
 89. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
 90. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
 91. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 92. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 93. Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 94. Slow 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 95. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 96. Slow 1200mV 0C Model Recovery: 'GPIO1_D[9]'
 97. Slow 1200mV 0C Model Recovery: 'SW[3]'
 98. Slow 1200mV 0C Model Removal: 'GPIO1_D[9]'
 99. Slow 1200mV 0C Model Removal: 'SW[3]'
100. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
101. Slow 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[3]'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
109. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
113. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
114. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
115. Setup Times
116. Hold Times
117. Clock to Output Times
118. Minimum Clock to Output Times
119. Propagation Delay
120. Minimum Propagation Delay
121. Slow 1200mV 0C Model Metastability Report
122. Fast 1200mV 0C Model Setup Summary
123. Fast 1200mV 0C Model Hold Summary
124. Fast 1200mV 0C Model Recovery Summary
125. Fast 1200mV 0C Model Removal Summary
126. Fast 1200mV 0C Model Minimum Pulse Width Summary
127. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
128. Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
129. Fast 1200mV 0C Model Setup: 'SW[3]'
130. Fast 1200mV 0C Model Setup: 'GPIO1_D[9]'
131. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
132. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
133. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
134. Fast 1200mV 0C Model Setup: 'CLOCK_50'
135. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
136. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
137. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
138. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
139. Fast 1200mV 0C Model Hold: 'GPIO1_D[9]'
140. Fast 1200mV 0C Model Hold: 'SW[3]'
141. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
142. Fast 1200mV 0C Model Hold: 'CLOCK_50'
143. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
144. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
145. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
146. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
147. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
148. Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
149. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
150. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
151. Fast 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
152. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
153. Fast 1200mV 0C Model Recovery: 'GPIO1_D[9]'
154. Fast 1200mV 0C Model Recovery: 'SW[3]'
155. Fast 1200mV 0C Model Removal: 'GPIO1_D[9]'
156. Fast 1200mV 0C Model Removal: 'SW[3]'
157. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
158. Fast 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
159. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[3]'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'
161. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
162. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
163. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
164. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
165. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
172. Setup Times
173. Hold Times
174. Clock to Output Times
175. Minimum Clock to Output Times
176. Propagation Delay
177. Minimum Propagation Delay
178. Fast 1200mV 0C Model Metastability Report
179. Multicorner Timing Analysis Summary
180. Setup Times
181. Hold Times
182. Clock to Output Times
183. Minimum Clock to Output Times
184. Propagation Delay
185. Minimum Propagation Delay
186. Board Trace Model Assignments
187. Input Transition Times
188. Slow Corner Signal Integrity Metrics
189. Fast Corner Signal Integrity Metrics
190. Setup Transfers
191. Hold Transfers
192. Recovery Transfers
193. Removal Transfers
194. Report TCCS
195. Report RSKM
196. Unconstrained Paths
197. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] }                ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 19.864 ; 50.34 MHz  ; 0.000 ; 9.932  ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[9]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[9] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
; SW[3]                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[3] }                                               ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                       ;
+------------+-----------------+---------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                  ;
+------------+-----------------+---------------------------------------------------+-------------------------------------------------------+
; 56.09 MHz  ; 56.09 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;                                                       ;
; 153.14 MHz ; 153.14 MHz      ; div800k:DIV800|Qaux[5]                            ;                                                       ;
; 184.09 MHz ; 159.39 MHz      ; GPIO1_D[9]                                        ; limit due to hold check                               ;
; 186.43 MHz ; 183.15 MHz      ; SW[3]                                             ; limit due to high minimum pulse width violation (tch) ;
; 215.33 MHz ; 215.33 MHz      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;                                                       ;
; 383.58 MHz ; 383.58 MHz      ; SCCBdrive:SCCBdriver|clk400data                   ;                                                       ;
+------------+-----------------+---------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -12.964 ; -1380.328     ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -7.319  ; -1173.943     ;
; SW[3]                                             ; -3.885  ; -759.617      ;
; GPIO1_D[9]                                        ; -3.324  ; -197.242      ;
; div800k:DIV800|Qaux[5]                            ; -2.765  ; -6.839        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.607  ; -29.907       ;
; div800k:DIV800|Qaux[3]                            ; 0.019   ; 0.000         ;
; CLOCK_50                                          ; 0.067   ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.138   ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.163   ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.207   ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.210   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -5.201 ; -276.747      ;
; SW[3]                                             ; -3.315 ; -242.419      ;
; div800k:DIV800|Qaux[5]                            ; -0.444 ; -0.771        ;
; div800k:DIV800|Qaux[4]                            ; -0.144 ; -0.144        ;
; CLOCK_50                                          ; -0.092 ; -0.092        ;
; div800k:DIV800|Qaux[0]                            ; -0.006 ; -0.006        ;
; div800k:DIV800|Qaux[1]                            ; 0.021  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.021  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.119  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.372  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.466  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.658 ; -25.538       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.306 ; -15.336       ;
; GPIO1_D[9]                           ; -0.319 ; -1.530        ;
; SW[3]                                ; 0.688  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[9]                           ; -5.776 ; -150.081      ;
; SW[3]                                ; -4.749 ; -63.025       ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.083  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.217  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[3]                                             ; -3.000 ; -1151.635     ;
; GPIO1_D[9]                                        ; -3.000 ; -90.563       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -2.174 ; -389.232      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.464  ; 0.000         ;
; CLOCK_50                                          ; 4.690  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.684  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.964 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 7.232      ;
; -12.960 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 7.228      ;
; -12.953 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 7.221      ;
; -12.953 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 7.221      ;
; -12.951 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 7.219      ;
; -12.948 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 7.216      ;
; -12.921 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.465      ;
; -12.917 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.461      ;
; -12.916 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.854      ;
; -12.912 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.850      ;
; -12.910 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.454      ;
; -12.910 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.454      ;
; -12.908 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.452      ;
; -12.905 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.843      ;
; -12.905 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.843      ;
; -12.905 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.449      ;
; -12.903 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.841      ;
; -12.900 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.838      ;
; -12.754 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.430      ;
; -12.750 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.426      ;
; -12.743 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.419      ;
; -12.743 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.419      ;
; -12.741 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.417      ;
; -12.738 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.414      ;
; -12.694 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.709     ; 7.928      ;
; -12.693 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.685     ; 6.951      ;
; -12.690 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.685     ; 6.948      ;
; -12.690 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.709     ; 7.924      ;
; -12.683 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.709     ; 7.917      ;
; -12.683 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.709     ; 7.917      ;
; -12.682 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.833     ; 7.792      ;
; -12.681 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.709     ; 7.915      ;
; -12.678 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.709     ; 7.912      ;
; -12.678 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.833     ; 7.788      ;
; -12.671 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.833     ; 7.781      ;
; -12.671 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.833     ; 7.781      ;
; -12.669 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.833     ; 7.779      ;
; -12.666 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.833     ; 7.776      ;
; -12.651 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 6.919      ;
; -12.650 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.409     ; 7.184      ;
; -12.647 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.409     ; 7.181      ;
; -12.645 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.015     ; 7.573      ;
; -12.643 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 6.911      ;
; -12.642 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.675     ; 6.910      ;
; -12.642 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.015     ; 7.570      ;
; -12.608 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.152      ;
; -12.603 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.541      ;
; -12.600 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.144      ;
; -12.599 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.399     ; 7.143      ;
; -12.595 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.533      ;
; -12.594 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.005     ; 7.532      ;
; -12.588 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.422     ; 8.105      ;
; -12.584 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.422     ; 8.101      ;
; -12.577 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.422     ; 8.094      ;
; -12.577 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.422     ; 8.094      ;
; -12.575 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.422     ; 8.092      ;
; -12.572 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.422     ; 8.089      ;
; -12.520 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.667     ; 7.792      ;
; -12.516 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.667     ; 7.788      ;
; -12.511 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.028     ; 7.426      ;
; -12.509 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.645     ; 7.807      ;
; -12.509 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.667     ; 7.781      ;
; -12.509 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.667     ; 7.781      ;
; -12.507 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.028     ; 7.422      ;
; -12.507 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.667     ; 7.779      ;
; -12.505 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.645     ; 7.803      ;
; -12.504 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.667     ; 7.776      ;
; -12.500 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.028     ; 7.415      ;
; -12.500 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.028     ; 7.415      ;
; -12.498 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.028     ; 7.413      ;
; -12.498 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.645     ; 7.796      ;
; -12.498 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.645     ; 7.796      ;
; -12.496 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.645     ; 7.794      ;
; -12.495 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.028     ; 7.410      ;
; -12.493 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.645     ; 7.791      ;
; -12.483 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.277     ; 7.149      ;
; -12.480 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.277     ; 7.146      ;
; -12.467 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.552     ; 7.854      ;
; -12.463 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.552     ; 7.850      ;
; -12.457 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.807     ; 7.593      ;
; -12.456 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.552     ; 7.843      ;
; -12.456 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.552     ; 7.843      ;
; -12.454 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.552     ; 7.841      ;
; -12.453 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.807     ; 7.589      ;
; -12.451 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.552     ; 7.838      ;
; -12.446 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.807     ; 7.582      ;
; -12.446 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.807     ; 7.582      ;
; -12.444 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.807     ; 7.580      ;
; -12.443 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.221     ; 7.165      ;
; -12.441 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.117      ;
; -12.441 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.807     ; 7.577      ;
; -12.439 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.221     ; 7.161      ;
; -12.433 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.109      ;
; -12.433 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.444     ; 7.928      ;
; -12.432 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.267     ; 7.108      ;
; -12.432 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.221     ; 7.154      ;
; -12.432 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.221     ; 7.154      ;
; -12.430 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.221     ; 7.152      ;
; -12.429 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.444     ; 7.924      ;
; -12.427 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.221     ; 7.149      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -7.319 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.389     ; 3.448      ;
; -7.319 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.389     ; 3.448      ;
; -7.318 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.385     ; 3.451      ;
; -7.310 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.437     ; 3.391      ;
; -7.310 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.437     ; 3.391      ;
; -7.309 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.433     ; 3.394      ;
; -7.278 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.435     ; 3.361      ;
; -7.278 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.435     ; 3.361      ;
; -7.277 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.431     ; 3.364      ;
; -7.274 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.387     ; 3.405      ;
; -7.274 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.387     ; 3.405      ;
; -7.273 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.383     ; 3.408      ;
; -7.236 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.382     ; 3.372      ;
; -7.236 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.382     ; 3.372      ;
; -7.235 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.380     ; 3.373      ;
; -7.235 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.380     ; 3.373      ;
; -7.235 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.378     ; 3.375      ;
; -7.234 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.376     ; 3.376      ;
; -7.227 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.430     ; 3.315      ;
; -7.227 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.430     ; 3.315      ;
; -7.226 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.426     ; 3.318      ;
; -7.224 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.428     ; 3.314      ;
; -7.224 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.428     ; 3.314      ;
; -7.223 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.424     ; 3.317      ;
; -7.222 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.391     ; 3.349      ;
; -7.222 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.391     ; 3.349      ;
; -7.222 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.389     ; 3.351      ;
; -7.222 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.389     ; 3.351      ;
; -7.221 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.387     ; 3.352      ;
; -7.221 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.385     ; 3.354      ;
; -7.212 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.433     ; 3.297      ;
; -7.212 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.433     ; 3.297      ;
; -7.211 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.429     ; 3.300      ;
; -7.211 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.439     ; 3.290      ;
; -7.211 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.439     ; 3.290      ;
; -7.210 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.435     ; 3.293      ;
; -7.206 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.442     ; 3.282      ;
; -7.206 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.442     ; 3.282      ;
; -7.205 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.438     ; 3.285      ;
; -7.190 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.396     ; 3.312      ;
; -7.190 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.396     ; 3.312      ;
; -7.190 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.437     ; 3.271      ;
; -7.190 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.437     ; 3.271      ;
; -7.189 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.392     ; 3.315      ;
; -7.189 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.433     ; 3.274      ;
; -7.173 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.385     ; 3.306      ;
; -7.173 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.385     ; 3.306      ;
; -7.172 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.381     ; 3.309      ;
; -7.167 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.394     ; 3.291      ;
; -7.167 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.394     ; 3.291      ;
; -7.166 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.390     ; 3.294      ;
; -7.160 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.386     ; 3.292      ;
; -7.160 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.386     ; 3.292      ;
; -7.159 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.382     ; 3.295      ;
; -7.158 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.444     ; 3.232      ;
; -7.158 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.444     ; 3.232      ;
; -7.157 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.440     ; 3.235      ;
; -7.128 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.392     ; 3.254      ;
; -7.128 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.392     ; 3.254      ;
; -7.127 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.388     ; 3.257      ;
; -7.126 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.387     ; 3.257      ;
; -7.126 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.387     ; 3.257      ;
; -7.125 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.383     ; 3.260      ;
; -7.122 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.388     ; 3.252      ;
; -7.122 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.388     ; 3.252      ;
; -7.121 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.384     ; 3.255      ;
; -7.119 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.379     ; 3.258      ;
; -7.119 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.379     ; 3.258      ;
; -7.118 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.375     ; 3.261      ;
; -7.117 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.435     ; 3.200      ;
; -7.117 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.435     ; 3.200      ;
; -7.116 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.431     ; 3.203      ;
; -7.106 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.390     ; 3.234      ;
; -7.106 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.390     ; 3.234      ;
; -7.105 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.386     ; 3.237      ;
; -7.084 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.444     ; 3.158      ;
; -7.084 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.444     ; 3.158      ;
; -7.084 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.394     ; 3.208      ;
; -7.084 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.394     ; 3.208      ;
; -7.083 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.440     ; 3.161      ;
; -7.083 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.390     ; 3.211      ;
; -7.081 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.438     ; 3.161      ;
; -7.081 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.438     ; 3.161      ;
; -7.080 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.434     ; 3.164      ;
; -7.051 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.440     ; 3.129      ;
; -7.051 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.440     ; 3.129      ;
; -7.050 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.436     ; 3.132      ;
; -7.048 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.381     ; 3.185      ;
; -7.048 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.381     ; 3.185      ;
; -7.047 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.377     ; 3.188      ;
; -7.046 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.388     ; 3.176      ;
; -7.046 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.388     ; 3.176      ;
; -7.045 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.384     ; 3.179      ;
; -7.045 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.396     ; 3.167      ;
; -7.045 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.396     ; 3.167      ;
; -7.044 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.392     ; 3.170      ;
; -7.043 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.384     ; 3.177      ;
; -7.043 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.384     ; 3.177      ;
; -7.042 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.380     ; 3.180      ;
; -7.039 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.390     ; 3.167      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[3]'                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.885 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 5.439      ;
; -3.755 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 5.309      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 5.275      ;
; -3.711 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 5.265      ;
; -3.643 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 5.197      ;
; -3.619 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.617      ; 4.980      ;
; -3.548 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.553      ; 5.823      ;
; -3.545 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 5.099      ;
; -3.489 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.617      ; 4.850      ;
; -3.455 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.617      ; 4.816      ;
; -3.445 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.617      ; 4.806      ;
; -3.433 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.379      ; 5.530      ;
; -3.427 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.553      ; 5.702      ;
; -3.387 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.354      ;
; -3.384 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.553      ; 5.659      ;
; -3.381 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.625      ; 5.091      ;
; -3.377 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.617      ; 4.738      ;
; -3.374 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.553      ; 5.649      ;
; -3.346 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.317      ;
; -3.340 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.363      ; 5.439      ;
; -3.331 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.356      ; 5.438      ;
; -3.319 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.598      ; 5.639      ;
; -3.318 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.379      ; 5.415      ;
; -3.309 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.553      ; 5.584      ;
; -3.307 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 4.861      ;
; -3.304 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[90]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.666      ; 5.069      ;
; -3.293 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.952      ; 5.964      ;
; -3.291 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 4.845      ;
; -3.289 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.497      ; 5.506      ;
; -3.279 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.617      ; 4.640      ;
; -3.274 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.625      ; 4.984      ;
; -3.273 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[190] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.728      ; 5.091      ;
; -3.271 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[80]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.447      ; 4.933      ;
; -3.269 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.379      ; 5.366      ;
; -3.269 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.665      ; 5.037      ;
; -3.266 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.768      ; 5.252      ;
; -3.261 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[188] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.621      ; 4.977      ;
; -3.259 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.379      ; 5.356      ;
; -3.250 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[134] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.371      ; 5.336      ;
; -3.250 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.217      ;
; -3.249 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.624      ; 5.088      ;
; -3.247 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[79]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.627      ; 5.088      ;
; -3.246 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.604      ; 5.572      ;
; -3.225 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.008      ; 8.945      ;
; -3.217 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.356      ; 5.324      ;
; -3.212 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.625      ; 4.922      ;
; -3.210 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.363      ; 5.309      ;
; -3.209 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.180      ;
; -3.208 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.553      ; 5.483      ;
; -3.202 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[62]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.478      ; 5.402      ;
; -3.202 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.625      ; 4.912      ;
; -3.200 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.379      ; 5.297      ;
; -3.198 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.359      ; 5.437      ;
; -3.189 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.598      ; 5.509      ;
; -3.184 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[215] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.605      ; 5.507      ;
; -3.184 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[210] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.879      ; 5.279      ;
; -3.181 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.148      ;
; -3.178 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[139] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.389      ; 5.286      ;
; -3.176 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.363      ; 5.275      ;
; -3.174 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[90]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.666      ; 4.939      ;
; -3.173 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.497      ; 5.390      ;
; -3.172 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.008      ; 8.892      ;
; -3.167 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.356      ; 5.274      ;
; -3.166 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.363      ; 5.265      ;
; -3.165 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.318      ; 4.719      ;
; -3.164 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[226] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.310      ; 5.193      ;
; -3.163 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.952      ; 5.834      ;
; -3.158 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[54]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.638      ; 5.155      ;
; -3.157 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.356      ; 5.264      ;
; -3.156 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.625      ; 4.866      ;
; -3.155 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.598      ; 5.475      ;
; -3.155 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.768      ; 5.141      ;
; -3.145 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.598      ; 5.465      ;
; -3.143 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[190] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.728      ; 4.961      ;
; -3.142 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[174] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.538      ; 5.397      ;
; -3.142 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.624      ; 4.981      ;
; -3.141 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.365      ; 9.086      ;
; -3.141 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[144] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.654      ; 5.009      ;
; -3.141 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[80]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.447      ; 4.803      ;
; -3.140 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.111      ;
; -3.140 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[90]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.666      ; 4.905      ;
; -3.140 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[79]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.627      ; 4.981      ;
; -3.139 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.665      ; 4.907      ;
; -3.138 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[143] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.654      ; 5.006      ;
; -3.137 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[6]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.240      ; 9.064      ;
; -3.134 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.392      ; 9.101      ;
; -3.131 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[147] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.654      ; 5.007      ;
; -3.131 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[188] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.621      ; 4.847      ;
; -3.130 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[90]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.666      ; 4.895      ;
; -3.129 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.952      ; 5.800      ;
; -3.125 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[202] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.604      ; 5.609      ;
; -3.125 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[196] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.375      ; 5.380      ;
; -3.125 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.497      ; 5.342      ;
; -3.123 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.367      ; 9.090      ;
; -3.122 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[194] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.609      ; 5.608      ;
; -3.120 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[134] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.371      ; 5.206      ;
; -3.119 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.952      ; 5.790      ;
; -3.117 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.385      ; 5.381      ;
; -3.116 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.604      ; 5.442      ;
; -3.115 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.497      ; 5.332      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                  ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.324 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.450      ; 8.912      ;
; -3.294 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.450      ; 8.882      ;
; -3.134 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.450      ; 8.722      ;
; -3.119 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.450      ; 8.707      ;
; -3.098 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.107      ; 9.218      ;
; -3.059 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.449      ; 8.611      ;
; -3.040 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.107      ; 9.160      ;
; -3.029 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.449      ; 8.581      ;
; -3.002 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 7.700      ;
; -2.984 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.450      ; 8.572      ;
; -2.983 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 7.700      ;
; -2.936 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.107      ; 9.056      ;
; -2.871 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.574      ; 8.441      ;
; -2.869 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.449      ; 8.421      ;
; -2.854 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.449      ; 8.406      ;
; -2.841 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.574      ; 8.411      ;
; -2.822 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.462      ; 8.387      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.574      ; 8.376      ;
; -2.803 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 7.501      ;
; -2.800 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.211      ; 9.223      ;
; -2.792 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 7.490      ;
; -2.784 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.978      ; 8.896      ;
; -2.784 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 7.501      ;
; -2.773 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 7.490      ;
; -2.772 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.596      ; 7.483      ;
; -2.768 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.449      ; 8.320      ;
; -2.754 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.979      ; 8.867      ;
; -2.753 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.619      ; 7.483      ;
; -2.752 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.463      ; 8.353      ;
; -2.749 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.354      ;
; -2.742 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.211      ; 9.165      ;
; -2.734 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.978      ; 8.850      ;
; -2.728 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.984      ; 8.843      ;
; -2.726 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.978      ; 8.838      ;
; -2.708 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.317      ;
; -2.702 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.574      ; 8.272      ;
; -2.696 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.455      ; 8.289      ;
; -2.696 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.979      ; 8.809      ;
; -2.681 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.454      ; 8.238      ;
; -2.676 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.978      ; 8.792      ;
; -2.673 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 7.371      ;
; -2.670 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.984      ; 8.785      ;
; -2.666 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.574      ; 8.236      ;
; -2.660 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.597      ; 7.372      ;
; -2.660 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.587      ; 8.243      ;
; -2.655 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.464      ; 8.257      ;
; -2.654 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 7.371      ;
; -2.648 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.098      ; 8.751      ;
; -2.643 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.463      ; 8.244      ;
; -2.641 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.620      ; 7.372      ;
; -2.638 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.211      ; 9.061      ;
; -2.637 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.455      ; 8.230      ;
; -2.631 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.977      ; 8.742      ;
; -2.622 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.978      ; 8.734      ;
; -2.622 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.454      ; 8.179      ;
; -2.612 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.217      ;
; -2.592 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.979      ; 8.705      ;
; -2.590 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.098      ; 8.693      ;
; -2.587 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.146      ; 8.945      ;
; -2.580 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 7.278      ;
; -2.580 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.107      ; 8.700      ;
; -2.580 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.455      ; 8.173      ;
; -2.573 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.977      ; 8.684      ;
; -2.572 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.978      ; 8.688      ;
; -2.571 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.180      ;
; -2.566 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.984      ; 8.681      ;
; -2.565 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.454      ; 8.122      ;
; -2.561 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 7.278      ;
; -2.559 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.463      ; 8.160      ;
; -2.543 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.148      ;
; -2.534 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.146      ; 8.892      ;
; -2.512 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.500      ; 7.758      ;
; -2.510 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.979      ; 8.786      ;
; -2.503 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.503      ; 9.086      ;
; -2.502 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.111      ;
; -2.499 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.378      ; 9.064      ;
; -2.496 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.101      ;
; -2.493 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.523      ; 7.758      ;
; -2.486 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.098      ; 8.589      ;
; -2.485 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.505      ; 9.090      ;
; -2.476 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 7.107      ; 8.596      ;
; -2.471 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.598      ; 7.184      ;
; -2.469 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.977      ; 8.580      ;
; -2.459 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.530      ; 9.068      ;
; -2.452 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.621      ; 7.184      ;
; -2.452 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.979      ; 8.728      ;
; -2.443 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.579      ; 8.018      ;
; -2.440 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.378      ; 9.028      ;
; -2.433 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.579      ; 8.008      ;
; -2.422 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.379      ; 9.015      ;
; -2.408 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.149      ; 8.165      ;
; -2.403 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.379      ; 8.976      ;
; -2.401 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.106      ; 7.705      ;
; -2.395 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.455      ; 7.988      ;
; -2.380 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.454      ; 7.937      ;
; -2.366 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.503      ; 8.949      ;
; -2.362 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.378      ; 8.927      ;
; -2.361 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.385      ; 9.119      ;
; -2.348 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.979      ; 8.624      ;
; -2.348 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.505      ; 8.953      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.765 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.677     ; 1.583      ;
; -2.565 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.677     ; 1.383      ;
; -2.355 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.677     ; 1.173      ;
; -1.976 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.009      ; 2.480      ;
; -1.926 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.750     ; 1.171      ;
; -0.742 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.136     ; 1.101      ;
; -0.741 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.136     ; 1.100      ;
; -0.701 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.071     ; 1.625      ;
; -0.615 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.548      ;
; -0.607 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.062     ; 1.540      ;
; -0.217 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 1.149      ;
; -0.185 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 1.117      ;
; 0.270  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.954      ; 3.388      ;
; 0.273  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 0.659      ;
; 0.295  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.063     ; 0.637      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.348  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.458      ; 1.605      ;
; 0.411  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.457      ; 1.541      ;
; 0.426  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.457      ; 1.526      ;
; 0.455  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.327      ; 1.367      ;
; 0.505  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 3.026      ; 3.215      ;
; 0.898  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.954      ; 3.260      ;
; 0.943  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 3.026      ; 3.277      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.607 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.777     ; 0.825      ;
; -1.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.777     ; 0.720      ;
; -0.841 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.784      ;
; -0.828 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.771      ;
; -0.718 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.661      ;
; -0.697 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.640      ;
; -0.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.616      ;
; -0.681 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.624      ;
; -0.681 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.624      ;
; -0.680 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.623      ;
; -0.679 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.622      ;
; -0.678 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.621      ;
; -0.677 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.620      ;
; -0.670 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.613      ;
; -0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.612      ;
; -0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.612      ;
; -0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.610      ;
; -0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.608      ;
; -0.660 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.603      ;
; -0.611 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.552      ;
; -0.610 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.551      ;
; -0.609 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.550      ;
; -0.609 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.550      ;
; -0.608 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.549      ;
; -0.598 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.539      ;
; -0.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.538      ;
; -0.591 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.532      ;
; -0.581 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.211      ;
; -0.568 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.511      ;
; -0.561 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.504      ;
; -0.561 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.504      ;
; -0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.495      ;
; -0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.494      ;
; -0.548 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.178      ;
; -0.548 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.178      ;
; -0.544 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.487      ;
; -0.532 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.465      ;
; -0.530 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.463      ;
; -0.529 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.472      ;
; -0.529 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.462      ;
; -0.529 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.462      ;
; -0.528 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.461      ;
; -0.527 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.460      ;
; -0.520 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.463      ;
; -0.516 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.449      ;
; -0.492 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.122      ;
; -0.489 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.119      ;
; -0.479 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.109      ;
; -0.471 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.101      ;
; -0.461 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.091      ;
; -0.441 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.071      ;
; -0.440 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.070      ;
; -0.438 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.068      ;
; -0.414 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.044      ;
; -0.397 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.027      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.323      ;
; -0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.003      ;
; -0.372 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.002      ;
; -0.371 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.001      ;
; -0.371 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.001      ;
; -0.371 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 1.001      ;
; -0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.999      ;
; -0.369 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.999      ;
; -0.368 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.998      ;
; -0.366 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.996      ;
; -0.336 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.966      ;
; -0.328 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.958      ;
; -0.327 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.260      ;
; -0.326 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.956      ;
; -0.325 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.258      ;
; -0.324 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.257      ;
; -0.322 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.255      ;
; -0.316 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.249      ;
; -0.314 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.255      ;
; -0.313 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.254      ;
; -0.310 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.251      ;
; -0.308 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.249      ;
; -0.303 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.244      ;
; -0.300 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.241      ;
; -0.299 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.929      ;
; -0.292 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.365     ; 0.922      ;
; -0.273 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.052     ; 1.216      ;
; -0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.125      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.121      ;
; -0.176 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 1.108      ;
; -0.149 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.070     ; 1.074      ;
; -0.144 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.072     ; 1.067      ;
; -0.104 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.037      ;
; -0.061 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.993      ;
; -0.040 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.972      ;
; -0.030 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.063     ; 0.962      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.960      ;
; -0.023 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.956      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.933      ;
; 0.001  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.932      ;
; 0.003  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.930      ;
; 0.005  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.928      ;
; 0.005  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.928      ;
; 0.083  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.850      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.019 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.746      ; 1.441      ;
; 0.572 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.746      ; 1.388      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.067 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.891      ; 2.518      ;
; 0.573 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.891      ; 2.512      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.138 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.127      ; 1.703      ;
; 0.691 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.127      ; 1.650      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.163 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.278      ; 1.819      ;
; 0.666 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.278      ; 1.816      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.207 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.746      ; 1.253      ;
; 0.744 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.746      ; 1.216      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.210 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 1.045      ; 1.549      ;
; 0.748 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 1.045      ; 1.511      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.201 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.159      ; 3.034      ;
; -5.095 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.346      ; 3.327      ;
; -5.030 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 3.196      ;
; -4.855 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.242      ; 3.463      ;
; -4.736 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.248      ; 3.588      ;
; -4.697 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.248      ; 3.627      ;
; -4.675 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.244      ; 3.645      ;
; -4.533 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.158      ; 3.701      ;
; -4.491 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.248      ; 3.833      ;
; -4.459 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.158      ; 3.775      ;
; -4.427 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 3.994      ;
; -4.393 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.347      ; 3.034      ;
; -4.362 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.149      ; 3.863      ;
; -4.353 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 4.068      ;
; -4.288 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.149      ; 3.937      ;
; -4.287 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.534      ; 3.327      ;
; -4.222 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.338      ; 3.196      ;
; -4.187 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.241      ; 4.130      ;
; -4.113 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.241      ; 4.204      ;
; -4.068 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.255      ;
; -4.047 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.430      ; 3.463      ;
; -4.029 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.294      ;
; -4.007 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 4.312      ;
; -3.994 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.329      ;
; -3.955 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.368      ;
; -3.937 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.477      ;
; -3.933 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 4.386      ;
; -3.931 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 4.490      ;
; -3.928 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.436      ; 3.588      ;
; -3.889 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.436      ; 3.627      ;
; -3.867 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.432      ; 3.645      ;
; -3.850 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 4.571      ;
; -3.838 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.576      ;
; -3.829 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.585      ;
; -3.823 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.500      ;
; -3.760 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.010      ; 3.280      ;
; -3.749 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.574      ;
; -3.730 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.010      ; 3.310      ;
; -3.727 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.687      ;
; -3.725 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.346      ; 3.701      ;
; -3.709 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 4.518      ;
; -3.692 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 4.624      ;
; -3.683 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.436      ; 3.833      ;
; -3.669 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.654      ;
; -3.656 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.758      ;
; -3.651 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.346      ; 3.775      ;
; -3.644 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.157      ; 4.589      ;
; -3.619 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.533      ; 3.994      ;
; -3.613 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.016      ; 4.479      ;
; -3.610 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 4.617      ;
; -3.604 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.023      ; 3.449      ;
; -3.601 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 4.626      ;
; -3.598 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.260      ; 3.738      ;
; -3.597 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.337      ; 4.816      ;
; -3.593 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 4.723      ;
; -3.591 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.158      ; 4.643      ;
; -3.584 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 4.732      ;
; -3.578 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.429      ; 3.881      ;
; -3.574 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.023      ; 3.479      ;
; -3.572 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 4.740      ;
; -3.570 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.157      ; 4.663      ;
; -3.570 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 4.648      ;
; -3.568 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 4.751      ;
; -3.557 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.857      ;
; -3.554 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.337      ; 3.863      ;
; -3.554 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 4.769      ;
; -3.554 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.010      ; 3.486      ;
; -3.552 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.862      ;
; -3.548 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.866      ;
; -3.548 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.180      ; 3.662      ;
; -3.545 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.533      ; 4.068      ;
; -3.527 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.333      ; 4.882      ;
; -3.526 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 3.582      ;
; -3.509 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.429      ; 3.950      ;
; -3.508 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.497      ; 4.019      ;
; -3.503 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.942      ; 3.469      ;
; -3.499 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 4.728      ;
; -3.497 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.896      ; 3.429      ;
; -3.496 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.078      ; 3.612      ;
; -3.494 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 4.927      ;
; -3.491 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.923      ;
; -3.487 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 4.832      ;
; -3.484 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 4.930      ;
; -3.482 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 4.834      ;
; -3.480 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 7.337      ; 3.937      ;
; -3.476 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.239      ; 4.839      ;
; -3.475 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 4.839      ;
; -3.474 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.337      ; 4.939      ;
; -3.473 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 4.839      ;
; -3.473 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.046      ; 3.603      ;
; -3.473 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.942      ; 3.499      ;
; -3.471 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 4.747      ;
; -3.470 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.245      ; 4.851      ;
; -3.467 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.497      ; 4.060      ;
; -3.467 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.896      ; 3.459      ;
; -3.466 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.297      ; 3.861      ;
; -3.464 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.146      ; 4.758      ;
; -3.464 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 4.848      ;
; -3.462 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 4.756      ;
; -3.458 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.497      ; 4.069      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[3]'                                                                                                                                                           ;
+--------+--------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.315 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.565      ; 3.280      ;
; -3.285 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.565      ; 3.310      ;
; -3.159 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.578      ; 3.449      ;
; -3.133 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 3.881      ;
; -3.129 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.578      ; 3.479      ;
; -3.119 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.869      ; 3.280      ;
; -3.109 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.565      ; 3.486      ;
; -3.103 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.735      ; 3.662      ;
; -3.089 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.869      ; 3.310      ;
; -3.081 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 3.582      ;
; -3.064 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 3.950      ;
; -3.063 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.019      ;
; -3.058 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.497      ; 3.469      ;
; -3.052 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.451      ; 3.429      ;
; -3.051 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 3.612      ;
; -3.028 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.601      ; 3.603      ;
; -3.028 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.497      ; 3.499      ;
; -3.022 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.060      ;
; -3.022 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.451      ; 3.459      ;
; -3.016 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; GPIO1_D[9]                           ; SW[3]       ; 0.000        ; 8.285      ; 5.309      ;
; -3.013 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.069      ;
; -3.010 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.748      ; 3.768      ;
; -3.005 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.747      ; 3.772      ;
; -2.998 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.601      ; 3.633      ;
; -2.990 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 4.024      ;
; -2.981 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.101      ;
; -2.975 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 4.052      ;
; -2.969 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.749      ; 3.810      ;
; -2.968 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 4.046      ;
; -2.963 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.882      ; 3.449      ;
; -2.954 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 4.096      ;
; -2.953 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.578      ; 3.655      ;
; -2.944 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.735      ; 3.821      ;
; -2.937 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.288      ; 3.881      ;
; -2.933 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.882      ; 3.479      ;
; -2.927 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.565      ; 3.668      ;
; -2.927 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.735      ; 3.838      ;
; -2.920 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.162      ;
; -2.916 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 4.134      ;
; -2.916 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 3.984      ;
; -2.913 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.869      ; 3.486      ;
; -2.907 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.039      ; 3.662      ;
; -2.906 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 4.121      ;
; -2.885 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.937      ; 3.582      ;
; -2.882 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 4.132      ;
; -2.880 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 4.134      ;
; -2.879 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[8]   ; GPIO1_D[9]                           ; SW[3]       ; 0.000        ; 8.298      ; 5.459      ;
; -2.879 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.203      ;
; -2.876 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 3.787      ;
; -2.868 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.288      ; 3.950      ;
; -2.867 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 4.019      ;
; -2.866 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; GPIO1_D[9]                           ; SW[3]       ; 0.000        ; 8.353      ; 5.527      ;
; -2.865 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.748      ; 3.913      ;
; -2.864 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.565      ; 3.731      ;
; -2.863 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 4.151      ;
; -2.862 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.801      ; 3.469      ;
; -2.860 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.747      ; 3.917      ;
; -2.858 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[9]   ; SW[3]                                ; SW[3]       ; 0.000        ; 8.285      ; 5.427      ;
; -2.856 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.755      ; 3.429      ;
; -2.855 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.937      ; 3.612      ;
; -2.854 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.785      ; 3.961      ;
; -2.852 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.497      ; 3.675      ;
; -2.847 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 4.053      ;
; -2.846 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.451      ; 3.635      ;
; -2.832 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.905      ; 3.603      ;
; -2.832 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.801      ; 3.499      ;
; -2.832 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.347      ; 3.545      ;
; -2.832 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 4.195      ;
; -2.826 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 4.060      ;
; -2.826 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.755      ; 3.459      ;
; -2.825 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.156      ; 3.861      ;
; -2.824 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.749      ; 3.955      ;
; -2.823 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.785      ; 3.992      ;
; -2.823 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.748      ; 3.955      ;
; -2.822 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.601      ; 3.809      ;
; -2.818 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.747      ; 3.959      ;
; -2.817 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 4.069      ;
; -2.814 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.052      ; 3.768      ;
; -2.813 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.269      ;
; -2.812 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 4.215      ;
; -2.812 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.270      ;
; -2.811 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 4.239      ;
; -2.810 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.272      ;
; -2.809 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.051      ; 3.772      ;
; -2.802 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.905      ; 3.633      ;
; -2.802 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.347      ; 3.575      ;
; -2.801 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.735      ; 3.964      ;
; -2.794 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.288      ; 4.024      ;
; -2.793 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.289      ;
; -2.785 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 4.101      ;
; -2.784 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.749      ; 3.995      ;
; -2.779 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.301      ; 4.052      ;
; -2.773 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.053      ; 3.810      ;
; -2.773 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 4.127      ;
; -2.772 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.288      ; 4.046      ;
; -2.772 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.310      ;
; -2.771 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.044      ; 3.803      ;
; -2.771 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.311      ;
; -2.771 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.578      ; 3.837      ;
; -2.769 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 4.313      ;
+--------+--------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.444 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 3.170      ; 3.102      ;
; -0.325 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 3.096      ; 3.137      ;
; -0.017 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 3.170      ; 3.029      ;
; -0.002 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.527      ; 1.202      ;
; 0.025  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.677      ; 1.379      ;
; 0.029  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.677      ; 1.383      ;
; 0.049  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.677      ; 1.403      ;
; 0.298  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 3.096      ; 3.260      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.710  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 0.930      ;
; 0.794  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.014      ;
; 1.111  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.331      ;
; 1.164  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.071      ; 1.392      ;
; 1.205  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.063      ; 1.425      ;
; 1.330  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.008     ; 0.999      ;
; 1.331  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.008     ; 1.000      ;
; 2.419  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.528     ; 1.048      ;
; 2.523  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.137      ; 2.337      ;
; 2.832  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.457     ; 1.052      ;
; 3.015  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.457     ; 1.235      ;
; 3.185  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.457     ; 1.405      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.144 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.349      ; 1.571      ;
; 0.399  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.349      ; 1.614      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.092 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.956      ; 2.240      ;
; 0.454  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.956      ; 2.286      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.006 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 1.106      ; 1.456      ;
; 0.532  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 1.106      ; 1.494      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.021 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.795      ; 1.172      ;
; 0.558 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.795      ; 1.209      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.021 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.192      ; 1.569      ;
; 0.583 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.192      ; 1.631      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.119 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.795      ; 1.270      ;
; 0.664 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.795      ; 1.315      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.358 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.376 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.518 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.553 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.558 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.567 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.785      ;
; 0.573 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.577 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.587 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.589 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.590 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.808      ;
; 0.591 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.809      ;
; 0.602 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.614 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.832      ;
; 0.631 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.849      ;
; 0.674 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.893      ;
; 0.719 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.798 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.016      ;
; 0.806 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.390      ;
; 0.861 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.865 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.870 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.460      ;
; 0.870 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.460      ;
; 0.871 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.461      ;
; 0.876 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.094      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.096      ;
; 0.880 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.098      ;
; 0.898 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.116      ;
; 0.900 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.118      ;
; 0.903 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.121      ;
; 0.932 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.797      ;
; 0.945 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.174      ;
; 0.948 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.166      ;
; 0.970 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.188      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.979 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.197      ;
; 0.986 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.204      ;
; 0.988 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.206      ;
; 0.990 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.208      ;
; 1.010 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.228      ;
; 1.012 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.230      ;
; 1.028 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.247      ;
; 1.053 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.292     ; 0.918      ;
; 1.082 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.300      ;
; 1.083 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.301      ;
; 1.084 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.302      ;
; 1.085 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.089 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.307      ;
; 1.099 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.317      ;
; 1.100 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.318      ;
; 1.102 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.320      ;
; 1.102 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.692      ;
; 1.102 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.692      ;
; 1.104 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.694      ;
; 1.124 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.342      ;
; 1.127 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.713      ;
; 1.132 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.351      ;
; 1.160 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.746      ;
; 1.162 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.748      ;
; 1.167 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.385      ;
; 1.169 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.412      ;
; 1.175 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.755      ;
; 1.177 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.420      ;
; 1.184 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.427      ;
; 1.188 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.406      ;
; 1.210 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.428      ;
; 1.216 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.434      ;
; 1.219 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.437      ;
; 1.227 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.807      ;
; 1.234 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.452      ;
; 1.239 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.457      ;
; 1.242 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.460      ;
; 1.249 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.492      ;
; 1.255 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.841      ;
; 1.256 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.836      ;
; 1.261 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.847      ;
; 1.263 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.481      ;
; 1.272 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.858      ;
; 1.280 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.498      ;
; 1.286 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.504      ;
; 1.289 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.507      ;
; 1.289 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.507      ;
; 1.290 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.508      ;
; 1.291 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.509      ;
; 1.291 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.509      ;
; 1.297 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.891      ;
; 1.297 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.891      ;
; 1.300 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.894      ;
; 1.301 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.885      ;
; 1.312 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.530      ;
; 1.312 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.530      ;
; 1.313 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.531      ;
; 1.313 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.531      ;
; 1.313 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.531      ;
; 1.314 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.532      ;
; 1.314 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.532      ;
; 1.316 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.534      ;
; 1.321 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.539      ;
; 1.322 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.540      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.595      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.477 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.696      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.699      ;
; 0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.723      ;
; 0.510 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.729      ;
; 0.513 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.733      ;
; 0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.744      ;
; 0.530 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.749      ;
; 0.532 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.752      ;
; 0.537 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.757      ;
; 0.550 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.776      ;
; 0.581 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.800      ;
; 0.613 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.832      ;
; 0.683 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.902      ;
; 0.714 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.799      ;
; 0.728 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.948      ;
; 0.730 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.815      ;
; 0.731 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.063      ; 0.951      ;
; 0.734 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.819      ;
; 0.739 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.824      ;
; 0.741 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.826      ;
; 0.742 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.961      ;
; 0.742 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.827      ;
; 0.742 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.827      ;
; 0.744 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.829      ;
; 0.744 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.829      ;
; 0.746 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.831      ;
; 0.746 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.831      ;
; 0.747 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.832      ;
; 0.747 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.832      ;
; 0.749 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.834      ;
; 0.771 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.982      ;
; 0.771 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.052      ; 0.980      ;
; 0.797 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.882      ;
; 0.804 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.889      ;
; 0.805 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.890      ;
; 0.807 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.892      ;
; 0.811 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.896      ;
; 0.820 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.091     ; 0.906      ;
; 0.844 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.929      ;
; 0.846 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.075      ;
; 0.850 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 0.935      ;
; 0.862 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.070      ; 1.089      ;
; 0.864 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.070      ; 1.091      ;
; 0.865 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.091     ; 0.951      ;
; 0.871 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.070      ; 1.098      ;
; 0.875 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.070      ; 1.102      ;
; 0.878 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.070      ; 1.105      ;
; 0.879 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.070      ; 1.106      ;
; 0.905 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.124      ;
; 0.920 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.139      ;
; 0.921 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.091     ; 1.007      ;
; 0.922 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.141      ;
; 0.926 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.145      ;
; 0.927 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 1.012      ;
; 0.928 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.147      ;
; 0.931 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 1.016      ;
; 0.933 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.092     ; 1.018      ;
; 0.934 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.153      ;
; 1.032 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.251      ;
; 1.033 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.262      ;
; 1.034 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.263      ;
; 1.036 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.265      ;
; 1.037 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.266      ;
; 1.041 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.270      ;
; 1.042 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.271      ;
; 1.042 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.261      ;
; 1.043 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.262      ;
; 1.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.072      ; 1.273      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.466 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.787      ; 3.440      ;
; 0.466 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.790      ; 3.443      ;
; 0.466 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.787      ; 3.440      ;
; 0.507 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.789      ; 3.483      ;
; 0.550 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.790      ; 3.527      ;
; 0.572 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.540      ;
; 0.598 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.566      ;
; 0.602 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.798      ;
; 0.603 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.787      ; 3.577      ;
; 0.603 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.790      ; 3.580      ;
; 0.603 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.787      ; 3.577      ;
; 0.604 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.800      ;
; 0.609 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.805      ;
; 0.613 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.809      ;
; 0.615 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.811      ;
; 0.619 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.815      ;
; 0.621 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.817      ;
; 0.621 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.817      ;
; 0.622 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.818      ;
; 0.627 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.823      ;
; 0.632 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.828      ;
; 0.636 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.832      ;
; 0.639 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.835      ;
; 0.641 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.772      ; 3.600      ;
; 0.644 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.789      ; 3.620      ;
; 0.656 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.028      ; 2.841      ;
; 0.656 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.028      ; 2.841      ;
; 0.656 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.028      ; 2.841      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.654      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.657      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.654      ;
; 0.689 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.790      ; 3.666      ;
; 0.709 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.677      ;
; 0.712 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.474      ; 0.893      ;
; 0.715 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.682      ;
; 0.731 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.776      ; 3.694      ;
; 0.735 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.703      ;
; 0.736 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.703      ;
; 0.752 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.948      ;
; 0.756 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.952      ;
; 0.779 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.746      ;
; 0.780 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.772      ; 3.739      ;
; 0.780 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.745      ;
; 0.780 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.745      ;
; 0.780 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.976      ;
; 0.781 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.749      ;
; 0.783 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.776      ; 3.746      ;
; 0.807 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.773      ; 3.767      ;
; 0.809 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.774      ;
; 0.841 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.772      ; 3.800      ;
; 0.846 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.811      ;
; 0.847 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.814      ;
; 0.851 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.771      ; 3.809      ;
; 0.854 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.821      ;
; 0.855 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.770      ; 3.812      ;
; 0.866 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.833      ;
; 0.869 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.048      ; 1.074      ;
; 0.870 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.776      ; 3.833      ;
; 0.874 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.841      ;
; 0.874 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.773      ; 3.834      ;
; 0.886 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.853      ;
; 0.887 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.048      ; 1.092      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.090      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.048      ; 1.093      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.091      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.091      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.792      ; 3.867      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.789      ; 3.864      ;
; 0.890 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.048      ; 1.095      ;
; 0.891 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.048      ; 1.096      ;
; 0.892 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.779      ; 3.858      ;
; 0.893 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.048      ; 1.098      ;
; 0.893 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.860      ;
; 0.899 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.864      ;
; 0.903 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.106      ;
; 0.905 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.776      ; 3.868      ;
; 0.907 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.875      ;
; 0.907 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.776      ; 3.870      ;
; 0.908 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.111      ;
; 0.910 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.113      ;
; 0.912 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.115      ;
; 0.914 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.117      ;
; 0.915 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.789      ; 3.891      ;
; 0.915 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.882      ;
; 0.919 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.122      ;
; 0.921 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.124      ;
; 0.925 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.890      ;
; 0.926 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.894      ;
; 0.926 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                       ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.444      ; 4.557      ;
; 0.928 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.769      ; 3.884      ;
; 0.942 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.780      ; 3.909      ;
; 0.943 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.908      ;
; 0.943 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.908      ;
; 0.944 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.912      ;
; 0.944 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.765      ; 3.896      ;
; 0.946 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.776      ; 3.909      ;
; 0.948 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.778      ; 3.913      ;
; 0.953 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.784      ; 3.924      ;
; 0.953 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.781      ; 3.921      ;
; 0.958 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.790      ; 3.935      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.658 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 3.140      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.479 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 3.461      ;
; -1.258 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.416      ; 3.159      ;
; -1.258 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.416      ; 3.159      ;
; -1.258 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.416      ; 3.159      ;
; -1.258 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.416      ; 3.159      ;
; -1.258 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.416      ; 3.159      ;
; -1.258 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.416      ; 3.159      ;
; -1.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.416      ; 3.484      ;
; -1.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.416      ; 3.484      ;
; -1.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.416      ; 3.484      ;
; -1.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.416      ; 3.484      ;
; -1.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.416      ; 3.484      ;
; -1.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.416      ; 3.484      ;
; -0.470 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.288      ; 4.243      ;
; -0.470 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.288      ; 4.243      ;
; -0.470 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.288      ; 4.243      ;
; -0.330 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.288      ; 4.603      ;
; -0.330 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.288      ; 4.603      ;
; -0.330 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.288      ; 4.603      ;
; 0.030  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.288      ; 3.743      ;
; 0.287  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.288      ; 3.986      ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.306 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.380     ; 1.421      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.646 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 2.417      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.311 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.274      ; 2.080      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; -0.148 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.276      ; 1.919      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
; 0.340  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.266      ; 1.421      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                         ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.319 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 5.017      ;
; -0.300 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 5.017      ;
; -0.298 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 4.996      ;
; -0.279 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 4.996      ;
; -0.240 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn             ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.409      ; 5.144      ;
; -0.239 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn             ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.409      ; 5.643      ;
; -0.157 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[0]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.222      ; 4.874      ;
; -0.157 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[1]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.222      ; 4.874      ;
; -0.157 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[2]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.222      ; 4.874      ;
; -0.157 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[3]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.222      ; 4.874      ;
; -0.157 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[4]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.222      ; 4.874      ;
; -0.157 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[5]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.222      ; 4.874      ;
; -0.129 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 4.827      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 4.812      ;
; -0.110 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 4.827      ;
; -0.095 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 4.812      ;
; -0.025 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.210      ; 4.730      ;
; -0.004 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.212      ; 4.711      ;
; 0.017  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 4.681      ;
; 0.036  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 4.681      ;
; 0.058  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.588      ; 4.645      ;
; 0.073  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.588      ; 4.630      ;
; 0.077  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.611      ; 4.645      ;
; 0.092  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.611      ; 4.630      ;
; 0.152  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.500      ; 5.094      ;
; 0.171  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.523      ; 5.094      ;
; 0.180  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.500      ; 5.066      ;
; 0.199  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.523      ; 5.066      ;
; 0.342  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.500      ; 4.904      ;
; 0.349  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.588      ; 4.354      ;
; 0.357  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.500      ; 4.889      ;
; 0.361  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.523      ; 4.904      ;
; 0.368  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.611      ; 4.354      ;
; 0.376  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.523      ; 4.889      ;
; 0.404  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.493      ; 5.085      ;
; 0.411  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.597      ; 4.301      ;
; 0.414  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.585      ; 5.145      ;
; 0.422  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.596      ; 4.289      ;
; 0.423  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.516      ; 5.085      ;
; 0.430  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.620      ; 4.301      ;
; 0.433  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.608      ; 5.145      ;
; 0.434  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.493      ; 5.055      ;
; 0.441  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.585      ; 5.118      ;
; 0.441  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.619      ; 4.289      ;
; 0.450  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 5.152      ;
; 0.451  ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.588      ; 4.252      ;
; 0.453  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.516      ; 5.055      ;
; 0.460  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.608      ; 5.118      ;
; 0.467  ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.588      ; 4.236      ;
; 0.469  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 5.152      ;
; 0.470  ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.611      ; 4.252      ;
; 0.480  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 5.122      ;
; 0.486  ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.611      ; 4.236      ;
; 0.492  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.500      ; 4.754      ;
; 0.499  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 5.122      ;
; 0.511  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.523      ; 4.754      ;
; 0.529  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.505      ; 4.722      ;
; 0.544  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.505      ; 4.707      ;
; 0.548  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.528      ; 4.722      ;
; 0.563  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.528      ; 4.707      ;
; 0.573  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.681      ; 5.153      ;
; 0.573  ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.588      ; 4.130      ;
; 0.574  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.681      ; 5.152      ;
; 0.579  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.585      ; 5.160      ;
; 0.583  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.586      ; 5.159      ;
; 0.592  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.704      ; 5.153      ;
; 0.592  ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.611      ; 4.130      ;
; 0.593  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.704      ; 5.152      ;
; 0.594  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.493      ; 4.895      ;
; 0.594  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.407      ; 4.308      ;
; 0.598  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.608      ; 5.160      ;
; 0.602  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.609      ; 5.159      ;
; 0.603  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.681      ; 5.123      ;
; 0.603  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.681      ; 5.123      ;
; 0.604  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.585      ; 4.955      ;
; 0.605  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[0]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.222      ; 4.612      ;
; 0.605  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[1]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.222      ; 4.612      ;
; 0.605  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[2]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.222      ; 4.612      ;
; 0.605  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[3]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.222      ; 4.612      ;
; 0.605  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[4]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.222      ; 4.612      ;
; 0.605  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[5]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.222      ; 4.612      ;
; 0.609  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.493      ; 4.880      ;
; 0.609  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.585      ; 5.130      ;
; 0.613  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.586      ; 5.129      ;
; 0.613  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.516      ; 4.895      ;
; 0.619  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.587      ; 5.143      ;
; 0.619  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.585      ; 4.940      ;
; 0.622  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.704      ; 5.123      ;
; 0.622  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.704      ; 5.123      ;
; 0.623  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.608      ; 4.955      ;
; 0.628  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.516      ; 4.880      ;
; 0.628  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.608      ; 5.130      ;
; 0.632  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.609      ; 5.129      ;
; 0.638  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.610      ; 5.143      ;
; 0.638  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.608      ; 4.940      ;
; 0.640  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 4.962      ;
; 0.640  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.587      ; 5.122      ;
; 0.655  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.583      ; 4.947      ;
; 0.659  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.606      ; 4.962      ;
; 0.659  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.610      ; 5.122      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[3]'                                                                                                                                                     ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.688 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.566      ; 4.076      ;
; 0.750 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.566      ; 4.014      ;
; 0.823 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.566      ; 3.941      ;
; 0.826 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.609      ; 4.391      ;
; 0.844 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 4.140      ;
; 0.883 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.435      ; 4.306      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.609      ; 4.329      ;
; 0.906 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 4.078      ;
; 0.932 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.566      ; 3.832      ;
; 0.945 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.435      ; 4.244      ;
; 0.954 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.003      ; 4.247      ;
; 0.954 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[11] ; SW[3]                                ; SW[3]       ; 0.500        ; 7.060      ; 5.314      ;
; 0.961 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.609      ; 4.256      ;
; 0.979 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.676      ; 4.179      ;
; 0.979 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 4.005      ;
; 1.002 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.445      ; 4.157      ;
; 1.018 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.448      ; 4.142      ;
; 1.018 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.435      ; 4.171      ;
; 1.019 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.688      ; 4.138      ;
; 1.023 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 4.140      ;
; 1.041 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.676      ; 4.117      ;
; 1.053 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.483      ; 4.140      ;
; 1.055 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.710      ; 4.137      ;
; 1.057 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.003      ; 4.144      ;
; 1.064 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.445      ; 4.095      ;
; 1.070 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.466      ; 4.106      ;
; 1.070 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.609      ; 4.147      ;
; 1.080 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.448      ; 4.080      ;
; 1.081 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.688      ; 4.076      ;
; 1.085 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 4.078      ;
; 1.088 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 3.896      ;
; 1.092 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.046      ; 4.562      ;
; 1.092 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[11] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 7.060      ; 5.156      ;
; 1.099 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[13] ; SW[3]                                ; SW[3]       ; 0.500        ; 7.103      ; 5.622      ;
; 1.107 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[0]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.943      ; 5.381      ;
; 1.110 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.886      ; 4.311      ;
; 1.114 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.676      ; 4.044      ;
; 1.115 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.483      ; 4.078      ;
; 1.117 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.710      ; 4.075      ;
; 1.120 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.566      ; 3.644      ;
; 1.122 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.566      ; 3.642      ;
; 1.127 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.435      ; 4.062      ;
; 1.132 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.466      ; 4.044      ;
; 1.137 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.445      ; 4.022      ;
; 1.141 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[4]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.929      ; 5.552      ;
; 1.144 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.740      ; 4.076      ;
; 1.145 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.740      ; 4.075      ;
; 1.149 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.872      ; 4.477      ;
; 1.153 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.448      ; 4.007      ;
; 1.154 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.688      ; 4.003      ;
; 1.158 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 4.005      ;
; 1.188 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.483      ; 4.005      ;
; 1.190 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.710      ; 4.002      ;
; 1.195 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.046      ; 4.459      ;
; 1.201 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.003      ; 4.000      ;
; 1.205 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.466      ; 3.971      ;
; 1.206 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.740      ; 4.014      ;
; 1.207 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.740      ; 4.013      ;
; 1.213 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.886      ; 4.208      ;
; 1.223 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.676      ; 3.935      ;
; 1.226 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.003      ; 3.975      ;
; 1.230 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[13] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 7.103      ; 5.471      ;
; 1.245 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.113      ; 4.350      ;
; 1.246 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.445      ; 3.913      ;
; 1.248 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[0]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.943      ; 5.220      ;
; 1.252 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.872      ; 4.374      ;
; 1.256 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[9]  ; SW[3]                                ; SW[3]       ; 0.500        ; 7.170      ; 5.406      ;
; 1.258 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.609      ; 3.959      ;
; 1.259 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.003      ; 3.942      ;
; 1.260 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.609      ; 3.957      ;
; 1.262 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.448      ; 3.898      ;
; 1.263 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.688      ; 3.894      ;
; 1.267 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 3.896      ;
; 1.267 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[2]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.939      ; 5.396      ;
; 1.268 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.882      ; 4.328      ;
; 1.276 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 3.708      ;
; 1.278 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.449      ; 3.706      ;
; 1.279 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.740      ; 3.941      ;
; 1.280 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.740      ; 3.940      ;
; 1.281 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[1]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.942      ; 5.383      ;
; 1.284 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.885      ; 4.313      ;
; 1.285 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.125      ; 4.309      ;
; 1.286 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[3]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.943      ; 5.381      ;
; 1.287 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[4]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.929      ; 5.386      ;
; 1.289 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.886      ; 4.311      ;
; 1.295 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[8]  ; SW[3]                                ; SW[3]       ; 0.500        ; 7.182      ; 5.366      ;
; 1.297 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.483      ; 3.896      ;
; 1.299 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.710      ; 3.893      ;
; 1.301 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.003      ; 3.900      ;
; 1.314 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.466      ; 3.862      ;
; 1.315 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.435      ; 3.874      ;
; 1.317 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.435      ; 3.872      ;
; 1.319 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.920      ; 4.311      ;
; 1.321 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.147      ; 4.308      ;
; 1.327 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[7]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.960      ; 5.353      ;
; 1.328 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[12] ; SW[3]                                ; SW[3]       ; 0.500        ; 7.204      ; 5.368      ;
; 1.329 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[6]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.977      ; 5.368      ;
; 1.336 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.903      ; 4.277      ;
; 1.339 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.046      ; 4.315      ;
; 1.348 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 6.113      ; 4.247      ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO1_D[9]'                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.776 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.536      ;
; -5.738 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.676      ;
; -5.737 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.677      ;
; -5.636 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.676      ;
; -5.635 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.681      ;
; -5.634 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.682      ;
; -5.630 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.684      ;
; -5.617 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 2.601      ;
; -5.616 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 2.610      ;
; -5.614 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.702      ;
; -5.613 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.703      ;
; -5.611 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.234      ; 2.699      ;
; -5.609 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.705      ;
; -5.589 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 2.638      ;
; -5.577 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.735      ;
; -5.539 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.875      ;
; -5.538 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.876      ;
; -5.486 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.826      ;
; -5.473 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.839      ;
; -5.448 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.966      ;
; -5.447 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.967      ;
; -5.437 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.875      ;
; -5.436 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.880      ;
; -5.435 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.881      ;
; -5.435 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.979      ;
; -5.434 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 2.980      ;
; -5.431 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.883      ;
; -5.418 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 2.800      ;
; -5.417 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 2.809      ;
; -5.415 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.901      ;
; -5.414 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.902      ;
; -5.412 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.234      ; 2.898      ;
; -5.410 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.904      ;
; -5.390 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 2.837      ;
; -5.385 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.927      ;
; -5.384 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.928      ;
; -5.347 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 3.067      ;
; -5.346 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.966      ;
; -5.346 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.970      ;
; -5.346 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 3.068      ;
; -5.346 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 3.068      ;
; -5.345 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.971      ;
; -5.345 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.338      ; 3.069      ;
; -5.344 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.970      ;
; -5.333 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 2.979      ;
; -5.332 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.984      ;
; -5.331 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.985      ;
; -5.330 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 2.888      ;
; -5.327 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.987      ;
; -5.326 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 2.900      ;
; -5.326 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.234      ; 2.984      ;
; -5.324 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.992      ;
; -5.324 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 2.990      ;
; -5.323 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 2.993      ;
; -5.314 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 2.904      ;
; -5.313 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 2.913      ;
; -5.311 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.005      ;
; -5.310 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.006      ;
; -5.306 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 3.008      ;
; -5.303 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.234      ; 3.007      ;
; -5.299 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 2.928      ;
; -5.286 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 2.941      ;
; -5.268 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 3.051      ;
; -5.251 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 3.170      ;
; -5.251 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.345      ; 3.170      ;
; -5.245 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 3.067      ;
; -5.244 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.236      ; 3.068      ;
; -5.244 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.072      ;
; -5.243 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.073      ;
; -5.243 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.073      ;
; -5.242 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.074      ;
; -5.239 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 3.075      ;
; -5.238 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 3.076      ;
; -5.226 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 2.992      ;
; -5.225 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.142      ; 2.993      ;
; -5.225 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 3.001      ;
; -5.224 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.150      ; 3.002      ;
; -5.223 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.093      ;
; -5.222 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.094      ;
; -5.222 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.094      ;
; -5.221 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.240      ; 3.095      ;
; -5.218 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 3.096      ;
; -5.217 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.238      ; 3.097      ;
; -5.215 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.234      ; 3.095      ;
; -5.214 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.234      ; 3.096      ;
; -5.198 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 3.029      ;
; -5.197 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.151      ; 3.030      ;
; -5.194 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.497      ; 2.333      ;
; -5.194 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.497      ; 2.333      ;
; -5.151 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 3.172      ;
; -5.150 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 3.173      ;
; -5.150 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 3.169      ;
; -5.149 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.245      ; 3.172      ;
; -5.135 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.149      ; 3.090      ;
; -5.131 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.241      ; 3.186      ;
; -5.129 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.245      ; 3.192      ;
; -5.128 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 3.195      ;
; -5.127 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.247      ; 3.196      ;
; -5.122 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.243      ; 3.197      ;
; -5.115 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 8.157      ; 3.118      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[3]'                                                                                                                                                       ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -4.749 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.333      ;
; -4.749 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.333      ;
; -4.658 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 2.392      ;
; -4.634 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 2.393      ;
; -4.631 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 2.269      ;
; -4.612 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.470      ;
; -4.611 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.471      ;
; -4.582 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 2.432      ;
; -4.553 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.333      ;
; -4.553 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.333      ;
; -4.521 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 2.529      ;
; -4.497 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 2.530      ;
; -4.494 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 2.406      ;
; -4.462 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.324      ; 2.392      ;
; -4.445 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 2.569      ;
; -4.438 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.301      ; 2.393      ;
; -4.435 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.174      ; 2.269      ;
; -4.434 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.766      ; 2.362      ;
; -4.420 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.785      ; 2.395      ;
; -4.416 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.470      ;
; -4.415 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.471      ;
; -4.386 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.288      ; 2.432      ;
; -4.386 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.916      ; 2.560      ;
; -4.384 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.749      ; 2.395      ;
; -4.383 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.748      ; 2.395      ;
; -4.380 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.747      ; 2.397      ;
; -4.364 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.745      ; 2.411      ;
; -4.325 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.324      ; 2.529      ;
; -4.301 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.301      ; 2.530      ;
; -4.298 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.174      ; 2.406      ;
; -4.297 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.766      ; 2.499      ;
; -4.283 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.785      ; 2.532      ;
; -4.271 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.735      ; 2.494      ;
; -4.255 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.827      ;
; -4.254 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.828      ;
; -4.249 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.288      ; 2.569      ;
; -4.249 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.916      ; 2.697      ;
; -4.247 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.749      ; 2.532      ;
; -4.246 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.748      ; 2.532      ;
; -4.243 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.747      ; 2.534      ;
; -4.238 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.070      ; 2.362      ;
; -4.227 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.745      ; 2.548      ;
; -4.224 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.089      ; 2.395      ;
; -4.190 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.220      ; 2.560      ;
; -4.188 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.053      ; 2.395      ;
; -4.187 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.052      ; 2.395      ;
; -4.185 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.897      ;
; -4.185 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.897      ;
; -4.184 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.051      ; 2.397      ;
; -4.168 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.049      ; 2.411      ;
; -4.164 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 2.886      ;
; -4.140 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 2.887      ;
; -4.137 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 2.763      ;
; -4.134 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.735      ; 2.631      ;
; -4.113 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.969      ;
; -4.113 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.969      ;
; -4.101 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.070      ; 2.499      ;
; -4.097 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.985      ;
; -4.097 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 2.985      ;
; -4.088 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 2.926      ;
; -4.087 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.089      ; 2.532      ;
; -4.084 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 2.966      ;
; -4.075 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.039      ; 2.494      ;
; -4.063 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 2.964      ;
; -4.059 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.827      ;
; -4.058 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.828      ;
; -4.056 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 2.844      ;
; -4.053 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.220      ; 2.697      ;
; -4.051 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.053      ; 2.532      ;
; -4.050 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.052      ; 2.532      ;
; -4.047 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.051      ; 2.534      ;
; -4.031 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.049      ; 2.548      ;
; -4.012 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 3.038      ;
; -4.011 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 3.003      ;
; -4.008 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 3.074      ;
; -4.008 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 3.074      ;
; -3.996 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 3.054      ;
; -3.991 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 3.036      ;
; -3.989 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.897      ;
; -3.989 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.897      ;
; -3.984 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 2.916      ;
; -3.975 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.997      ; 3.052      ;
; -3.974 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 2.689      ;
; -3.973 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 2.690      ;
; -3.968 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.324      ; 2.886      ;
; -3.968 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.870      ; 2.932      ;
; -3.944 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.301      ; 2.887      ;
; -3.944 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 2.719      ;
; -3.943 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.633      ; 2.720      ;
; -3.941 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.174      ; 2.763      ;
; -3.940 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.766      ; 2.856      ;
; -3.939 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 3.075      ;
; -3.938 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.039      ; 2.631      ;
; -3.933 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 3.149      ;
; -3.933 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.052      ; 3.149      ;
; -3.926 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.785      ; 2.889      ;
; -3.923 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.984      ; 3.091      ;
; -3.917 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.969      ;
; -3.917 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 7.356      ; 2.969      ;
; -3.907 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 7.020      ; 3.143      ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.083 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.516      ; 1.276      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.550 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.527      ; 1.754      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 0.726 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.524      ; 1.927      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.031 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.526      ; 2.234      ;
; 1.798 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.199     ; 1.276      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                         ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.217 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.444      ; 3.848      ;
; 0.480 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.444      ; 3.611      ;
; 0.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.444      ; 4.436      ;
; 0.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.444      ; 4.436      ;
; 0.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.444      ; 4.436      ;
; 0.960 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.444      ; 4.091      ;
; 0.960 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.444      ; 4.091      ;
; 0.960 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.444      ; 4.091      ;
; 1.681 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.494      ; 3.362      ;
; 1.681 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.494      ; 3.362      ;
; 1.681 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.494      ; 3.362      ;
; 1.681 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.494      ; 3.362      ;
; 1.681 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.494      ; 3.362      ;
; 1.681 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.494      ; 3.362      ;
; 1.869 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.494      ; 3.050      ;
; 1.869 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.494      ; 3.050      ;
; 1.869 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.494      ; 3.050      ;
; 1.869 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.494      ; 3.050      ;
; 1.869 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.494      ; 3.050      ;
; 1.869 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.494      ; 3.050      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.097 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.057      ; 3.341      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
; 2.289 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.057      ; 3.033      ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[3]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[3] ; Rise       ; SW[3]                                            ;
; -2.230 ; -2.230       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]~1804|combout ;
; -2.227 ; -2.227       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -2.207 ; -2.207       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]|datad        ;
; -2.099 ; -2.099       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]~1761|combout ;
; -2.095 ; -2.095       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[203]   ;
; -2.075 ; -2.075       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]|datad        ;
; -1.813 ; -1.813       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]|datad        ;
; -1.793 ; -1.793       ; 0.000          ; High Pulse Width ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.789 ; -1.789       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.641 ; -1.641       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[202]~1763|combout ;
; -1.639 ; -1.639       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[46]~2020|combout  ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[202]   ;
; -1.634 ; -1.634       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[46]    ;
; -1.616 ; -1.616       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[202]|datad        ;
; -1.614 ; -1.614       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[46]|datad         ;
; -1.600 ; -1.600       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[45]    ;
; -1.580 ; -1.580       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[45]|datad         ;
; -1.574 ; -1.574       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[45]~1914|combout  ;
; -1.569 ; -1.569       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]|datad        ;
; -1.549 ; -1.549       ; 0.000          ; High Pulse Width ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[203]   ;
; -1.544 ; -1.544       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]~1761|combout ;
; -1.508 ; -1.508       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[41]    ;
; -1.507 ; -1.507       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]|datac         ;
; -1.504 ; -1.504       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[194]~1734|combout ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[194]   ;
; -1.494 ; -1.494       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]|datad        ;
; -1.480 ; -1.480       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]|datad        ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[194]|datad        ;
; -1.474 ; -1.474       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1792|datad   ;
; -1.474 ; -1.474       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]|datad         ;
; -1.474 ; -1.474       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1873|combout  ;
; -1.474 ; -1.474       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[189]   ;
; -1.471 ; -1.471       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1782|datad   ;
; -1.461 ; -1.461       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1873|dataa    ;
; -1.460 ; -1.460       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[190]   ;
; -1.454 ; -1.454       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1792|combout ;
; -1.454 ; -1.454       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[40]    ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.453 ; -1.453       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1781|combout ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1782|combout ;
; -1.449 ; -1.449       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1791|combout ;
; -1.449 ; -1.449       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1875|datac    ;
; -1.448 ; -1.448       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1875|combout  ;
; -1.433 ; -1.433       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.427 ; -1.427       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.419 ; -1.419       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[37]~1886|combout  ;
; -1.417 ; -1.417       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1872|combout  ;
; -1.416 ; -1.416       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1874|combout  ;
; -1.414 ; -1.414       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[37]    ;
; -1.413 ; -1.413       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1884|datab   ;
; -1.396 ; -1.396       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]|datad        ;
; -1.394 ; -1.394       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[37]|datad         ;
; -1.392 ; -1.392       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[197]~1728|combout ;
; -1.388 ; -1.388       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1916|combout  ;
; -1.388 ; -1.388       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[197]   ;
; -1.385 ; -1.385       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]|datad         ;
; -1.380 ; -1.380       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]|datad         ;
; -1.376 ; -1.376       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[103]   ;
; -1.374 ; -1.374       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.374 ; -1.374       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1916|datab    ;
; -1.368 ; -1.368       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[197]|datad        ;
; -1.365 ; -1.365       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]    ;
; -1.362 ; -1.362       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2002|combout ;
; -1.362 ; -1.362       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1850|datad   ;
; -1.360 ; -1.360       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[39]    ;
; -1.354 ; -1.354       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1990|combout  ;
; -1.351 ; -1.351       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]|datac        ;
; -1.349 ; -1.349       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[237]   ;
; -1.348 ; -1.348       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2002|datab   ;
; -1.342 ; -1.342       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1850|combout ;
; -1.340 ; -1.340       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1990|datab    ;
; -1.339 ; -1.339       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[139]~1836|combout ;
; -1.336 ; -1.336       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1849|combout ;
; -1.334 ; -1.334       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1915|combout  ;
; -1.334 ; -1.334       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -1.332 ; -1.332       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]|datad          ;
; -1.329 ; -1.329       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[66]~2010|combout  ;
; -1.324 ; -1.324       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.323 ; -1.323       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2001|combout ;
; -1.314 ; -1.314       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[139]|datad        ;
; -1.314 ; -1.314       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]|datad          ;
; -1.312 ; -1.312       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7]     ;
; -1.310 ; -1.310       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]~1958|combout  ;
; -1.309 ; -1.309       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1894|datad     ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]|datad         ;
; -1.307 ; -1.307       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]~1998|datac     ;
; -1.306 ; -1.306       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]~1998|combout   ;
; -1.305 ; -1.305       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[149]   ;
; -1.304 ; -1.304       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[66]|datad         ;
; -1.303 ; -1.303       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[149]~1830|combout ;
; -1.301 ; -1.301       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[233]|datad        ;
; -1.301 ; -1.301       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1989|combout  ;
; -1.297 ; -1.297       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]~1958|dataa    ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.294 ; -1.294       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.289 ; -1.289       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.287 ; -1.287       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[24]    ;
; -1.285 ; -1.285       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[149]|datad        ;
; -1.283 ; -1.283       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[233]~1852|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                    ;
; -0.823 ; -0.823       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[12]|dataa            ;
; -0.822 ; -0.822       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[10]|dataa            ;
; -0.822 ; -0.822       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[5]|dataa             ;
; -0.819 ; -0.819       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[9]|dataa             ;
; -0.812 ; -0.812       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[8]|datab             ;
; -0.808 ; -0.808       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]       ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[11]|datac            ;
; -0.806 ; -0.806       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]       ;
; -0.805 ; -0.805       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]|datad             ;
; -0.805 ; -0.805       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[1]|datad             ;
; -0.805 ; -0.805       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[3]|datad             ;
; -0.805 ; -0.805       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]       ;
; -0.804 ; -0.804       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[13]|datac            ;
; -0.803 ; -0.803       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[7]|datad             ;
; -0.802 ; -0.802       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[9]        ;
; -0.800 ; -0.800       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[4]|datad             ;
; -0.800 ; -0.800       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[6]|datad             ;
; -0.800 ; -0.800       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]       ;
; -0.800 ; -0.800       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[5]        ;
; -0.798 ; -0.798       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[2]|datad             ;
; -0.793 ; -0.793       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[8]        ;
; -0.785 ; -0.785       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[0]        ;
; -0.785 ; -0.785       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[1]        ;
; -0.785 ; -0.785       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[3]        ;
; -0.784 ; -0.784       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|inclk[0] ;
; -0.784 ; -0.784       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|outclk   ;
; -0.783 ; -0.783       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[7]        ;
; -0.780 ; -0.780       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[4]        ;
; -0.780 ; -0.780       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[6]        ;
; -0.778 ; -0.778       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[2]        ;
; -0.756 ; -0.756       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|datac           ;
; -0.754 ; -0.754       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|combout         ;
; -0.723 ; -0.723       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~0|combout         ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[2]|datad              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[3]|datad              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[4]|datad              ;
; -0.648 ; -0.648       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datad              ;
; -0.647 ; -0.647       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad              ;
; -0.647 ; -0.647       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[1]|datad              ;
; -0.647 ; -0.647       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[5]|datad              ;
; -0.647 ; -0.647       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[6]|datad              ;
; -0.647 ; -0.647       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[8]|datad              ;
; -0.642 ; -0.642       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[12]        ;
; -0.642 ; -0.642       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]         ;
; -0.641 ; -0.641       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[12]|datac             ;
; -0.641 ; -0.641       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[7]|datac              ;
; -0.640 ; -0.640       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0|combout          ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[10]|datad             ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[11]|datad             ;
; -0.635 ; -0.635       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[13]|datad             ;
; -0.634 ; -0.634       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[12]      ;
; -0.633 ; -0.633       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[12]|datac           ;
; -0.633 ; -0.633       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[11]      ;
; -0.633 ; -0.633       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[9]       ;
; -0.632 ; -0.632       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[11]|datac           ;
; -0.632 ; -0.632       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[3]|datac            ;
; -0.632 ; -0.632       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[9]|datac            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[15]|datad           ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[1]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[2]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[4]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[5]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[6]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[7]|datad            ;
; -0.631 ; -0.631       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[8]|datad            ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[10]|datad           ;
; -0.630 ; -0.630       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[3]       ;
; -0.628 ; -0.628       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]         ;
; -0.628 ; -0.628       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]         ;
; -0.628 ; -0.628       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[4]         ;
; -0.628 ; -0.628       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[9]         ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]         ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]         ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[5]         ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[6]         ;
; -0.627 ; -0.627       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[8]         ;
; -0.626 ; -0.626       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[13]|datad           ;
; -0.625 ; -0.625       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[14]|datad           ;
; -0.621 ; -0.621       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|inclk[0]  ;
; -0.621 ; -0.621       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|outclk    ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.198  ; 0.414        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.245  ; 0.429        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.214  ; 0.430        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.214  ; 0.430        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.237  ; 0.421        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.358  ; 0.574        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.378  ; 0.562        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.385  ; 0.569        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.385  ; 0.569        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.309  ; 0.525        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.262  ; 0.446        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.333  ; 0.549        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.281  ; 0.497        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.316  ; 0.500        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.464 ; 0.464        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.690 ; 4.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.851 ; 4.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.909 ; 5.125        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.148 ; 5.148        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 9.689 ; 9.905        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.970  ; 4.268  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.970  ; 4.268  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.127  ; 4.398  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.127  ; 4.398  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 7.168  ; 7.538  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 7.168  ; 7.538  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 5.614  ; 6.132  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 5.202  ; 5.754  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 5.614  ; 6.132  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.668  ; 7.024  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.668  ; 7.024  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 7.576  ; 8.205  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 7.576  ; 8.205  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.400  ; 2.696  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.400  ; 2.696  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.608  ; 0.936  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.608  ; 0.936  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.377  ; 2.673  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 0.015  ; 0.432  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.079  ; 0.473  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.226 ; 0.173  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.167 ; 0.251  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.169 ; 0.242  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.323 ; 0.079  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.769 ; -0.352 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.631 ; -0.211 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.377  ; 2.673  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.028  ; 2.343  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.028  ; 2.343  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 2.053  ; 2.307  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.053  ; 2.307  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.428  ; 2.634  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.428  ; 2.634  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 0.090  ; 0.331  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 0.090  ; 0.331  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.662  ; 2.906  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.662  ; 2.906  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.557 ; -0.956 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.557 ; -0.956 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.972 ; -2.282 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.972 ; -2.282 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -4.498 ; -4.765 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -4.498 ; -4.765 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -3.726 ; -4.174 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -4.424 ; -4.947 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -3.726 ; -4.174 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.480 ; -2.729 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.480 ; -2.729 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -3.578 ; -4.123 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -3.578 ; -4.123 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.244  ; 1.988  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.244  ; 1.988  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.126  ; 1.826  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.126  ; 1.826  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 3.117  ; 2.861  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 0.458  ; 0.050  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.397  ; 0.011  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 0.690  ; 0.300  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 0.633  ; 0.224  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 0.636  ; 0.233  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 0.795  ; 0.412  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 1.222  ; 0.825  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 1.079  ; 0.668  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 3.117  ; 2.861  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.999  ; 2.699  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.999  ; 2.699  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 2.976  ; 2.720  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.976  ; 2.720  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.858  ; 2.558  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.858  ; 2.558  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 2.672  ; 2.416  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.672  ; 2.416  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.554  ; 2.254  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.554  ; 2.254  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.531 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.531 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.525 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.525 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.405 ; 5.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 5.204 ; 5.244 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 5.218 ; 5.305 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 5.394 ; 5.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 5.405 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.367 ; 5.399 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 5.367 ; 5.399 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.158 ; 5.238 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.295 ; 5.342 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.991 ; 5.059 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.748 ; 4.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.625 ; 5.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.248 ; 5.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 5.199 ; 5.326 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.625 ; 5.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.509 ; 5.548 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.919 ; 4.971 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.767 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.767 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.682 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.682 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.259 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.259 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.297 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.297 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.506 ; 7.518 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.506 ; 7.518 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.691 ; 6.618 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.691 ; 6.618 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.079 ; 7.164 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.079 ; 7.164 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.853 ; 6.936 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.853 ; 6.936 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.433 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.433 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.425 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.425 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 4.707 ; 4.745 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.707 ; 4.745 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.721 ; 4.804 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.890 ; 4.954 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.899 ; 4.948 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 4.502 ; 4.567 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.864 ; 4.894 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.662 ; 4.739 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 4.794 ; 4.838 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.502 ; 4.567 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.269 ; 4.331 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 4.702 ; 4.823 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 4.749 ; 4.853 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.702 ; 4.823 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.111 ; 5.148 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.000 ; 5.037 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.434 ; 4.483 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.371 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.371 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.287 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.287 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.451 ; 5.844 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.451 ; 5.844 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.451 ; 5.844 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.451 ; 5.844 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.171 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.171 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.209 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.209 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.281 ; 7.290 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.281 ; 7.290 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.412 ; 6.352 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.412 ; 6.352 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.869 ; 6.949 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.869 ; 6.949 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.659 ; 6.738 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.659 ; 6.738 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.858 ;    ;    ; 8.510 ;
; SW[1]       ; GPIO0_D[2]  ; 7.889 ;    ;    ; 8.371 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.699 ;    ;    ; 8.337 ;
; SW[1]       ; GPIO0_D[2]  ; 7.665 ;    ;    ; 8.119 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                       ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------------+
; 61.78 MHz  ; 61.78 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;                                                      ;
; 169.26 MHz ; 169.26 MHz      ; div800k:DIV800|Qaux[5]                            ;                                                      ;
; 201.53 MHz ; 188.18 MHz      ; GPIO1_D[9]                                        ; limit due to hold check                              ;
; 202.92 MHz ; 202.27 MHz      ; SW[3]                                             ; limit due to low minimum pulse width violation (tcl) ;
; 235.85 MHz ; 235.85 MHz      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;                                                      ;
; 430.48 MHz ; 430.48 MHz      ; SCCBdrive:SCCBdriver|clk400data                   ;                                                      ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -11.624 ; -1232.434     ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -6.570  ; -1053.069     ;
; SW[3]                                             ; -3.410  ; -649.274      ;
; GPIO1_D[9]                                        ; -3.141  ; -174.495      ;
; div800k:DIV800|Qaux[5]                            ; -2.454  ; -5.805        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.323  ; -20.465       ;
; div800k:DIV800|Qaux[3]                            ; 0.080   ; 0.000         ;
; CLOCK_50                                          ; 0.167   ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.186   ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.239   ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.240   ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.257   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.612 ; -244.092      ;
; SW[3]                                             ; -3.033 ; -224.367      ;
; div800k:DIV800|Qaux[5]                            ; -0.371 ; -0.628        ;
; div800k:DIV800|Qaux[4]                            ; -0.171 ; -0.171        ;
; CLOCK_50                                          ; -0.146 ; -0.146        ;
; div800k:DIV800|Qaux[0]                            ; -0.028 ; -0.028        ;
; div800k:DIV800|Qaux[2]                            ; 0.000  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.009  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.101  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.313  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.338  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.476  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.520 ; -23.725       ;
; SCCBdrive:SCCBdriver|clk400data      ; -1.084 ; -11.551       ;
; GPIO1_D[9]                           ; -0.431 ; -0.904        ;
; SW[3]                                ; 0.665  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[9]                           ; -5.125 ; -134.315      ;
; SW[3]                                ; -4.328 ; -57.443       ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.129  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.290  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[3]                                             ; -3.000 ; -949.476      ;
; GPIO1_D[9]                                        ; -3.000 ; -73.195       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -2.174 ; -389.232      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.475  ; 0.000         ;
; CLOCK_50                                          ; 4.655  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.679  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -11.624 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.478      ;
; -11.624 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.478      ;
; -11.623 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.477      ;
; -11.622 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.476      ;
; -11.622 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.476      ;
; -11.619 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.473      ;
; -11.600 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.720      ;
; -11.600 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.720      ;
; -11.599 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.719      ;
; -11.598 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.718      ;
; -11.598 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.718      ;
; -11.595 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.715      ;
; -11.590 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 7.049      ;
; -11.590 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 7.049      ;
; -11.589 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 7.048      ;
; -11.588 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 7.047      ;
; -11.588 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 7.047      ;
; -11.585 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 7.044      ;
; -11.431 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.712     ; 6.662      ;
; -11.431 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.712     ; 6.662      ;
; -11.430 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.712     ; 6.661      ;
; -11.429 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.712     ; 6.660      ;
; -11.429 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.712     ; 6.660      ;
; -11.426 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.712     ; 6.657      ;
; -11.399 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.100     ; 6.242      ;
; -11.396 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.100     ; 6.239      ;
; -11.376 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.200     ; 7.119      ;
; -11.376 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.200     ; 7.119      ;
; -11.375 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.200     ; 7.118      ;
; -11.375 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.834     ; 6.484      ;
; -11.374 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.200     ; 7.117      ;
; -11.374 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.200     ; 7.117      ;
; -11.372 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.834     ; 6.481      ;
; -11.371 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.200     ; 7.114      ;
; -11.366 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.314     ; 6.995      ;
; -11.366 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.314     ; 6.995      ;
; -11.365 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.495     ; 6.813      ;
; -11.365 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.314     ; 6.994      ;
; -11.364 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.314     ; 6.993      ;
; -11.364 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.314     ; 6.993      ;
; -11.362 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.495     ; 6.810      ;
; -11.361 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.314     ; 6.990      ;
; -11.344 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.198      ;
; -11.344 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.198      ;
; -11.343 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.089     ; 6.197      ;
; -11.320 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.440      ;
; -11.320 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.440      ;
; -11.319 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.823     ; 6.439      ;
; -11.310 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 6.769      ;
; -11.310 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|blue[2]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 6.769      ;
; -11.309 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.484     ; 6.768      ;
; -11.253 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.140     ; 7.056      ;
; -11.253 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.140     ; 7.056      ;
; -11.252 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.140     ; 7.055      ;
; -11.251 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.140     ; 7.054      ;
; -11.251 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.140     ; 7.054      ;
; -11.251 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.950     ; 7.240      ;
; -11.251 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.950     ; 7.240      ;
; -11.250 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.950     ; 7.239      ;
; -11.249 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.950     ; 7.238      ;
; -11.249 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.950     ; 7.238      ;
; -11.248 ; RAMs_drive:RAM_controller|Parity_register[199] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.140     ; 7.051      ;
; -11.246 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.950     ; 7.235      ;
; -11.245 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.285     ; 6.903      ;
; -11.245 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.285     ; 6.903      ;
; -11.244 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.285     ; 6.902      ;
; -11.243 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.285     ; 6.901      ;
; -11.243 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.285     ; 6.901      ;
; -11.240 ; RAMs_drive:RAM_controller|Parity_register[197] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.285     ; 6.898      ;
; -11.232 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.685     ; 6.490      ;
; -11.232 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.685     ; 6.490      ;
; -11.231 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.685     ; 6.489      ;
; -11.230 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.685     ; 6.488      ;
; -11.230 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.685     ; 6.488      ;
; -11.227 ; RAMs_drive:RAM_controller|Parity_register[203] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.685     ; 6.485      ;
; -11.223 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.167     ; 6.995      ;
; -11.223 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.167     ; 6.995      ;
; -11.222 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.167     ; 6.994      ;
; -11.221 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.167     ; 6.993      ;
; -11.221 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.167     ; 6.993      ;
; -11.218 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.167     ; 6.990      ;
; -11.213 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.498     ; 6.658      ;
; -11.213 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.498     ; 6.658      ;
; -11.212 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.498     ; 6.657      ;
; -11.211 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.498     ; 6.656      ;
; -11.211 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.498     ; 6.656      ;
; -11.208 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.498     ; 6.653      ;
; -11.206 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[3]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.723     ; 6.426      ;
; -11.203 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[3] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -4.723     ; 6.423      ;
; -11.192 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.082     ; 7.049      ;
; -11.192 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.082     ; 7.049      ;
; -11.191 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.082     ; 7.048      ;
; -11.190 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.082     ; 7.047      ;
; -11.190 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.082     ; 7.047      ;
; -11.187 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.082     ; 7.044      ;
; -11.160 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.066     ; 7.033      ;
; -11.160 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.066     ; 7.033      ;
; -11.159 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.066     ; 7.032      ;
; -11.158 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.066     ; 7.031      ;
; -11.158 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.066     ; 7.031      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -6.570 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 3.095      ;
; -6.570 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.982     ; 3.098      ;
; -6.570 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 3.095      ;
; -6.569 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.982     ; 3.097      ;
; -6.568 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 3.093      ;
; -6.568 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 3.093      ;
; -6.558 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 3.039      ;
; -6.558 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.026     ; 3.042      ;
; -6.558 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 3.039      ;
; -6.558 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.026     ; 3.042      ;
; -6.557 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 3.038      ;
; -6.557 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 3.038      ;
; -6.524 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.974     ; 3.060      ;
; -6.523 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.977     ; 3.056      ;
; -6.523 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.977     ; 3.056      ;
; -6.517 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.983     ; 3.044      ;
; -6.516 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 3.040      ;
; -6.516 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 3.040      ;
; -6.514 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.018     ; 3.006      ;
; -6.513 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.021     ; 3.002      ;
; -6.513 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.021     ; 3.002      ;
; -6.507 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.027     ; 2.990      ;
; -6.506 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.030     ; 2.986      ;
; -6.506 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.030     ; 2.986      ;
; -6.477 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.983     ; 3.004      ;
; -6.476 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.978     ; 3.008      ;
; -6.476 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 3.000      ;
; -6.476 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 3.000      ;
; -6.475 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.981     ; 3.004      ;
; -6.475 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.981     ; 3.004      ;
; -6.472 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 2.996      ;
; -6.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.989     ; 2.992      ;
; -6.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.989     ; 2.992      ;
; -6.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.978     ; 3.003      ;
; -6.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.975     ; 3.006      ;
; -6.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.978     ; 3.003      ;
; -6.466 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.027     ; 2.949      ;
; -6.465 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.025     ; 2.950      ;
; -6.465 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.022     ; 2.953      ;
; -6.465 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.025     ; 2.950      ;
; -6.465 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.030     ; 2.945      ;
; -6.465 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.030     ; 2.945      ;
; -6.459 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.022     ; 2.947      ;
; -6.459 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.019     ; 2.950      ;
; -6.459 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.022     ; 2.947      ;
; -6.449 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.982     ; 2.977      ;
; -6.448 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.973      ;
; -6.448 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.973      ;
; -6.447 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.033     ; 2.924      ;
; -6.447 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.030     ; 2.927      ;
; -6.447 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.033     ; 2.924      ;
; -6.443 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.982     ; 2.971      ;
; -6.442 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.967      ;
; -6.442 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.967      ;
; -6.437 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.993     ; 2.954      ;
; -6.437 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.990     ; 2.957      ;
; -6.437 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.993     ; 2.954      ;
; -6.416 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.037     ; 2.889      ;
; -6.416 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.034     ; 2.892      ;
; -6.416 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.037     ; 2.889      ;
; -6.389 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.987     ; 2.912      ;
; -6.389 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.984     ; 2.915      ;
; -6.389 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.987     ; 2.912      ;
; -6.365 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.890      ;
; -6.365 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.982     ; 2.893      ;
; -6.365 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.890      ;
; -6.358 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.975     ; 2.893      ;
; -6.357 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.983     ; 2.884      ;
; -6.357 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.978     ; 2.889      ;
; -6.357 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.978     ; 2.889      ;
; -6.356 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 2.880      ;
; -6.356 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 2.880      ;
; -6.355 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.977     ; 2.888      ;
; -6.355 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.974     ; 2.891      ;
; -6.355 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.977     ; 2.888      ;
; -6.353 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 2.834      ;
; -6.353 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.026     ; 2.837      ;
; -6.353 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 2.834      ;
; -6.352 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.989     ; 2.873      ;
; -6.352 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 2.876      ;
; -6.352 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.989     ; 2.873      ;
; -6.345 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 2.826      ;
; -6.345 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.026     ; 2.829      ;
; -6.345 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.029     ; 2.826      ;
; -6.344 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.028     ; 2.826      ;
; -6.343 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.031     ; 2.822      ;
; -6.343 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.031     ; 2.822      ;
; -6.343 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 2.867      ;
; -6.343 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.983     ; 2.870      ;
; -6.343 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.986     ; 2.867      ;
; -6.342 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.037     ; 2.815      ;
; -6.342 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.034     ; 2.818      ;
; -6.342 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.037     ; 2.815      ;
; -6.339 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.991     ; 2.858      ;
; -6.338 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.994     ; 2.854      ;
; -6.338 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.994     ; 2.854      ;
; -6.335 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.982     ; 2.863      ;
; -6.334 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.859      ;
; -6.334 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.985     ; 2.859      ;
; -6.329 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a8~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.035     ; 2.804      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[3]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.410 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.946      ;
; -3.289 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.825      ;
; -3.260 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.796      ;
; -3.244 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.780      ;
; -3.207 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.743      ;
; -3.110 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.646      ;
; -3.098 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.540      ; 4.504      ;
; -3.080 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.405      ; 5.287      ;
; -2.981 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.433      ;
; -2.977 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.540      ; 4.383      ;
; -2.970 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.254      ; 5.023      ;
; -2.959 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.405      ; 5.166      ;
; -2.948 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.540      ; 4.354      ;
; -2.934 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.383      ;
; -2.932 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.059      ; 4.946      ;
; -2.932 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.540      ; 4.338      ;
; -2.930 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.405      ; 5.137      ;
; -2.919 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.371      ;
; -2.914 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.405      ; 5.121      ;
; -2.895 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.540      ; 4.301      ;
; -2.884 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.336      ;
; -2.884 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.541      ; 4.609      ;
; -2.879 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.415      ;
; -2.877 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.405      ; 5.084      ;
; -2.875 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.324      ;
; -2.868 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.404      ;
; -2.864 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.242      ; 4.930      ;
; -2.861 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.455      ; 5.119      ;
; -2.849 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.254      ; 4.902      ;
; -2.845 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.297      ;
; -2.838 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.348      ; 4.986      ;
; -2.832 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.441      ; 8.066      ;
; -2.820 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.792      ; 5.411      ;
; -2.820 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.254      ; 4.873      ;
; -2.813 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[90]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.588      ; 4.593      ;
; -2.811 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.059      ; 4.825      ;
; -2.808 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[134] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.238      ; 4.841      ;
; -2.804 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.254      ; 4.857      ;
; -2.799 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.248      ;
; -2.798 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[156] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.540      ; 4.204      ;
; -2.797 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.669      ; 4.765      ;
; -2.796 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.455      ; 5.054      ;
; -2.787 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.441      ; 8.021      ;
; -2.786 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[80]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.387      ; 4.468      ;
; -2.782 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.059      ; 4.796      ;
; -2.781 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[81]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.587      ; 4.565      ;
; -2.780 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.405      ; 4.987      ;
; -2.778 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.227      ;
; -2.776 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[84]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.537      ; 4.609      ;
; -2.772 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[62]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.332      ; 4.907      ;
; -2.772 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[79]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.543      ; 4.609      ;
; -2.770 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.081      ; 4.306      ;
; -2.769 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[190] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.654      ; 4.610      ;
; -2.769 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[188] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.544      ; 4.501      ;
; -2.767 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.254      ; 4.820      ;
; -2.766 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.059      ; 4.780      ;
; -2.764 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.541      ; 4.489      ;
; -2.750 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.245      ; 4.930      ;
; -2.743 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.242      ; 4.809      ;
; -2.740 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.455      ; 4.998      ;
; -2.739 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[215] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.449      ; 4.987      ;
; -2.734 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.541      ; 4.459      ;
; -2.731 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.776      ; 8.183      ;
; -2.729 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 3.059      ; 4.743      ;
; -2.727 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[139] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.263      ; 4.789      ;
; -2.718 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.541      ; 4.443      ;
; -2.717 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.348      ; 4.865      ;
; -2.715 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[210] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.771      ; 4.784      ;
; -2.714 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.242      ; 4.780      ;
; -2.712 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.750      ; 8.137      ;
; -2.711 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[54]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.483      ; 4.666      ;
; -2.711 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.455      ; 4.969      ;
; -2.708 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[174] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.384      ; 4.890      ;
; -2.707 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[226] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.185      ; 4.692      ;
; -2.701 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[196] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.241      ; 4.877      ;
; -2.700 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[202] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.456      ; 5.091      ;
; -2.699 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.792      ; 5.290      ;
; -2.698 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[194] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.460      ; 5.090      ;
; -2.698 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.242      ; 4.764      ;
; -2.695 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.751      ; 8.140      ;
; -2.695 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.455      ; 4.953      ;
; -2.694 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[6]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.634      ; 8.098      ;
; -2.692 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[90]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.588      ; 4.472      ;
; -2.690 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[6]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.634      ; 8.094      ;
; -2.688 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.348      ; 4.836      ;
; -2.687 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[134] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.238      ; 4.720      ;
; -2.682 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.259      ; 4.875      ;
; -2.681 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[8]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.634      ; 8.106      ;
; -2.681 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.541      ; 4.406      ;
; -2.680 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[21]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.578      ; 5.061      ;
; -2.676 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[114] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.669      ; 4.644      ;
; -2.675 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[128] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.471      ; 4.795      ;
; -2.675 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.455      ; 4.933      ;
; -2.672 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.348      ; 4.820      ;
; -2.670 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.792      ; 5.261      ;
; -2.670 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.254      ; 4.723      ;
; -2.666 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[144] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.575      ; 4.535      ;
; -2.665 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[214] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 2.447      ; 4.904      ;
; -2.665 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[80]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.387      ; 4.347      ;
; -2.663 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[143] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 1.000        ; 1.575      ; 4.532      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.141 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.729      ; 8.089      ;
; -3.122 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.729      ; 8.070      ;
; -2.961 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.729      ; 7.909      ;
; -2.942 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.729      ; 7.890      ;
; -2.862 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.311      ; 8.280      ;
; -2.860 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.727      ; 7.774      ;
; -2.843 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.729      ; 7.791      ;
; -2.841 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.727      ; 7.755      ;
; -2.836 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 6.984      ;
; -2.812 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.311      ; 8.230      ;
; -2.786 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 6.984      ;
; -2.754 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.727      ; 7.668      ;
; -2.721 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.843      ; 7.656      ;
; -2.714 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.311      ; 8.132      ;
; -2.702 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.843      ; 7.637      ;
; -2.687 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.843      ; 7.622      ;
; -2.670 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 6.818      ;
; -2.661 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.727      ; 7.575      ;
; -2.661 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 6.809      ;
; -2.620 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 6.818      ;
; -2.619 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.727      ; 7.533      ;
; -2.613 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.401      ; 8.292      ;
; -2.611 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 6.809      ;
; -2.593 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 8.002      ;
; -2.581 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.740      ; 7.508      ;
; -2.571 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.980      ;
; -2.559 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.401      ; 8.238      ;
; -2.558 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.898      ; 6.719      ;
; -2.552 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.843      ; 7.487      ;
; -2.550 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.963      ;
; -2.534 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.195      ; 7.944      ;
; -2.530 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.731      ; 7.448      ;
; -2.529 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.733      ; 7.481      ;
; -2.528 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.941      ;
; -2.527 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 6.675      ;
; -2.522 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.843      ; 7.457      ;
; -2.518 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.731      ; 7.436      ;
; -2.517 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.733      ; 7.469      ;
; -2.515 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.193      ; 7.923      ;
; -2.515 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.742      ; 7.476      ;
; -2.508 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.944      ; 6.719      ;
; -2.497 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.899      ; 6.659      ;
; -2.493 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.193      ; 7.901      ;
; -2.492 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.200      ; 7.904      ;
; -2.480 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 6.628      ;
; -2.480 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.195      ; 7.890      ;
; -2.477 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 6.675      ;
; -2.476 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.742      ; 7.437      ;
; -2.472 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.311      ; 7.890      ;
; -2.465 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.401      ; 8.144      ;
; -2.447 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.945      ; 6.659      ;
; -2.446 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.304      ; 7.851      ;
; -2.438 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.200      ; 7.850      ;
; -2.438 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.743      ; 7.400      ;
; -2.436 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.845      ;
; -2.432 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.856      ; 7.380      ;
; -2.430 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 6.628      ;
; -2.424 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.304      ; 7.829      ;
; -2.393 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.806      ;
; -2.393 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.742      ; 7.354      ;
; -2.386 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.195      ; 7.796      ;
; -2.363 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.311      ; 7.781      ;
; -2.358 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.193      ; 7.766      ;
; -2.356 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.433      ;
; -2.355 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.734      ; 7.276      ;
; -2.354 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.736      ; 7.309      ;
; -2.344 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.200      ; 7.756      ;
; -2.309 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.383      ;
; -2.307 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.196      ; 7.854      ;
; -2.294 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.371      ;
; -2.289 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.304      ; 7.694      ;
; -2.285 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.196      ; 7.832      ;
; -2.275 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.731      ; 7.193      ;
; -2.275 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.847      ; 7.214      ;
; -2.274 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.733      ; 7.226      ;
; -2.271 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.813      ; 6.940      ;
; -2.263 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.847      ; 7.202      ;
; -2.259 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.336      ;
; -2.250 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.324      ;
; -2.238 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.899      ; 6.400      ;
; -2.231 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.640      ;
; -2.221 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.859      ; 6.940      ;
; -2.220 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.297      ;
; -2.207 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.566      ; 8.066      ;
; -2.188 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.945      ; 6.400      ;
; -2.188 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.601      ;
; -2.178 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.401      ; 7.857      ;
; -2.174 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.248      ;
; -2.170 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.315      ; 7.592      ;
; -2.164 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.731      ; 7.082      ;
; -2.163 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.733      ; 7.115      ;
; -2.162 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.566      ; 8.021      ;
; -2.158 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.315      ; 7.580      ;
; -2.153 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.193      ; 7.561      ;
; -2.153 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.901      ; 8.227      ;
; -2.150 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.196      ; 7.697      ;
; -2.130 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.850      ; 7.072      ;
; -2.126 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.401      ; 7.805      ;
; -2.122 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.194      ; 7.531      ;
; -2.118 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.195      ; 7.528      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.454 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.527     ; 1.422      ;
; -2.290 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.527     ; 1.258      ;
; -2.097 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.527     ; 1.065      ;
; -1.757 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.022     ; 2.230      ;
; -1.597 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.560     ; 1.032      ;
; -0.570 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.088     ; 0.977      ;
; -0.570 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.088     ; 0.977      ;
; -0.526 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.460      ;
; -0.454 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.395      ;
; -0.428 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.369      ;
; -0.076 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 1.016      ;
; -0.046 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.986      ;
; 0.285  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.669      ; 3.069      ;
; 0.357  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 0.562      ;
; 0.412  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.333      ; 1.416      ;
; 0.464  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.332      ; 1.363      ;
; 0.464  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.702      ; 2.913      ;
; 0.474  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.332      ; 1.353      ;
; 0.551  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.272      ; 1.216      ;
; 0.845  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.669      ; 3.009      ;
; 0.913  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.702      ; 2.964      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.323 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.582     ; 0.736      ;
; -1.234 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.582     ; 0.647      ;
; -0.630 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.580      ;
; -0.614 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.564      ;
; -0.518 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.468      ;
; -0.508 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.449      ;
; -0.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.456      ;
; -0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.435      ;
; -0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.430      ;
; -0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.429      ;
; -0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.429      ;
; -0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.428      ;
; -0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.428      ;
; -0.477 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.427      ;
; -0.471 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.421      ;
; -0.469 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.419      ;
; -0.468 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.418      ;
; -0.466 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.416      ;
; -0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.412      ;
; -0.425 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.373      ;
; -0.424 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.372      ;
; -0.422 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.370      ;
; -0.422 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.370      ;
; -0.421 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.369      ;
; -0.417 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.365      ;
; -0.415 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 1.076      ;
; -0.414 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.362      ;
; -0.405 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.353      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.341      ;
; -0.391 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 1.052      ;
; -0.389 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.339      ;
; -0.385 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.335      ;
; -0.384 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 1.045      ;
; -0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.329      ;
; -0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.328      ;
; -0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.327      ;
; -0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.310      ;
; -0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.299      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.297      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.306      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.296      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.296      ;
; -0.356 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.296      ;
; -0.354 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.294      ;
; -0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.284      ;
; -0.333 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.994      ;
; -0.331 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.992      ;
; -0.330 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.991      ;
; -0.315 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.976      ;
; -0.305 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.966      ;
; -0.295 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.956      ;
; -0.291 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.952      ;
; -0.288 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.949      ;
; -0.269 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.930      ;
; -0.251 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.912      ;
; -0.227 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.888      ;
; -0.227 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.888      ;
; -0.226 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.887      ;
; -0.225 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.165      ;
; -0.225 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.886      ;
; -0.224 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.885      ;
; -0.224 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.885      ;
; -0.224 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.885      ;
; -0.223 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.884      ;
; -0.221 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.882      ;
; -0.202 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.863      ;
; -0.194 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.855      ;
; -0.194 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.855      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.126      ;
; -0.185 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.125      ;
; -0.182 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.122      ;
; -0.181 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.121      ;
; -0.175 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.115      ;
; -0.168 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.829      ;
; -0.163 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.111      ;
; -0.161 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.109      ;
; -0.159 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.107      ;
; -0.158 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.334     ; 0.819      ;
; -0.156 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.104      ;
; -0.152 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.100      ;
; -0.149 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.047     ; 1.097      ;
; -0.129 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.045     ; 1.079      ;
; -0.050 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.991      ;
; -0.045 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.986      ;
; -0.044 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.984      ;
; -0.024 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.064     ; 0.955      ;
; -0.011 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.944      ;
; 0.023  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.918      ;
; 0.059  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.881      ;
; 0.078  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.862      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.852      ;
; 0.088  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.852      ;
; 0.091  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.849      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.826      ;
; 0.116  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.825      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.824      ;
; 0.118  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.823      ;
; 0.120  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.821      ;
; 0.121  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.820      ;
; 0.193  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.748      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.080 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.677      ; 1.292      ;
; 0.623 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.677      ; 1.249      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.167 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.768      ; 2.276      ;
; 0.684 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.768      ; 2.259      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.186 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 1.038      ; 1.547      ;
; 0.741 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 1.038      ; 1.492      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.239 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.677      ; 1.133      ;
; 0.777 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.677      ; 1.095      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.240 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.186      ; 1.631      ;
; 0.746 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.186      ; 1.625      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.257 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.965      ; 1.403      ;
; 0.791 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.965      ; 1.369      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                    ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.612 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.254      ; 2.718      ;
; -4.540 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.425      ; 2.961      ;
; -4.450 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.247      ; 2.873      ;
; -4.292 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.327      ; 3.111      ;
; -4.193 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.333      ; 3.216      ;
; -4.162 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.333      ; 3.247      ;
; -4.139 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.329      ; 3.266      ;
; -4.002 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.253      ; 3.327      ;
; -3.974 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.612      ; 2.718      ;
; -3.936 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.253      ; 3.393      ;
; -3.933 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.333      ; 3.476      ;
; -3.930 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 3.570      ;
; -3.902 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.783      ; 2.961      ;
; -3.864 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 3.636      ;
; -3.840 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.246      ; 3.482      ;
; -3.812 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.605      ; 2.873      ;
; -3.774 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.246      ; 3.548      ;
; -3.682 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.326      ; 3.720      ;
; -3.654 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.685      ; 3.111      ;
; -3.616 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.326      ; 3.786      ;
; -3.583 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 3.825      ;
; -3.555 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.691      ; 3.216      ;
; -3.552 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 3.856      ;
; -3.529 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.328      ; 3.875      ;
; -3.524 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.691      ; 3.247      ;
; -3.517 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 3.891      ;
; -3.501 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.687      ; 3.266      ;
; -3.486 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 3.922      ;
; -3.475 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.016      ;
; -3.463 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.328      ; 3.941      ;
; -3.446 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 4.054      ;
; -3.386 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.105      ;
; -3.375 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.116      ;
; -3.369 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.312      ; 2.973      ;
; -3.367 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 4.133      ;
; -3.364 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.611      ; 3.327      ;
; -3.348 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.312      ; 2.994      ;
; -3.323 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 4.085      ;
; -3.298 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.611      ; 3.393      ;
; -3.295 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.691      ; 3.476      ;
; -3.292 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.782      ; 3.570      ;
; -3.284 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.207      ;
; -3.277 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.328      ; 3.081      ;
; -3.257 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 4.151      ;
; -3.256 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.328      ; 3.102      ;
; -3.229 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 4.091      ;
; -3.226 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.782      ; 3.636      ;
; -3.213 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.278      ;
; -3.210 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.465      ; 3.285      ;
; -3.204 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 4.204      ;
; -3.202 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.604      ; 3.482      ;
; -3.197 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.687      ; 3.520      ;
; -3.194 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.378      ; 3.214      ;
; -3.184 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.111      ; 4.003      ;
; -3.182 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.312      ; 3.160      ;
; -3.180 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 4.219      ;
; -3.173 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.378      ; 3.235      ;
; -3.157 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.687      ; 3.560      ;
; -3.148 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.215      ; 3.097      ;
; -3.145 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.256      ; 3.141      ;
; -3.140 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 4.180      ;
; -3.138 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 3.645      ;
; -3.136 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.604      ; 3.548      ;
; -3.134 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.593      ; 3.489      ;
; -3.129 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 4.191      ;
; -3.128 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.253      ; 4.201      ;
; -3.127 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.215      ; 3.118      ;
; -3.124 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.367      ;
; -3.124 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.256      ; 3.162      ;
; -3.123 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.368      ;
; -3.121 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.252      ; 4.207      ;
; -3.117 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.349      ; 3.262      ;
; -3.116 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.435      ; 3.395      ;
; -3.113 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.378      ;
; -3.112 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 3.671      ;
; -3.097 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 4.216      ;
; -3.096 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.418      ; 4.398      ;
; -3.096 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.349      ; 3.283      ;
; -3.094 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 3.689      ;
; -3.093 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 4.302      ;
; -3.093 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 3.690      ;
; -3.091 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 4.308      ;
; -3.090 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.328      ; 3.268      ;
; -3.085 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.476      ; 3.421      ;
; -3.080 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 4.319      ;
; -3.077 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.475      ; 3.428      ;
; -3.073 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.465      ; 3.422      ;
; -3.068 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.412      ; 4.420      ;
; -3.067 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.328      ; 4.337      ;
; -3.061 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.489      ; 3.458      ;
; -3.056 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 4.444      ;
; -3.055 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.252      ; 4.273      ;
; -3.054 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.703      ; 3.679      ;
; -3.051 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.477      ; 3.456      ;
; -3.050 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 4.441      ;
; -3.044 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 6.684      ; 3.720      ;
; -3.044 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.490      ; 3.476      ;
; -3.042 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.465      ; 3.453      ;
; -3.042 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.593      ; 3.581      ;
; -3.041 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 4.367      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[3]'                                                                                                                                                            ;
+--------+--------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.033 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.976      ; 2.973      ;
; -3.012 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.976      ; 2.994      ;
; -2.941 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.992      ; 3.081      ;
; -2.920 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.992      ; 3.102      ;
; -2.874 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.285      ;
; -2.861 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.520      ;
; -2.858 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 3.214      ;
; -2.846 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.976      ; 3.160      ;
; -2.837 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 3.235      ;
; -2.821 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.560      ;
; -2.812 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.879      ; 3.097      ;
; -2.809 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.920      ; 3.141      ;
; -2.802 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.645      ;
; -2.791 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.879      ; 3.118      ;
; -2.788 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.920      ; 3.162      ;
; -2.781 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.013      ; 3.262      ;
; -2.776 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.671      ;
; -2.760 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.013      ; 3.283      ;
; -2.758 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.689      ;
; -2.757 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.690      ;
; -2.754 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.992      ; 3.268      ;
; -2.749 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.140      ; 3.421      ;
; -2.743 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.186      ; 2.973      ;
; -2.741 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 3.428      ;
; -2.737 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.422      ;
; -2.722 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.186      ; 2.994      ;
; -2.718 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 3.679      ;
; -2.715 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.141      ; 3.456      ;
; -2.706 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.453      ;
; -2.704 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.677      ;
; -2.701 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.680      ;
; -2.692 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 3.726      ;
; -2.686 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.976      ; 3.320      ;
; -2.679 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 3.739      ;
; -2.678 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 3.719      ;
; -2.671 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 3.401      ;
; -2.654 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 3.630      ;
; -2.651 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.202      ; 3.081      ;
; -2.642 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.805      ;
; -2.635 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.746      ;
; -2.630 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.202      ; 3.102      ;
; -2.625 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.879      ; 3.284      ;
; -2.622 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.920      ; 3.328      ;
; -2.619 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.976      ; 3.387      ;
; -2.617 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.178      ; 3.591      ;
; -2.614 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 3.670      ;
; -2.612 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 3.785      ;
; -2.611 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.178      ; 3.597      ;
; -2.610 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.140      ; 3.560      ;
; -2.604 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 3.565      ;
; -2.598 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.785      ; 3.217      ;
; -2.598 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.849      ;
; -2.598 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.783      ;
; -2.597 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.140      ; 3.573      ;
; -2.594 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.013      ; 3.449      ;
; -2.594 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.992      ; 3.428      ;
; -2.585 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 3.796      ;
; -2.584 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.339      ; 3.285      ;
; -2.577 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.582      ;
; -2.577 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.785      ; 3.238      ;
; -2.576 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.871      ;
; -2.573 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 3.596      ;
; -2.573 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.141      ; 3.598      ;
; -2.571 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.561      ; 3.520      ;
; -2.568 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.252      ; 3.214      ;
; -2.563 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.141      ; 3.608      ;
; -2.558 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 3.839      ;
; -2.556 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.186      ; 3.160      ;
; -2.551 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[9]   ; GPIO1_D[9]                           ; SW[3]       ; 0.000        ; 7.445      ; 4.934      ;
; -2.551 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.896      ;
; -2.547 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.252      ; 3.235      ;
; -2.546 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 3.526      ;
; -2.546 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.901      ;
; -2.532 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.915      ;
; -2.532 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 3.886      ;
; -2.531 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.561      ; 3.560      ;
; -2.529 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.918      ;
; -2.527 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 5.992      ; 3.495      ;
; -2.527 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.920      ;
; -2.526 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.921      ;
; -2.525 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 3.547      ;
; -2.522 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.089      ; 3.097      ;
; -2.519 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.130      ; 3.141      ;
; -2.512 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 3.645      ;
; -2.511 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.648      ;
; -2.511 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 3.561      ;
; -2.508 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.467      ; 3.489      ;
; -2.501 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.089      ; 3.118      ;
; -2.498 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.130      ; 3.162      ;
; -2.494 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 3.790      ;
; -2.493 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 3.954      ;
; -2.492 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 3.905      ;
; -2.491 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.223      ; 3.262      ;
; -2.489 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.160      ; 3.701      ;
; -2.486 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 3.671      ;
; -2.486 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.673      ;
; -2.483 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 3.801      ;
; -2.480 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.295      ; 3.845      ;
; -2.479 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[9]   ; SW[3]                                ; SW[3]       ; 0.000        ; 7.445      ; 4.966      ;
; -2.474 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 3.685      ;
+--------+--------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.371 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.830      ; 2.803      ;
; -0.235 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.796      ; 2.895      ;
; -0.022 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.453      ; 1.095      ;
; 0.067  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.527      ; 1.258      ;
; 0.073  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.830      ; 2.747      ;
; 0.074  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.528      ; 1.266      ;
; 0.084  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.527      ; 1.275      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.511      ;
; 0.323  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.796      ; 2.953      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.628  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.827      ;
; 0.723  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.055      ; 0.922      ;
; 0.978  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.056      ; 1.178      ;
; 1.070  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.275      ;
; 1.089  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.056      ; 1.289      ;
; 1.236  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.023      ; 0.923      ;
; 1.237  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.023      ; 0.924      ;
; 2.188  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.364     ; 0.968      ;
; 2.389  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.089      ; 2.142      ;
; 2.612  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.332     ; 0.944      ;
; 2.765  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.332     ; 1.097      ;
; 2.914  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.332     ; 1.246      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.171 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.251      ; 1.414      ;
; 0.360  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.251      ; 1.445      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.146 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.825      ; 2.023      ;
; 0.395  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.825      ; 2.064      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.028 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 1.022      ; 1.318      ;
; 0.506  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 1.022      ; 1.352      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.000 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 1.097      ; 1.421      ;
; 0.560 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 1.097      ; 1.481      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.009 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.721      ; 1.054      ;
; 0.548 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.721      ; 1.093      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.101 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.721      ; 1.146      ;
; 0.634 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.721      ; 1.179      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.313 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.342 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.466 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.507 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.511 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.519 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.525 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.528 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.530 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.728      ;
; 0.537 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.537 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.551 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.749      ;
; 0.566 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.764      ;
; 0.613 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.813      ;
; 0.660 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.860      ;
; 0.723 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.921      ;
; 0.742 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.267      ;
; 0.768 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.770 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.968      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.782 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.786 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.799 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.997      ;
; 0.806 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.004      ;
; 0.810 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.341      ;
; 0.811 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.342      ;
; 0.812 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.343      ;
; 0.816 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.014      ;
; 0.835 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.719      ;
; 0.855 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.866 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.064      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.077      ;
; 0.871 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.069      ;
; 0.871 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.069      ;
; 0.875 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
; 0.878 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.076      ;
; 0.895 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.093      ;
; 0.902 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.100      ;
; 0.940 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.140      ;
; 0.943 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.260     ; 0.827      ;
; 0.955 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.153      ;
; 0.960 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.158      ;
; 0.974 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.172      ;
; 0.974 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.172      ;
; 0.975 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.173      ;
; 0.977 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.175      ;
; 0.988 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.186      ;
; 0.990 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.188      ;
; 0.998 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.196      ;
; 1.017 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.544      ;
; 1.019 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.550      ;
; 1.020 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.551      ;
; 1.023 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.554      ;
; 1.029 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.556      ;
; 1.030 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.230      ;
; 1.041 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.568      ;
; 1.058 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.256      ;
; 1.060 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.258      ;
; 1.063 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.261      ;
; 1.072 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.293      ;
; 1.080 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.301      ;
; 1.087 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.285      ;
; 1.089 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.310      ;
; 1.094 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.292      ;
; 1.096 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.294      ;
; 1.100 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.619      ;
; 1.109 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.636      ;
; 1.111 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.309      ;
; 1.113 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.311      ;
; 1.114 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.641      ;
; 1.135 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.333      ;
; 1.139 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.360      ;
; 1.139 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.658      ;
; 1.139 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.666      ;
; 1.150 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.669      ;
; 1.163 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.361      ;
; 1.174 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.372      ;
; 1.180 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.378      ;
; 1.181 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.379      ;
; 1.182 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.380      ;
; 1.183 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.381      ;
; 1.183 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.381      ;
; 1.186 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.723      ;
; 1.187 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.724      ;
; 1.187 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.712      ;
; 1.189 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.726      ;
; 1.192 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.390      ;
; 1.193 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.391      ;
; 1.194 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.392      ;
; 1.197 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.395      ;
; 1.197 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.395      ;
; 1.198 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.396      ;
; 1.198 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.396      ;
; 1.199 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.397      ;
; 1.200 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.398      ;
; 1.200 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.398      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.338 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.633      ;
; 0.464 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.662      ;
; 0.467 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.665      ;
; 0.474 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.673      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.681      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.681      ;
; 0.487 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.685      ;
; 0.491 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.690      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.693      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.502 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.701      ;
; 0.523 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.722      ;
; 0.566 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.765      ;
; 0.622 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.820      ;
; 0.637 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.712      ;
; 0.651 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.726      ;
; 0.653 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.728      ;
; 0.659 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.734      ;
; 0.659 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.734      ;
; 0.661 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.736      ;
; 0.662 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.737      ;
; 0.663 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.738      ;
; 0.664 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.739      ;
; 0.664 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.739      ;
; 0.664 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.739      ;
; 0.665 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.740      ;
; 0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.866      ;
; 0.667 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.742      ;
; 0.670 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.869      ;
; 0.671 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.869      ;
; 0.674 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.749      ;
; 0.704 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.047      ; 0.895      ;
; 0.711 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.045      ; 0.900      ;
; 0.712 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.787      ;
; 0.717 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.792      ;
; 0.718 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.793      ;
; 0.719 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.794      ;
; 0.721 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.796      ;
; 0.749 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.824      ;
; 0.752 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.827      ;
; 0.755 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.088     ; 0.831      ;
; 0.759 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 0.967      ;
; 0.776 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.982      ;
; 0.778 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.984      ;
; 0.784 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.990      ;
; 0.788 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.994      ;
; 0.790 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.996      ;
; 0.791 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.997      ;
; 0.796 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.088     ; 0.872      ;
; 0.830 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.029      ;
; 0.832 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 1.030      ;
; 0.832 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.031      ;
; 0.835 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.034      ;
; 0.837 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.037      ;
; 0.843 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.088     ; 0.919      ;
; 0.846 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.921      ;
; 0.847 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.922      ;
; 0.849 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.089     ; 0.924      ;
; 0.930 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.129      ;
; 0.938 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.137      ;
; 0.939 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.138      ;
; 0.939 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.147      ;
; 0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.148      ;
; 0.940 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.139      ;
; 0.941 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.149      ;
; 0.941 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.149      ;
; 0.942 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 1.141      ;
; 0.942 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.064      ; 1.150      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.476 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.487      ; 3.132      ;
; 0.477 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.484      ; 3.130      ;
; 0.477 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.484      ; 3.130      ;
; 0.502 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.486      ; 3.157      ;
; 0.541 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.719      ;
; 0.542 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.720      ;
; 0.544 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.481      ; 3.194      ;
; 0.548 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.726      ;
; 0.550 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.728      ;
; 0.552 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.489      ; 3.210      ;
; 0.553 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.731      ;
; 0.556 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.734      ;
; 0.559 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.737      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.737      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.737      ;
; 0.563 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.741      ;
; 0.567 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.745      ;
; 0.568 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.487      ; 3.224      ;
; 0.569 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.484      ; 3.222      ;
; 0.569 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.484      ; 3.222      ;
; 0.571 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.749      ;
; 0.572 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.750      ;
; 0.594 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.486      ; 3.249      ;
; 0.602 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.480      ; 3.251      ;
; 0.623 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.472      ; 3.264      ;
; 0.636 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.481      ; 3.286      ;
; 0.656 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.805      ; 2.605      ;
; 0.656 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.805      ; 2.605      ;
; 0.656 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.805      ; 2.605      ;
; 0.665 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.489      ; 3.323      ;
; 0.675 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.323      ;
; 0.676 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.321      ;
; 0.676 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.321      ;
; 0.684 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.862      ;
; 0.693 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.871      ;
; 0.694 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.480      ; 3.343      ;
; 0.702 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.350      ;
; 0.707 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.478      ; 3.354      ;
; 0.708 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.474      ; 3.351      ;
; 0.709 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.887      ;
; 0.715 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.472      ; 3.356      ;
; 0.763 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.472      ; 3.404      ;
; 0.769 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.477      ; 3.415      ;
; 0.772 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.417      ;
; 0.772 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.417      ;
; 0.773 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.421      ;
; 0.776 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.366      ; 0.831      ;
; 0.781 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.478      ; 3.428      ;
; 0.782 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.965      ;
; 0.782 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.471      ; 3.422      ;
; 0.787 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.474      ; 3.430      ;
; 0.792 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.975      ;
; 0.792 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.978      ;
; 0.794 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.977      ;
; 0.794 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.442      ;
; 0.796 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.982      ;
; 0.796 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.982      ;
; 0.798 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.470      ; 3.437      ;
; 0.799 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.982      ;
; 0.799 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.982      ;
; 0.799 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.478      ; 3.446      ;
; 0.801 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.984      ;
; 0.804 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.990      ;
; 0.807 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.471      ; 3.447      ;
; 0.808 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.994      ;
; 0.808 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.994      ;
; 0.811 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.997      ;
; 0.813 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 0.999      ;
; 0.815 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.001      ;
; 0.815 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.460      ;
; 0.816 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.464      ;
; 0.818 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.480      ; 3.467      ;
; 0.820 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.006      ;
; 0.821 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.474      ; 3.464      ;
; 0.851 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.489      ; 3.509      ;
; 0.852 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.486      ; 3.507      ;
; 0.854 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.480      ; 3.503      ;
; 0.859 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.507      ;
; 0.860 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.488      ; 3.517      ;
; 0.860 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.475      ; 3.504      ;
; 0.861 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.477      ; 3.507      ;
; 0.863 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.480      ; 3.512      ;
; 0.865 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.469      ; 3.503      ;
; 0.868 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.481      ; 3.518      ;
; 0.871 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.054      ;
; 0.872 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.472      ; 3.513      ;
; 0.874 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.471      ; 3.514      ;
; 0.874 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.478      ; 3.521      ;
; 0.881 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.067      ;
; 0.885 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.071      ;
; 0.885 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.071      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.532      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.476      ; 3.532      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.071      ;
; 0.888 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.071      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.074      ;
; 0.888 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.479      ; 3.536      ;
; 0.890 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.073      ;
; 0.890 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.470      ; 3.529      ;
; 0.892 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.042      ; 1.078      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.520 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.884      ; 2.889      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.295 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.884      ; 3.164      ;
; -1.158 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.259      ; 2.902      ;
; -1.158 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.259      ; 2.902      ;
; -1.158 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.259      ; 2.902      ;
; -1.158 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.259      ; 2.902      ;
; -1.158 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.259      ; 2.902      ;
; -1.158 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.259      ; 2.902      ;
; -0.939 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.259      ; 3.183      ;
; -0.939 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.259      ; 3.183      ;
; -0.939 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.259      ; 3.183      ;
; -0.939 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.259      ; 3.183      ;
; -0.939 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.259      ; 3.183      ;
; -0.939 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.259      ; 3.183      ;
; -0.498 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.927      ; 3.910      ;
; -0.498 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.927      ; 3.910      ;
; -0.498 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.927      ; 3.910      ;
; -0.261 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.927      ; 4.173      ;
; -0.261 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.927      ; 4.173      ;
; -0.261 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.927      ; 4.173      ;
; -0.083 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.927      ; 3.495      ;
; 0.259  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.927      ; 3.653      ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.084 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.320     ; 1.259      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.531 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 2.179      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.234 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.151      ; 1.880      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; -0.063 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.153      ; 1.711      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
; 0.379  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.143      ; 1.259      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                          ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.431 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.579      ;
; -0.412 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.560      ;
; -0.381 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.579      ;
; -0.362 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.560      ;
; -0.251 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.399      ;
; -0.232 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.380      ;
; -0.221 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn             ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.011      ; 4.727      ;
; -0.201 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.399      ;
; -0.182 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.380      ;
; -0.133 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.281      ;
; -0.083 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.281      ;
; -0.078 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn             ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.011      ; 5.084      ;
; -0.042 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[0]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.890      ; 4.427      ;
; -0.042 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[1]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.890      ; 4.427      ;
; -0.042 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[2]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.890      ; 4.427      ;
; -0.042 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[3]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.890      ; 4.427      ;
; -0.042 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[4]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.890      ; 4.427      ;
; -0.042 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[5]           ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.890      ; 4.427      ;
; -0.035 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.889      ; 4.187      ;
; -0.023 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.889      ; 4.175      ;
; 0.015  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.935      ; 4.187      ;
; 0.027  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.935      ; 4.175      ;
; 0.031  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.813      ; 4.638      ;
; 0.050  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.813      ; 4.619      ;
; 0.081  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.859      ; 4.638      ;
; 0.100  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.859      ; 4.619      ;
; 0.107  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.886      ; 4.274      ;
; 0.127  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]    ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.888      ; 4.256      ;
; 0.211  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.813      ; 4.458      ;
; 0.220  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.889      ; 3.932      ;
; 0.230  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.813      ; 4.439      ;
; 0.261  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.859      ; 4.458      ;
; 0.267  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.898      ; 3.894      ;
; 0.270  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.935      ; 3.932      ;
; 0.280  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.859      ; 4.439      ;
; 0.281  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.807      ; 4.608      ;
; 0.286  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.888      ; 4.659      ;
; 0.300  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.807      ; 4.589      ;
; 0.305  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.888      ; 4.640      ;
; 0.316  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.899      ; 3.846      ;
; 0.317  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.944      ; 3.894      ;
; 0.321  ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.889      ; 3.831      ;
; 0.329  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.661      ;
; 0.329  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.813      ; 4.340      ;
; 0.331  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.853      ; 4.608      ;
; 0.336  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.934      ; 4.659      ;
; 0.336  ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.889      ; 3.816      ;
; 0.348  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.642      ;
; 0.350  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.853      ; 4.589      ;
; 0.355  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.934      ; 4.640      ;
; 0.366  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.945      ; 3.846      ;
; 0.371  ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.935      ; 3.831      ;
; 0.379  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.661      ;
; 0.379  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.859      ; 4.340      ;
; 0.386  ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.935      ; 3.816      ;
; 0.398  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.642      ;
; 0.413  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.817      ; 4.260      ;
; 0.422  ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.889      ; 3.730      ;
; 0.425  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.817      ; 4.248      ;
; 0.440  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.977      ; 4.663      ;
; 0.441  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.977      ; 4.662      ;
; 0.447  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.888      ; 4.663      ;
; 0.448  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.890      ; 4.665      ;
; 0.459  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.977      ; 4.644      ;
; 0.460  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.977      ; 4.643      ;
; 0.461  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.807      ; 4.428      ;
; 0.463  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.863      ; 4.260      ;
; 0.466  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.888      ; 4.479      ;
; 0.466  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.888      ; 4.644      ;
; 0.467  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.890      ; 4.646      ;
; 0.472  ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.935      ; 3.730      ;
; 0.472  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.890      ; 4.661      ;
; 0.475  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.863      ; 4.248      ;
; 0.480  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.807      ; 4.409      ;
; 0.485  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.888      ; 4.460      ;
; 0.490  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.023      ; 4.663      ;
; 0.491  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.023      ; 4.662      ;
; 0.491  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.890      ; 4.642      ;
; 0.497  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.934      ; 4.663      ;
; 0.498  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.936      ; 4.665      ;
; 0.509  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.023      ; 4.644      ;
; 0.509  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.481      ;
; 0.510  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.023      ; 4.643      ;
; 0.511  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.853      ; 4.428      ;
; 0.516  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.934      ; 4.479      ;
; 0.516  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.934      ; 4.644      ;
; 0.517  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.936      ; 4.646      ;
; 0.522  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.936      ; 4.661      ;
; 0.528  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.885      ; 4.462      ;
; 0.530  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.853      ; 4.409      ;
; 0.531  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.814      ; 4.633      ;
; 0.535  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.934      ; 4.460      ;
; 0.541  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.936      ; 4.642      ;
; 0.544  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.898      ; 3.617      ;
; 0.550  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.814      ; 4.614      ;
; 0.553  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt       ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.008      ; 3.950      ;
; 0.559  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.481      ;
; 0.578  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.931      ; 4.462      ;
; 0.579  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.884      ; 4.654      ;
; 0.579  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.807      ; 4.310      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[3]'                                                                                                                                                      ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.665 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.032      ; 3.689      ;
; 0.738 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.032      ; 3.616      ;
; 0.780 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.032      ; 3.574      ;
; 0.790 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.072      ; 3.977      ;
; 0.806 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.753      ;
; 0.815 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[11] ; SW[3]                                ; SW[3]       ; 0.500        ; 6.359      ; 4.876      ;
; 0.853 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.913      ; 3.886      ;
; 0.863 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.072      ; 3.904      ;
; 0.879 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.680      ;
; 0.880 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.032      ; 3.474      ;
; 0.905 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.072      ; 3.862      ;
; 0.921 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.638      ;
; 0.926 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.913      ; 3.813      ;
; 0.942 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.125      ; 3.770      ;
; 0.945 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[13] ; SW[3]                                ; SW[3]       ; 0.500        ; 6.399      ; 5.159      ;
; 0.949 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.795      ;
; 0.956 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.762      ;
; 0.957 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[0]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.251      ; 4.939      ;
; 0.961 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.755      ;
; 0.966 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.753      ;
; 0.968 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.913      ; 3.771      ;
; 0.969 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.140      ; 3.746      ;
; 0.973 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[11] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.359      ; 4.698      ;
; 0.981 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[4]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.240      ; 5.095      ;
; 1.002 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.161      ; 3.746      ;
; 1.002 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.960      ; 3.749      ;
; 1.004 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.943      ; 3.730      ;
; 1.005 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.072      ; 3.762      ;
; 1.013 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.731      ;
; 1.015 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.125      ; 3.697      ;
; 1.021 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.538      ;
; 1.029 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.689      ;
; 1.034 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.682      ;
; 1.039 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.680      ;
; 1.042 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.140      ; 3.673      ;
; 1.057 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.125      ; 3.655      ;
; 1.068 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.913      ; 3.671      ;
; 1.071 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.647      ;
; 1.072 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.032      ; 3.282      ;
; 1.074 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.462      ; 4.083      ;
; 1.075 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.161      ; 3.673      ;
; 1.075 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.960      ; 3.676      ;
; 1.076 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.640      ;
; 1.077 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.943      ; 3.657      ;
; 1.081 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.638      ;
; 1.082 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[9]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.452      ; 4.967      ;
; 1.084 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.189      ; 3.690      ;
; 1.084 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.140      ; 3.631      ;
; 1.085 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.189      ; 3.689      ;
; 1.090 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.032      ; 3.264      ;
; 1.090 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.314      ; 3.859      ;
; 1.098 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[13] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.399      ; 4.986      ;
; 1.101 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[2]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.250      ; 4.954      ;
; 1.112 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[1]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.250      ; 4.941      ;
; 1.114 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[0]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.251      ; 4.762      ;
; 1.117 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.161      ; 3.631      ;
; 1.117 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.960      ; 3.634      ;
; 1.117 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[3]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.251      ; 4.939      ;
; 1.119 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.943      ; 3.615      ;
; 1.124 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[8]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.467      ; 4.928      ;
; 1.137 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.303      ; 3.992      ;
; 1.138 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.462      ; 4.019      ;
; 1.152 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[7]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.270      ; 4.919      ;
; 1.153 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[12] ; SW[3]                                ; SW[3]       ; 0.500        ; 6.488      ; 4.932      ;
; 1.154 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.314      ; 3.795      ;
; 1.155 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[6]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.287      ; 4.933      ;
; 1.157 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.125      ; 3.555      ;
; 1.157 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.189      ; 3.617      ;
; 1.158 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.189      ; 3.616      ;
; 1.161 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[4]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.240      ; 4.895      ;
; 1.170 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.574      ;
; 1.171 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.547      ;
; 1.176 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.923      ; 3.540      ;
; 1.181 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.538      ;
; 1.181 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.563      ;
; 1.184 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.140      ; 3.531      ;
; 1.192 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.552      ;
; 1.197 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.072      ; 3.570      ;
; 1.199 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.189      ; 3.575      ;
; 1.200 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.189      ; 3.574      ;
; 1.201 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.303      ; 3.928      ;
; 1.213 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.346      ;
; 1.215 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.072      ; 3.552      ;
; 1.217 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.161      ; 3.531      ;
; 1.217 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.960      ; 3.534      ;
; 1.219 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.943      ; 3.515      ;
; 1.226 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.515      ; 3.876      ;
; 1.231 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.924      ; 3.328      ;
; 1.240 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.313      ; 3.868      ;
; 1.245 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.313      ; 3.861      ;
; 1.249 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[3]                                ; SW[3]       ; 0.500        ; 6.516      ; 4.862      ;
; 1.249 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[5]  ; SW[3]                                ; SW[3]       ; 0.500        ; 6.516      ; 4.862      ;
; 1.250 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.314      ; 3.859      ;
; 1.250 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[9]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.452      ; 4.779      ;
; 1.253 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.491      ;
; 1.253 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.530      ; 3.852      ;
; 1.260 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 4.913      ; 3.479      ;
; 1.264 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.250      ; 4.771      ;
; 1.269 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 5.422      ; 3.475      ;
; 1.269 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[1]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 6.250      ; 4.764      ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO1_D[9]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.125 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.270      ;
; -5.104 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.387      ;
; -5.103 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.388      ;
; -5.008 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.387      ;
; -5.008 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.391      ;
; -5.006 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.393      ;
; -5.001 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.396      ;
; -4.989 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.317      ; 2.404      ;
; -4.989 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.410      ;
; -4.988 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.411      ;
; -4.986 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.411      ;
; -4.981 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 2.332      ;
; -4.980 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.243      ; 2.339      ;
; -4.956 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 2.364      ;
; -4.945 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.450      ;
; -4.924 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.567      ;
; -4.923 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.568      ;
; -4.864 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.531      ;
; -4.855 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.540      ;
; -4.843 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.648      ;
; -4.842 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.649      ;
; -4.834 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.657      ;
; -4.833 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.658      ;
; -4.828 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.567      ;
; -4.828 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.571      ;
; -4.826 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.573      ;
; -4.821 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.576      ;
; -4.809 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.317      ; 2.584      ;
; -4.809 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.590      ;
; -4.808 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.591      ;
; -4.806 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.591      ;
; -4.801 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 2.512      ;
; -4.800 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.243      ; 2.519      ;
; -4.776 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 2.544      ;
; -4.775 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.620      ;
; -4.775 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.620      ;
; -4.754 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.737      ;
; -4.754 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.737      ;
; -4.753 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.738      ;
; -4.753 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.415      ; 2.738      ;
; -4.747 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.648      ;
; -4.747 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.652      ;
; -4.745 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.654      ;
; -4.740 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.657      ;
; -4.738 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.657      ;
; -4.738 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.661      ;
; -4.736 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.663      ;
; -4.731 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.666      ;
; -4.728 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.317      ; 2.665      ;
; -4.728 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.671      ;
; -4.727 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.672      ;
; -4.725 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.672      ;
; -4.720 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 2.593      ;
; -4.719 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.243      ; 2.600      ;
; -4.719 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.317      ; 2.674      ;
; -4.719 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.680      ;
; -4.718 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.681      ;
; -4.716 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.681      ;
; -4.711 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 2.602      ;
; -4.710 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.243      ; 2.609      ;
; -4.695 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 2.625      ;
; -4.686 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 2.634      ;
; -4.664 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 2.119      ;
; -4.663 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 2.120      ;
; -4.658 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.737      ;
; -4.658 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.737      ;
; -4.658 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.741      ;
; -4.658 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.741      ;
; -4.656 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.743      ;
; -4.656 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.743      ;
; -4.651 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.746      ;
; -4.651 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.746      ;
; -4.639 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.317      ; 2.754      ;
; -4.639 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.317      ; 2.754      ;
; -4.639 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.760      ;
; -4.639 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.760      ;
; -4.638 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.761      ;
; -4.638 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.323      ; 2.761      ;
; -4.636 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.761      ;
; -4.636 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.321      ; 2.761      ;
; -4.632 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 2.868      ;
; -4.632 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.424      ; 2.868      ;
; -4.631 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 2.682      ;
; -4.631 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.237      ; 2.682      ;
; -4.630 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.243      ; 2.689      ;
; -4.630 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.243      ; 2.689      ;
; -4.615 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.328      ; 2.789      ;
; -4.606 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 2.714      ;
; -4.606 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.244      ; 2.714      ;
; -4.580 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.724      ; 2.174      ;
; -4.572 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 2.211      ;
; -4.571 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.753      ; 2.212      ;
; -4.559 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.590      ; 2.061      ;
; -4.559 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.703      ; 2.174      ;
; -4.538 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 2.870      ;
; -4.538 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 2.870      ;
; -4.537 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.328      ; 2.867      ;
; -4.537 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.330      ; 2.869      ;
; -4.527 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.326      ; 2.875      ;
; -4.526 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.332      ; 2.882      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[3]'                                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -4.328 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.119      ;
; -4.327 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.120      ;
; -4.244 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.174      ;
; -4.236 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.211      ;
; -4.235 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.212      ;
; -4.223 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.061      ;
; -4.223 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.174      ;
; -4.185 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 2.196      ;
; -4.152 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.266      ;
; -4.131 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.153      ;
; -4.131 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.266      ;
; -4.093 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 2.288      ;
; -4.038 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 2.119      ;
; -4.037 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 2.120      ;
; -4.032 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.160      ; 2.158      ;
; -4.032 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.178      ; 2.176      ;
; -3.994 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.295      ; 2.331      ;
; -3.991 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.141      ; 2.180      ;
; -3.990 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.140      ; 2.180      ;
; -3.987 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 2.182      ;
; -3.980 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 2.189      ;
; -3.954 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.598      ; 2.174      ;
; -3.946 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 2.211      ;
; -3.945 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 2.212      ;
; -3.940 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.160      ; 2.250      ;
; -3.940 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.178      ; 2.268      ;
; -3.933 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.464      ; 2.061      ;
; -3.933 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.577      ; 2.174      ;
; -3.907 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 2.252      ;
; -3.904 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.543      ;
; -3.903 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.544      ;
; -3.902 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.295      ; 2.423      ;
; -3.899 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.141      ; 2.272      ;
; -3.898 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.140      ; 2.272      ;
; -3.895 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.561      ; 2.196      ;
; -3.895 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 2.274      ;
; -3.888 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 2.281      ;
; -3.862 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.598      ; 2.266      ;
; -3.841 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.464      ; 2.153      ;
; -3.841 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.577      ; 2.266      ;
; -3.826 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.621      ;
; -3.825 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.622      ;
; -3.820 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.598      ;
; -3.815 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.129      ; 2.344      ;
; -3.803 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.561      ; 2.288      ;
; -3.799 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.485      ;
; -3.799 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.598      ;
; -3.761 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 2.620      ;
; -3.750 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.697      ;
; -3.750 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.697      ;
; -3.742 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.370      ; 2.158      ;
; -3.742 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.388      ; 2.176      ;
; -3.742 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.676      ;
; -3.741 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.706      ;
; -3.740 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.707      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.563      ;
; -3.721 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.676      ;
; -3.704 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.505      ; 2.331      ;
; -3.701 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.351      ; 2.180      ;
; -3.700 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.350      ; 2.180      ;
; -3.697 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.349      ; 2.182      ;
; -3.690 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.349      ; 2.189      ;
; -3.683 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 2.698      ;
; -3.665 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.753      ;
; -3.657 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.761      ;
; -3.655 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.792      ;
; -3.654 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.793      ;
; -3.650 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.370      ; 2.250      ;
; -3.650 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.388      ; 2.268      ;
; -3.648 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 2.424      ;
; -3.647 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 2.425      ;
; -3.644 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.640      ;
; -3.644 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.753      ;
; -3.636 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.648      ;
; -3.636 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.761      ;
; -3.627 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 2.445      ;
; -3.626 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.042      ; 2.446      ;
; -3.617 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.339      ; 2.252      ;
; -3.614 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 2.543      ;
; -3.613 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.627      ; 2.544      ;
; -3.612 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.505      ; 2.423      ;
; -3.609 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.351      ; 2.272      ;
; -3.608 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.350      ; 2.272      ;
; -3.608 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.160      ; 2.582      ;
; -3.608 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.178      ; 2.600      ;
; -3.606 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 2.775      ;
; -3.605 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.349      ; 2.274      ;
; -3.598 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; -0.500       ; 6.349      ; 2.281      ;
; -3.598 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.351      ; 2.783      ;
; -3.596 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.851      ;
; -3.596 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.417      ; 2.851      ;
; -3.571 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.388      ; 2.847      ;
; -3.570 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.295      ; 2.755      ;
; -3.567 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.141      ; 2.604      ;
; -3.566 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.140      ; 2.604      ;
; -3.564 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.013      ; 2.479      ;
; -3.563 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 2.606      ;
; -3.556 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.139      ; 2.613      ;
; -3.550 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.254      ; 2.734      ;
; -3.550 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 6.367      ; 2.847      ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.129 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.370      ; 1.163      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.380      ; 1.608      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 0.703 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.377      ; 1.744      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.001 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.379      ; 2.044      ;
; 1.654 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.155     ; 1.163      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.290 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.065      ; 3.529      ;
; 0.636 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.065      ; 3.375      ;
; 0.786 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.064      ; 4.024      ;
; 0.786 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.064      ; 4.024      ;
; 0.786 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.064      ; 4.024      ;
; 1.036 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.064      ; 3.774      ;
; 1.036 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.064      ; 3.774      ;
; 1.036 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.064      ; 3.774      ;
; 1.573 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.327      ; 3.074      ;
; 1.573 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.327      ; 3.074      ;
; 1.573 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.327      ; 3.074      ;
; 1.573 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.327      ; 3.074      ;
; 1.573 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.327      ; 3.074      ;
; 1.573 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.327      ; 3.074      ;
; 1.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.327      ; 2.806      ;
; 1.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.327      ; 2.806      ;
; 1.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.327      ; 2.806      ;
; 1.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.327      ; 2.806      ;
; 1.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.327      ; 2.806      ;
; 1.805 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.327      ; 2.806      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 1.945 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.937      ; 3.056      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
; 2.182 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.937      ; 2.793      ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[3]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[3] ; Rise       ; SW[3]                                            ;
; -1.972 ; -1.972       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.968 ; -1.968       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.949 ; -1.949       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]|datad        ;
; -1.832 ; -1.832       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[203]   ;
; -1.828 ; -1.828       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]~1761|combout ;
; -1.808 ; -1.808       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]|datad        ;
; -1.541 ; -1.541       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]|datad        ;
; -1.521 ; -1.521       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.518 ; -1.518       ; 0.000          ; High Pulse Width ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.415 ; -1.415       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[45]    ;
; -1.411 ; -1.411       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[202]   ;
; -1.408 ; -1.408       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[202]~1763|combout ;
; -1.391 ; -1.391       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[45]|datad         ;
; -1.388 ; -1.388       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[202]|datad        ;
; -1.380 ; -1.380       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[46]    ;
; -1.378 ; -1.378       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[46]~2020|combout  ;
; -1.374 ; -1.374       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[45]~1914|combout  ;
; -1.358 ; -1.358       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[46]|datad         ;
; -1.345 ; -1.345       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]|datad        ;
; -1.325 ; -1.325       ; 0.000          ; Low Pulse Width  ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]~1761|combout ;
; -1.323 ; -1.323       ; 0.000          ; High Pulse Width ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[203]   ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]|datac         ;
; -1.291 ; -1.291       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[41]    ;
; -1.270 ; -1.270       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[194]   ;
; -1.269 ; -1.269       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]|datad         ;
; -1.267 ; -1.267       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[194]~1734|combout ;
; -1.262 ; -1.262       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1873|combout  ;
; -1.257 ; -1.257       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1873|dataa    ;
; -1.252 ; -1.252       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1875|datac    ;
; -1.251 ; -1.251       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1792|datad   ;
; -1.250 ; -1.250       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]|datad        ;
; -1.248 ; -1.248       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1875|combout  ;
; -1.247 ; -1.247       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[194]|datad        ;
; -1.246 ; -1.246       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[40]    ;
; -1.241 ; -1.241       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -1.240 ; -1.240       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]|datad        ;
; -1.239 ; -1.239       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1782|datad   ;
; -1.232 ; -1.232       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1781|combout ;
; -1.231 ; -1.231       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1791|combout ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1792|combout ;
; -1.228 ; -1.228       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[190]   ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1874|combout  ;
; -1.221 ; -1.221       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1872|combout  ;
; -1.219 ; -1.219       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -1.218 ; -1.218       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[189]   ;
; -1.217 ; -1.217       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1782|combout ;
; -1.217 ; -1.217       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -1.214 ; -1.214       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1884|datab   ;
; -1.192 ; -1.192       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[66]    ;
; -1.191 ; -1.191       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[37]    ;
; -1.189 ; -1.189       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[66]~2010|combout  ;
; -1.188 ; -1.188       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[37]~1886|combout  ;
; -1.181 ; -1.181       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -1.179 ; -1.179       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[197]   ;
; -1.177 ; -1.177       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]|datad         ;
; -1.172 ; -1.172       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[139]   ;
; -1.169 ; -1.169       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[139]~1836|combout ;
; -1.168 ; -1.168       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]|datad         ;
; -1.168 ; -1.168       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[37]|datad         ;
; -1.168 ; -1.168       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[66]|datad         ;
; -1.165 ; -1.165       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1916|combout  ;
; -1.163 ; -1.163       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]|datad        ;
; -1.161 ; -1.161       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[149]   ;
; -1.160 ; -1.160       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1916|datab    ;
; -1.159 ; -1.159       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[197]~1728|combout ;
; -1.156 ; -1.156       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2002|combout ;
; -1.155 ; -1.155       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[197]|datad        ;
; -1.155 ; -1.155       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1990|combout  ;
; -1.153 ; -1.153       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[39]    ;
; -1.151 ; -1.151       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2002|datab   ;
; -1.151 ; -1.151       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1850|datad   ;
; -1.150 ; -1.150       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1990|datab    ;
; -1.148 ; -1.148       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[139]|datad        ;
; -1.144 ; -1.144       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2001|combout ;
; -1.144 ; -1.144       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]    ;
; -1.139 ; -1.139       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[103]   ;
; -1.137 ; -1.137       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[149]|datad        ;
; -1.131 ; -1.131       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[149]~1830|combout ;
; -1.131 ; -1.131       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]|datad          ;
; -1.129 ; -1.129       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1849|combout ;
; -1.127 ; -1.127       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1915|combout  ;
; -1.127 ; -1.127       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1850|combout ;
; -1.126 ; -1.126       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]~1958|combout  ;
; -1.121 ; -1.121       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]~1958|dataa    ;
; -1.121 ; -1.121       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1894|datad     ;
; -1.117 ; -1.117       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1989|combout  ;
; -1.117 ; -1.117       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]|datad          ;
; -1.115 ; -1.115       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]|datac        ;
; -1.115 ; -1.115       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]|datad         ;
; -1.113 ; -1.113       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -1.113 ; -1.113       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]~1998|datac     ;
; -1.110 ; -1.110       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[237]   ;
; -1.109 ; -1.109       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]~1998|combout   ;
; -1.107 ; -1.107       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7]     ;
; -1.099 ; -1.099       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.097 ; -1.097       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.096 ; -1.096       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]~2024|datac   ;
; -1.095 ; -1.095       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.092 ; -1.092       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]~2024|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                               ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                    ;
; -0.550 ; -0.550       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[12]|dataa            ;
; -0.549 ; -0.549       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[10]|dataa            ;
; -0.549 ; -0.549       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[5]|dataa             ;
; -0.544 ; -0.544       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[9]|dataa             ;
; -0.539 ; -0.539       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[8]|datab             ;
; -0.532 ; -0.532       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|datac           ;
; -0.532 ; -0.532       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[7]|datad             ;
; -0.531 ; -0.531       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[11]|datac            ;
; -0.530 ; -0.530       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[6]|datad             ;
; -0.529 ; -0.529       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[13]|datac            ;
; -0.529 ; -0.529       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]       ;
; -0.529 ; -0.529       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]       ;
; -0.527 ; -0.527       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|combout         ;
; -0.527 ; -0.527       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]       ;
; -0.526 ; -0.526       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[2]|datad             ;
; -0.524 ; -0.524       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[1]|datad             ;
; -0.524 ; -0.524       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]       ;
; -0.524 ; -0.524       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[5]        ;
; -0.523 ; -0.523       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]|datad             ;
; -0.523 ; -0.523       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[3]|datad             ;
; -0.523 ; -0.523       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[9]        ;
; -0.522 ; -0.522       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[4]|datad             ;
; -0.520 ; -0.520       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|inclk[0] ;
; -0.520 ; -0.520       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|outclk   ;
; -0.517 ; -0.517       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[8]        ;
; -0.510 ; -0.510       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[7]        ;
; -0.508 ; -0.508       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[6]        ;
; -0.504 ; -0.504       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~0|combout         ;
; -0.504 ; -0.504       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[2]        ;
; -0.502 ; -0.502       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[1]        ;
; -0.501 ; -0.501       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[0]        ;
; -0.501 ; -0.501       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[3]        ;
; -0.500 ; -0.500       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[4]        ;
; -0.424 ; -0.424       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0|combout          ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[1]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[2]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[3]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[4]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[5]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[6]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[8]|datad              ;
; -0.412 ; -0.412       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datad              ;
; -0.409 ; -0.409       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[12]|datac             ;
; -0.409 ; -0.409       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[7]|datac              ;
; -0.407 ; -0.407       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[12]        ;
; -0.407 ; -0.407       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]         ;
; -0.404 ; -0.404       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[10]|datad             ;
; -0.404 ; -0.404       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[11]|datad             ;
; -0.402 ; -0.402       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[13]|datad             ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|inclk[0]  ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|outclk    ;
; -0.395 ; -0.395       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]~8|combout        ;
; -0.392 ; -0.392       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[11]|datac           ;
; -0.392 ; -0.392       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[12]|datac           ;
; -0.392 ; -0.392       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[3]|datac            ;
; -0.392 ; -0.392       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[9]|datac            ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[11]      ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[12]      ;
; -0.390 ; -0.390       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[9]       ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[4]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[5]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[6]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[8]         ;
; -0.388 ; -0.388       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[9]         ;
; -0.387 ; -0.387       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]|datad            ;
; -0.387 ; -0.387       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[15]|datad           ;
; -0.387 ; -0.387       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[1]|datad            ;
; -0.387 ; -0.387       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[2]|datad            ;
; -0.387 ; -0.387       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[3]       ;
; -0.386 ; -0.386       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[10]|datad           ;
; -0.386 ; -0.386       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[4]|datad            ;
; -0.386 ; -0.386       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[5]|datad            ;
; -0.386 ; -0.386       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[6]|datad            ;
; -0.386 ; -0.386       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[7]|datad            ;
; -0.386 ; -0.386       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[8]|datad            ;
; -0.380 ; -0.380       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[10]        ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.255  ; 0.471        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.296  ; 0.480        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.302  ; 0.518        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.280  ; 0.496        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.320  ; 0.504        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.520  ; 0.520        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.293  ; 0.509        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.257  ; 0.473        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.342  ; 0.526        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.475 ; 0.475        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.520 ; 0.520        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.655 ; 4.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.815 ; 4.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.943 ; 5.159        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.183 ; 5.183        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 9.679 ; 9.895        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 9.683 ; 9.899        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 9.691 ; 9.907        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 9.691 ; 9.907        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 9.691 ; 9.907        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 9.692 ; 9.908        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.795  ; 3.926  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.795  ; 3.926  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.800  ; 4.113  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.800  ; 4.113  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.520  ; 6.734  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.520  ; 6.734  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 4.961  ; 5.345  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 4.572  ; 4.996  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 4.961  ; 5.345  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.082  ; 6.251  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.082  ; 6.251  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 6.762  ; 7.182  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 6.762  ; 7.182  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.264  ; 2.461  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.264  ; 2.461  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.449  ; 0.775  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.449  ; 0.775  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.310  ; 2.507  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; -0.047 ; 0.250  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.014  ; 0.324  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.266 ; 0.050  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.221 ; 0.116  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.223 ; 0.090  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.355 ; -0.040 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.772 ; -0.433 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.648 ; -0.299 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.310  ; 2.507  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.880  ; 2.197  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 1.880  ; 2.197  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 2.004  ; 2.131  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.004  ; 2.131  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.256  ; 2.357  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.256  ; 2.357  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 0.143  ; 0.261  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 0.143  ; 0.261  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.444  ; 2.605  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.444  ; 2.605  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.611 ; -0.926 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.611 ; -0.926 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.890 ; -2.188 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.890 ; -2.188 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -4.086 ; -4.252 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -4.086 ; -4.252 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -3.253 ; -3.623 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -3.887 ; -4.290 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -3.253 ; -3.623 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.263 ; -2.431 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.263 ; -2.431 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -3.148 ; -3.547 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -3.148 ; -3.547 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.983  ; 1.826  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.983  ; 1.826  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.951  ; 1.669  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 1.951  ; 1.669  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.637  ; 2.480  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 0.461  ; 0.170  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.403  ; 0.099  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 0.672  ; 0.362  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 0.629  ; 0.300  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 0.630  ; 0.324  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 0.769  ; 0.466  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 1.169  ; 0.842  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 1.039  ; 0.698  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.637  ; 2.480  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.605  ; 2.323  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.605  ; 2.323  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 2.511  ; 2.354  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.511  ; 2.354  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.479  ; 2.197  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.479  ; 2.197  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 2.301  ; 2.144  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.301  ; 2.144  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.269  ; 1.987  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.269  ; 1.987  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.343 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.343 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.265 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.265 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.222 ; 5.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 5.044 ; 5.029 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 5.055 ; 5.072 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 5.217 ; 5.192 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 5.222 ; 5.199 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.196 ; 5.170 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 5.196 ; 5.170 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.996 ; 4.993 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.120 ; 5.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.838 ; 4.865 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.631 ; 4.626 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.433 ; 5.412 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.076 ; 5.114 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 5.040 ; 5.083 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.433 ; 5.412 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.325 ; 5.279 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.784 ; 4.789 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.818 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.818 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.705 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.705 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.294 ; 5.615 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.294 ; 5.615 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.294 ; 5.615 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.294 ; 5.615 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.055 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.055 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.108 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.108 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.027 ; 6.952 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.027 ; 6.952 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.267 ; 6.160 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.267 ; 6.160 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.693 ; 6.724 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.693 ; 6.724 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.451 ; 6.451 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.451 ; 6.451 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.252 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.252 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.175 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.175 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 4.602 ; 4.587 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.602 ; 4.587 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.612 ; 4.629 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.768 ; 4.744 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.773 ; 4.750 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 4.405 ; 4.430 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.748 ; 4.723 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.556 ; 4.553 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 4.674 ; 4.640 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.405 ; 4.430 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.205 ; 4.200 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 4.598 ; 4.638 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 4.633 ; 4.668 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.598 ; 4.638 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 4.975 ; 4.954 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 4.872 ; 4.828 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.353 ; 4.358 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.466 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.466 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.357 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.357 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.195 ; 5.508 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.195 ; 5.508 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.195 ; 5.508 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.195 ; 5.508 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.973 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.973 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.028 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.028 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.822 ; 6.748 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.822 ; 6.748 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.019 ; 5.923 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.019 ; 5.923 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 6.501 ; 6.528 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 6.501 ; 6.528 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.274 ; 6.274 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.274 ; 6.274 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.398 ;    ;    ; 7.941 ;
; SW[1]       ; GPIO0_D[2]  ; 7.337 ;    ;    ; 7.657 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.263 ;    ;    ; 7.794 ;
; SW[1]       ; GPIO0_D[2]  ; 7.138 ;    ;    ; 7.441 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -7.516 ; -844.293      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -4.087 ; -633.795      ;
; SW[3]                                             ; -2.071 ; -325.105      ;
; GPIO1_D[9]                                        ; -1.991 ; -92.723       ;
; div800k:DIV800|Qaux[5]                            ; -1.324 ; -2.782        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.505 ; -0.638        ;
; div800k:DIV800|Qaux[3]                            ; 0.247  ; 0.000         ;
; CLOCK_50                                          ; 0.299  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.302  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.320  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.364  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.364  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.485 ; -206.940      ;
; SW[3]                                             ; -2.225 ; -213.299      ;
; div800k:DIV800|Qaux[5]                            ; -0.364 ; -0.563        ;
; CLOCK_50                                          ; -0.106 ; -0.106        ;
; div800k:DIV800|Qaux[4]                            ; -0.076 ; -0.076        ;
; div800k:DIV800|Qaux[0]                            ; -0.017 ; -0.017        ;
; div800k:DIV800|Qaux[1]                            ; -0.007 ; -0.007        ;
; div800k:DIV800|Qaux[2]                            ; 0.008  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.043  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.129  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.188  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.193  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.746 ; -10.490       ;
; SCCBdrive:SCCBdriver|clk400data      ; -0.545 ; -2.933        ;
; GPIO1_D[9]                           ; -0.297 ; -2.026        ;
; SW[3]                                ; 0.423  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; GPIO1_D[9]                           ; -3.803 ; -99.314       ;
; SW[3]                                ; -3.012 ; -40.228       ;
; SCCBdrive:SCCBdriver|clk400data      ; 0.200  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.319  ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[3]                                             ; -3.000 ; -580.532      ;
; GPIO1_D[9]                                        ; -3.000 ; -122.340      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.000 ; -192.000      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.468  ; 0.000         ;
; CLOCK_50                                          ; 4.474  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.672  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -7.516 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.636      ;
; -7.515 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.635      ;
; -7.514 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.634      ;
; -7.514 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.634      ;
; -7.493 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 4.085      ;
; -7.492 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 4.084      ;
; -7.491 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 4.083      ;
; -7.491 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 4.083      ;
; -7.484 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.973     ; 4.442      ;
; -7.483 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.973     ; 4.441      ;
; -7.482 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.973     ; 4.440      ;
; -7.482 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.973     ; 4.440      ;
; -7.481 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.601      ;
; -7.478 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.598      ;
; -7.470 ; RAMs_drive:RAM_controller|Parity_register[51]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.335     ; 5.066      ;
; -7.469 ; RAMs_drive:RAM_controller|Parity_register[51]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.335     ; 5.065      ;
; -7.468 ; RAMs_drive:RAM_controller|Parity_register[51]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.335     ; 5.064      ;
; -7.468 ; RAMs_drive:RAM_controller|Parity_register[51]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.335     ; 5.064      ;
; -7.463 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 5.353      ;
; -7.462 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 5.352      ;
; -7.461 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.928     ; 4.468      ;
; -7.461 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 5.351      ;
; -7.461 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 5.351      ;
; -7.460 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.928     ; 4.467      ;
; -7.459 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.928     ; 4.466      ;
; -7.459 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.928     ; 4.466      ;
; -7.458 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 4.050      ;
; -7.455 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 4.047      ;
; -7.449 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.973     ; 4.407      ;
; -7.446 ; RAMs_drive:RAM_controller|Parity_register[195] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.973     ; 4.404      ;
; -7.435 ; RAMs_drive:RAM_controller|Parity_register[51]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.335     ; 5.031      ;
; -7.432 ; RAMs_drive:RAM_controller|Parity_register[51]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.335     ; 5.028      ;
; -7.428 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 5.318      ;
; -7.426 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.928     ; 4.433      ;
; -7.425 ; RAMs_drive:RAM_controller|Parity_register[48]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.041     ; 5.315      ;
; -7.423 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.928     ; 4.430      ;
; -7.419 ; RAMs_drive:RAM_controller|Parity_register[49]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.104     ; 5.246      ;
; -7.418 ; RAMs_drive:RAM_controller|Parity_register[49]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.104     ; 5.245      ;
; -7.417 ; RAMs_drive:RAM_controller|Parity_register[49]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.104     ; 5.244      ;
; -7.417 ; RAMs_drive:RAM_controller|Parity_register[49]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.104     ; 5.244      ;
; -7.413 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 4.514      ;
; -7.412 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.875     ; 4.468      ;
; -7.412 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 4.513      ;
; -7.411 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.122     ; 4.224      ;
; -7.411 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.875     ; 4.467      ;
; -7.411 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 4.512      ;
; -7.411 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 4.512      ;
; -7.410 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.122     ; 4.223      ;
; -7.410 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.875     ; 4.466      ;
; -7.410 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.875     ; 4.466      ;
; -7.409 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.122     ; 4.222      ;
; -7.409 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.122     ; 4.222      ;
; -7.409 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.881     ; 4.459      ;
; -7.408 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.881     ; 4.458      ;
; -7.407 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.881     ; 4.457      ;
; -7.407 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.881     ; 4.457      ;
; -7.384 ; RAMs_drive:RAM_controller|Parity_register[49]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.104     ; 5.211      ;
; -7.381 ; RAMs_drive:RAM_controller|Parity_register[49]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.104     ; 5.208      ;
; -7.378 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 4.479      ;
; -7.377 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.875     ; 4.433      ;
; -7.376 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.122     ; 4.189      ;
; -7.375 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.830     ; 4.476      ;
; -7.374 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.875     ; 4.430      ;
; -7.374 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.881     ; 4.424      ;
; -7.373 ; RAMs_drive:RAM_controller|Parity_register[174] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.122     ; 4.186      ;
; -7.371 ; RAMs_drive:RAM_controller|Parity_register[29]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.881     ; 4.421      ;
; -7.362 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.117     ; 4.176      ;
; -7.362 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.305     ; 3.988      ;
; -7.361 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.117     ; 4.175      ;
; -7.361 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.305     ; 3.987      ;
; -7.360 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.117     ; 4.174      ;
; -7.360 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.117     ; 4.174      ;
; -7.360 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.305     ; 3.986      ;
; -7.360 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.305     ; 3.986      ;
; -7.354 ; RAMs_drive:RAM_controller|Parity_register[69]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.489     ; 4.796      ;
; -7.353 ; RAMs_drive:RAM_controller|Parity_register[69]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.489     ; 4.795      ;
; -7.352 ; RAMs_drive:RAM_controller|Parity_register[69]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.489     ; 4.794      ;
; -7.352 ; RAMs_drive:RAM_controller|Parity_register[69]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.489     ; 4.794      ;
; -7.344 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.464      ;
; -7.342 ; RAMs_drive:RAM_controller|Parity_register[94]  ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.811     ; 4.462      ;
; -7.327 ; RAMs_drive:RAM_controller|Parity_register[149] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.400     ; 3.858      ;
; -7.327 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.117     ; 4.141      ;
; -7.327 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.305     ; 3.953      ;
; -7.326 ; RAMs_drive:RAM_controller|Parity_register[149] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.400     ; 3.857      ;
; -7.325 ; RAMs_drive:RAM_controller|Parity_register[149] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.400     ; 3.856      ;
; -7.325 ; RAMs_drive:RAM_controller|Parity_register[149] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.400     ; 3.856      ;
; -7.324 ; RAMs_drive:RAM_controller|Parity_register[162] ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.117     ; 4.138      ;
; -7.324 ; RAMs_drive:RAM_controller|Parity_register[86]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.305     ; 3.950      ;
; -7.323 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.309     ; 3.945      ;
; -7.322 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.309     ; 3.944      ;
; -7.321 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[1]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 3.913      ;
; -7.321 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.309     ; 3.943      ;
; -7.321 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.309     ; 3.943      ;
; -7.321 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[1]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.511     ; 4.741      ;
; -7.320 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[0] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.511     ; 4.740      ;
; -7.319 ; RAMs_drive:RAM_controller|Parity_register[45]  ; VGA_generator:VGA_controller|blue[0]  ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.343     ; 3.911      ;
; -7.319 ; RAMs_drive:RAM_controller|Parity_register[69]  ; VGA_generator:VGA_controller|green[2] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.489     ; 4.761      ;
; -7.319 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|red[0]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.511     ; 4.739      ;
; -7.319 ; RAMs_drive:RAM_controller|Parity_register[119] ; VGA_generator:VGA_controller|green[1] ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.511     ; 4.739      ;
; -7.316 ; RAMs_drive:RAM_controller|Parity_register[69]  ; VGA_generator:VGA_controller|red[2]   ; SW[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.489     ; 4.758      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -4.087 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.560     ; 2.026      ;
; -4.087 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.560     ; 2.026      ;
; -4.086 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.558     ; 2.027      ;
; -4.063 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.530     ; 2.032      ;
; -4.063 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.530     ; 2.032      ;
; -4.062 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.528     ; 2.033      ;
; -4.049 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.022     ; 2.026      ;
; -4.049 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.022     ; 2.026      ;
; -4.048 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.020     ; 2.027      ;
; -4.035 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.530     ; 2.004      ;
; -4.035 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.530     ; 2.004      ;
; -4.034 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.528     ; 2.005      ;
; -4.033 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.563     ; 1.969      ;
; -4.033 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.563     ; 1.969      ;
; -4.032 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.561     ; 1.970      ;
; -4.026 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.560     ; 1.965      ;
; -4.026 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.560     ; 1.965      ;
; -4.025 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.992     ; 2.032      ;
; -4.025 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.992     ; 2.032      ;
; -4.025 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.558     ; 1.966      ;
; -4.024 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.990     ; 2.033      ;
; -4.017 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.555     ; 1.961      ;
; -4.017 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.555     ; 1.961      ;
; -4.016 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.553     ; 1.962      ;
; -4.013 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.557     ; 1.955      ;
; -4.013 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.557     ; 1.955      ;
; -4.012 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.555     ; 1.956      ;
; -4.005 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.533     ; 1.971      ;
; -4.005 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.533     ; 1.971      ;
; -4.004 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.531     ; 1.972      ;
; -3.997 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.992     ; 2.004      ;
; -3.997 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.992     ; 2.004      ;
; -3.996 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.990     ; 2.005      ;
; -3.996 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.563     ; 1.932      ;
; -3.996 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.563     ; 1.932      ;
; -3.995 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.025     ; 1.969      ;
; -3.995 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.025     ; 1.969      ;
; -3.995 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.561     ; 1.933      ;
; -3.994 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.023     ; 1.970      ;
; -3.993 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.525     ; 1.967      ;
; -3.993 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.525     ; 1.967      ;
; -3.992 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.523     ; 1.968      ;
; -3.988 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.022     ; 1.965      ;
; -3.988 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.022     ; 1.965      ;
; -3.988 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.524     ; 1.963      ;
; -3.988 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.524     ; 1.963      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.020     ; 1.966      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.522     ; 1.964      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.554     ; 1.932      ;
; -3.987 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.554     ; 1.932      ;
; -3.986 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.552     ; 1.933      ;
; -3.982 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.533     ; 1.948      ;
; -3.982 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.533     ; 1.948      ;
; -3.981 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.531     ; 1.949      ;
; -3.980 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.531     ; 1.948      ;
; -3.980 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.531     ; 1.948      ;
; -3.979 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.017     ; 1.961      ;
; -3.979 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.017     ; 1.961      ;
; -3.979 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.529     ; 1.949      ;
; -3.979 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.561     ; 1.917      ;
; -3.979 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.561     ; 1.917      ;
; -3.978 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.015     ; 1.962      ;
; -3.978 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.559     ; 1.918      ;
; -3.975 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.019     ; 1.955      ;
; -3.975 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.019     ; 1.955      ;
; -3.974 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.017     ; 1.956      ;
; -3.974 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.536     ; 1.937      ;
; -3.974 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.536     ; 1.937      ;
; -3.973 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.534     ; 1.938      ;
; -3.967 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.995     ; 1.971      ;
; -3.967 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.995     ; 1.971      ;
; -3.966 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.993     ; 1.972      ;
; -3.965 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.566     ; 1.898      ;
; -3.965 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.566     ; 1.898      ;
; -3.964 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.564     ; 1.899      ;
; -3.962 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg       ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.527     ; 1.934      ;
; -3.962 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_address_reg0 ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.527     ; 1.934      ;
; -3.961 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_datain_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.525     ; 1.935      ;
; -3.958 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.025     ; 1.932      ;
; -3.958 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.025     ; 1.932      ;
; -3.957 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.023     ; 1.933      ;
; -3.955 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.987     ; 1.967      ;
; -3.955 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.987     ; 1.967      ;
; -3.954 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.985     ; 1.968      ;
; -3.950 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.986     ; 1.963      ;
; -3.950 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.986     ; 1.963      ;
; -3.949 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.984     ; 1.964      ;
; -3.949 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.016     ; 1.932      ;
; -3.949 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.016     ; 1.932      ;
; -3.948 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.014     ; 1.933      ;
; -3.944 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.995     ; 1.948      ;
; -3.944 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.995     ; 1.948      ;
; -3.944 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_we_reg        ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.523     ; 1.920      ;
; -3.944 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_address_reg0  ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.523     ; 1.920      ;
; -3.943 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.993     ; 1.949      ;
; -3.943 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~porta_datain_reg0   ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.521     ; 1.921      ;
; -3.942 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.993     ; 1.948      ;
; -3.942 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.993     ; 1.948      ;
; -3.941 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -2.991     ; 1.949      ;
; -3.941 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -3.023     ; 1.917      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[3]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.071 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.766      ;
; -2.047 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 3.101      ;
; -2.029 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.722      ;
; -1.990 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 3.044      ;
; -1.951 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 3.005      ;
; -1.946 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 3.000      ;
; -1.941 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 2.995      ;
; -1.911 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.700      ; 5.586      ;
; -1.907 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.602      ;
; -1.898 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.701      ; 5.587      ;
; -1.898 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.593      ;
; -1.875 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 2.929      ;
; -1.870 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.377      ;
; -1.865 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.558      ;
; -1.856 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.549      ;
; -1.842 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 2.896      ;
; -1.841 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.536      ;
; -1.815 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[8]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.496      ;
; -1.813 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.320      ;
; -1.807 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[7]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.488      ;
; -1.799 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.492      ;
; -1.790 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.640      ; 5.574      ;
; -1.788 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[10]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.457      ;
; -1.785 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[6]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.452      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.281      ;
; -1.769 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.276      ;
; -1.764 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.271      ;
; -1.762 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.457      ;
; -1.753 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.354      ; 3.159      ;
; -1.747 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.700      ; 5.422      ;
; -1.739 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[5]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.619      ; 5.502      ;
; -1.738 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.700      ; 5.413      ;
; -1.734 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.701      ; 5.423      ;
; -1.733 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 2.787      ;
; -1.725 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.701      ; 5.414      ;
; -1.720 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.413      ;
; -1.703 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.398      ;
; -1.701 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[1]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.637      ; 5.387      ;
; -1.700 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.343      ; 3.115      ;
; -1.698 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.205      ;
; -1.696 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.354      ; 3.102      ;
; -1.681 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.700      ; 5.356      ;
; -1.680 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[135] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.899      ; 2.734      ;
; -1.671 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.410      ; 3.134      ;
; -1.668 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.701      ; 5.357      ;
; -1.667 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.362      ;
; -1.661 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.482      ; 3.198      ;
; -1.661 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.354      ;
; -1.657 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.354      ; 3.063      ;
; -1.652 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.354      ; 3.058      ;
; -1.651 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[8]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.332      ;
; -1.647 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.354      ; 3.053      ;
; -1.643 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[7]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.324      ;
; -1.643 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.343      ; 3.058      ;
; -1.642 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[0]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.708      ; 5.326      ;
; -1.642 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[8]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.323      ;
; -1.638 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[226] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.241      ; 2.932      ;
; -1.634 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.705      ; 3.392      ;
; -1.634 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[7]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.315      ;
; -1.629 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[134] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.344      ; 3.022      ;
; -1.626 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.640      ; 5.410      ;
; -1.625 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[62]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.388      ; 3.068      ;
; -1.625 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.718      ; 5.318      ;
; -1.624 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[10]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.293      ;
; -1.621 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[6]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.288      ;
; -1.620 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.346      ; 3.114      ;
; -1.617 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.640      ; 5.401      ;
; -1.615 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[10]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.284      ;
; -1.614 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.410      ; 3.077      ;
; -1.613 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[203] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.496      ; 3.163      ;
; -1.612 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[6]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.279      ;
; -1.607 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[215] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.479      ; 3.138      ;
; -1.604 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.343      ; 3.019      ;
; -1.604 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.482      ; 3.141      ;
; -1.602 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[12]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.700      ; 5.277      ;
; -1.599 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.343      ; 3.014      ;
; -1.597 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[158] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.453      ; 3.104      ;
; -1.595 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[15]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.520      ; 5.164      ;
; -1.594 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[14]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.343      ; 3.009      ;
; -1.593 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[182] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.686      ; 3.332      ;
; -1.592 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[139] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.361      ; 3.006      ;
; -1.589 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[11]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.701      ; 5.278      ;
; -1.585 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[8]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.266      ;
; -1.581 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[131] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.354      ; 2.987      ;
; -1.581 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[226] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.241      ; 2.875      ;
; -1.577 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[7]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.258      ;
; -1.577 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[233] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.705      ; 3.335      ;
; -1.575 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.410      ; 3.038      ;
; -1.572 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[134] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.344      ; 2.965      ;
; -1.570 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[196] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.348      ; 3.066      ;
; -1.570 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.410      ; 3.033      ;
; -1.568 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[62]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.388      ; 3.011      ;
; -1.565 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[174] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.435      ; 3.054      ;
; -1.565 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[213] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.410      ; 3.028      ;
; -1.565 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.482      ; 3.102      ;
; -1.563 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[46]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.346      ; 3.057      ;
; -1.560 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[66]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.482      ; 3.097      ;
; -1.560 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[9]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.640      ; 5.344      ;
; -1.559 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[130] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 1.360      ; 3.067      ;
; -1.558 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[10]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.632      ; 5.227      ;
+--------+--------------------------------------------+------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                  ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.991 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 4.606      ;
; -1.931 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 4.546      ;
; -1.912 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.759      ; 4.535      ;
; -1.852 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.059      ; 5.387      ;
; -1.832 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.059      ; 5.367      ;
; -1.813 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 4.428      ;
; -1.810 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.761      ; 4.435      ;
; -1.752 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.059      ; 5.287      ;
; -1.746 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.760      ; 4.370      ;
; -1.745 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 4.360      ;
; -1.729 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.059      ; 5.264      ;
; -1.675 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.059      ; 5.210      ;
; -1.674 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.058      ; 5.184      ;
; -1.669 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.058      ; 5.179      ;
; -1.662 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 4.277      ;
; -1.642 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.448      ; 5.497      ;
; -1.609 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.058      ; 5.119      ;
; -1.605 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.448      ; 5.460      ;
; -1.590 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.066      ; 5.108      ;
; -1.579 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 4.606      ;
; -1.577 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.124      ; 5.099      ;
; -1.574 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.058      ; 5.084      ;
; -1.571 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.124      ; 5.093      ;
; -1.545 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.067      ; 5.088      ;
; -1.543 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.448      ; 5.398      ;
; -1.541 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 4.496      ;
; -1.536 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 4.494      ;
; -1.530 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 4.488      ;
; -1.519 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 4.546      ;
; -1.517 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.124      ; 5.039      ;
; -1.500 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.175      ; 4.535      ;
; -1.498 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.132      ; 5.028      ;
; -1.497 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.058      ; 5.007      ;
; -1.471 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.124      ; 4.993      ;
; -1.459 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.510      ; 5.490      ;
; -1.450 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 4.405      ;
; -1.449 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.706      ; 4.550      ;
; -1.448 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|readDir_8[3]   ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.176      ; 5.070      ;
; -1.443 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.062      ; 4.981      ;
; -1.430 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.706      ; 4.531      ;
; -1.425 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.061      ; 4.938      ;
; -1.422 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.275      ;
; -1.422 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.510      ; 5.453      ;
; -1.418 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 4.373      ;
; -1.417 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.432      ; 4.582      ;
; -1.416 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 4.509      ;
; -1.401 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 4.428      ;
; -1.399 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 4.357      ;
; -1.398 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.177      ; 4.435      ;
; -1.394 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.124      ; 4.916      ;
; -1.387 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.711      ; 4.351      ;
; -1.386 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.239      ;
; -1.385 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.707      ; 4.345      ;
; -1.385 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.385      ; 5.242      ;
; -1.385 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.238      ;
; -1.382 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 4.337      ;
; -1.380 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.233      ;
; -1.379 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.062      ; 4.917      ;
; -1.362 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.068      ; 4.906      ;
; -1.361 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.061      ; 4.874      ;
; -1.360 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.510      ; 5.391      ;
; -1.349 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.444      ; 5.193      ;
; -1.349 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.202      ;
; -1.348 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.385      ; 5.205      ;
; -1.343 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.196      ;
; -1.341 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.379      ; 5.193      ;
; -1.334 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 4.289      ;
; -1.334 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.176      ; 4.370      ;
; -1.333 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 4.360      ;
; -1.326 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 4.284      ;
; -1.325 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 4.418      ;
; -1.324 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.448      ; 5.179      ;
; -1.323 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.176      ;
; -1.318 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 4.411      ;
; -1.315 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.460      ; 4.771      ;
; -1.314 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 1.886      ; 3.249      ;
; -1.312 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.444      ; 5.156      ;
; -1.309 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.710      ; 4.272      ;
; -1.307 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.154      ; 4.194      ;
; -1.306 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 4.264      ;
; -1.304 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.379      ; 5.156      ;
; -1.302 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.154      ; 4.189      ;
; -1.300 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.154      ; 4.187      ;
; -1.299 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.706      ; 4.400      ;
; -1.294 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 4.451      ;
; -1.293 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.263      ; 4.475      ;
; -1.293 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.127      ; 4.818      ;
; -1.293 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.062      ; 4.831      ;
; -1.291 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.154      ; 4.178      ;
; -1.290 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.710      ; 4.253      ;
; -1.287 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.140      ;
; -1.286 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.385      ; 5.143      ;
; -1.281 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.380      ; 5.134      ;
; -1.275 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.061      ; 4.788      ;
; -1.273 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 4.504      ;
; -1.266 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 4.224      ;
; -1.265 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.064      ; 4.805      ;
; -1.265 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.448      ; 5.120      ;
; -1.261 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.154      ; 4.148      ;
; -1.257 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 4.350      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.324 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.947     ; 0.864      ;
; -1.200 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.947     ; 0.740      ;
; -1.105 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.947     ; 0.645      ;
; -0.841 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.088      ; 1.416      ;
; -0.745 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.076     ; 0.656      ;
; -0.309 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.166     ; 0.630      ;
; -0.308 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.166     ; 0.629      ;
; 0.060  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.043     ; 0.884      ;
; 0.086  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.865      ;
; 0.087  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.864      ;
; 0.204  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.699      ; 2.097      ;
; 0.310  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.640      ;
; 0.327  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.623      ;
; 0.394  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.679      ; 0.772      ;
; 0.412  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.819      ; 0.894      ;
; 0.436  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.818      ; 0.869      ;
; 0.452  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.818      ; 0.853      ;
; 0.591  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.359      ;
; 0.600  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.614  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.824      ; 1.802      ;
; 0.951  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.699      ; 1.850      ;
; 1.058  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.824      ; 1.858      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.505 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.046     ; 0.446      ;
; -0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.046     ; 0.387      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 1.037      ;
; -0.051 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 1.008      ;
; -0.002 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.959      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.949      ;
; 0.008  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.943      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.948      ;
; 0.009  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.948      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.947      ;
; 0.010  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.947      ;
; 0.011  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.946      ;
; 0.013  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.944      ;
; 0.020  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.937      ;
; 0.021  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.936      ;
; 0.022  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.935      ;
; 0.025  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.932      ;
; 0.031  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.926      ;
; 0.031  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.926      ;
; 0.053  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.903      ;
; 0.054  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.902      ;
; 0.055  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.901      ;
; 0.058  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.898      ;
; 0.059  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.897      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.891      ;
; 0.066  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.890      ;
; 0.074  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.882      ;
; 0.086  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.871      ;
; 0.091  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.866      ;
; 0.092  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.865      ;
; 0.092  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.676      ;
; 0.093  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.864      ;
; 0.099  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.858      ;
; 0.101  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.856      ;
; 0.105  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.852      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.657      ;
; 0.111  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.657      ;
; 0.112  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.839      ;
; 0.114  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.837      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.836      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.836      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.840      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.834      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.832      ;
; 0.128  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.823      ;
; 0.143  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.625      ;
; 0.144  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.624      ;
; 0.150  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.618      ;
; 0.161  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.607      ;
; 0.167  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.601      ;
; 0.172  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.596      ;
; 0.175  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.593      ;
; 0.177  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.591      ;
; 0.203  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.565      ;
; 0.203  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.565      ;
; 0.212  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.739      ;
; 0.212  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.556      ;
; 0.213  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.555      ;
; 0.214  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.554      ;
; 0.214  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.554      ;
; 0.214  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.554      ;
; 0.214  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.554      ;
; 0.215  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.553      ;
; 0.215  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.553      ;
; 0.216  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.552      ;
; 0.229  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.727      ;
; 0.230  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.726      ;
; 0.232  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.724      ;
; 0.238  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.718      ;
; 0.238  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.530      ;
; 0.239  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.712      ;
; 0.239  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.529      ;
; 0.239  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.529      ;
; 0.240  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.716      ;
; 0.243  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.031     ; 0.713      ;
; 0.244  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.707      ;
; 0.247  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.704      ;
; 0.250  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.701      ;
; 0.252  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.699      ;
; 0.253  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.515      ;
; 0.257  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.219     ; 0.511      ;
; 0.259  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.030     ; 0.698      ;
; 0.325  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.626      ;
; 0.329  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.622      ;
; 0.334  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.042     ; 0.611      ;
; 0.337  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.614      ;
; 0.340  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.041     ; 0.606      ;
; 0.379  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.572      ;
; 0.407  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.544      ;
; 0.421  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.530      ;
; 0.422  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.529      ;
; 0.423  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.528      ;
; 0.427  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.524      ;
; 0.439  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.512      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.510      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.510      ;
; 0.441  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.510      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.509      ;
; 0.442  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.509      ;
; 0.482  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.469      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.247 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.416      ; 0.781      ;
; 0.787 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.416      ; 0.741      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.299 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.087      ; 1.380      ;
; 0.799 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.087      ; 1.380      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.302 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.694      ; 0.994      ;
; 0.802 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.694      ; 0.994      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.320 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.630      ; 0.922      ;
; 0.836 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.630      ; 0.906      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.364 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.574      ; 0.822      ;
; 0.876 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.574      ; 0.810      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.364 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.416      ; 0.664      ;
; 0.880 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.416      ; 0.648      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                    ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.485 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.081      ; 1.672      ;
; -3.430 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.186      ; 1.832      ;
; -3.397 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.076      ; 1.755      ;
; -3.262 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.944      ;
; -3.236 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.135      ; 1.975      ;
; -3.204 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.136      ; 2.008      ;
; -3.182 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.131      ; 2.025      ;
; -3.116 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.080      ; 2.040      ;
; -3.072 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.080      ; 2.084      ;
; -3.061 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 2.200      ;
; -3.028 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 2.123      ;
; -3.022 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.135      ; 2.189      ;
; -3.017 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 2.244      ;
; -2.984 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 2.167      ;
; -2.875 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 2.330      ;
; -2.849 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 2.361      ;
; -2.838 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.418      ;
; -2.826 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[0]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 2.379      ;
; -2.817 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.135      ; 2.394      ;
; -2.809 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 2.452      ;
; -2.800 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 2.410      ;
; -2.795 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 2.411      ;
; -2.787 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.469      ;
; -2.782 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.474      ;
; -2.768 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.135      ; 2.443      ;
; -2.753 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 2.508      ;
; -2.746 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 2.460      ;
; -2.719 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.537      ;
; -2.715 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 2.490      ;
; -2.688 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 2.463      ;
; -2.669 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 2.541      ;
; -2.664 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 2.541      ;
; -2.659 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 2.546      ;
; -2.653 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 2.557      ;
; -2.642 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.614      ;
; -2.640 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.079      ; 2.515      ;
; -2.639 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.177      ; 2.614      ;
; -2.637 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 2.514      ;
; -2.634 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 2.567      ;
; -2.632 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 2.519      ;
; -2.629 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.984      ; 2.431      ;
; -2.622 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.634      ;
; -2.622 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.394      ; 1.802      ;
; -2.609 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 2.537      ;
; -2.609 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 2.601      ;
; -2.608 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 4.200      ; 1.672      ;
; -2.606 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.394      ; 1.818      ;
; -2.604 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 2.602      ;
; -2.602 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.624      ; 2.052      ;
; -2.600 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.080      ; 2.556      ;
; -2.598 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 2.612      ;
; -2.596 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.072      ; 2.552      ;
; -2.596 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 2.609      ;
; -2.596 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.079      ; 2.559      ;
; -2.591 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.665      ;
; -2.588 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.072      ; 2.560      ;
; -2.586 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.670      ;
; -2.585 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 2.618      ;
; -2.583 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 2.618      ;
; -2.581 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.077      ; 2.572      ;
; -2.578 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 2.623      ;
; -2.578 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.684      ; 2.136      ;
; -2.574 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.682      ;
; -2.574 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.072      ; 2.574      ;
; -2.569 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 2.582      ;
; -2.569 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 2.581      ;
; -2.564 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.518      ; 1.984      ;
; -2.560 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.402      ; 1.872      ;
; -2.559 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.126      ; 2.643      ;
; -2.558 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[7]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.182      ; 2.700      ;
; -2.558 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 2.588      ;
; -2.555 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.132      ; 2.653      ;
; -2.553 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 4.305      ; 1.832      ;
; -2.553 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 2.593      ;
; -2.551 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 2.705      ;
; -2.550 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.684      ; 2.164      ;
; -2.548 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 2.658      ;
; -2.548 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.625      ; 2.107      ;
; -2.545 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 2.716      ;
; -2.543 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.067      ; 2.600      ;
; -2.543 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_32[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.683      ; 2.170      ;
; -2.541 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.625      ; 2.114      ;
; -2.539 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.624      ; 2.115      ;
; -2.538 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.402      ; 1.894      ;
; -2.536 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.534      ; 2.074      ;
; -2.536 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.076      ; 2.616      ;
; -2.534 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 2.669      ;
; -2.533 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.177      ; 2.720      ;
; -2.531 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.436      ; 1.935      ;
; -2.530 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.661      ; 2.161      ;
; -2.529 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 2.674      ;
; -2.528 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.071      ; 2.619      ;
; -2.526 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.182      ; 2.732      ;
; -2.522 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.071      ; 2.625      ;
; -2.520 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 4.195      ; 1.755      ;
; -2.519 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.177      ; 2.734      ;
; -2.518 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 2.632      ;
; -2.517 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.394      ; 1.907      ;
; -2.515 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 2.686      ;
; -2.513 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 2.637      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[3]'                                                                                                                                                           ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.225 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.997      ; 1.802      ;
; -2.209 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.997      ; 1.818      ;
; -2.167 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 1.984      ;
; -2.163 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.005      ; 1.872      ;
; -2.141 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.005      ; 1.894      ;
; -2.134 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 1.935      ;
; -2.133 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.161      ;
; -2.120 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.997      ; 1.907      ;
; -2.112 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 1.957      ;
; -2.107 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.187      ;
; -2.104 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.190      ;
; -2.088 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.248      ;
; -2.085 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.251      ;
; -2.083 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.253      ;
; -2.075 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 2.076      ;
; -2.072 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.955      ; 1.913      ;
; -2.071 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.223      ;
; -2.069 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.020      ; 1.981      ;
; -2.068 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.927      ; 1.889      ;
; -2.063 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.005      ; 1.972      ;
; -2.063 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.273      ;
; -2.062 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.274      ;
; -2.060 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.234      ;
; -2.057 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.279      ;
; -2.056 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.955      ; 1.929      ;
; -2.055 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.239      ;
; -2.053 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.020      ; 1.997      ;
; -2.050 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 2.107      ;
; -2.049 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 2.107      ;
; -2.049 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.268      ;
; -2.047 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.927      ; 1.910      ;
; -2.044 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.258      ;
; -2.037 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 2.114      ;
; -2.034 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 2.035      ;
; -2.028 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 2.130      ;
; -2.023 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.294      ;
; -2.022 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.280      ;
; -2.018 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.997      ; 2.009      ;
; -2.018 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.284      ;
; -2.015 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.321      ;
; -2.011 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 2.140      ;
; -2.010 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.326      ;
; -2.010 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.326      ;
; -2.005 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.331      ;
; -2.003 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.299      ;
; -2.003 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.333      ;
; -2.002 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.315      ;
; -1.999 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.295      ;
; -1.998 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.338      ;
; -1.991 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.997      ; 2.036      ;
; -1.980 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 2.204      ;
; -1.980 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 2.177      ;
; -1.979 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 2.177      ;
; -1.976 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.341      ;
; -1.971 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 2.213      ;
; -1.971 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.346      ;
; -1.971 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.331      ;
; -1.968 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.927      ; 1.989      ;
; -1.967 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.955      ; 2.018      ;
; -1.966 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.336      ;
; -1.965 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 2.259      ;
; -1.964 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.020      ; 2.086      ;
; -1.964 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.353      ;
; -1.964 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 2.187      ;
; -1.961 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.005      ; 2.074      ;
; -1.958 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.876      ; 1.948      ;
; -1.958 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 2.200      ;
; -1.954 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.382      ;
; -1.954 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 2.203      ;
; -1.953 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 2.203      ;
; -1.952 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 2.199      ;
; -1.949 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 2.387      ;
; -1.945 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 2.239      ;
; -1.941 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 2.216      ;
; -1.939 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 2.285      ;
; -1.936 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 3.876      ; 1.970      ;
; -1.934 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 2.222      ;
; -1.932 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 2.137      ;
; -1.932 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 2.226      ;
; -1.931 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 2.363      ;
; -1.923 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.005      ; 2.112      ;
; -1.919 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 2.239      ;
; -1.918 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 2.334      ;
; -1.915 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 2.402      ;
; -1.914 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 2.310      ;
; -1.910 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 2.392      ;
; -1.909 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 2.315      ;
; -1.907 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 2.250      ;
; -1.906 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 2.250      ;
; -1.903 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 2.248      ;
; -1.902 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[9]  ; GPIO1_D[9]                           ; SW[3]       ; 0.000        ; 4.771      ; 2.909      ;
; -1.902 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 2.350      ;
; -1.898 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 2.275      ;
; -1.898 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 2.286      ;
; -1.895 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 2.262      ;
; -1.894 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 2.262      ;
; -1.893 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 2.266      ;
; -1.893 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 2.291      ;
; -1.892 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 2.177      ;
; -1.892 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 2.332      ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.364 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.911      ; 1.756      ;
; -0.199 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.781      ; 1.781      ;
; 0.077  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.911      ; 1.697      ;
; 0.178  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.947      ; 0.729      ;
; 0.186  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.947      ; 0.738      ;
; 0.197  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.947      ; 0.748      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.238  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.796      ; 0.638      ;
; 0.385  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.506      ;
; 0.422  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.543      ;
; 0.537  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.781      ; 2.017      ;
; 0.608  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.729      ;
; 0.608  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.043      ; 0.735      ;
; 0.622  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.037      ; 0.743      ;
; 1.005  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.086     ; 0.523      ;
; 1.006  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.086     ; 0.524      ;
; 1.415  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.941     ; 0.558      ;
; 1.473  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.167      ; 1.244      ;
; 1.767  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.818     ; 0.553      ;
; 1.899  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.818     ; 0.685      ;
; 1.988  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.818     ; 0.774      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.106 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.125      ; 1.228      ;
; 0.414  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.125      ; 1.248      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.076 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.734      ; 0.857      ;
; 0.445  ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.734      ; 0.878      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.017 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.608      ; 0.780      ;
; 0.495  ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.608      ; 0.792      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.007 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.444      ; 0.626      ;
; 0.508  ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.444      ; 0.641      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.008 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.666      ; 0.863      ;
; 0.529 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.666      ; 0.884      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.043 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.444      ; 0.676      ;
; 0.571 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.444      ; 0.704      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                          ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.129 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 1.942      ;
; 0.129 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.711      ; 1.944      ;
; 0.129 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 1.942      ;
; 0.167 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 1.981      ;
; 0.170 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 1.983      ;
; 0.170 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.711      ; 1.985      ;
; 0.170 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 1.983      ;
; 0.185 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 1.999      ;
; 0.198 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.254      ; 1.536      ;
; 0.198 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.254      ; 1.536      ;
; 0.198 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.254      ; 1.536      ;
; 0.211 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.021      ;
; 0.218 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.028      ;
; 0.222 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.038      ;
; 0.229 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.045      ;
; 0.230 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.040      ;
; 0.237 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.047      ;
; 0.242 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.049      ;
; 0.242 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.051      ;
; 0.242 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.049      ;
; 0.249 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.057      ;
; 0.254 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.061      ;
; 0.254 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.063      ;
; 0.254 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.061      ;
; 0.255 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.058      ;
; 0.260 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.700      ; 2.064      ;
; 0.267 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.700      ; 2.071      ;
; 0.289 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.098      ;
; 0.291 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.697      ; 2.092      ;
; 0.296 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.105      ;
; 0.309 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.117      ;
; 0.310 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.113      ;
; 0.323 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.431      ;
; 0.323 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.431      ;
; 0.326 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.434      ;
; 0.328 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.436      ;
; 0.328 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.135      ;
; 0.329 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.137      ;
; 0.329 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.437      ;
; 0.332 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.440      ;
; 0.333 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.441      ;
; 0.334 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.442      ;
; 0.334 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|v_count_write[7]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.442      ;
; 0.336 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.139      ;
; 0.339 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.447      ;
; 0.340 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.448      ;
; 0.342 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.450      ;
; 0.343 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.697      ; 2.144      ;
; 0.343 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.152      ;
; 0.344 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.452      ;
; 0.350 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.160      ;
; 0.355 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.171      ;
; 0.355 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.163      ;
; 0.360 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.167      ;
; 0.360 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.169      ;
; 0.360 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.167      ;
; 0.362 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.170      ;
; 0.367 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.175      ;
; 0.367 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.170      ;
; 0.371 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.703      ; 2.178      ;
; 0.373 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.181      ;
; 0.373 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.176      ;
; 0.374 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.177      ;
; 0.374 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.183      ;
; 0.376 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.698      ; 2.178      ;
; 0.382 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 2.195      ;
; 0.382 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.711      ; 2.197      ;
; 0.382 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 2.195      ;
; 0.383 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.698      ; 2.185      ;
; 0.383 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.186      ;
; 0.386 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.195      ;
; 0.388 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.197      ;
; 0.389 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.205      ;
; 0.389 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.203      ;
; 0.390 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.193      ;
; 0.390 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.699      ; 2.193      ;
; 0.394 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.204      ;
; 0.395 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.705      ; 2.204      ;
; 0.397 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.211      ;
; 0.399 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.507      ;
; 0.401 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 2.214      ;
; 0.401 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.711      ; 2.216      ;
; 0.401 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.709      ; 2.214      ;
; 0.401 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.706      ; 2.211      ;
; 0.401 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.209      ;
; 0.401 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.509      ;
; 0.403 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.695      ; 2.202      ;
; 0.403 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.697      ; 2.204      ;
; 0.403 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.695      ; 2.202      ;
; 0.404 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.220      ;
; 0.404 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.702      ; 2.210      ;
; 0.406 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.222      ;
; 0.408 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.216      ;
; 0.409 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.697      ; 2.210      ;
; 0.409 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.712      ; 2.225      ;
; 0.409 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.710      ; 2.223      ;
; 0.411 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.702      ; 2.217      ;
; 0.414 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.522      ;
; 0.414 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.697      ; 2.215      ;
; 0.414 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.704      ; 2.222      ;
+-------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.188 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.197 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.268 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.286 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.289 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hcount[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.296 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.307 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.311 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.316 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.317 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.324 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.443      ;
; 0.333 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.341 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.460      ;
; 0.352 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.369 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|Hcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.422 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.541      ;
; 0.443 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.759      ;
; 0.465 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.469 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.472 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.794      ;
; 0.473 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.794      ;
; 0.473 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.795      ;
; 0.475 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.479 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.598      ;
; 0.480 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.599      ;
; 0.488 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.607      ;
; 0.491 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.500 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.430      ;
; 0.506 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.625      ;
; 0.512 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.639      ;
; 0.519 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.531 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.536 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.655      ;
; 0.538 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.658      ;
; 0.542 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.661      ;
; 0.544 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.554 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.673      ;
; 0.557 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.676      ;
; 0.566 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.154     ; 0.496      ;
; 0.581 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.700      ;
; 0.583 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.702      ;
; 0.585 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.906      ;
; 0.586 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.907      ;
; 0.586 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.907      ;
; 0.594 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.596 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.596 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.601 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.918      ;
; 0.601 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.601 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.605 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.724      ;
; 0.623 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.940      ;
; 0.623 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.940      ;
; 0.623 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.742      ;
; 0.624 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.743      ;
; 0.633 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vcount[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.768      ;
; 0.636 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vcount[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.771      ;
; 0.646 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vcount[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.781      ;
; 0.648 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.767      ;
; 0.649 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.768      ;
; 0.652 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.771      ;
; 0.660 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.973      ;
; 0.660 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.664 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.783      ;
; 0.668 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.787      ;
; 0.669 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.982      ;
; 0.673 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.792      ;
; 0.675 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.992      ;
; 0.679 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.814      ;
; 0.679 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.798      ;
; 0.682 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.999      ;
; 0.686 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.805      ;
; 0.687 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.806      ;
; 0.687 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.806      ;
; 0.688 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.688 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.807      ;
; 0.689 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.002      ;
; 0.689 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.808      ;
; 0.690 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.007      ;
; 0.696 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.815      ;
; 0.696 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.816      ;
; 0.699 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.818      ;
; 0.700 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.819      ;
; 0.700 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.819      ;
; 0.701 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.820      ;
; 0.701 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.820      ;
; 0.707 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.023      ;
; 0.707 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.826      ;
; 0.708 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.827      ;
; 0.708 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.827      ;
; 0.715 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 1.039      ;
; 0.716 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.033      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.316      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.382      ;
; 0.266 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.394      ;
; 0.292 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.412      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.298 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.418      ;
; 0.312 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.432      ;
; 0.320 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.440      ;
; 0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.479      ;
; 0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.497      ;
; 0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.499      ;
; 0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.502      ;
; 0.392 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.435      ;
; 0.393 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.436      ;
; 0.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.031      ; 0.511      ;
; 0.396 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.439      ;
; 0.398 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.030      ; 0.512      ;
; 0.404 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.447      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.450      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.450      ;
; 0.407 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.450      ;
; 0.408 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.451      ;
; 0.408 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.451      ;
; 0.409 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.452      ;
; 0.409 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.452      ;
; 0.409 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.452      ;
; 0.409 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.452      ;
; 0.409 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.452      ;
; 0.434 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.477      ;
; 0.434 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.477      ;
; 0.439 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.565      ;
; 0.441 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.484      ;
; 0.441 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.484      ;
; 0.442 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.485      ;
; 0.443 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.486      ;
; 0.453 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.496      ;
; 0.459 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.041      ; 0.584      ;
; 0.461 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.041      ; 0.587      ;
; 0.464 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.507      ;
; 0.467 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.041      ; 0.594      ;
; 0.472 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.515      ;
; 0.473 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.593      ;
; 0.482 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.602      ;
; 0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.605      ;
; 0.488 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.608      ;
; 0.488 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.608      ;
; 0.492 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.535      ;
; 0.493 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.613      ;
; 0.500 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.543      ;
; 0.502 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.545      ;
; 0.502 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; -0.061     ; 0.545      ;
; 0.544 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.664      ;
; 0.545 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.671      ;
; 0.546 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.672      ;
; 0.546 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.672      ;
; 0.546 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.672      ;
; 0.546 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.672      ;
; 0.548 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.674      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.042      ; 0.677      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.671      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.672      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.746 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.572      ; 2.295      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.722 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.572      ; 1.771      ;
; -0.493 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.839      ; 2.309      ;
; -0.493 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.839      ; 2.309      ;
; -0.493 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.839      ; 2.309      ;
; -0.493 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.839      ; 2.309      ;
; -0.493 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.839      ; 2.309      ;
; -0.493 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.839      ; 2.309      ;
; -0.464 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.839      ; 1.780      ;
; -0.464 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.839      ; 1.780      ;
; -0.464 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.839      ; 1.780      ;
; -0.464 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.839      ; 1.780      ;
; -0.464 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.839      ; 1.780      ;
; -0.464 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.839      ; 1.780      ;
; -0.024 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.998      ; 2.999      ;
; -0.024 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.998      ; 2.999      ;
; -0.024 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.998      ; 2.999      ;
; 0.096  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.998      ; 2.379      ;
; 0.096  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.998      ; 2.379      ;
; 0.096  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.998      ; 2.379      ;
; 0.319  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.998      ; 2.656      ;
; 0.371  ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.998      ; 2.104      ;
+--------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.545 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.228     ; 0.804      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; -0.199 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.434      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.027  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.747      ; 1.207      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.117  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.748      ; 1.118      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
; 0.425  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.742      ; 0.804      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                           ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.297 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.912      ;
; -0.277 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.892      ;
; -0.255 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.368      ; 3.110      ;
; -0.229 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.371      ; 3.087      ;
; -0.204 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[0]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.373      ; 3.064      ;
; -0.204 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[1]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.373      ; 3.064      ;
; -0.204 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[2]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.373      ; 3.064      ;
; -0.204 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[3]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.373      ; 3.064      ;
; -0.204 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[4]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.373      ; 3.064      ;
; -0.204 ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|QaddReg[5]            ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.373      ; 3.064      ;
; -0.197 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.812      ;
; -0.174 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.789      ;
; -0.120 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.735      ;
; -0.021 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 2.976      ;
; -0.001 ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 2.956      ;
; 0.028  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.754      ; 2.590      ;
; 0.037  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.754      ; 2.581      ;
; 0.079  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 2.876      ;
; 0.102  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 2.853      ;
; 0.115  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 2.912      ;
; 0.125  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 2.968      ;
; 0.132  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.760      ; 2.492      ;
; 0.135  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 2.892      ;
; 0.140  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.759      ; 2.483      ;
; 0.145  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 2.948      ;
; 0.147  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.988      ;
; 0.156  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.702      ; 2.799      ;
; 0.161  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.996      ;
; 0.167  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.968      ;
; 0.181  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.976      ;
; 0.187  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn              ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 2.880      ; 3.680      ;
; 0.196  ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.754      ; 2.422      ;
; 0.215  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 2.812      ;
; 0.225  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 2.868      ;
; 0.235  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.996      ;
; 0.235  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.997      ;
; 0.238  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 2.789      ;
; 0.241  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 3.002      ;
; 0.241  ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.754      ; 2.377      ;
; 0.242  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.999      ;
; 0.247  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.888      ;
; 0.248  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 2.845      ;
; 0.252  ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.754      ; 2.366      ;
; 0.255  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.976      ;
; 0.255  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.977      ;
; 0.259  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.992      ;
; 0.261  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.896      ;
; 0.261  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.982      ;
; 0.262  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.979      ;
; 0.270  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.865      ;
; 0.279  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.972      ;
; 0.284  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.873      ;
; 0.292  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.167      ; 2.735      ;
; 0.302  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.698      ; 2.791      ;
; 0.303  ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.759      ; 2.320      ;
; 0.304  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 2.654      ;
; 0.307  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.703      ; 2.968      ;
; 0.313  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.705      ; 2.645      ;
; 0.316  ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.754      ; 2.302      ;
; 0.324  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.811      ;
; 0.327  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.703      ; 2.948      ;
; 0.333  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.994      ;
; 0.335  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.896      ;
; 0.335  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.897      ;
; 0.336  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.750      ; 2.985      ;
; 0.336  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.991      ;
; 0.338  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.751      ; 2.819      ;
; 0.341  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.902      ;
; 0.342  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.899      ;
; 0.353  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.974      ;
; 0.356  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.750      ; 2.965      ;
; 0.356  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.971      ;
; 0.358  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.873      ;
; 0.358  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.874      ;
; 0.359  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.892      ;
; 0.364  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.879      ;
; 0.365  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.876      ;
; 0.382  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.869      ;
; 0.391  ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.118      ; 2.976      ;
; 0.407  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.703      ; 2.868      ;
; 0.410  ; GPIO1_D[9]                             ; CAPdrive:CAPdriver|takeTurn              ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.880      ; 2.957      ;
; 0.411  ; VGA_generator:VGA_controller|Vcount[4] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.118      ; 2.956      ;
; 0.412  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.819      ;
; 0.412  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.804      ; 2.820      ;
; 0.418  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.825      ;
; 0.419  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.753      ; 2.822      ;
; 0.427  ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.711      ; 2.537      ;
; 0.427  ; GPIO1_D[9]                             ; RAMs_drive:RAM_controller|writeDir_8[11] ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.040      ; 3.356      ;
; 0.430  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.703      ; 2.845      ;
; 0.433  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.894      ;
; 0.435  ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.710      ; 2.528      ;
; 0.436  ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.815      ;
; 0.436  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.750      ; 2.885      ;
; 0.436  ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.891      ;
; 0.440  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.170      ; 2.590      ;
; 0.449  ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 4.170      ; 2.581      ;
; 0.450  ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.701      ; 2.646      ;
; 0.456  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.871      ;
; 0.459  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.750      ; 2.862      ;
; 0.459  ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.755      ; 2.868      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[3]'                                                                                                                                                      ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.423 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[11] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.056      ; 3.356      ;
; 0.512 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[13] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.084      ; 3.558      ;
; 0.520 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[11] ; SW[3]                                ; SW[3]       ; 0.500        ; 4.056      ; 3.279      ;
; 0.535 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[0]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 3.993      ; 3.386      ;
; 0.564 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[4]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 3.987      ; 3.487      ;
; 0.591 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.170      ; 2.312      ;
; 0.613 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.170      ; 2.290      ;
; 0.622 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[9]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.124      ; 3.411      ;
; 0.635 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[0]  ; SW[3]                                ; SW[3]       ; 0.500        ; 3.993      ; 3.306      ;
; 0.636 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 3.995      ; 3.398      ;
; 0.637 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[8]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.132      ; 3.395      ;
; 0.641 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[13] ; SW[3]                                ; SW[3]       ; 0.500        ; 4.084      ; 3.449      ;
; 0.643 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[1]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 3.992      ; 3.388      ;
; 0.646 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[3]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 3.993      ; 3.386      ;
; 0.660 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[6]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.019      ; 3.398      ;
; 0.661 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[12] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.147      ; 3.395      ;
; 0.671 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[4]  ; SW[3]                                ; SW[3]       ; 0.500        ; 3.987      ; 3.400      ;
; 0.675 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[7]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.008      ; 3.372      ;
; 0.680 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.198      ; 2.514      ;
; 0.700 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.170      ; 2.203      ;
; 0.702 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.198      ; 2.492      ;
; 0.703 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.342      ;
; 0.709 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.165      ; 3.364      ;
; 0.712 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[5]  ; GPIO1_D[9]                           ; SW[3]       ; 0.500        ; 4.165      ; 3.362      ;
; 0.720 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.448      ; 2.461      ;
; 0.725 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.320      ;
; 0.726 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[9]  ; SW[3]                                ; SW[3]       ; 0.500        ; 4.124      ; 3.327      ;
; 0.732 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.101      ; 2.443      ;
; 0.733 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[2]  ; SW[3]                                ; SW[3]       ; 0.500        ; 3.995      ; 3.321      ;
; 0.738 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[8]  ; SW[3]                                ; SW[3]       ; 0.500        ; 4.132      ; 3.314      ;
; 0.743 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[1]  ; SW[3]                                ; SW[3]       ; 0.500        ; 3.992      ; 3.308      ;
; 0.746 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[3]  ; SW[3]                                ; SW[3]       ; 0.500        ; 3.993      ; 3.306      ;
; 0.754 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.101      ; 2.421      ;
; 0.757 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.170      ; 2.146      ;
; 0.760 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[12] ; SW[3]                                ; SW[3]       ; 0.500        ; 4.147      ; 3.316      ;
; 0.761 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[6]  ; SW[3]                                ; SW[3]       ; 0.500        ; 4.019      ; 3.317      ;
; 0.767 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[7]  ; SW[3]                                ; SW[3]       ; 0.500        ; 4.008      ; 3.300      ;
; 0.789 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.198      ; 2.405      ;
; 0.790 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.238      ; 2.367      ;
; 0.804 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.109      ; 2.354      ;
; 0.805 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.246      ; 2.351      ;
; 0.809 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.476      ; 2.663      ;
; 0.811 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.106      ; 2.344      ;
; 0.812 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.233      ;
; 0.812 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.238      ; 2.345      ;
; 0.814 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.342      ;
; 0.816 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.170      ; 2.087      ;
; 0.825 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.170      ; 2.078      ;
; 0.826 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.109      ; 2.332      ;
; 0.826 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[3]                                ; SW[3]       ; 0.500        ; 4.165      ; 3.267      ;
; 0.827 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.246      ; 2.329      ;
; 0.828 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.133      ; 2.354      ;
; 0.828 ; SW[3]                                      ; RAMs_drive:RAM_controller|writeDir_8[5]  ; SW[3]                                ; SW[3]       ; 0.500        ; 4.165      ; 3.266      ;
; 0.829 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.261      ; 2.351      ;
; 0.832 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.385      ; 2.491      ;
; 0.833 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.106      ; 2.322      ;
; 0.836 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.320      ;
; 0.841 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.101      ; 2.334      ;
; 0.843 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.122      ; 2.328      ;
; 0.846 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.198      ; 2.348      ;
; 0.850 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.133      ; 2.332      ;
; 0.851 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.261      ; 2.329      ;
; 0.858 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.448      ; 2.323      ;
; 0.861 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.379      ; 2.592      ;
; 0.865 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.122      ; 2.306      ;
; 0.868 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.448      ; 2.313      ;
; 0.869 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.176      ;
; 0.874 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.448      ; 2.307      ;
; 0.877 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.279      ; 2.320      ;
; 0.880 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.279      ; 2.318      ;
; 0.898 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.101      ; 2.277      ;
; 0.899 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.238      ; 2.258      ;
; 0.899 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.279      ; 2.298      ;
; 0.902 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.279      ; 2.296      ;
; 0.905 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.198      ; 2.289      ;
; 0.913 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.109      ; 2.245      ;
; 0.914 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.198      ; 2.280      ;
; 0.914 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.246      ; 2.242      ;
; 0.919 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.516      ; 2.516      ;
; 0.920 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.106      ; 2.235      ;
; 0.921 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.448      ; 2.260      ;
; 0.923 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.233      ;
; 0.928 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.117      ;
; 0.933 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.387      ; 2.503      ;
; 0.934 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.524      ; 2.500      ;
; 0.937 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.107      ; 2.108      ;
; 0.937 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.133      ; 2.245      ;
; 0.938 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.261      ; 2.242      ;
; 0.940 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.384      ; 2.493      ;
; 0.943 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.385      ; 2.491      ;
; 0.947 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.476      ; 2.525      ;
; 0.952 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.122      ; 2.219      ;
; 0.956 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.238      ; 2.201      ;
; 0.957 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.101      ; 2.218      ;
; 0.957 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.476      ; 2.515      ;
; 0.957 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.411      ; 2.503      ;
; 0.958 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.539      ; 2.500      ;
; 0.963 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.476      ; 2.509      ;
; 0.966 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.101      ; 2.209      ;
; 0.970 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.500        ; 3.385      ; 2.353      ;
+-------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO1_D[9]'                                                                                                                                                           ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.803 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.453      ;
; -3.802 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.454      ;
; -3.796 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.405      ;
; -3.748 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.457      ;
; -3.748 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.453      ;
; -3.748 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.455      ;
; -3.748 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.457      ;
; -3.738 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.468      ;
; -3.737 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.124      ; 1.463      ;
; -3.737 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.468      ;
; -3.737 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.466      ;
; -3.707 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 1.439      ;
; -3.702 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 1.448      ;
; -3.701 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.555      ;
; -3.700 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.556      ;
; -3.694 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.457      ;
; -3.694 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.507      ;
; -3.646 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.559      ;
; -3.646 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.555      ;
; -3.646 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.557      ;
; -3.646 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.559      ;
; -3.636 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.570      ;
; -3.635 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.124      ; 1.565      ;
; -3.635 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.570      ;
; -3.635 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.568      ;
; -3.632 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.624      ;
; -3.631 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.625      ;
; -3.629 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.627      ;
; -3.628 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.628      ;
; -3.625 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.576      ;
; -3.622 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.579      ;
; -3.605 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 1.541      ;
; -3.600 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 1.550      ;
; -3.592 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.559      ;
; -3.583 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.673      ;
; -3.582 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.674      ;
; -3.578 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.678      ;
; -3.577 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.628      ;
; -3.577 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.624      ;
; -3.577 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.626      ;
; -3.577 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.628      ;
; -3.577 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.180      ; 1.679      ;
; -3.576 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.625      ;
; -3.574 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.631      ;
; -3.574 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.627      ;
; -3.574 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.629      ;
; -3.574 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.631      ;
; -3.571 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.630      ;
; -3.567 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.639      ;
; -3.566 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.124      ; 1.634      ;
; -3.566 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.639      ;
; -3.566 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.637      ;
; -3.564 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.642      ;
; -3.563 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 1.698      ;
; -3.563 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.124      ; 1.637      ;
; -3.563 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.642      ;
; -3.563 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.640      ;
; -3.562 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 1.699      ;
; -3.556 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.650      ;
; -3.536 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 1.610      ;
; -3.533 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 1.613      ;
; -3.531 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 1.619      ;
; -3.528 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.677      ;
; -3.528 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.673      ;
; -3.528 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.675      ;
; -3.528 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.677      ;
; -3.528 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 1.622      ;
; -3.523 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.628      ;
; -3.523 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.682      ;
; -3.523 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.125      ; 1.678      ;
; -3.523 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.680      ;
; -3.523 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.682      ;
; -3.520 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.631      ;
; -3.518 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.688      ;
; -3.517 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.124      ; 1.683      ;
; -3.517 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.688      ;
; -3.517 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.686      ;
; -3.513 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.693      ;
; -3.512 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.124      ; 1.688      ;
; -3.512 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.693      ;
; -3.512 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.127      ; 1.691      ;
; -3.508 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 1.702      ;
; -3.508 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.698      ;
; -3.508 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.132      ; 1.700      ;
; -3.508 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 1.702      ;
; -3.498 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.135      ; 1.713      ;
; -3.497 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.129      ; 1.708      ;
; -3.497 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.134      ; 1.713      ;
; -3.497 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.132      ; 1.711      ;
; -3.487 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 1.659      ;
; -3.482 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.070      ; 1.664      ;
; -3.482 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 1.668      ;
; -3.477 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.074      ; 1.673      ;
; -3.474 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.677      ;
; -3.472 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 1.789      ;
; -3.471 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.185      ; 1.790      ;
; -3.469 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.682      ;
; -3.467 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.075      ; 1.684      ;
; -3.465 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.130      ; 1.741      ;
; -3.462 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 5.079      ; 1.693      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[3]'                                                                                                                                                        ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.012 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.324      ;
; -3.010 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.326      ;
; -2.997 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.339      ;
; -2.996 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.340      ;
; -2.961 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.356      ;
; -2.946 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.356      ;
; -2.944 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.280      ;
; -2.932 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.385      ;
; -2.923 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.371      ;
; -2.919 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.383      ;
; -2.916 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.308      ;
; -2.899 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.395      ;
; -2.840 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 1.333      ;
; -2.826 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 1.358      ;
; -2.811 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 1.347      ;
; -2.810 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 1.347      ;
; -2.808 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 1.348      ;
; -2.803 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 1.370      ;
; -2.801 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 1.358      ;
; -2.798 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 1.386      ;
; -2.788 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 1.464      ;
; -2.785 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.551      ;
; -2.784 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.552      ;
; -2.782 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 1.376      ;
; -2.781 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 1.376      ;
; -2.779 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 1.377      ;
; -2.778 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 1.474      ;
; -2.770 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 1.389      ;
; -2.766 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.570      ;
; -2.765 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.571      ;
; -2.748 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 1.403      ;
; -2.727 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.609      ;
; -2.726 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.610      ;
; -2.720 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.597      ;
; -2.720 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.616      ;
; -2.720 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 1.431      ;
; -2.719 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.617      ;
; -2.707 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.595      ;
; -2.704 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.520      ;
; -2.701 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.616      ;
; -2.688 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.614      ;
; -2.687 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.607      ;
; -2.685 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.539      ;
; -2.672 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.664      ;
; -2.671 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.665      ;
; -2.668 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.626      ;
; -2.662 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.655      ;
; -2.655 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.662      ;
; -2.649 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.653      ;
; -2.646 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.578      ;
; -2.642 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.660      ;
; -2.639 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.585      ;
; -2.629 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.665      ;
; -2.622 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.672      ;
; -2.621 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.715      ;
; -2.620 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.306      ; 1.716      ;
; -2.607 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.710      ;
; -2.594 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.708      ;
; -2.591 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 1.582      ;
; -2.591 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.633      ;
; -2.586 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 1.598      ;
; -2.574 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.720      ;
; -2.572 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 1.601      ;
; -2.570 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 1.588      ;
; -2.569 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 1.588      ;
; -2.567 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 1.617      ;
; -2.567 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 1.589      ;
; -2.566 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 1.686      ;
; -2.559 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 1.510      ;
; -2.558 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 1.511      ;
; -2.558 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 1.601      ;
; -2.556 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.287      ; 1.761      ;
; -2.551 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 1.607      ;
; -2.550 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 1.607      ;
; -2.548 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 1.608      ;
; -2.547 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 1.705      ;
; -2.543 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.272      ; 1.759      ;
; -2.540 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.194      ; 1.684      ;
; -2.539 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 1.620      ;
; -2.537 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 1.532      ;
; -2.536 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.039      ; 1.533      ;
; -2.533 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 1.640      ;
; -2.528 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 1.656      ;
; -2.526 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.143      ; 1.647      ;
; -2.523 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.264      ; 1.771      ;
; -2.521 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.154      ; 1.663      ;
; -2.512 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 1.646      ;
; -2.511 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 1.646      ;
; -2.509 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 1.647      ;
; -2.508 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 1.744      ;
; -2.508 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 1.643      ;
; -2.505 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.128      ; 1.653      ;
; -2.504 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.127      ; 1.653      ;
; -2.502 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.126      ; 1.654      ;
; -2.501 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.222      ; 1.751      ;
; -2.500 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 1.659      ;
; -2.494 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.020      ; 1.556      ;
; -2.493 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.129      ; 1.666      ;
; -2.489 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.121      ; 1.662      ;
; -2.481 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; SW[3]       ; 0.000        ; 4.005      ; 1.554      ;
+--------+--------------------------------------------+------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.200 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.887      ; 0.691      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.458 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 0.955      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.541 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.892      ; 1.037      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 0.739 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.893      ; 1.236      ;
; 1.211 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.124     ; 0.691      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; 0.319 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.093      ; 2.026      ;
; 0.362 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.093      ; 2.569      ;
; 0.584 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.093      ; 2.291      ;
; 0.584 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.093      ; 2.291      ;
; 0.584 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.093      ; 2.291      ;
; 0.690 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.093      ; 2.897      ;
; 0.690 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.093      ; 2.897      ;
; 0.690 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.093      ; 2.897      ;
; 1.215 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.886      ; 1.715      ;
; 1.215 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.886      ; 1.715      ;
; 1.215 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.886      ; 1.715      ;
; 1.215 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.886      ; 1.715      ;
; 1.215 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.886      ; 1.715      ;
; 1.215 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.886      ; 1.715      ;
; 1.234 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.886      ; 2.234      ;
; 1.234 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.886      ; 2.234      ;
; 1.234 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.886      ; 2.234      ;
; 1.234 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.886      ; 2.234      ;
; 1.234 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.886      ; 2.234      ;
; 1.234 ; SW[3]     ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.886      ; 2.234      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.484 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.608      ; 1.706      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
; 1.498 ; SW[3]     ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[3]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.608      ; 2.220      ;
+-------+-----------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[3]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[3] ; Rise       ; SW[3]                                            ;
; -1.338 ; -1.338       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]~1804|combout ;
; -1.327 ; -1.327       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[174]   ;
; -1.323 ; -1.323       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[174]|datad        ;
; -1.228 ; -1.228       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]~1761|combout ;
; -1.217 ; -1.217       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[203]   ;
; -1.213 ; -1.213       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[203]|datad        ;
; -1.022 ; -1.022       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]|datad        ;
; -1.017 ; -1.017       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[189]   ;
; -1.009 ; -1.009       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[46]~2020|combout  ;
; -1.001 ; -1.001       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[202]~1763|combout ;
; -0.996 ; -0.996       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[46]    ;
; -0.992 ; -0.992       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[46]|datad         ;
; -0.990 ; -0.990       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[202]   ;
; -0.985 ; -0.985       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[202]|datad        ;
; -0.978 ; -0.978       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[41]    ;
; -0.975 ; -0.975       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]|datac         ;
; -0.958 ; -0.958       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]|datad        ;
; -0.958 ; -0.958       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]|datad         ;
; -0.956 ; -0.956       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]|datad         ;
; -0.953 ; -0.953       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1873|combout  ;
; -0.953 ; -0.953       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[103]   ;
; -0.953 ; -0.953       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[40]    ;
; -0.951 ; -0.951       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[45]~1914|combout  ;
; -0.951 ; -0.951       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]    ;
; -0.945 ; -0.945       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1782|datad   ;
; -0.944 ; -0.944       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1873|dataa    ;
; -0.943 ; -0.943       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]|datad        ;
; -0.941 ; -0.941       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1875|combout  ;
; -0.940 ; -0.940       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1782|combout ;
; -0.938 ; -0.938       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1875|datac    ;
; -0.938 ; -0.938       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[190]   ;
; -0.935 ; -0.935       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]|datad         ;
; -0.934 ; -0.934       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]|datad        ;
; -0.930 ; -0.930       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1792|datad   ;
; -0.930 ; -0.930       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[24]    ;
; -0.929 ; -0.929       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[104]   ;
; -0.925 ; -0.925       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1792|combout ;
; -0.923 ; -0.923       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[233]|datad        ;
; -0.918 ; -0.918       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[189]~1781|combout ;
; -0.918 ; -0.918       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[233]   ;
; -0.917 ; -0.917       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1884|combout ;
; -0.916 ; -0.916       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[40]~1874|combout  ;
; -0.914 ; -0.914       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[41]~1872|combout  ;
; -0.913 ; -0.913       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[190]~1791|combout ;
; -0.911 ; -0.911       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2002|combout ;
; -0.909 ; -0.909       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[22]|datad         ;
; -0.909 ; -0.909       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[237]   ;
; -0.906 ; -0.906       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1884|datab   ;
; -0.906 ; -0.906       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]|datac        ;
; -0.906 ; -0.906       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[45]    ;
; -0.904 ; -0.904       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[22]    ;
; -0.902 ; -0.902       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[45]|datad         ;
; -0.900 ; -0.900       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2002|datab   ;
; -0.895 ; -0.895       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1916|combout  ;
; -0.894 ; -0.894       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[233]~1852|combout ;
; -0.892 ; -0.892       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[37]~1886|combout  ;
; -0.886 ; -0.886       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[194]~1734|combout ;
; -0.884 ; -0.884       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1916|datab    ;
; -0.883 ; -0.883       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[233]~1852|datab   ;
; -0.881 ; -0.881       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]|datad         ;
; -0.880 ; -0.880       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[37]    ;
; -0.879 ; -0.879       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[197]~1728|combout ;
; -0.877 ; -0.877       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[104]~1883|combout ;
; -0.876 ; -0.876       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[37]|datad         ;
; -0.876 ; -0.876       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[39]    ;
; -0.875 ; -0.875       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1850|datad   ;
; -0.874 ; -0.874       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[194]   ;
; -0.872 ; -0.872       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[183]|datad        ;
; -0.870 ; -0.870       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1850|combout ;
; -0.869 ; -0.869       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[194]|datad        ;
; -0.867 ; -0.867       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[183]   ;
; -0.866 ; -0.866       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[103]~2001|combout ;
; -0.863 ; -0.863       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]~1958|combout  ;
; -0.863 ; -0.863       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1990|combout  ;
; -0.859 ; -0.859       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]|datad          ;
; -0.858 ; -0.858       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[237]~1849|combout ;
; -0.856 ; -0.856       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[13]~1915|combout  ;
; -0.855 ; -0.855       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[24]~1958|dataa    ;
; -0.854 ; -0.854       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]|datad          ;
; -0.852 ; -0.852       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[39]~1990|datab    ;
; -0.849 ; -0.849       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[181]|datad        ;
; -0.849 ; -0.849       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[7]     ;
; -0.848 ; -0.848       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1894|datad     ;
; -0.844 ; -0.844       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]|datad        ;
; -0.844 ; -0.844       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[181]   ;
; -0.843 ; -0.843       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -0.839 ; -0.839       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[75]|datad         ;
; -0.839 ; -0.839       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[110]   ;
; -0.837 ; -0.837       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]~1998|combout   ;
; -0.837 ; -0.837       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAMs_drive:RAM_controller|Parity_register[197]   ;
; -0.834 ; -0.834       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[7]~1998|datac     ;
; -0.834 ; -0.834       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[75]    ;
; -0.833 ; -0.833       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[197]|datad        ;
; -0.831 ; -0.831       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -0.830 ; -0.830       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[149]~1830|combout ;
; -0.828 ; -0.828       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]~2024|combout ;
; -0.826 ; -0.826       ; 0.000          ; High Pulse Width ; SW[3] ; Fall       ; RAM_controller|Parity_register[66]~2010|combout  ;
; -0.825 ; -0.825       ; 0.000          ; Low Pulse Width  ; SW[3] ; Rise       ; RAM_controller|Parity_register[110]~2024|datac   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                     ;
; -0.743 ; -0.743       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[10]|dataa             ;
; -0.743 ; -0.743       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[12]|dataa             ;
; -0.743 ; -0.743       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[5]|dataa              ;
; -0.740 ; -0.740       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[9]|dataa              ;
; -0.737 ; -0.737       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[8]|datab              ;
; -0.737 ; -0.737       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]        ;
; -0.734 ; -0.734       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]        ;
; -0.734 ; -0.734       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]        ;
; -0.734 ; -0.734       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[5]         ;
; -0.734 ; -0.734       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[9]         ;
; -0.731 ; -0.731       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[13]|datac             ;
; -0.731 ; -0.731       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]        ;
; -0.729 ; -0.729       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[8]         ;
; -0.728 ; -0.728       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[11]|datac             ;
; -0.727 ; -0.727       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[6]|datad              ;
; -0.727 ; -0.727       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[7]|datad              ;
; -0.725 ; -0.725       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[3]|datad              ;
; -0.724 ; -0.724       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]|datad              ;
; -0.724 ; -0.724       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[1]|datad              ;
; -0.722 ; -0.722       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[2]|datad              ;
; -0.722 ; -0.722       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[6]         ;
; -0.722 ; -0.722       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[7]         ;
; -0.721 ; -0.721       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[4]|datad              ;
; -0.720 ; -0.720       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[3]         ;
; -0.719 ; -0.719       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[12]       ;
; -0.719 ; -0.719       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[0]         ;
; -0.719 ; -0.719       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[1]         ;
; -0.718 ; -0.718       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[11]       ;
; -0.718 ; -0.718       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[9]        ;
; -0.717 ; -0.717       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[3]        ;
; -0.717 ; -0.717       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[2]         ;
; -0.716 ; -0.716       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[12]|datac            ;
; -0.716 ; -0.716       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[4]         ;
; -0.715 ; -0.715       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[11]|datac            ;
; -0.715 ; -0.715       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[9]|datac             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[10]|datad            ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[15]|datad            ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[1]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[2]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[3]|datac             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[4]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[5]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[6]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[7]|datad             ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[8]|datad             ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[13]|datad            ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[14]|datad            ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[0]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[10]       ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[15]       ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[1]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[2]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[4]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[5]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[6]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[7]        ;
; -0.709 ; -0.709       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[8]        ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[13]       ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[14]       ;
; -0.695 ; -0.695       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|inclk[0]  ;
; -0.695 ; -0.695       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|outclk    ;
; -0.679 ; -0.679       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]~8clkctrl|inclk[0] ;
; -0.679 ; -0.679       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]~8clkctrl|outclk   ;
; -0.673 ; -0.673       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[12]         ;
; -0.673 ; -0.673       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]          ;
; -0.672 ; -0.672       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[1]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[2]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[3]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[4]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[5]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[6]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[8]|datad               ;
; -0.671 ; -0.671       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datad               ;
; -0.670 ; -0.670       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[12]|datac              ;
; -0.670 ; -0.670       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[7]|datac               ;
; -0.667 ; -0.667       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]          ;
; -0.666 ; -0.666       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]          ;
; -0.666 ; -0.666       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]          ;
; -0.666 ; -0.666       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.202  ; 0.386        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.106  ; 0.290        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.157  ; 0.373        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.189  ; 0.405        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.197  ; 0.381        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.286  ; 0.286        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.396  ; 0.612        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.408  ; 0.592        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.440  ; 0.624        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.440  ; 0.624        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.484  ; 0.700        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.618  ; 0.618        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.706  ; 0.706        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.338  ; 0.554        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.468 ; 0.468        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.529 ; 0.529        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.474 ; 4.658        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.653 ; 4.653        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.125 ; 5.341        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.346 ; 5.346        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.673 ; 9.889        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.673 ; 9.889        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.674 ; 9.890        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 9.674 ; 9.890        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                       ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 9.689 ; 9.919        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a28~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.021  ; 2.777  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.021  ; 2.777  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.315  ; 2.589  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.315  ; 2.589  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.926  ; 4.638  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.926  ; 4.638  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 3.192  ; 3.902  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 2.977  ; 3.733  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 3.192  ; 3.902  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.656  ; 4.397  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.656  ; 4.397  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 4.393  ; 5.160  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 4.393  ; 5.160  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.301  ; 1.928  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.301  ; 1.928  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.363  ; 0.817  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.363  ; 0.817  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 0.885  ; 1.512  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; -0.359 ; 0.224  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; -0.340 ; 0.257  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.499 ; 0.086  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.468 ; 0.119  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.468 ; 0.115  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.560 ; 0.042  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.791 ; -0.219 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.724 ; -0.156 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 0.885  ; 1.512  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.800  ; 1.169  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.800  ; 1.169  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 1.061  ; 1.722  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 1.061  ; 1.722  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 1.396  ; 1.904  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 1.396  ; 1.904  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; -0.312 ; 0.264  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; -0.312 ; 0.264  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 1.182  ; 1.690  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 1.182  ; 1.690  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.161 ; -0.806 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.161 ; -0.806 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.028 ; -1.422 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.028 ; -1.422 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.427 ; -3.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.427 ; -3.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.134 ; -2.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -2.522 ; -3.259 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -2.134 ; -2.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -1.307 ; -1.822 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -1.307 ; -1.822 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.019 ; -2.706 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -2.019 ; -2.706 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.359  ; 0.792  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.359  ; 0.792  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.252  ; 0.798  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 1.252  ; 0.798  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.324  ; 1.757  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 0.629  ; 0.054  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.611  ; 0.023  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 0.764  ; 0.187  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 0.734  ; 0.156  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 0.733  ; 0.160  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 0.828  ; 0.241  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 1.049  ; 0.491  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 0.980  ; 0.420  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.324  ; 1.757  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.217  ; 1.763  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.217  ; 1.763  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 1.862  ; 1.295  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 1.862  ; 1.295  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 1.755  ; 1.301  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 1.755  ; 1.301  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 1.927  ; 1.360  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 1.927  ; 1.360  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 1.820  ; 1.366  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 1.820  ; 1.366  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.687 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.687 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.859 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.859 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 3.245 ; 3.353 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 3.140 ; 3.236 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 3.132 ; 3.255 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 3.245 ; 3.353 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 3.210 ; 3.341 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 3.233 ; 3.339 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 3.233 ; 3.339 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 3.095 ; 3.209 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 3.140 ; 3.263 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 3.034 ; 3.126 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.897 ; 2.984 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 3.372 ; 3.500 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 3.162 ; 3.278 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 3.141 ; 3.271 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.372 ; 3.500 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 3.301 ; 3.423 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.983 ; 3.095 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.643 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.643 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.677 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.677 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.367 ; 3.966 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.367 ; 3.966 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.367 ; 3.966 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.367 ; 3.966 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.671 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.671 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 2.611 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 2.611 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.371 ; 4.535 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.371 ; 4.535 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.920 ; 3.963 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.920 ; 3.963 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.130 ; 4.281 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.130 ; 4.281 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 4.096 ; 4.189 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 4.096 ; 4.189 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.633 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.633 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 2.836 ; 2.934 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.844 ; 2.934 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.836 ; 2.952 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.944 ; 3.047 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.910 ; 3.036 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 2.743 ; 2.829 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.932 ; 3.034 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 2.800 ; 2.908 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 2.842 ; 2.960 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.743 ; 2.829 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.610 ; 2.693 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 2.844 ; 2.968 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 2.865 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.844 ; 2.968 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.066 ; 3.188 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 2.999 ; 3.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.693 ; 2.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.406 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.406 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.439 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.439 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.618 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.618 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 2.560 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 2.560 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.243 ; 4.401 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.243 ; 4.401 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.758 ; 3.806 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.758 ; 3.806 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.011 ; 4.158 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.011 ; 4.158 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.985 ; 4.074 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.985 ; 4.074 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.844 ;    ;    ; 5.652 ;
; SW[1]       ; GPIO0_D[2]  ; 4.596 ;    ;    ; 5.337 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.753 ;    ;    ; 5.549 ;
; SW[1]       ; GPIO0_D[2]  ; 4.468 ;    ;    ; 5.187 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                              ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                   ; -12.964   ; -5.201   ; -1.658   ; -5.776   ; -3.000              ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -7.319    ; 0.129    ; -1.658   ; 0.217    ; -2.174              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; -12.964   ; 0.188    ; N/A      ; N/A      ; 9.672               ;
;  CLOCK_50                                          ; 0.067     ; -0.146   ; N/A      ; N/A      ; 4.474               ;
;  GPIO1_D[9]                                        ; -3.324    ; -5.201   ; -0.431   ; -5.776   ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                          ; N/A       ; N/A      ; N/A      ; N/A      ; 0.464               ;
;  SCCBdrive:SCCBdriver|clk400data                   ; -1.607    ; 0.193    ; -1.306   ; 0.083    ; -1.000              ;
;  SW[3]                                             ; -3.885    ; -3.315   ; 0.423    ; -4.749   ; -3.000              ;
;  div800k:DIV800|Qaux[0]                            ; 0.210     ; -0.028   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[1]                            ; 0.207     ; -0.007   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[2]                            ; 0.138     ; 0.000    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[3]                            ; 0.019     ; 0.043    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[4]                            ; 0.163     ; -0.171   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[5]                            ; -2.765    ; -0.444   ; N/A      ; N/A      ; -1.000              ;
; Design-wide TNS                                    ; -3547.876 ; -520.179 ; -42.404  ; -213.106 ; -1699.43            ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1173.943 ; 0.000    ; -25.538  ; 0.000    ; -389.232            ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; -1380.328 ; 0.000    ; N/A      ; N/A      ; 0.000               ;
;  CLOCK_50                                          ; 0.000     ; -0.146   ; N/A      ; N/A      ; 0.000               ;
;  GPIO1_D[9]                                        ; -197.242  ; -276.747 ; -2.026   ; -150.081 ; -122.340            ;
;  SCCBdrive:SCCBdriver|C_E                          ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                   ; -29.907   ; 0.000    ; -15.336  ; 0.000    ; -55.000             ;
;  SW[3]                                             ; -759.617  ; -242.419 ; 0.000    ; -63.025  ; -1151.635           ;
;  div800k:DIV800|Qaux[0]                            ; 0.000     ; -0.028   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[1]                            ; 0.000     ; -0.007   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[2]                            ; 0.000     ; 0.000    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[3]                            ; 0.000     ; 0.000    ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[4]                            ; 0.000     ; -0.171   ; N/A      ; N/A      ; -1.000              ;
;  div800k:DIV800|Qaux[5]                            ; -6.839    ; -0.771   ; N/A      ; N/A      ; -8.000              ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.970  ; 4.268  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 3.970  ; 4.268  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.127  ; 4.398  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.127  ; 4.398  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 7.168  ; 7.538  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 7.168  ; 7.538  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 5.614  ; 6.132  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 5.202  ; 5.754  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 5.614  ; 6.132  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.668  ; 7.024  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.668  ; 7.024  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 7.576  ; 8.205  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 7.576  ; 8.205  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.400  ; 2.696  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.400  ; 2.696  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.608  ; 0.936  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 0.608  ; 0.936  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.377  ; 2.673  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 0.015  ; 0.432  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.079  ; 0.473  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.226 ; 0.173  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.167 ; 0.251  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.169 ; 0.242  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.323 ; 0.079  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.769 ; -0.219 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.631 ; -0.156 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.377  ; 2.673  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.028  ; 2.343  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.028  ; 2.343  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 2.053  ; 2.307  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.053  ; 2.307  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.428  ; 2.634  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.428  ; 2.634  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 0.143  ; 0.331  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 0.143  ; 0.331  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.662  ; 2.906  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.662  ; 2.906  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.161 ; -0.806 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.161 ; -0.806 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.028 ; -1.422 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[3]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.028 ; -1.422 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.427 ; -3.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.427 ; -3.031 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.134 ; -2.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -2.522 ; -3.259 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -2.134 ; -2.773 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -1.307 ; -1.822 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -1.307 ; -1.822 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.019 ; -2.706 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -2.019 ; -2.706 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.244  ; 1.988  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.244  ; 1.988  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.126  ; 1.826  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.126  ; 1.826  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 3.117  ; 2.861  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 0.629  ; 0.170  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 0.611  ; 0.099  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 0.764  ; 0.362  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 0.734  ; 0.300  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 0.733  ; 0.324  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 0.828  ; 0.466  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 1.222  ; 0.842  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 1.079  ; 0.698  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 3.117  ; 2.861  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.999  ; 2.699  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[3]      ; GPIO1_D[9]                           ; 2.999  ; 2.699  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[3]                                ; 2.976  ; 2.720  ; Rise       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.976  ; 2.720  ; Rise       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.858  ; 2.558  ; Rise       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.858  ; 2.558  ; Rise       ; SW[3]                                             ;
; GPIO1_D[*]  ; SW[3]                                ; 2.672  ; 2.416  ; Fall       ; SW[3]                                             ;
;  GPIO1_D[9] ; SW[3]                                ; 2.672  ; 2.416  ; Fall       ; SW[3]                                             ;
; SW[*]       ; SW[3]                                ; 2.554  ; 2.254  ; Fall       ; SW[3]                                             ;
;  SW[3]      ; SW[3]                                ; 2.554  ; 2.254  ; Fall       ; SW[3]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.531 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.531 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.525 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.525 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.405 ; 5.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 5.204 ; 5.244 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 5.218 ; 5.305 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 5.394 ; 5.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 5.405 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.367 ; 5.399 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 5.367 ; 5.399 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.158 ; 5.238 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.295 ; 5.342 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.991 ; 5.059 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.748 ; 4.813 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.625 ; 5.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.248 ; 5.357 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 5.199 ; 5.326 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 5.625 ; 5.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.509 ; 5.548 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.919 ; 4.971 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.818 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.818 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.705 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.705 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 5.565 ; 5.969 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.259 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.259 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.297 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.297 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.506 ; 7.518 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.506 ; 7.518 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 6.691 ; 6.618 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 6.691 ; 6.618 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.079 ; 7.164 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.079 ; 7.164 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.853 ; 6.936 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.853 ; 6.936 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.633 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.633 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 2.836 ; 2.934 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.844 ; 2.934 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.836 ; 2.952 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.944 ; 3.047 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.910 ; 3.036 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 2.743 ; 2.829 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.932 ; 3.034 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 2.800 ; 2.908 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 2.842 ; 2.960 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.743 ; 2.829 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.610 ; 2.693 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 2.844 ; 2.968 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 2.865 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.844 ; 2.968 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.066 ; 3.188 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 2.999 ; 3.116 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.693 ; 2.800 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.406 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.406 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.439 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.439 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.302 ; 3.891 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.618 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 2.618 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 2.560 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 2.560 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.243 ; 4.401 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.243 ; 4.401 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 3.758 ; 3.806 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 3.758 ; 3.806 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.011 ; 4.158 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.011 ; 4.158 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.985 ; 4.074 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.985 ; 4.074 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.858 ;    ;    ; 8.510 ;
; SW[1]       ; GPIO0_D[2]  ; 7.889 ;    ;    ; 8.371 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.753 ;    ;    ; 5.549 ;
; SW[1]       ; GPIO0_D[2]  ; 4.468 ;    ;    ; 5.187 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 56       ; 16060    ;
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 0        ; 508      ; 1644     ;
; SW[3]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 1624     ; 488      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 238577   ; 330      ; 10050    ; 112      ;
; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 246      ; 246      ; 298      ; 1183     ;
; SW[3]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 70848    ; 117096   ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]                            ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                            ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                            ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                            ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                            ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[5]                            ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                          ; div800k:DIV800|Qaux[5]                            ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; div800k:DIV800|Qaux[5]                            ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 6868     ; 0        ; 17111    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 6788     ; 0        ; 16835    ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 241      ; 277      ; 483      ; 485      ;
; SW[3]                                             ; GPIO1_D[9]                                        ; 110      ; 110      ; 263      ; 263      ;
; div800k:DIV800|Qaux[5]                            ; SCCBdrive:SCCBdriver|clk400data                   ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 104      ; 0        ; 0        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[3]                                             ; 0        ; 27479    ; 0        ; 20620    ;
; GPIO1_D[9]                                        ; SW[3]                                             ; 263      ; 263      ; 110      ; 110      ;
; SW[3]                                             ; SW[3]                                             ; 839      ; 839      ; 874      ; 874      ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 56       ; 16060    ;
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 0        ; 508      ; 1644     ;
; SW[3]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 1624     ; 488      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 238577   ; 330      ; 10050    ; 112      ;
; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 246      ; 246      ; 298      ; 1183     ;
; SW[3]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 70848    ; 117096   ; 0        ; 0        ;
; div800k:DIV800|Qaux[0]                            ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                            ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                            ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                            ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                            ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[5]                            ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                          ; div800k:DIV800|Qaux[5]                            ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; div800k:DIV800|Qaux[5]                            ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 6868     ; 0        ; 17111    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 6788     ; 0        ; 16835    ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 241      ; 277      ; 483      ; 485      ;
; SW[3]                                             ; GPIO1_D[9]                                        ; 110      ; 110      ; 263      ; 263      ;
; div800k:DIV800|Qaux[5]                            ; SCCBdrive:SCCBdriver|clk400data                   ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 104      ; 0        ; 0        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[3]                                             ; 0        ; 27479    ; 0        ; 20620    ;
; GPIO1_D[9]                                        ; SW[3]                                             ; 263      ; 263      ; 110      ; 110      ;
; SW[3]                                             ; SW[3]                                             ; 839      ; 839      ; 874      ; 874      ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                   ;
+---------------------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+--------------------------------------+----------+----------+----------+----------+
; SW[3]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0        ; 0        ; 20       ; 20       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                           ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                           ; 1092     ; 0        ; 1092     ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                           ; 64       ; 64       ; 58       ; 58       ;
; SW[3]                                             ; GPIO1_D[9]                           ; 28       ; 28       ; 28       ; 28       ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data      ; 0        ; 54       ; 0        ; 0        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[3]                                ; 0        ; 840      ; 0        ; 840      ;
; GPIO1_D[9]                                        ; SW[3]                                ; 28       ; 28       ; 28       ; 28       ;
; SW[3]                                             ; SW[3]                                ; 28       ; 28       ; 28       ; 28       ;
+---------------------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                    ;
+---------------------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+--------------------------------------+----------+----------+----------+----------+
; SW[3]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0        ; 0        ; 20       ; 20       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                           ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                           ; 1092     ; 0        ; 1092     ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                           ; 64       ; 64       ; 58       ; 58       ;
; SW[3]                                             ; GPIO1_D[9]                           ; 28       ; 28       ; 28       ; 28       ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data      ; 0        ; 54       ; 0        ; 0        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[3]                                ; 0        ; 840      ; 0        ; 840      ;
; GPIO1_D[9]                                        ; SW[3]                                ; 28       ; 28       ; 28       ; 28       ;
; SW[3]                                             ; SW[3]                                ; 28       ; 28       ; 28       ; 28       ;
+---------------------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 281   ; 281  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 10 13:00:15 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[9] GPIO1_D[9]
    Info (332105): create_clock -period 1.000 -name SW[3] SW[3]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.964           -1380.328 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.319           -1173.943 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -3.885            -759.617 SW[3] 
    Info (332119):    -3.324            -197.242 GPIO1_D[9] 
    Info (332119):    -2.765              -6.839 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.607             -29.907 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.019               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.067               0.000 CLOCK_50 
    Info (332119):     0.138               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.163               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.207               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.210               0.000 div800k:DIV800|Qaux[0] 
Info (332146): Worst-case hold slack is -5.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.201            -276.747 GPIO1_D[9] 
    Info (332119):    -3.315            -242.419 SW[3] 
    Info (332119):    -0.444              -0.771 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.144              -0.144 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.092              -0.092 CLOCK_50 
    Info (332119):    -0.006              -0.006 div800k:DIV800|Qaux[0] 
    Info (332119):     0.021               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.021               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.119               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.358               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.372               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.466               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.658             -25.538 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.306             -15.336 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.319              -1.530 GPIO1_D[9] 
    Info (332119):     0.688               0.000 SW[3] 
Info (332146): Worst-case removal slack is -5.776
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.776            -150.081 GPIO1_D[9] 
    Info (332119):    -4.749             -63.025 SW[3] 
    Info (332119):     0.083               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.217               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1151.635 SW[3] 
    Info (332119):    -3.000             -90.563 GPIO1_D[9] 
    Info (332119):    -2.174            -389.232 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.464               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.690               0.000 CLOCK_50 
    Info (332119):     9.684               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.624           -1232.434 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.570           -1053.069 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -3.410            -649.274 SW[3] 
    Info (332119):    -3.141            -174.495 GPIO1_D[9] 
    Info (332119):    -2.454              -5.805 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.323             -20.465 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.080               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.167               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.239               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.240               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.257               0.000 div800k:DIV800|Qaux[0] 
Info (332146): Worst-case hold slack is -4.612
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.612            -244.092 GPIO1_D[9] 
    Info (332119):    -3.033            -224.367 SW[3] 
    Info (332119):    -0.371              -0.628 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.171              -0.171 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.146              -0.146 CLOCK_50 
    Info (332119):    -0.028              -0.028 div800k:DIV800|Qaux[0] 
    Info (332119):     0.000               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.009               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.101               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.313               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.338               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.476               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case recovery slack is -1.520
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.520             -23.725 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.084             -11.551 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.431              -0.904 GPIO1_D[9] 
    Info (332119):     0.665               0.000 SW[3] 
Info (332146): Worst-case removal slack is -5.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.125            -134.315 GPIO1_D[9] 
    Info (332119):    -4.328             -57.443 SW[3] 
    Info (332119):     0.129               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.290               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -949.476 SW[3] 
    Info (332119):    -3.000             -73.195 GPIO1_D[9] 
    Info (332119):    -2.174            -389.232 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.475               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.655               0.000 CLOCK_50 
    Info (332119):     9.679               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.516            -844.293 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.087            -633.795 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -2.071            -325.105 SW[3] 
    Info (332119):    -1.991             -92.723 GPIO1_D[9] 
    Info (332119):    -1.324              -2.782 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.505              -0.638 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.247               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.299               0.000 CLOCK_50 
    Info (332119):     0.302               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.320               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.364               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.364               0.000 div800k:DIV800|Qaux[1] 
Info (332146): Worst-case hold slack is -3.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.485            -206.940 GPIO1_D[9] 
    Info (332119):    -2.225            -213.299 SW[3] 
    Info (332119):    -0.364              -0.563 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.106              -0.106 CLOCK_50 
    Info (332119):    -0.076              -0.076 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.017              -0.017 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.007              -0.007 div800k:DIV800|Qaux[1] 
    Info (332119):     0.008               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.043               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.129               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.188               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case recovery slack is -0.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.746             -10.490 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.545              -2.933 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.297              -2.026 GPIO1_D[9] 
    Info (332119):     0.423               0.000 SW[3] 
Info (332146): Worst-case removal slack is -3.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.803             -99.314 GPIO1_D[9] 
    Info (332119):    -3.012             -40.228 SW[3] 
    Info (332119):     0.200               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.319               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -580.532 SW[3] 
    Info (332119):    -3.000            -122.340 GPIO1_D[9] 
    Info (332119):    -1.000            -192.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.468               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.474               0.000 CLOCK_50 
    Info (332119):     9.672               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4716 megabytes
    Info: Processing ended: Mon Jun 10 13:00:19 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


