// Seed: 10623680
module module_0 (
    input wor id_0,
    output tri0 id_1,
    input supply1 id_2
    , id_4, id_5
);
  assign id_1 = id_5 + id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd95
) (
    input tri0 id_0,
    input supply1 _id_1,
    input wor id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 id_5[id_1 : 1],
    input wire id_6,
    input wire id_7
);
  id_9 :
  assert property (@(posedge -1'd0) 1) @(posedge -1 or id_5) $clog2(91);
  ;
  assign id_9 = id_7 - id_9;
  parameter id_10[-1 : id_1] = -1 ? 1 : 1;
  initial
  `define pp_11 0
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = id_1;
endmodule
