<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="VHDL and SystemC Signal Interaction and Mapping" />
<meta name="abstract" content="SystemC has a more complex signal-level interconnect scheme than VHDL. Design units are interconnected with hierarchical and primitive channels. An sc_signal&lt;&gt; is one type of primitive channel. The following section discusses how various SystemC channel types map to VHDL types when connected to each other across the language boundary." />
<meta name="description" content="SystemC has a more complex signal-level interconnect scheme than VHDL. Design units are interconnected with hierarchical and primitive channels. An sc_signal&lt;&gt; is one type of primitive channel. The following section discusses how various SystemC channel types map to VHDL types when connected to each other across the language boundary." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="QuestaÂ® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ida00b103d-fe54-47f5-a977-4b020698ab2d" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>VHDL and SystemC Signal Interaction and Mapping</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="VHDL and SystemC Signal Interaction and Mapping" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="ida00b103d-fe54-47f5-a977-4b020698ab2d">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">VHDL and SystemC Signal Interaction and Mapping</h1>
<div class="body refbody GeneralRefBody" id="idf754d448-6db5-4a92-868e-a8d1f5e108ab"><div class="abstract GeneralRefAbstract"><span class="shortdesc">SystemC
has a more complex signal-level interconnect scheme than VHDL. Design
units are interconnected with hierarchical and primitive channels. An
sc_signal&lt;&gt; is one type of primitive channel. The following section
discusses how various SystemC channel types map to VHDL types when
connected to each other across the language boundary.</span>
</div>
<div class="section Subsections"><div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__idd2fdd409-62fe-405e-b88e-ece73e132996"><h2 class="title Subheading sectiontitle">Port Type
Mapping</h2><p class="p"><a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__id6c8c5e66-69f1-470c-9c70-2bc643798334">Table 1</a> lists port type mappings for all channels.
Three types of primitive channels and one hierarchical channel are supported
on the language boundary (SystemC modules connected to VHDL modules).</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id6c8c5e66-69f1-470c-9c70-2bc643798334" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>SystemC Port Type Mapping</span></caption><colgroup><col style="width:2.058in" /><col style="width:2.058in" /><col style="width:2.058in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e175"><p class="p">Channels</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e178"><p class="p">Ports</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e181"><p class="p">VHDL mapping</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_signal&lt;T&gt; </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">sc_in&lt;T&gt;</p>
<p class="p">sc_out&lt;T&gt;</p>
<p class="p">sc_inout&lt;T&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">Depends on type T. See
table entitled <a class="xref fm:HeadingOnly" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__id838ead9e-879c-4dbf-9d33-a41524fd43b1">Data Type Mapping Between SystemC and VHDL</a>.</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_signal_rv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">sc_in_rv&lt;W&gt;</p>
<p class="p">sc_out_rv&lt;W&gt;</p>
<p class="p">sc_inout_rv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">std_logic_vector(W-1 downto
0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_signal_resolved</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">sc_in_resolved</p>
<p class="p">sc_out_resolved</p>
<p class="p">sc_inout_resolved</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">std_logic</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_clock</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">sc_in_clk</p>
<p class="p">sc_out_clk</p>
<p class="p">sc_inout_clk</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">bit/std_logic/boolean</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_mutex</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">N/A</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_fifo</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">sc_fifo_in</p>
<p class="p">sc_fifo_out</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_semaphore</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">N/A</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">sc_buffer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">N/A</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">Not supported on language
boundary</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e175 "><p class="p">user-defined </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e178 "><p class="p">user-defined</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e181 "><p class="p">Not supported on language boundary<a name="fnsrc_1" href="#fntarg_1"><sup>1</sup></a></p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">A SystemC sc_out port connected to an HDL signal
higher up in the design hierarchy is treated as a pure output port.
A read() operation on such an sc_out port might give incorrect values.
Use an sc_inout port to do both read() and write() operations.</p>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id838ead9e-879c-4dbf-9d33-a41524fd43b1"><h2 class="title Subheading sectiontitle">Data Type
Mapping Between SystemC and VHDL</h2><p class="p"><a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__id5e125436-dc9c-42f6-9c4d-d57ec4eb208a">Table 2</a> lists the mapping between SystemC sc_signal
types and VHDL types.</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id5e125436-dc9c-42f6-9c4d-d57ec4eb208a" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 2. </span>Mapping Between SystemC sc_signal and
VHDL Types</span></caption><colgroup><col style="width:2.805in" /><col style="width:2.719in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e331"><p class="p">SystemC</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e334"><p class="p">VHDL</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">bool, sc_bit </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit/std_logic/boolean </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">std_logic </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_bv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(W-1 downto
0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_lv&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">std_logic_vector(W-1
downto 0) </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_bv&lt;32&gt;,</p>
<p class="p">sc_lv&lt;32&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">integer</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_bv&lt;64&gt;,</p>
<p class="p">sc_lv&lt;64&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">real</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_int&lt;W&gt;, </p>
<p class="p">sc_uint&lt;W&gt; </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(W-1 downto
0)</p>
<p class="p">std_logic_vector(W -1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_bigint&lt;W&gt;, sc_biguint&lt;W&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(W-1 downto
0)</p>
<p class="p">std_logic_vector(W-1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_fixed&lt;W,I,Q,O,N&gt;, sc_ufixed&lt;W,I,Q,O,N&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(W-1 downto
0)</p>
<p class="p">std_logic_vector(W-1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">sc_fixed_fast&lt;W,I,Q,O,N&gt;, sc_ufixed_fast&lt;W,I,Q,O,N&gt;</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(W-1 downto
0)</p>
<p class="p">std_logic_vector(W-1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p"><a name="fnsrc_2" href="#fntarg_2"><sup>2</sup></a>sc_fix,</p>
<p class="p">1sc_ufix</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(WL-1 downto 0)</p>
<p class="p">std_logic_vector(WL- 1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">1sc_fix_fast, </p>
<p class="p">1sc_ufix_fast</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(WL-1 downto 0)</p>
<p class="p">std_logic_vector(WL- 1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p"><a name="fnsrc_3" href="#fntarg_3"><sup>3</sup></a>sc_signed, </p>
<p class="p">2sc_unsigned</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(WL-1 downto 0)</p>
<p class="p">std_logic_vector(WL- 1 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">char, unsigned char</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(7 downto 0) </p>
<p class="p">std_logic_vector(7 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">short, unsigned short</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(15 downto
0)</p>
<p class="p">std_logic_vector(15 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">int, unsigned int </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(31 downto
0)</p>
<p class="p">std_logic_vector(7 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">long, unsigned long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(31 downto
0)</p>
<p class="p">std_logic_vector(31 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">long long, unsigned long long</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(63 downto
0)</p>
<p class="p">std_logic_vector(63 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">float</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(31 downto
0)</p>
<p class="p">std_logic_vector(31 downto 0)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">double</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">bit_vector(63 downto
0)</p>
<p class="p">std_logic_vector(63 downto 0)</p>
<p class="p">real</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">record</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">enum</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">record<a name="fnsrc_4" href="#fntarg_4"><sup>4</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">record</p>
<p class="p">Â Â Â element_declaration</p>
<p class="p">Â Â Â {element_declaration}</p>
<p class="p">end record</p>
<p class="p">Â Â Â [ record_type_simple_name ]</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">signal array<a name="fnsrc_5" href="#fntarg_5"><sup>5</sup></a></p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">type signal_name </p>
<p class="p">array (constraint_definition) of Â Â Â signal_type </p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">Not supported on language boundary
(no equivalent SystemC type)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">Multi-dimensional array</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">pointer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">Not supported on language boundary
(no equivalent VHDL type)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">class</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">Not supported on language boundary
(no equivalent VHDL type)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">union</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">Not supported on language boundary
(no equivalent VHDL type)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">bit_fields</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">Not supported on language boundary
(no equivalent VHDL type)</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">Not supported on language boundary
(no equivalent SystemC type)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">access</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e331 "><p class="p">Not supported on language boundary
(no equivalent SystemC type)</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e334 "><p class="p">protected</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id83ee7b10-5de6-4b4d-a157-33fc8361ccbf"><h2 class="title Subheading sectiontitle">Type CheckingâRecords</h2><p class="p">Two records at the SystemC-VHDL mixed-language
boundary will be equivalent if all of the following conditions hold
true: </p>
<ul class="ul"><li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id6c92885d-87c2-4d43-82ad-8f492ab75fee"><p class="p">The
number and order of elements in the definition of records on VHDL
and SystemC side is the same. </p>
</li>
<li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id085901f9-cfd7-4526-b0a8-408257f0f908"><p class="p">Size
of each field of one record is exactly same as the size of the corresponding
field in the second record. </p>
</li>
<li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id395208f1-a11b-42c4-8deb-6fc31d81516b"><p class="p">Type
of each field of both the records is supported at the SystemC-VHDL boundary. </p>
</li>
<li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__idfca2df0f-54c7-4a74-b26b-7bfbf7eeb694"><p class="p">Mapping
between corresponding field types is permitted at the SystemC-VHDL
boundary. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id8f493487-19e1-4886-9da3-aad11e84ac9e"><h2 class="title Subheading sectiontitle">Type CheckingâEnums</h2><p class="p">Two enumerated types at the SystemC-VHDL mixed-language
boundary will be equivalent if all of the following conditions hold
true for them: </p>
<ul class="ul"><li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id41a4cec0-f8d8-43af-af62-e4c1faa40b4e"><p class="p">The
number of elements of both enums is the same. </p>
</li>
<li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id29d6e53d-36d0-4a49-93b0-25b16747dafa"><p class="p">The
element values of both enums is the same. SystemC allows enums to have
noncontinuous enum values, but VHDL allows only consecutive enum
values (starting from 0) for enums. As such, this check limits the
element values of SystemC enums to be consecutive integers starting
from 0. </p>
</li>
<li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id518e6ecf-9d05-4e66-bbb7-380396d6131e"><p class="p">A
warning message will occur if the enum labels (enum strings) for
both the enums at the SystemC-VHDL boundary are different but their
values are the same. </p>
</li>
</ul>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id37499444-a566-4e45-b9f8-db93a116342c"><h2 class="title Subheading sectiontitle">Type CheckingâSignal
Arrays</h2><p class="p">SystemC signal arrays can be connected to VHDL
arrays only if the following conditions hold true: </p>
<ul class="ul"><li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id020311da-9070-4b51-8f4f-bbe5ce6056bd"><p class="p">The
number of elements in the SystemC signal array and the VHDL array
is the same.</p>
</li>
<li class="li" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__idbef04a1b-3728-4048-b5f3-4cb9759e5c84"><p class="p">Mapping
between the type of SystemC signal array and the type of the element
of the VHDL array is permitted at the SystemC-VHDL boundary.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SystemC signal arrays
are supported only for cases where VHDL instantiates a SystemC moduleânot
vice versa.</p>
</div>
</li>
</ul>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id42112b97-caab-4e74-a371-430738599bbd"><h2 class="title Subheading sectiontitle">Port Direction
Mapping</h2><p class="p">VHDL port directions are mapped
to SystemC as shown in <a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__idadb5531d-e517-4216-a011-45ce48a158d1">Table 3</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__idadb5531d-e517-4216-a011-45ce48a158d1" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 3. </span>Mapping VHDL Port Directions to SystemC</span></caption><colgroup><col style="width:1.070in" /><col style="width:1.529in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e707"><p class="p">VHDL</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e710"><p class="p">SystemC</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e707 "><p class="p">in</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e710 "><p class="p">sc_in&lt;T&gt;, sc_in_resolved, sc_in_rv&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e707 "><p class="p">out</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e710 "><p class="p">sc_out&lt;T&gt;, sc_out_resolved, sc_out_rv&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e707 "><p class="p">inout</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e710 "><p class="p">sc_inout&lt;T&gt;, sc_inout_resolved, sc_inout_rv&lt;W&gt;</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e707 "><p class="p">buffer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e710 "><p class="p">sc_out&lt;T&gt;, sc_out_resolved, sc_out_rv&lt;W&gt;</p>
</td>
</tr>
</tbody>
</table>
</div>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">VHDL constants are
supported for port connections at a VHDL-SystemC boundary. </p>
</div>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id8784c9b6-e156-4e10-ba26-83d62e813fa9"><h2 class="title Subheading sectiontitle">VHDL to SystemC
State Mapping</h2><p class="p">VHDL states are mapped to
sc_logic, sc_bit, and bool as shown in <a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__id9e04a591-69ae-4c07-8b60-5c58efdc5057">Table 4</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id9e04a591-69ae-4c07-8b60-5c58efdc5057" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 4. </span>Mapping VHDL std_logic States to SystemC States</span></caption><colgroup><col style="width:0.975in" /><col style="width:0.975in" /><col style="width:0.975in" /><col style="width:0.975in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e779"><p class="p">std_logic </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e782"><p class="p">sc_logic </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e785"><p class="p">sc_bit        </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e788"><p class="p">bool</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'U' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'X' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'X' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'X' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'1' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'Z' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'Z' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0' </p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'W'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'L'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'H'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">true</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e779 "><p class="p">'-'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e782 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e785 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e788 "><p class="p">false</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__idabf6db3d-8f4e-4724-bc3f-da40210c5539"><h2 class="title Subheading sectiontitle">SystemC to
VHDL State Mapping</h2><p class="p">SystemC type bool is mapped to VHDL
boolean as shown in <a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__id18925424-8420-45f1-ab3e-70f3d0460ae9">Table 5</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__id18925424-8420-45f1-ab3e-70f3d0460ae9" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 5. </span>Mapping SystemC bool to VHDL Boolean States</span></caption><colgroup><col style="width:0.975in" /><col style="width:0.975in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e937"><p class="p">bool</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e940"><p class="p">VHDL</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e937 "><p class="p">false</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e940 "><p class="p">false</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e937 "><p class="p">true</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e940 "><p class="p">true</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">SystemC type sc_bit is mapped to VHDL bit as
shown in <a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__ida0d69cd7-166b-4be6-8ea7-aa98e01d3b7c">Table 6</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__ida0d69cd7-166b-4be6-8ea7-aa98e01d3b7c" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 6. </span>Mapping SystemC sc_bit to VHDL bit</span></caption><colgroup><col style="width:0.975in" /><col style="width:0.975in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e972"><p class="p">sc_bit</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e975"><p class="p">VHDL</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e972 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e975 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e972 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e975 "><p class="p">'1'</p>
</td>
</tr>
</tbody>
</table>
</div>
<p class="p">SystemC type sc_logic is mapped to VHDL std_logic
states as shown in <a class="xref fm:Table" href="#ida00b103d-fe54-47f5-a977-4b020698ab2d__idf48110f8-9a32-4286-ad91-b4f525742a21">Table 7</a>:</p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="ida00b103d-fe54-47f5-a977-4b020698ab2d__idf48110f8-9a32-4286-ad91-b4f525742a21" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 7. </span>Mapping SystemC sc_logic to VHDL std_logic</span></caption><colgroup><col style="width:0.975in" /><col style="width:0.975in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e1007"><p class="p">sc_logic </p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d255053e1010"><p class="p">std_logic</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1007 "><p class="p">'0'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1010 "><p class="p">'0'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1007 "><p class="p">'1'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1010 "><p class="p">'1'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1007 "><p class="p">'Z'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1010 "><p class="p">'Z'</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1007 "><p class="p">'X'</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d255053e1010 "><p class="p">'X'</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_MappingDataTypes_id229919b5.html" title="Cross-language (HDL) instantiation does not require additional effort on your part. As QuestaÂ SIM loads a design, it detects cross-language instantiations because it can determine the language type of each design unit as it is loaded from a library. QuestaÂ SIM then performs the necessary adaptations and data type conversions automatically.">Mapping Data Types</a></div>
</div>
</div></div>
<div class="fn"><a name="fntarg_1" href="#fnsrc_1"><sup>1</sup></a>  <span class="ph">User defined SystemC channels and ports derived from built-in SystemC primitive channels and ports can be connected to HDL signals. The built-in SystemC primitive channel or port must be already supported at the mixed-language boundary for the derived class connection to work.</span></div><div class="fn"><a name="fntarg_2" href="#fnsrc_2"><sup>2</sup></a>  WL
(word length) is the total number of bits used in the type. It is
specified during runtime. To make a port of type sc_fix, sc_ufix,
sc_fix_fast, or sc_ufix_fast of word length other than the default(32),
you must use sc_fxtype_params and sc_fxtype_context to set the word
length. For more information, see <a class="xref fm:HeadingOnly" href="Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.html#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892__Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.xml#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892" title="The information in this section applies only to SystemC signals, ports, variables, or fifos that use one of the following fixed-point types:">Construction Parameters for SystemC Types in 2.2</a>.</div><div class="fn"><a name="fntarg_3" href="#fnsrc_3"><sup>3</sup></a>  To
make a port of type sc_signed or sc_unsigned of word length other
than the default (32), you must use sc_length_param and sc_length_context
to set the word length. For more information, see <a class="xref fm:HeadingOnly" href="Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.html#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892__Concept_ConstructionParametersSystemcTypesIn22_id7e25e675.xml#id7e25e675-bc8b-45d2-b6d1-ed6a703d5892" title="The information in this section applies only to SystemC signals, ports, variables, or fifos that use one of the following fixed-point types:">Construction Parameters for SystemC Types in 2.2</a>.</div><div class="fn"><a name="fntarg_4" href="#fnsrc_4"><sup>4</sup></a>  Including
nested records. </div><div class="fn"><a name="fntarg_5" href="#fnsrc_5"><sup>5</sup></a>  SystemC signal arrays are supported only for
cases where VHDL instantiates a SystemC moduleânot vice versa. </div></div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter">Â </div><div class="Footer" id="Footer">Â </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "QuestaÂ® SIM User's Manual"
                PageTitle = "VHDL and SystemC Signal Interaction and Mapping"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_VhdlSystemcSignalInteractionMapping_ida00b103d.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">QuestaÂ® SIM User's ManualÂ Software Version 2020.4<br />Unpublished work. Â©Â Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>