// Seed: 4238603907
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    input uwire id_6
);
  wire id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input tri0 id_7,
    output wire id_8,
    output tri0 id_9,
    output wor id_10,
    output wor id_11,
    input supply0 id_12,
    input wor id_13,
    output wor id_14
    , id_26,
    output supply0 id_15,
    output tri id_16,
    input wor id_17,
    input tri1 id_18,
    output supply0 id_19,
    input tri0 id_20,
    input tri0 id_21,
    input wand id_22
    , id_27,
    output tri1 id_23,
    input wand id_24
);
  assign id_19 = id_18;
  assign id_27 = 1'h0;
  wire id_28;
  id_29 :
  assert property (@(negedge 1'b0 ? 1 : 1, id_18) 1'd0)
  else;
  tri0 id_30 = id_4;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_22,
      id_22,
      id_16,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
