git clone --depth 1 --no-tags https://github.com/rejunity/tt05-spiking-neural-net.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712425086
git clone --depth 1 --no-tags https://github.com/aniket-mtr/LED-Chaser-Game-1-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712049006
git clone --depth 1 --no-tags https://github.com/GU-Student-Projects/CPEN230.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708565679
git clone --depth 1 --no-tags https://github.com/Peemgithub/Pong-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715445742
git clone --depth 1 --no-tags https://github.com/JasperGrant/S-Machine-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709928684
git clone --depth 1 --no-tags https://github.com/islameehassan/Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713472250
git clone --depth 1 --no-tags https://github.com/AntonioKaram/Final-Project-LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710123334
git clone --depth 1 --no-tags https://github.com/RaymondMeng/Cryptographic-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714143969
git clone --depth 1 --no-tags https://github.com/hellp002/Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714859723
git clone --depth 1 --no-tags https://github.com/nbiancolin/whack-an-engineer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714765564
git clone --depth 1 --no-tags https://github.com/waterloo-rocketry/aprecv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714494574
git clone --depth 1 --no-tags https://github.com/rllycool/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713990716
git clone --depth 1 --no-tags https://github.com/aleferri/dust16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710049717
git clone --depth 1 --no-tags https://github.com/srikanth12111/Day-09-Demultiplexer-Gate-Level-Modelling-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708282759
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709508596
git clone --depth 1 --no-tags https://github.com/youmustcreate/crc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709428345
git clone --depth 1 --no-tags https://github.com/TeinkBR/ExtendedKalmanFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710296794
git clone --depth 1 --no-tags https://github.com/ZiaulChoudhury/memTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710204369
git clone --depth 1 --no-tags https://github.com/LuccianoSileo/Estructuras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707998815
git clone --depth 1 --no-tags https://github.com/wilfredkisku/COUNTER_CARAVEL_PROJ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708162437
git clone --depth 1 --no-tags https://github.com/serega-drakon/LZA_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708783558
git clone --depth 1 --no-tags https://github.com/tsangr212/DSD_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707990100
git clone --depth 1 --no-tags https://github.com/Sevenlee888/ISP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709114771
git clone --depth 1 --no-tags https://github.com/advanehs/shree_ganesha_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710458539
git clone --depth 1 --no-tags https://github.com/Hassan-2k03/LED-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713680378
git clone --depth 1 --no-tags https://github.com/aishwarya-2511/fifo_ffvdd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710209376
git clone --depth 1 --no-tags https://github.com/hh001-creator/8_point_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715693608
git clone --depth 1 --no-tags https://github.com/Arnella16/DDS-Mini-Project-23-24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712215571
git clone --depth 1 --no-tags https://github.com/algofoogle/raybox-zero-caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711348221
git clone --depth 1 --no-tags https://github.com/AKV-cloud/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713265526
git clone --depth 1 --no-tags https://github.com/HilloTS/Mips-Equipo-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712026633
git clone --depth 1 --no-tags https://github.com/sangameshgirne/verilog_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708931071
git clone --depth 1 --no-tags https://github.com/CanadianDesk/FPGA_human_benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715809772
git clone --depth 1 --no-tags https://github.com/proppy/tt05-bytebeat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712824797
git clone --depth 1 --no-tags https://github.com/Muncherkin/tt_um_muncherkin_lioncage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713281415
git clone --depth 1 --no-tags https://github.com/jeffdi/tt-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713236108
git clone --depth 1 --no-tags https://github.com/nfjesifb/Leaky_Integrate_Fire_Neuron_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713234523
git clone --depth 1 --no-tags https://github.com/diferential/tt05-ringy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714300976
git clone --depth 1 --no-tags https://github.com/Aniket-Bodele/Division_nonrest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714568053
git clone --depth 1 --no-tags https://github.com/itu-itis21-kurtulusu20/A-basic-computer-designed-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711217246
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC_ELECTRONICA_MEXICALI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711725746
git clone --depth 1 --no-tags https://github.com/sharminakthar/Labs-1.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713396667
git clone --depth 1 --no-tags https://github.com/Rohitkadam31/iiitb_r2_4bit_bm-Rohit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715105367
git clone --depth 1 --no-tags https://github.com/noritsuna/micro_irritating_maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714921803
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/Soc_design_Lab4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714921334
git clone --depth 1 --no-tags https://github.com/davidDldu28/my_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712195431
git clone --depth 1 --no-tags https://github.com/nurirfansyah/aigen_SDM_DAC_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715320389
git clone --depth 1 --no-tags https://github.com/joshuanieh/SoC_Lab_4-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714221289
git clone --depth 1 --no-tags https://github.com/farug/rapor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711799890
git clone --depth 1 --no-tags https://github.com/rogeermv/UABC_ELECTRONICA_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711760119
git clone --depth 1 --no-tags https://github.com/francabrera0/MIPS_Processor_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714631594
git clone --depth 1 --no-tags https://github.com/justgotothedesk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708376631
git clone --depth 1 --no-tags https://github.com/Cam2024/FPGA_VerilogHDL_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715087230
git clone --depth 1 --no-tags https://github.com/RookieT0T/Single_Cycle_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709654371
git clone --depth 1 --no-tags https://github.com/Star-Never-Falls/UCAS-CA-Lab-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715024486
git clone --depth 1 --no-tags https://github.com/DayDayKim/cxlssd_hal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710334845
git clone --depth 1 --no-tags https://github.com/itsramazain/testcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710015011
git clone --depth 1 --no-tags https://github.com/prax-1/Ds_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710782610
git clone --depth 1 --no-tags https://github.com/diananerd/first-steps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715209079
git clone --depth 1 --no-tags https://github.com/dlmiles/tt05-i2c-bert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710222442
git clone --depth 1 --no-tags https://github.com/MarkEScheidker/DE1_SOC_gcd_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715252424
git clone --depth 1 --no-tags https://github.com/emm312/smolproc-emm-edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714461766
git clone --depth 1 --no-tags https://github.com/abdallah8tarek/Pipelined-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708558955
git clone --depth 1 --no-tags https://github.com/Tharal-Pius/Some-General-RTL-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713737479
git clone --depth 1 --no-tags https://github.com/TunaFish-1/Arkanoid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707942631
git clone --depth 1 --no-tags https://github.com/mordecaimaic/fpga_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/710733667
git clone --depth 1 --no-tags https://github.com/mole99/leosoc-gfmpw-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714603813
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714800329
git clone --depth 1 --no-tags https://github.com/shwet638/sa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711047049
git clone --depth 1 --no-tags https://github.com/psjsptcoder/Delay_comparison_B-W_RCA-LACA_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711198205
git clone --depth 1 --no-tags https://github.com/prat-jain/Rubik-s-Cube-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711008227
git clone --depth 1 --no-tags https://github.com/nrgser/MultyCycleMips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709738807
git clone --depth 1 --no-tags https://github.com/davidparent/QIF_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714398557
git clone --depth 1 --no-tags https://github.com/whshw/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714174301
git clone --depth 1 --no-tags https://github.com/czlucius/tt05_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714307172
git clone --depth 1 --no-tags https://github.com/Magicula/CodSoft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/714298743
git clone --depth 1 --no-tags https://github.com/Razi-720/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715765327
git clone --depth 1 --no-tags https://github.com/usman1515/caravel_huffman_encoder_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715522732
git clone --depth 1 --no-tags https://github.com/mohos455/Lorenz-by-Euler-integrator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/715580769
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709650284
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/16x8-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711566407
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/51_byte_hdr_sidewinder_rdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711428258
git clone --depth 1 --no-tags https://github.com/Sheng08/SoC-Lab-FIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708321947
git clone --depth 1 --no-tags https://github.com/jc3310/Mux4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708357613
git clone --depth 1 --no-tags https://github.com/yaoenliu/Project-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711123924
git clone --depth 1 --no-tags https://github.com/emshao/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/711384149
git clone --depth 1 --no-tags https://github.com/Kai-Dun/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712253479
git clone --depth 1 --no-tags https://github.com/Kai-Dun/asy_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712261322
git clone --depth 1 --no-tags https://github.com/kevin127lam/ECE128-Lab7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/712216690
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Go_2300_GF180_MPW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713472557
git clone --depth 1 --no-tags https://github.com/dOwOb1212/NCU_VLSI_Design_2023_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707986323
git clone --depth 1 --no-tags https://github.com/jaiabhiram/risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/707985374
git clone --depth 1 --no-tags https://github.com/Prthm-G/Noise-Filter-Simulink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/709025810
git clone --depth 1 --no-tags https://github.com/AndreiStanoiu/maze-right-hand-rule-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/708939438
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/Soc_design_Lab4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/713277123
