###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 01:09:48 2023
#  Design:            minimips
#  Command:           time_design -pre_cts
###############################################################
Path 1: MET (3.837 ns) Latch Borrowed Time Check with Pin U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.963
            Slack:=          3.837
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.006    0.206  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.012   0.221    0.427  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.226   0.184    0.611  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2678/Q                           -      B->Q     F     AO221X0         1  0.085   0.386    0.997  
  U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.140   0.166    1.163  
  U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.061   0.000    1.163  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 2: MET (4.083 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.717
            Slack:=          4.083
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.006    0.206  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2733/Q                           -      C->Q     F     OA21X0          3  0.012   0.221    0.427  
  n_144                             -      -        -     (net)           3      -       -        -  
  g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.226   0.184    0.611  
  n_147                             -      -        -     (net)           2      -       -        -  
  g2681/Q                           -      A->Q     F     OR2X1           1  0.085   0.154    0.765  
  U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     F     OR2X1           1  0.066   0.152    0.917  
  U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        F     DLLQX1          1  0.064   0.000    0.917  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 3: MET (4.210 ns) Latch Borrowed Time Check with Pin RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.590
            Slack:=          4.210
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  ram_ack                            -      ram_ack  R     (arrival)       6  0.003   0.006    0.206  
  ram_ack                            -      -        -     (net)           6      -       -        -  
  g2733/Q                            -      C->Q     R     OA21X0          3  0.012   0.316    0.522  
  n_144                              -      -        -     (net)           3      -       -        -  
  g2682/Q                            -      B->Q     R     OR2X1           1  0.394   0.160    0.682  
  U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.074   0.108    0.790  
  RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.070   0.000    0.790  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  clock                               -      clock  F     (arrival)     151  0.000       -    5.000  
  RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                               -      -      -     (net)         151      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 4: MET (4.408 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.392
            Slack:=          4.408
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.006    0.206  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2680/Q                           -      A->Q     F     AO31X1          1  0.012   0.232    0.438  
  U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     F     OR2X1           1  0.078   0.154    0.592  
  U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        F     DLLQX1          1  0.064   0.000    0.592  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 5: MET (4.439 ns) Latch Borrowed Time Check with Pin U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          5.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.361
            Slack:=          4.439
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_ack                           -      ram_ack  F     (arrival)       6  0.003   0.006    0.206  
  ram_ack                           -      -        -     (net)           6      -       -        -  
  g2926/Q                           -      B->Q     R     ON21X1          1  0.012   0.125    0.331  
  stop_all                          -      -        -     (net)           1      -       -        -  
  U3_di_g7405/Q                     -      A->Q     F     NA2X1           1  0.324   0.058    0.389  
  U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     F     OR2X1           1  0.174   0.172    0.561  
  U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        F     DLLQX1          1  0.059   0.000    0.561  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  F     (arrival)     151  0.000       -    5.000  
  U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      -      F     DLLQX1        151  0.000   0.000    5.000  
  clock                              -      -      -     (net)         151      -       -        -  
#-------------------------------------------------------------------------------------------------
Path 6: MET (9.035 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.639
            Slack:=          9.035
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[26]                   -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]                   -      -             -     (net)           2      -       -        -  
  g2665/Q                        -      A->Q          R     AND2X1          3  0.006   0.346    0.548  
  n_208                          -      -             -     (net)           3      -       -        -  
  g2504/Q                        -      A->Q          F     AN22X1          1  0.552   0.157    0.706  
  n_209                          -      -             -     (net)           1      -       -        -  
  g2337/Q                        -      A->Q          R     NO2X1           1  0.321   0.133    0.839  
  n_241                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/D  -      D             R     DFRQX1          1  0.234   0.000    0.839  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[26]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 7: MET (9.046 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.628
            Slack:=          9.046
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[28]                   -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]                   -      -             -     (net)           2      -       -        -  
  g2663/Q                        -      A->Q          R     AND2X1          3  0.007   0.308    0.510  
  n_204                          -      -             -     (net)           3      -       -        -  
  g2506/Q                        -      A->Q          F     AN22X1          1  0.479   0.165    0.675  
  n_205                          -      -             -     (net)           1      -       -        -  
  g2339/Q                        -      A->Q          R     NO2X1           1  0.340   0.152    0.828  
  n_240                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/D  -      D             R     DFRQX1          1  0.256   0.000    0.828  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[28]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 8: MET (9.050 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.624
            Slack:=          9.050
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[30]                   -      ram_data[30]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[30]                   -      -             -     (net)           2      -       -        -  
  g2660/Q                        -      A->Q          R     AND2X1          3  0.007   0.334    0.537  
  n_200                          -      -             -     (net)           3      -       -        -  
  g2509/Q                        -      A->Q          F     AN22X1          1  0.529   0.156    0.693  
  n_201                          -      -             -     (net)           1      -       -        -  
  g2342/Q                        -      A->Q          R     NO2X1           1  0.322   0.132    0.824  
  n_238                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/D  -      D             R     DFRQX1          1  0.232   0.000    0.824  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[30]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 9: MET (9.059 ns) Setup Check with Pin U2_ei_EI_instr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.616
            Slack:=          9.059
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[30]              -      ram_data[30]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[30]              -      -             -     (net)           2      -       -        -  
  g2660/Q                   -      A->Q          R     AND2X1          3  0.007   0.333    0.536  
  n_200                     -      -             -     (net)           3      -       -        -  
  g2441/Q                   -      D->Q          F     AN22X1          1  0.529   0.112    0.648  
  n_264                     -      -             -     (net)           1      -       -        -  
  g2273/Q                   -      A->Q          R     NO2X1           1  0.444   0.167    0.816  
  n_295                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[30]/D  -      D             R     DFRQX1          1  0.224   0.000    0.816  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[30]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 10: MET (9.068 ns) Setup Check with Pin U2_ei_EI_instr_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.609
            Slack:=          9.068
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[26]              -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]              -      -             -     (net)           2      -       -        -  
  g2665/Q                   -      A->Q          R     AND2X1          3  0.006   0.345    0.547  
  n_208                     -      -             -     (net)           3      -       -        -  
  g2436/Q                   -      D->Q          F     AN22X1          1  0.552   0.102    0.649  
  n_268                     -      -             -     (net)           1      -       -        -  
  g2268/Q                   -      A->Q          R     NO2X1           1  0.425   0.160    0.809  
  n_292                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[26]/D  -      D             R     DFRQX1          1  0.169   0.000    0.809  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[26]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 11: MET (9.069 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.606
            Slack:=          9.069
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[29]                   -      ram_data[29]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[29]                   -      -             -     (net)           2      -       -        -  
  g2662/Q                        -      A->Q          R     AND2X1          3  0.008   0.300    0.503  
  n_202                          -      -             -     (net)           3      -       -        -  
  g2507/Q                        -      A->Q          F     AN22X1          1  0.465   0.172    0.675  
  n_203                          -      -             -     (net)           1      -       -        -  
  g2341/Q                        -      A->Q          R     NO2X1           1  0.351   0.131    0.806  
  n_247                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/D  -      D             R     DFRQX1          1  0.222   0.000    0.806  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[29]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 12: MET (9.076 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.599
            Slack:=          9.076
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[27]                   -      ram_data[27]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[27]                   -      -             -     (net)           2      -       -        -  
  g2664/Q                        -      A->Q          R     AND2X1          3  0.007   0.302    0.505  
  n_180                          -      -             -     (net)           3      -       -        -  
  g2505/Q                        -      A->Q          F     AN22X1          1  0.468   0.161    0.666  
  n_181                          -      -             -     (net)           1      -       -        -  
  g2338/Q                        -      A->Q          R     NO2X1           1  0.337   0.132    0.799  
  n_260                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/D  -      D             R     DFRQX1          1  0.229   0.000    0.799  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[27]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 13: MET (9.087 ns) Setup Check with Pin U2_ei_EI_instr_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.590
            Slack:=          9.087
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[27]              -      ram_data[27]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[27]              -      -             -     (net)           2      -       -        -  
  g2664/Q                   -      A->Q          R     AND2X1          3  0.007   0.301    0.504  
  n_180                     -      -             -     (net)           3      -       -        -  
  g2437/Q                   -      D->Q          F     AN22X1          1  0.468   0.127    0.630  
  n_267                     -      -             -     (net)           1      -       -        -  
  g2269/Q                   -      A->Q          R     NO2X1           1  0.473   0.160    0.790  
  n_293                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[27]/D  -      D             R     DFRQX1          1  0.162   0.000    0.790  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[27]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 14: MET (9.087 ns) Setup Check with Pin U2_ei_EI_instr_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.588
            Slack:=          9.087
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[28]              -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]              -      -             -     (net)           2      -       -        -  
  g2663/Q                   -      A->Q          R     AND2X1          3  0.007   0.307    0.510  
  n_204                     -      -             -     (net)           3      -       -        -  
  g2438/Q                   -      D->Q          F     AN22X1          1  0.479   0.117    0.627  
  n_266                     -      -             -     (net)           1      -       -        -  
  g2270/Q                   -      A->Q          R     NO2X1           1  0.455   0.161    0.788  
  n_297                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[28]/D  -      D             R     DFRQX1          1  0.214   0.000    0.788  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[28]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 15: MET (9.109 ns) Setup Check with Pin U2_ei_EI_instr_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.123
    Required Time:=          9.877
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=          9.109
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[29]              -      ram_data[29]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[29]              -      -             -     (net)           2      -       -        -  
  g2662/Q                   -      A->Q          R     AND2X1          3  0.008   0.299    0.503  
  n_202                     -      -             -     (net)           3      -       -        -  
  g2439/Q                   -      D->Q          F     AN22X1          1  0.465   0.111    0.614  
  n_265                     -      -             -     (net)           1      -       -        -  
  g2271/Q                   -      A->Q          R     NO2X1           1  0.446   0.153    0.767  
  n_294                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[29]/D  -      D             R     DFRQX1          1  0.157   0.000    0.767  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[29]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 16: MET (9.131 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[19]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.131
    Required Time:=          9.869
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.538
            Slack:=          9.131
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[19]                   -      ram_data[19]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[19]                   -      -             -     (net)           2      -       -        -  
  g2673/Q                        -      A->Q          R     AND2X1          3  0.007   0.159    0.362  
  n_222                          -      -             -     (net)           3      -       -        -  
  g2496/Q                        -      A->Q          F     AN22X1          1  0.215   0.123    0.485  
  n_223                          -      -             -     (net)           1      -       -        -  
  g2329/Q                        -      A->Q          R     NO2X1           1  0.333   0.253    0.738  
  n_234                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/D  -      D             R     DFRQX1          1  0.396   0.001    0.738  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[19]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 17: MET (9.170 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.503
            Slack:=          9.170
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[22]                   -      ram_data[22]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[22]                   -      -             -     (net)           2      -       -        -  
  g2669/Q                        -      A->Q          R     AND2X1          3  0.006   0.193    0.395  
  n_216                          -      -             -     (net)           3      -       -        -  
  g2500/Q                        -      A->Q          F     AN22X1          1  0.272   0.130    0.525  
  n_217                          -      -             -     (net)           1      -       -        -  
  g2333/Q                        -      A->Q          R     NO2X1           1  0.329   0.178    0.703  
  n_244                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/D  -      D             R     DFRQX1          1  0.275   0.001    0.703  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[22]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 18: MET (9.180 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[23]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.129
    Required Time:=          9.871
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.491
            Slack:=          9.180
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[23]                   -      ram_data[23]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[23]                   -      -             -     (net)           2      -       -        -  
  g2668/Q                        -      A->Q          R     AND2X1          3  0.005   0.162    0.364  
  n_214                          -      -             -     (net)           3      -       -        -  
  g2501/Q                        -      A->Q          F     AN22X1          1  0.220   0.116    0.480  
  n_215                          -      -             -     (net)           1      -       -        -  
  g2334/Q                        -      A->Q          R     NO2X1           1  0.320   0.211    0.691  
  n_243                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/D  -      D             R     DFRQX1          1  0.331   0.001    0.691  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[23]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 19: MET (9.181 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.493
            Slack:=          9.181
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[24]                   -      ram_data[24]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[24]                   -      -             -     (net)           2      -       -        -  
  g2667/Q                        -      A->Q          R     AND2X1          3  0.009   0.206    0.410  
  n_212                          -      -             -     (net)           3      -       -        -  
  g2502/Q                        -      A->Q          F     AN22X1          1  0.296   0.147    0.557  
  n_213                          -      -             -     (net)           1      -       -        -  
  g2335/Q                        -      A->Q          R     NO2X1           1  0.350   0.136    0.693  
  n_236                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/D  -      D             R     DFRQX1          1  0.230   0.000    0.693  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[24]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 20: MET (9.183 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.491
            Slack:=          9.183
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[21]                   -      ram_data[21]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[21]                   -      -             -     (net)           2      -       -        -  
  g2670/Q                        -      A->Q          R     AND2X1          3  0.009   0.196    0.400  
  n_218                          -      -             -     (net)           3      -       -        -  
  g2499/Q                        -      A->Q          F     AN22X1          1  0.278   0.151    0.551  
  n_219                          -      -             -     (net)           1      -       -        -  
  g2332/Q                        -      A->Q          R     NO2X1           1  0.360   0.141    0.691  
  n_245                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/D  -      D             R     DFRQX1          1  0.233   0.000    0.691  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[21]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 21: MET (9.183 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[16]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.489
            Slack:=          9.183
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[16]                   -      ram_data[16]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[16]                   -      -             -     (net)           2      -       -        -  
  g2676/Q                        -      A->Q          R     AND2X1          3  0.007   0.175    0.378  
  n_226                          -      -             -     (net)           3      -       -        -  
  g2494/Q                        -      A->Q          F     AN22X1          1  0.243   0.122    0.500  
  n_227                          -      -             -     (net)           1      -       -        -  
  g2326/Q                        -      A->Q          R     NO2X1           1  0.324   0.189    0.689  
  n_250                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/D  -      D             R     DFRQX1          1  0.294   0.001    0.689  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[16]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 22: MET (9.189 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[18]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.486
            Slack:=          9.189
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[18]                   -      ram_data[18]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[18]                   -      -             -     (net)           2      -       -        -  
  g2674/Q                        -      A->Q          R     AND2X1          3  0.010   0.173    0.377  
  n_224                          -      -             -     (net)           3      -       -        -  
  g2495/Q                        -      A->Q          F     AN22X1          1  0.238   0.161    0.538  
  n_225                          -      -             -     (net)           1      -       -        -  
  g2328/Q                        -      A->Q          R     NO2X1           1  0.387   0.148    0.686  
  n_248                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/D  -      D             R     DFRQX1          1  0.235   0.000    0.686  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[18]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 23: MET (9.191 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[11]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[11]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[11]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.128
    Required Time:=          9.872
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.481
            Slack:=          9.191
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[11]                   -      ram_data[11]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[11]                   -      -             -     (net)           2      -       -        -  
  g2953/Q                        -      A->Q          R     AND2X1          3  0.007   0.170    0.373  
  n_232                          -      -             -     (net)           3      -       -        -  
  g2490/Q                        -      A->Q          F     AN22X1          1  0.233   0.120    0.493  
  n_233                          -      -             -     (net)           1      -       -        -  
  g2324/Q                        -      A->Q          R     NO2X1           1  0.322   0.188    0.681  
  n_237                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/D  -      D             R     DFRQX1          1  0.293   0.001    0.681  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[11]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 24: MET (9.193 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.482
            Slack:=          9.193
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[0]                   -      ram_data[0]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[0]                   -      -            -     (net)           2      -       -        -  
  g2655/Q                       -      A->Q         R     AND2X1          3  0.005   0.209    0.410  
  n_533                         -      -            -     (net)           3      -       -        -  
  g2491/Q                       -      A->Q         F     AN22X1          1  0.299   0.126    0.536  
  n_534                         -      -            -     (net)           1      -       -        -  
  g2323/Q                       -      A->Q         R     NO2X1           1  0.316   0.145    0.682  
  n_539                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/D  -      D            R     DFRQX1          1  0.231   0.000    0.682  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[0]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 25: MET (9.199 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[13]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[13]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[13]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.475
            Slack:=          9.199
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[13]                   -      ram_data[13]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[13]                   -      -             -     (net)           2      -       -        -  
  g2954/Q                        -      A->Q          R     AND2X1          3  0.005   0.164    0.366  
  n_230                          -      -             -     (net)           3      -       -        -  
  g2492/Q                        -      A->Q          F     AN22X1          1  0.223   0.132    0.498  
  n_231                          -      -             -     (net)           1      -       -        -  
  g2325/Q                        -      A->Q          R     NO2X1           1  0.345   0.177    0.675  
  n_239                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/D  -      D             R     DFRQX1          1  0.267   0.001    0.675  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[13]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 26: MET (9.204 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[26]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[26]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[26]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.474
            Slack:=          9.204
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[26]                     -      ram_data[26]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[26]                     -      -             -     (net)           2      -       -        -  
  g2665/Q                          -      A->Q          R     AND2X1          3  0.006   0.345    0.547  
  n_208                            -      -             -     (net)           3      -       -        -  
  g2572/Q                          -      A->Q          R     AND2X1          1  0.552   0.127    0.674  
  n_167                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[26]/D  -      D             R     DFRQX1          1  0.087   0.000    0.674  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1         32  0.000   0.000   10.000  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[26]/C      -      C      R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------
Path 27: MET (9.206 ns) Setup Check with Pin U2_ei_EI_instr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.468
            Slack:=          9.206
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[10]              -      ram_data[10]  R     (arrival)       2  0.003   0.013    0.212  
  ram_data[10]              -      -             -     (net)           2      -       -        -  
  g2977/Q                   -      A->Q          R     AND2X1          3  0.033   0.203    0.415  
  n_206                     -      -             -     (net)           3      -       -        -  
  g2421/Q                   -      D->Q          F     AN22X1          1  0.285   0.073    0.488  
  n_282                     -      -             -     (net)           1      -       -        -  
  g2253/Q                   -      A->Q          R     NO2X1           1  0.383   0.179    0.668  
  n_309                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[10]/D  -      D             R     DFRQX1          1  0.252   0.001    0.668  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[10]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 28: MET (9.207 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.466
            Slack:=          9.207
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[31]                   -      ram_data[31]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[31]                   -      -             -     (net)           2      -       -        -  
  g2659/Q                        -      A->Q          R     AND2X1          3  0.005   0.190    0.392  
  n_198                          -      -             -     (net)           3      -       -        -  
  g2510/Q                        -      A->Q          F     AN22X1          1  0.269   0.120    0.512  
  n_199                          -      -             -     (net)           1      -       -        -  
  g2343/Q                        -      A->Q          R     NO2X1           1  0.315   0.154    0.666  
  n_235                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/D  -      D             R     DFRQX1          1  0.244   0.000    0.666  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[31]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 29: MET (9.214 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.461
            Slack:=          9.214
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[12]                   -      ram_data[12]  R     (arrival)       2  0.003   0.016    0.216  
  ram_data[12]                   -      -             -     (net)           2      -       -        -  
  g2982/Q                        -      A->Q          R     AND2X1          3  0.039   0.182    0.397  
  n_192                          -      -             -     (net)           3      -       -        -  
  g2971/Q                        -      A->Q          F     AN22X1          1  0.247   0.125    0.523  
  n_193                          -      -             -     (net)           1      -       -        -  
  g2965/Q                        -      A->Q          R     NO2X1           1  0.329   0.138    0.661  
  n_256                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/D  -      D             R     DFRQX1          1  0.211   0.000    0.661  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[12]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 30: MET (9.215 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[17]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.127
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.459
            Slack:=          9.215
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[17]                   -      ram_data[17]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[17]                   -      -             -     (net)           2      -       -        -  
  g2675/Q                        -      A->Q          R     AND2X1          3  0.008   0.159    0.362  
  n_228                          -      -             -     (net)           3      -       -        -  
  g2493/Q                        -      A->Q          F     AN22X1          1  0.214   0.122    0.484  
  n_229                          -      -             -     (net)           1      -       -        -  
  g2327/Q                        -      A->Q          R     NO2X1           1  0.332   0.174    0.659  
  n_249                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/D  -      D             R     DFRQX1          1  0.268   0.001    0.659  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[17]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 31: MET (9.216 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[10]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[10]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[10]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.460
            Slack:=          9.216
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[10]                   -      ram_data[10]  R     (arrival)       2  0.003   0.013    0.212  
  ram_data[10]                   -      -             -     (net)           2      -       -        -  
  g2977/Q                        -      A->Q          R     AND2X1          3  0.033   0.202    0.415  
  n_206                          -      -             -     (net)           3      -       -        -  
  g2970/Q                        -      A->Q          F     AN22X1          1  0.285   0.121    0.536  
  n_207                          -      -             -     (net)           1      -       -        -  
  g2969/Q                        -      A->Q          R     NO2X1           1  0.313   0.123    0.660  
  n_252                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/D  -      D             R     DFRQX1          1  0.197   0.000    0.660  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[10]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 32: MET (9.216 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.459
            Slack:=          9.216
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[7]                   -      ram_data[7]  R     (arrival)       2  0.003   0.012    0.212  
  ram_data[7]                   -      -            -     (net)           2      -       -        -  
  g2978/Q                       -      A->Q         R     AND2X1          3  0.031   0.201    0.413  
  n_182                         -      -            -     (net)           3      -       -        -  
  g2976/Q                       -      A->Q         F     AN22X1          1  0.283   0.122    0.535  
  n_183                         -      -            -     (net)           1      -       -        -  
  g2966/Q                       -      A->Q         R     NO2X1           1  0.313   0.124    0.659  
  n_258                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/D  -      D            R     DFRQX1          1  0.198   0.000    0.659  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[7]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 33: MET (9.216 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[30]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.462
            Slack:=          9.216
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[30]                     -      ram_data[30]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[30]                     -      -             -     (net)           2      -       -        -  
  g2660/Q                          -      A->Q          R     AND2X1          3  0.007   0.333    0.536  
  n_200                            -      -             -     (net)           3      -       -        -  
  g2576/Q                          -      A->Q          R     AND2X1          1  0.529   0.126    0.662  
  n_164                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[30]/D  -      D             R     DFRQX1          1  0.087   0.000    0.662  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1         32  0.000   0.000   10.000  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[30]/C      -      C      R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------
Path 34: MET (9.223 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[1]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.452
            Slack:=          9.223
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[1]                   -      ram_data[1]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[1]                   -      -            -     (net)           2      -       -        -  
  g2672/Q                       -      A->Q         R     AND2X1          3  0.006   0.191    0.393  
  n_531                         -      -            -     (net)           3      -       -        -  
  g2497/Q                       -      A->Q         F     AN22X1          1  0.269   0.126    0.519  
  n_532                         -      -            -     (net)           1      -       -        -  
  g2330/Q                       -      A->Q         R     NO2X1           1  0.324   0.132    0.652  
  n_538                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/D  -      D            R     DFRQX1          1  0.211   0.000    0.652  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[1]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 35: MET (9.229 ns) Setup Check with Pin U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[7]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.446
            Slack:=          9.229
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[7]              -      ram_data[7]  R     (arrival)       2  0.003   0.012    0.212  
  ram_data[7]              -      -            -     (net)           2      -       -        -  
  g2978/Q                  -      A->Q         R     AND2X1          3  0.031   0.202    0.414  
  n_182                    -      -            -     (net)           3      -       -        -  
  g2417/Q                  -      D->Q         F     AN22X1          1  0.283   0.077    0.491  
  n_285                    -      -            -     (net)           1      -       -        -  
  g2249/Q                  -      A->Q         R     NO2X1           1  0.392   0.155    0.646  
  n_312                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[7]/D  -      D            R     DFRQX1          1  0.217   0.000    0.646  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[7]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 36: MET (9.233 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.443
            Slack:=          9.233
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[25]                   -      ram_data[25]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[25]                   -      -             -     (net)           2      -       -        -  
  g2666/Q                        -      A->Q          R     AND2X1          3  0.008   0.186    0.389  
  n_210                          -      -             -     (net)           3      -       -        -  
  g2503/Q                        -      A->Q          F     AN22X1          1  0.260   0.127    0.516  
  n_211                          -      -             -     (net)           1      -       -        -  
  g2336/Q                        -      A->Q          R     NO2X1           1  0.328   0.127    0.643  
  n_242                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/D  -      D             R     DFRQX1          1  0.201   0.000    0.643  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[25]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 37: MET (9.235 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[14]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.441
            Slack:=          9.235
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[14]                   -      ram_data[14]  R     (arrival)       2  0.003   0.015    0.215  
  ram_data[14]                   -      -             -     (net)           2      -       -        -  
  g2983/Q                        -      A->Q          R     AND2X1          3  0.038   0.185    0.400  
  n_190                          -      -             -     (net)           3      -       -        -  
  g2972/Q                        -      A->Q          F     AN22X1          1  0.252   0.123    0.523  
  n_191                          -      -             -     (net)           1      -       -        -  
  g2963/Q                        -      A->Q          R     NO2X1           1  0.324   0.118    0.641  
  n_255                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/D  -      D             R     DFRQX1          1  0.187   0.000    0.641  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[14]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 38: MET (9.244 ns) Setup Check with Pin U2_ei_EI_instr_reg[12]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[12]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[12]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.430
            Slack:=          9.244
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[12]              -      ram_data[12]  R     (arrival)       2  0.003   0.016    0.216  
  ram_data[12]              -      -             -     (net)           2      -       -        -  
  g2982/Q                   -      A->Q          R     AND2X1          3  0.039   0.182    0.398  
  n_192                     -      -             -     (net)           3      -       -        -  
  g2422/Q                   -      D->Q          F     AN22X1          1  0.247   0.075    0.473  
  n_281                     -      -             -     (net)           1      -       -        -  
  g2254/Q                   -      A->Q          R     NO2X1           1  0.391   0.157    0.630  
  n_308                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[12]/D  -      D             R     DFRQX1          1  0.220   0.000    0.630  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[12]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 39: MET (9.244 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[28]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[28]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[28]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.434
            Slack:=          9.244
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[28]                     -      ram_data[28]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[28]                     -      -             -     (net)           2      -       -        -  
  g2663/Q                          -      A->Q          R     AND2X1          3  0.007   0.307    0.510  
  n_204                            -      -             -     (net)           3      -       -        -  
  g2585/Q                          -      A->Q          R     AND2X1          1  0.479   0.124    0.634  
  n_157                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[28]/D  -      D             R     DFRQX1          1  0.085   0.000    0.634  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1         32  0.000   0.000   10.000  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[28]/C      -      C      R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------
Path 40: MET (9.250 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[29]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[29]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[29]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.429
            Slack:=          9.250
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[29]                     -      ram_data[29]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[29]                     -      -             -     (net)           2      -       -        -  
  g2662/Q                          -      A->Q          R     AND2X1          3  0.008   0.299    0.503  
  n_202                            -      -             -     (net)           3      -       -        -  
  g2574/Q                          -      A->Q          R     AND2X1          1  0.465   0.126    0.629  
  n_165                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[29]/D  -      D             R     DFRQX1          1  0.087   0.000    0.629  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1         32  0.000   0.000   10.000  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[29]/C      -      C      R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------
Path 41: MET (9.251 ns) Setup Check with Pin U2_ei_EI_instr_reg[24]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[24]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[24]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.425
            Slack:=          9.251
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[24]              -      ram_data[24]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[24]              -      -             -     (net)           2      -       -        -  
  g2667/Q                   -      A->Q          R     AND2X1          3  0.009   0.206    0.410  
  n_212                     -      -             -     (net)           3      -       -        -  
  g2434/Q                   -      D->Q          F     AN22X1          1  0.296   0.081    0.491  
  n_270                     -      -             -     (net)           1      -       -        -  
  g2266/Q                   -      A->Q          R     NO2X1           1  0.399   0.134    0.625  
  n_302                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[24]/D  -      D             R     DFRQX1          1  0.193   0.000    0.625  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[24]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 42: MET (9.251 ns) Setup Check with Pin U2_ei_EI_instr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[31]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.425
            Slack:=          9.251
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[31]              -      ram_data[31]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[31]              -      -             -     (net)           2      -       -        -  
  g2659/Q                   -      A->Q          R     AND2X1          3  0.005   0.190    0.392  
  n_198                     -      -             -     (net)           3      -       -        -  
  g2442/Q                   -      D->Q          F     AN22X1          1  0.269   0.081    0.473  
  n_263                     -      -             -     (net)           1      -       -        -  
  g2274/Q                   -      A->Q          R     NO2X1           1  0.401   0.152    0.625  
  n_298                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[31]/D  -      D             R     DFRQX1          1  0.162   0.000    0.625  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[31]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 43: MET (9.253 ns) Setup Check with Pin U2_ei_EI_instr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[21]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.422
            Slack:=          9.253
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[21]              -      ram_data[21]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[21]              -      -             -     (net)           2      -       -        -  
  g2670/Q                   -      A->Q          R     AND2X1          3  0.009   0.196    0.400  
  n_218                     -      -             -     (net)           3      -       -        -  
  g2431/Q                   -      D->Q          F     AN22X1          1  0.278   0.075    0.475  
  n_273                     -      -             -     (net)           1      -       -        -  
  g2263/Q                   -      A->Q          R     NO2X1           1  0.387   0.147    0.622  
  n_288                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[21]/D  -      D             R     DFRQX1          1  0.212   0.000    0.622  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[21]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 44: MET (9.254 ns) Setup Check with Pin U9_bus_ctrl_ei_buffer_reg[27]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[27]
            Clock:(R) clock
         Endpoint:(R) U9_bus_ctrl_ei_buffer_reg[27]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.121
    Required Time:=          9.879
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.425
            Slack:=          9.254
     Timing Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  ram_data[27]                     -      ram_data[27]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[27]                     -      -             -     (net)           2      -       -        -  
  g2664/Q                          -      A->Q          R     AND2X1          3  0.007   0.301    0.504  
  n_180                            -      -             -     (net)           3      -       -        -  
  g2573/Q                          -      A->Q          R     AND2X1          1  0.468   0.122    0.625  
  n_153                            -      -             -     (net)           1      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[27]/D  -      D             R     DFRQX1          1  0.081   0.000    0.625  
#------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  clock                                -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                                -      -      -     (net)         151      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q   R     AND2X1         32  0.000   0.000   10.000  
  U9_bus_ctrl_rc_gclk                  -      -      -     (net)          32      -       -        -  
  U9_bus_ctrl_ei_buffer_reg[27]/C      -      C      R     DFRQX1         32  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------------
Path 45: MET (9.254 ns) Setup Check with Pin U2_ei_EI_instr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[0]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.421
            Slack:=          9.254
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[0]              -      ram_data[0]  R     (arrival)       2  0.003   0.002    0.202  
  ram_data[0]              -      -            -     (net)           2      -       -        -  
  g2655/Q                  -      A->Q         R     AND2X1          3  0.005   0.208    0.410  
  n_533                    -      -            -     (net)           3      -       -        -  
  g2420/Q                  -      D->Q         F     AN22X1          1  0.299   0.072    0.482  
  n_542                    -      -            -     (net)           1      -       -        -  
  g2252/Q                  -      A->Q         R     NO2X1           1  0.378   0.140    0.621  
  n_551                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[0]/D  -      D            R     DFRQX1          1  0.205   0.000    0.621  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[0]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 46: MET (9.254 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[8]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.124
    Required Time:=          9.876
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.421
            Slack:=          9.254
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  ram_data[8]                   -      ram_data[8]  R     (arrival)       2  0.003   0.014    0.214  
  ram_data[8]                   -      -            -     (net)           2      -       -        -  
  g2984/Q                       -      A->Q         R     AND2X1          3  0.036   0.170    0.383  
  n_188                         -      -            -     (net)           3      -       -        -  
  g2973/Q                       -      A->Q         F     AN22X1          1  0.227   0.118    0.502  
  n_189                         -      -            -     (net)           1      -       -        -  
  g2967/Q                       -      A->Q         R     NO2X1           1  0.323   0.119    0.621  
  n_253                         -      -            -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/D  -      D            R     DFRQX1          1  0.189   0.000    0.621  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[8]/C   -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------
Path 47: MET (9.259 ns) Setup Check with Pin U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[22]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.416
            Slack:=          9.259
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[22]              -      ram_data[22]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[22]              -      -             -     (net)           2      -       -        -  
  g2669/Q                   -      A->Q          R     AND2X1          3  0.006   0.193    0.395  
  n_216                     -      -             -     (net)           3      -       -        -  
  g2432/Q                   -      D->Q          F     AN22X1          1  0.272   0.077    0.472  
  n_272                     -      -             -     (net)           1      -       -        -  
  g2264/Q                   -      A->Q          R     NO2X1           1  0.391   0.144    0.616  
  n_289                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[22]/D  -      D             R     DFRQX1          1  0.208   0.000    0.616  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[22]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 48: MET (9.264 ns) Setup Check with Pin U2_ei_EI_instr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[9]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.411
            Slack:=          9.264
     Timing Path:

#---------------------------------------------------------------------------------------------
# Timing Point             Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  ram_data[9]              -      ram_data[9]  R     (arrival)       2  0.003   0.012    0.212  
  ram_data[9]              -      -            -     (net)           2      -       -        -  
  g2979/Q                  -      A->Q         R     AND2X1          3  0.030   0.166    0.377  
  n_186                    -      -            -     (net)           3      -       -        -  
  g2419/Q                  -      D->Q         F     AN22X1          1  0.221   0.072    0.449  
  n_283                    -      -            -     (net)           1      -       -        -  
  g2251/Q                  -      A->Q         R     NO2X1           1  0.387   0.161    0.611  
  n_310                    -      -            -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[9]/D  -      D            R     DFRQX1          1  0.226   0.000    0.611  
#---------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[9]/C       -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 49: MET (9.264 ns) Setup Check with Pin U2_ei_EI_instr_reg[25]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[25]
            Clock:(R) clock
         Endpoint:(R) U2_ei_EI_instr_reg[25]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.411
            Slack:=          9.264
     Timing Path:

#-----------------------------------------------------------------------------------------------
# Timing Point              Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  ram_data[25]              -      ram_data[25]  R     (arrival)       2  0.003   0.003    0.203  
  ram_data[25]              -      -             -     (net)           2      -       -        -  
  g2666/Q                   -      A->Q          R     AND2X1          3  0.008   0.185    0.389  
  n_210                     -      -             -     (net)           3      -       -        -  
  g2435/Q                   -      D->Q          F     AN22X1          1  0.260   0.078    0.466  
  n_269                     -      -             -     (net)           1      -       -        -  
  g2267/Q                   -      A->Q          R     NO2X1           1  0.395   0.145    0.611  
  n_301                     -      -             -     (net)           1      -       -        -  
  U2_ei_EI_instr_reg[25]/D  -      D             R     DFRQX1          1  0.208   0.000    0.611  
#-----------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                         -      -      -     (net)         151      -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/Q  -      A->Q   R     AND2X1         33  0.000   0.000   10.000  
  U2_ei_rc_gclk                 -      -      -     (net)          33      -       -        -  
  U2_ei_EI_instr_reg[25]/C      -      C      R     DFRQX1         33  0.000   0.000   10.000  
#--------------------------------------------------------------------------------------------
Path 50: MET (9.265 ns) Setup Check with Pin U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_data[20]
            Clock:(R) clock
         Endpoint:(R) U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.411
            Slack:=          9.265
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  ram_data[20]                   -      ram_data[20]  R     (arrival)       2  0.003   0.004    0.204  
  ram_data[20]                   -      -             -     (net)           2      -       -        -  
  g2671/Q                        -      A->Q          R     AND2X1          3  0.010   0.145    0.349  
  n_220                          -      -             -     (net)           3      -       -        -  
  g2498/Q                        -      A->Q          F     AN22X1          1  0.191   0.129    0.478  
  n_221                          -      -             -     (net)           1      -       -        -  
  g2331/Q                        -      A->Q          R     NO2X1           1  0.351   0.132    0.611  
  n_246                          -      -             -     (net)           1      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/D  -      D             R     DFRQX1          1  0.203   0.000    0.611  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)     151  0.000   0.000   10.000  
  clock                          -      -      -     (net)         151      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/Q  -      A->Q   R     AND2X1        191  0.000   0.000   10.000  
  rc_gclk                        -      -      -     (net)         191      -       -        -  
  U5_mem_MEM_data_ecr_reg[20]/C  -      C      R     DFRQX1        191  0.000   0.000   10.000  
#---------------------------------------------------------------------------------------------

