.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010011000100010
000010011000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000010
000100000000000000
000001010000000000
000000001000000001
000000000000010010
000000000000110000
001010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000001001
000000000000000010
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000111000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
011000000000001001100000000000000001000000001000000000
000000000000000001000000000000001011000000000000000000
010000000010000000000011101000001000000100101100000000
110000000000000000000000001011001101001000010100000000
000000000000000000000110000000001000000100101100000001
000000000000000000000010001111001101001000010100000000
000000000000000000000110011000001001000100101100000000
000000000000000000000010001011001000001000010110000000
000000000000000000000000000000001001000100101100000000
000000001110000000000010001111001000001000010100000000
000000000000000011100000001111101000010100001100000000
000000000000000000000010001011100000000001010110000000
110010100000000000000000010101101000010100001100000001
100001000000000000000010001111100000000001010100000000

.logic_tile 2 1
000000000000000000000110000011000000000000001000000000
000000000000000000000011100000100000000000000000001000
011010100001010000000000010000000000000000001000000000
000001000000100000000011010000001111000000000000000000
110000000000000000000000000000001000000100101100000001
110000000000000000000011101001001101001000010110100101
000000000000001000000000010000001000000100101100000001
000000000000000001000011011101001001001000010110000100
000010000000000000000110111101101000010100001100000101
000000000000000000000010001001000000000001010110000110
000000000000000001100000000000001001000100101110000011
000000000000000000000000001101001100001000010110000110
000000000000000000000111010111101000010100001100000101
000000000000000000000010101001100000000001010110000010
110010000000000000000110011111101000010100001100000101
100001001100000000000010001101100000000001010110000010

.logic_tile 3 1
000000000000000111000000010101001100010100000000000000
000000000000000000000011101111110000000000000000000000
011000100001000000000110101000011101011100000000000000
000001000000100000000000001011001100101100000000000000
010000000000000000000000010101101110010100000110000001
010000000000000000000010101111110000000010100110100101
000000000000000101100010010000001111000011000100000000
000000000000000000000011010000011011000011000100000000
000000000000000000000011000000000000010110100000000000
000000000000000000000010111111000000101001010000000000
000000000000000101000110001000000000010110100000000000
000000000000001111100000000111000000101001010000000100
000000000100101000000110011001101111110011000000000000
000000000000000111000010001101101010000000000000000000
110000000000001000000000010000001101100000100000000000
100000000000000111000010000001011111010000010000000000

.logic_tile 4 1
000000000000000101100000000111000000000000000000000000
000000000000010000000000000000000000000001000000000000
011000000000000000000000000011011101000000000000000000
000000000000100000000000000111111111000001000000000000
010000000000001101100010000111000001100000010000000000
110000000000000101000111110000101110100000010000000000
000000000000000000000000000000011110110000000000000000
000000000000000000000000000000011111110000000000000000
000000000000001001100110110001001010101000000000000000
000000001110000101000011101111010000000000000000000000
000000000000000000000000000101001110000000000100000000
000000000000000000000011111101011101010000000100000000
000000000000001011100111010011001010010110100000000000
000000000000000111100011010111001100001001010000000100
110000000000000001100110010000001110010000000100000000
100000000000000000000011101101011101100000000100000000

.logic_tile 5 1
000000001000000111000000001011111100000010000000000000
000000000000001001000000000011101010000000000000000000
011000000000000001100000010111111100010000000000000000
000000001000000111000010100111011101110000000000000000
110000000000000111000110000000001100000011110000000001
110000100000001001100000000000000000000011110000000101
000000000000001000000000010000011000010100000000000000
000000000000000101000010100001010000101000000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000010011000001010001000000100000000
000000000000001111000011000101011101000100000100000000
000001000000001001100111001101111010101000000100000000
000000000000000101000000000001011110110100000110000000
110000000000000101100000001001000000111001110000000000
100000000000000000000000000001001010010000100000000000

.logic_tile 6 1
000000000110000101000110100001111010100000000000000000
000010100000000000100011100011101010001000000000000000
011000000001001000000010100000001011001000000100000000
000000000010001111000110111001011101000100000100000000
010000000000000111000010000000000000000000000000000000
010000000000001111100000000000000000000000000000000000
000000000000000000000010010000000000100110010000000000
000000001000001101000111100001001010011001100000000000
000000000000001000000110001111101001010000000101000000
000000000001001011000000001101011000000000000100000000
000000000000001000000111001001111100100000000000000000
000000000000001011000100001101101101000000010000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001001000000000000000011001000001000100000000
100000001000000011000000001001001110000010000100000000

.logic_tile 7 1
000000000000000000000011100000000001000000100000000000
000000000000000000000000000000001111000000000000000001
000000000000000000000110100101000001100000010000000001
000000000000000000000000001001101001110110110000000000
000000100000100101100010000000011100000100000000000000
000001000000000000000110010000000000000000000000000000
000000000000000000000000000011101010101000110000000000
000000000000000000000000000000011110101000110000000000
000000000000000011000000000000001010101100010000000000
000000000000000000000000000101011011011100100010000000
000000000000001101100000000111100000000000000000000000
000000000000000111100000000000000000000001000000000000
000001000100001000000011000000000000000000000000000001
000000000000000111000000001111000000000010000000000000
000000000000000011000011000000000000000000000000000001
000000000000000000000000000011000000000010000000000000

.ramb_tile 8 1
000000000000001111000000010000000000000000
000000010000001111000010101101000000000000
011000000000001111000111100000000000000000
000000000000000111000100000101000000000000
110000000000001000000111101001100000000100
010000000000000101000011100101000000000000
000000000000001101100110111000000000000000
000000000000001111000010101101000000000000
000000000000000000000000001000000000000000
000000000000000000000011101101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000100000000000000101100000000000
000000000000000000000000001001001000000100
010000000000000000000000000000000001000000
010000000000000000000000000001001001000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000011100110100010010000000
000000001000000000000011001111011010111000100000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000110011111001000010100001100000000
000000000000000000000110001111000000000001010100010000
011000000000000101000000000101001000010100001100000001
000000000000000000000000001111000000000001010101000000
010000000000000001100011000000001001000101000100000000
110000000000000000000110101001001111001010000100000100
000000000000000000000000000111001000100010000000000000
000000000000000101000000001001111011001000100000000000
000000100000000000000000000101000000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000001001111000000000000
000000001100000000000000000000001000001111000000000000
000000000000001000000110110000000000001111000000000000
000000000000000001000011110000001101001111000000000000
110000000000000000000111100000000001001111000000000000
100000000000000000000100000000001010001111000000000000

.logic_tile 2 2
000000000000000000000110101101001000010100001100000001
000000000000000111000010111101000000000001010110010011
011010000000000101000000000111001000010100001110000000
000001000000000000100010101101000000000001010111000101
010001100000001000000111111111001000010100001100000001
110010100000000001000111101101100000000001010110000110
000000000000000000000011100101101000010100000110000001
000000000000000101000100001011100000000010100110000100
000000000000000000000110000101111101110011000000000000
000000001000000111000000001111001001000000000000000000
000000001001011001100000000011101001100000000000000000
000000000000100001100000001001011000000000000000000000
000000000000001001100110010111001010111101010000100010
000000000000001011000110000011011000111100010010000000
110000001000000000000000000000000000111001110000000000
100000000000000000000000001101001110110110110010100001

.logic_tile 3 2
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001000000000000000001000
000000100000000011100000000000000001000000001000000000
000001000110000101100000000000001100000000000000000000
000010101110000000000000000101100000000000001000000000
000000001110000000000000000000000000000000000000000000
000000000001001000000000000000000001000000001000000000
000000000110100111000010000000001110000000000000000000
000001000000000000000000000001100000000000001000000000
000010100000000000000000000000000000000000000000000000
000000000001010101000000000111100001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000001011000010100111100000000000001000000000
000000000100000011000000000000100000000000000000000000

.logic_tile 4 2
000000000000100000000000000111000001000000001000000000
000000000001010000000000000000101110000000000000001000
000000000000000000000111100111000001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000111100111100011000000000000001000000000
000000000000000101100111100000101010000000000000000000
000000000000000111100000000111000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000100000000011100010000011000001000000001000000000
000001000000001111100000000000001111000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000001000011110001100001000000001000000000
000000000000000000000110010000101010000000000000000000
000000000001000111000111000011000001000000001000000000
000000001000100000100110000000001111000000000000000000

.logic_tile 5 2
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000011100111000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000111000001000000001000000000
000000101000000000000010100000101101000000000000000000
000000000000000000000111000111000001000000001000000000
000000000010001101000100000000101010000000000000000000
000000000010000000000000010001100001000000001000000000
000000000000000000000010100000101100000000000000000000
000001000000000101000010100111100001000000001000000000
000010001000000101100010010000001110000000000000000000
000000100001000101100010100111100001000000001000000000
000000000000000000000010100000101111000000000000000000
000000000000000101000010100101100001000000001000000000
000000000000001101000110100000101101000000000000000000

.logic_tile 6 2
000010000000011001000010111000000000100110010000000000
000011100000100001000111100011001010011001100000000000
011000000010001000000111000011000001000000000100000001
000000000000100011000000000011101011001111000100000000
010000000000001111100111000001100000000110000100000000
110000001100000111000110110000101101000110000100100000
000000000001000101000010100011001000100010000000000000
000000000001000000100111110001111111000100010000000000
000000000000000001100111110001011110100000000000000000
000010001011010000000110000001101111000000100000000000
000000001110001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000001001011000000000110001011001011100010000000000000
000010000000100000000011111011111010000100010000000000
110000101111001000000000011001111010110011000000000000
100000000000001011000010111111011010000000000000000000

.logic_tile 7 2
000001000000000101100000000101000000000000001000000000
000000000001000000000010000000101110000000000000001000
000000000000000101000000000001001000001100111000000001
000010100000100000100000000000101000110011000000000000
000000000000000000000000010011001000001100111000000001
000000000000000000000010100000101101110011000000000000
000000000000000000000010100111001001001100111010000001
000000000000000000000110110000101011110011000000000000
000010000000000001000111000011001001001100111010000000
000000100000000000100110110000001100110011000010000000
000000000000000000000010110111101001001100111000000000
000000000010001101010111010000001000110011000010000000
000000000000000011100010100111101001001100111000000000
000000000000000000100100000000101101110011000000000010
000000000001000101000000000101101001001100111000000000
000000000000000000100010110000101101110011000010000000

.ramt_tile 8 2
000000010000000111000000001000000000000000
000000000000000000000000001111000000000000
011000010000000111100110001000000000000000
000000000000000000000100001001000000000000
110000000000000000000000000001100000000000
110000001010000001000000000111000000000000
000000000000000000000000001000000000000000
000000001010000001000010001101000000000000
000000000000010000000000000000000000000000
000000000110000001000010011011000000000000
000000000000000000000000000000000000000000
000000000000001111000010000101000000000000
000000000000000001000111001001000000000000
000000000000000000100110011011001100000000
110000000000000000000010000000000001000000
010000000000000000000000001111001010000000

.logic_tile 9 2
000000100000000001000010000001001110001110100000000000
000001000000000000100100000000101100001110100000000000
000000000000000101000110011000011110000010100000000000
000000000000000000110010000001010000000001010000000000
000000000000000000000000001000011000010000110000000000
000000000110000000000000001001011111100000110010100000
000000001001000001100010100000001100000111010000000000
000000000000000001000100000111011000001011100000000000
000000000000001111000110011111100000111111110000000000
000000000000000111100011100111100000000000000000000000
000001000000001000000010110000011100000111010000000000
000000100000000001000011100111011100001011100010000000
000000000000000001100010101011111111001000010000000000
000000000000000001000000001101101010000000000000000000
000000000000001001000010001011101110000000100000000000
000000000000001111100110100101001101000010000000000000

.logic_tile 10 2
000000000110001111100110100011100001000000001000000000
000000000000000111000000000000001001000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000001111000000000011000001000000001000000000
000000001110000101100000000000101010000000000000000000
000000000010100101000111110111100000000000001000000000
000000000011000000100111000000101110000000000000000000
000010100000000000000111100101000000000000001000000000
000001000001000000000100000000001000000000000000000000
000000000000000111000011100101000000000000001000000000
000000000000000000000010110000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000000100000001101000000000000101101000000000000000000
000000000000000101000111100101100000000000001000000000
000000000000000000100000000000101000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000001000000000000000000000001111000000000000
000000000000000111000000000000001000001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000000000111100000000000001000000000
000000001000001001000010010000001001000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000000101000010100001100000000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000000000000110100101000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000010000000001111000000000000000000
000000000000001000000000010111100001000000001000000000
000000000000000101000011100000101111000000000000000000
000000000000001000000011100001000000000000001000000000
000000000000000101000110000000001110000000000000000000

.logic_tile 2 3
000001000000000101000000000000011000000011110000000000
000010100000000000000000000000010000000011110000000000
011000000000001000000111010000001100000011110000000000
000000000000001011000010000000000000000011110000000000
110000000000010000000000001001101011100010000000000000
110000000000000101000000001111101000001000100000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000001000000001000000000000000000001001111000000000000
000010100000001001000000000000001001001111000000000000
000000000000000000000000000001111100100010000000000000
000000000000000001000000000001101110001000100000000000
000000000000001000000011001111100000010110100100000000
000000000000001001000000001001000000000000000110000000
110000000000001000000110000001111111000101000100000000
100000000000001011000000000000111110000101000100000100

.logic_tile 3 3
000000000000100001000000000011100000000000001000000000
000001000001010000100000000000000000000000000000010000
000010000000000111100000010011100000000000001000000000
000001000000000000000010000000000000000000000000000000
000000001110100000000000000000000001000000001000000000
000000000001000000000000000000001001000000000000000000
000010000000000000000000000000000000000000001000000000
000000000100000000000000000000001000000000000000000000
000000001100100000000000010000001000111100001000000000
000000000001000000000010010000000000111100000000000010
000010100010010001100000000000000000010110100010000000
000000000100001001000000000111000000101001010000000000
000000001110001000000000000000000000010110100000000001
000000000000001001000000001011000000101001010010000000
000010100010000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000100000

.logic_tile 4 3
000000000000001111100011100001000001000000001000000000
000000000000001111100000000000101111000000000000010000
011000000000000011100111100101000001000000001000000000
000000000000000000100000000000001001000000000000000000
010000000000000111000010010001000001000000001000000000
110001000000000000000011110000001110000000000000000000
000000000000001111000000001101101000001110000000000000
000000000000000011100000001011001100001111000000000000
000000000000000001000000000000000000010110100000000000
000000001000000000000000000001000000101001010000000100
000000000000000000000110100000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000010000000000110000101100000001001000100000000
000000000100000000000000000000001111001001000100000010
110000000000000001000011100000000000010110100000000000
100000000000000000000000001101000000101001010000000110

.logic_tile 5 3
000000000000010000000000000011100000000000001000000000
000000000000110000000011110000001100000000000000010000
000000000000000001100111100011100000000000001000000000
000000000000000000000100000000001100000000000000000000
000010000000000001000000000111000000000000001000000000
000000001000010000100000000000101111000000000000000000
000000000000000111000010000000001000111100001000100000
000000000000000000100100000000000000111100000000000000
000000000000000101000000000000000000010110100010000000
000000000000000101000000000101000000101001010000000000
000000000000001011100000000101111111100000100000000000
000000000010000111100010000000011111100000100000000000
000000000001000001000111000000011001111001010000000000
000001000000000000100110100111011101110110100001000001
000000000000000000000011111001011010000010100000000000
000000000000000000000111010001110000000011110000000010

.logic_tile 6 3
000011000000000101000110000101000000000000001000000000
000010000000000000000000000000100000000000000000001000
011000000000000000000110000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
010011100000000000000111000111001000010100001100000000
110011100010000000000010100111100000000001010100000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000000011001001001000010100000000
000000000000000111000000000000001001000100101100000000
000000000000000000000000000111001100001000010110100000
000010100000001000000000011111101000010100001100000000
000001000000000001000010000111000000000001010110000000
000000000001000111000000010000001001000100101100000000
000000000000000000000010000111001101001000010100100000
110000000001001001100000001000001001000100101100000000
100000000000001011000000000111001001001000010100000000

.logic_tile 7 3
000001000110000000000010000101001000001100111000000001
000010100001000000000100000000101100110011000000010000
000000000000000000000010100111001001001100111000000001
000000000010000000000100000000001001110011000000000000
000100000010000000000011100101001000001100111000000001
000000000001001101000110110000001101110011000000000000
000000000000000000000111000101001000111100001010000001
000000001000001001000000000000100000111100000001000000
000100000000000000000000000001001001000000010000000000
000000000100001101000010110000101011000000010001000100
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000001000000
000100000000101101000111000000011010000011110010000000
000000000001000111100100000000000000000011110000000000
000000000000000000000000000000001110000011110010000000
000000000000000000000000000000010000000011110000000000

.ramb_tile 8 3
000001000000110011100110111000000000000000
000000110001010000100110111011000000000000
011000000000000011100000000000000000000000
000000000000000000000000000001000000000000
010010101110000111100111100011100000000000
110000000110000000100000000111000000000010
000100000000000111100111011000000000000000
000000000000000000100011110001000000000000
000001000000000000000011101000000000000000
000000100000000000000000001101000000000000
000000000000000111000000001000000000000000
000000000000000000010011011111000000000000
000000000000000101000000000101100000000000
000000000000010000100000001001101010000010
010000000000000000000000000000000000000000
110000000000000000000011101011001001000000

.logic_tile 9 3
000000000000000111100111101001001100000010100000000000
000000000000000000100100001011010000010111110000000000
000000000000001000000111000011111100110010010000000000
000000000000000001000100000111101100011011000000000000
000000000000000001110000010011101001000000010000000000
000000000000000000000010001011111101000110100000000000
000000000000000111100000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000111000010101111011111100010110000000000
000000000000001111100010011011111010101110000000000000
000000000001110000010010010011101110001011100000000000
000000000001110101000011110000101001001011100000000000
000000000000000101000000001000011111010011100000000000
000000000100000111000011110101011101100011010000000000
000001000000000000000000001001101010001000000000000000
000000000000000000000010101001001011000000000000000000

.logic_tile 10 3
000000000000100000000000000000000000000000001000000000
000000000000010000000011110000001100000000000000010000
000000000000001111100000000000000001000000001000000000
000000000000000001100000000000001100000000000000000000
000000000001010000000000000111100000000000001000000000
000000100000100000000010110000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000000000000000000000101001110101010100000000000
000000000000001101000011111011101001011010010000000000
000001000000000101000000000011001000010110100000000000
000000100000000101100000001101110000010101010000000000
000000001000101000000000000001100001000110000000000000
000000000000011111000000001001001100011111100000000000
000000000000000000010000001011011001100000000000000000
000000000000001101000000000111001100000000000000000000

.logic_tile 11 3
000000000000000000000000000001111010001100110000000000
000000000000001111000000000000111000110011000001000000
000000000000000000000011110001100000010110100000000000
000000000000000000000011110000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000000
100000000000000001
001000000000000001
000000000000000000
000000000000000001
001100000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000001100000000001000000000000001000000000
000000000000000000100000000000001101000000000000010000
000000000000001001100000000011100000000000001000000000
000000000000001011000000000000001101000000000000000000
000001000000000000000011100001100001000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100000
000000000000000000000011100000011100000011110000000000
000000000000000000000110000000000000000011110000000000
000000000000000111000000000000011000000011110000000000
000000000000000001000010000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000011000000001111001111000000000000

.logic_tile 2 4
000000000000000011100111000101100000000000001000000000
000000000000000000100100000000001010000000000000001000
000000000000000011100010110001100000000000001000000000
000000000000001101000110100000101010000000000000000000
000000000000000001000111000101100000000000001000000000
000000000000000001000000000000101011000000000000000000
000000000000001000000110100101100001000000001000000000
000000001000000101000010110000101000000000000000000000
000000000001000001000000000001100001000000001000000000
000000000000001101000000000000101110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010110000001000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101000000000000000000000
000010100000000101100000000011100000000000001000000000
000000000000000000100000000000101100000000000000000000

.logic_tile 3 4
000000000000101111100011100001100001000000001000000000
000000000000001111000000000000001110000000000000001000
000000000000001001100110000001000000000000001000000000
000000000000001001100100000000001000000000000000000000
000001000000100111000111100101000000000000001000000000
000010100011010111000011110000101011000000000000000000
000001000000000101000000000011100001000000001000000000
000000000000000000000000000000101100000000000000000000
000001000000000000000000000101000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100011000001100001000000001000000000
000000000000000000100010000000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000010000000000000000000000000101010000000000000000000
000000000000010001000010100101100000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 4 4
000000000000000000000011100001100001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000001101000010100101000000000000001000000000
000000000000001001000100000000001111000000000000000000
000000000000000001000111100101100000000000001000000000
000000000010000000000100000000101111000000000000000000
000000000000000011100000010001100001000000001000000000
000100000000000000100011110000001101000000000000000000
000000100000001000000010000001100000000000001000000000
000000000010000111000000000000101110000000000000000000
000000000000000001100010000101100000000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000001000010010001000000000000001000000000
000001000000000000100111100000101011000000000000000000
000000000000000001000000000011000001000000001000000000
000000000000000000100000000000001100000000000000000000

.logic_tile 5 4
000000000000000011100000000011100001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000111000011100011100000000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000011110001100000000000001000000000
000000000000000000000111000000001011000000000000000000
000000000000000101000000000111100001000000001000000000
000000000000000101100000000000101010000000000000000000
000001000100000000000111000011100000000000001000000000
000010100000100000000111100000101110000000000000000000
000000000000001001100010110011100000000000001000000000
000000000000001001100111000000001101000000000000000000
000000000001010011100000000101000001000000001000000000
000000000000000000100000000000101110000000000000000000
000000000000000011100011100011000001000000001000000000
000000000000000000100000000000101001000000000000000000

.logic_tile 6 4
000000000000000000000000001111001000010100001100000000
000000000000000000000000000011000000000001010100010010
011000000000000000000000001101001000010100001100000100
000000000000000000000011100111000000000001010100000000
110010000000001001100111100111001000010100000100100001
110000000000001111000100000111100000000001010100000000
000001000000000000000010100101000000101001010000100000
000000100000010000000000000101101100100110010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000011010000011110000000000
000000000001000011000000000000010000000011110010000000
000000000000001011100011110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000001100001000000000000000011000000011110000000000
100000000000000011000000000000010000000011110011100000

.logic_tile 7 4
000000000000000000000000000000000000010110100000000000
000000000000000000000010011001000000101001010001000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000101100000000000001100000011110000000000
000000000000000000000000000000000000000011110001000000
000000000000000000000000000000000000001111000010000000
000000000000000000000000000000001111001111000000000000
000000000000000011100110010000000000010110100000000000
000000000000000000010111010101000000101001010010000000
000000000001000000010000011000000000010110100000000000
000000000000000000000010111111000000101001010010000000
000000100001000000000000010011000000010110100000000000
000000000000000000000010010000100000010110100010000000
000000000000000000000000010011000000010110100000000000
000000000010000000000010010000100000010110100001000000

.ramt_tile 8 4
000001010000010000000010001000000000000000
000010100000100000000100000011000000000000
011000010000100000000000001000000000000000
000000000000011001000011011111000000000000
010000001100000000000011100101000000000000
110100000000000111000000000111000000000000
000000000000000000000000001000000000000000
000000000000000001000000000101000000000000
000000000000100001000000000000000000000000
000000000101000000100010001011000000000000
000000000000000000000000000000000000000000
000000000000000001010000000011000000000000
000000001100000001000000001111000001000000
000001000000000111000010001001001000000000
110000000000000111000000000000000000000000
110000100000000000100010011111001001000000

.logic_tile 9 4
000000000000000111100000001001000000000110000000000000
000000000000000000100000001101001100011111100000000000
000000000000000111100000001001111010111110010000100000
000000000000001001000000001101011101000001100000000000
000000000000000000010000000000011010000011110010000000
000000000000000000000010110000000000000011110000000000
000000000000100111100111110011100000010110100010000000
000000000001011101100111010000100000010110100000000000
000100000000000000000110101111000001010110100000000000
000000000000000101000000000101101011100110010000000000
000100000000000000000000000111011011001110100000000000
000000000000000000000010100000011000001110100000000000
000000000000000101000000001000000000010110100010000001
000000000000000000000010100111000000101001010000000000
000000000000000101000000000000000000010110100010000000
000000000100000000000000001101000000101001010000000100

.logic_tile 10 4
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000101010000000000000001000
000000000000000000000110000001101000001100111000100000
000000000000000000000110110000101101110011000000000000
000000000000000001100111100111001000001100111000000000
000000001110000000100000000000101011110011000000000000
000000000000101101000000010111001000001100111000000000
000000000001000011100010010000101000110011000000000000
000000000000000000000110000111101000001100111000000000
000000000000000000000100000000001010110011000000100000
000000000000000000000111100111101001001100111000000000
000000000000000000000110110000001001110011000000100000
000000000000010000000010100011101001001100111000000000
000010100001000000000110110000101101110011000000000000
000000000000000101000010100111101001001100111000000001
000000001100001101100100000000101010110011000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000001001100001001100110000000000
000010000000000000000000000111101001110011000000000000
000010000000000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 4
000000000010000000000010100111011000111001000100000000
000000000000000000000100000000011100111001000100000000
011000000000001000000110010011011101000000000010000011
000000000000000001000010000101101111001000000011000000
000000000000000000000000001011101110111001010100000000
000000000000000011000000000001001100110110110100000000
000000000000000000000000001011001110101001010100000000
000000000000000000000000001111110000010100000100000000
000000000000000000000000010101011111000001010000000000
000000000000000111000010001011011100000010000000000000
000000000000000101100000000001101100000000100100000000
000000000000001111000000000000101001000000100100000000
000000000000001000000110001111011000000010100000000100
000000000000000001000000000111010000000000000010000001
110000000000000101100000001011001111010100100100000001
100000000000000000000011101111011001111000101100000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101011001101001110100000000
000000000000000000000000000000001100101001110100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000011100010101000000000010110100000000000
000000000000000000100110110101000000101001010000000000
000000000000000001100111001111001011100000000000000000
000000000000001101000010110111111101000000010000000000
000000000000000000000010000001101101100010000000000000
000000000000000001000011100011101010000100010000000000
000000000000000101000010101101111000110011000000000000
000000000000000000100100000011111000000000000000000000
000000000000001001000000000111001011100010000000000000
000000000000001011000010001011011000001000100000000000
000000000000001001000110010001011110110011000000000000
000000000000000001000011000101111001000000000000000000
000000000000001000000110010000000001001111000000000000
000000000000000011000010000000001011001111000000000000
000000000000001000000111100011111101100000000000000000
000000000000000011000000001111011000000000000000000000

.logic_tile 2 5
000000000000000011100111000001100001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000100111000000000001100000000000001000000000
000000000000001101000000000000001000000000000000000000
000000000000000101100010100001000000000000001000000000
000000000000100000000100000000101011000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000010110000100000010110100000000000
000000000000000000000000000111001010000001010000000000
000000000000000000000000000000100000000001010000000010
000000000000000000000110000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000001000000000010110100000000000
000000000000001101000010110111000000101001010000000000

.logic_tile 3 5
000000000010000111000010110111100001000000001000000000
000000000000000111000111000000101001000000000000010000
000000000000000011100011110101100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000001001111000010000000000001000000001000000000
000000000110100011100000000000001110000000000000000000
000000000000000001000000010000001000111100001000000000
000000000000000111000011000000000000111100000000000000
000010100000100000000000001001011100000111000000000000
000000000001010000000000001011101111001111000000000010
000000000000000001100000010111101111100010000000000000
000000000000000000000010000001101001000100010000000000
000000000000000111000110000101111010100010000000000000
000000000000000000000000000001101010001000100000000000
000000000000000101100111010001001011100010000000000000
000000000000000000000110100101111000000100010000000000

.logic_tile 4 5
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010100000000000000000000011100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000001010000000110001011000001010110100000000000
000000000000000000000000001111101100000110000010000010
000000000000001001100000010000001110000011110000000000
000000000000000101000010000000000000000011110000100010
000000000000100001000000000000001110000011110000000000
000000000001010000000010000000010000000011110000100010
000000000000000000000010100101100000010110100000000000
000000000000000000000100000000000000010110100000100010

.logic_tile 5 5
000000000000010011100111100101100000000000001000000000
000000000000010000000011110000101110000000000000010000
011000000000000101100000010001100000000000001000000000
000000000000000111000011110000101001000000000000000000
010000000000000001000000000001100001000000001000000000
010000000000000000000000000000001110000000000000000000
000000000000000001100000010000001000111100001000000000
000000000000000001000010100000000000111100000000000010
000000000001010000000010001001011011100010000000000000
000000000000000000000010001111001101000100010000000000
000000000000000000000010110011111010000010100100000000
000000000000000001000111010000000000000010100100000000
000000000000100011100010100011101110100010000000000000
000000000000000001000110110101101111001000100000000000
110000000000000011100010000001101100100010000000000000
100000000000000000000100001111011101001000100000100000

.logic_tile 6 5
000000000000000011100000010101000001000000001000000000
000000000000000111000011010000101000000000000000001000
000010100000000000000010100111100001000000001000000000
000000000000001101000100000000101010000000000000000000
000000001110000000000111010001100000000000001000000000
000000000000000000000111000000101011000000000000000000
000000000000101000000000000111000000000000001000000000
000000000001000011000000000000101000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000010010111100001000000001000000000
000000000110000000000010100000001111000000000000000000
000000000000001000000110110011100001000000001000000000
000000000000000101000010100000101101000000000000000000
000000000000000101100110100001000000000000001000000000
000000000000000000000010000000001111000000000000000000

.logic_tile 7 5
000000000000100000000000001000000000010110100000000000
000000000001010000000000000001000000101001010000000000
000000000000000101000000000011000000010110100010000000
000000000000001101100010110000000000010110100000000000
000000001111010111100010100000000001001111000000000000
000001000000000000100100000000001011001111000000000000
000000000000000000000010100101000000010110100000000000
000000000000000000000111100000100000010110100000000000
000100000000001000000000000101111001100010000000000000
000000000000001001000000000101101000001000100000000100
000000000000000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000101000001001000000000001000000000010110100000000000
000000000000001011000000001001000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000100000000000000000111000000101001010000000000

.ramb_tile 8 5
000000000000000111100011110000000000000000
000000010000000000100010111101000000000000
011000000000001000000111001000000000000000
000000000000001111000100001111000000000000
110000000001000000000111000101000000000100
010000000010100000000111100111100000000000
000000000000000111100000011000000000000000
000000000000000000100011011101000000000000
000010000000010000000000000000000000000000
000000000000101001000011101001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000001100000000111000001000100
000000000000000111100000000011001000000000
010000000000000000000000010000000000000000
110000000000000000000011011001001000000000

.logic_tile 9 5
000000000000000000000000000011100000000000001000000000
000000001010001001000000000000000000000000000000001000
011000000000000001110000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000000010110000000001000000100101100000000
110000000000000000000000000001001101001000010100000000
000000000000000000000000010101001000010100001110000000
000000000000000000000010001011100000000001010100000000
000000000001010000000010010111101000010100001100000000
000000001010000000000110000001000000000001010100000000
000000000000000101100110000000001001000100101100000000
000000000000000000000000001011001000001000010100000100
000000000000000000000111000101101000010100001100000000
000000000000000000000000000001100000000001010100000000
110000000000011000000000010000001001000100101110000000
100000000000100001000010101011001101001000010100000000

.logic_tile 10 5
000000000000000000000011100001001000001100111000000000
000000000000000000000100000000101100110011000000010000
011000000000000001100000000111101000001100111000000000
000000000000000000000000000000001100110011000000000000
110000000000000000000000001111001000110011000000000000
010010100000000000000000001111100000001100110000000000
000000000000000000000000010000000001001111000000000001
000000000000000000000010100000001011001111000001000000
000000000000000101000000010000000000000000000000000000
000000000000001101100011000000000000000000000000000000
000000000000000000000000001000001110000010100100000000
000000000000000000000000000001010000000001010100000000
000000000000000000000111000111111000000101000100000000
000000000000000000000110110000101111000101000100000000
110000000000000001000111110000000000000000000000000000
100000000000000000100010000000000000000000000000000000

.logic_tile 11 5
000000000000000000000010101001100001010000100100000000
000000000000001111000100001001001100000000000100000000
011000000000000001000000011111001100000010000000000000
000000000000000000100010011101101011000000000000000000
000000000000000000000000001001100001010000100100000000
000000000000000000000010111001001101000000000100000000
000000000000000101000000001001100001010000100100000000
000000000000000000100010110001101100000000000100000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000101101100000010011011010000000000000000000
000000000000010101000010101111101110000001000000000000
000000000000001000000110010000000000000000000000000000
000000000010000011000011010000000000000000000000000000
110000000000000001100000000001011110100000000000000000
100000000000000000000000001001001100000000000000000001

.logic_tile 12 5
000000000000000000000110110011100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000000000000000011011110001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001101100000000101001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100011101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 13 5
000000000000000000000000000111100000010000100100000000
000000000000000000000010011001101010000000000100000000
011000000001010000000110100011101000000000100100000000
000000000000000000000000000000111011000000100100000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001011101100000010000010000000
000000000000000001000000001101001100000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000001111110000001000100000100
000000000000000000000000000000111001000001000100000000
110000000000000000000000011001011100000010100100000000
100000000000010000000010011011110000000000000100000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000011101000000000000000
000000010000000000000111001001000000000000
011000000000000000000000001000000000000000
000000000000000000000011000101000000000000
110001000000000000000000000111100000000000
110000000000000011000000001001000000000000
000000000000000000000000000000000000000000
000000000000000011000000000101000000000000
000000000000000111000000011000000000000000
000000000000000000000011011011000000000000
000000000000000000000010000000000000000000
000000000000000111000011100111000000000000
000000000000001000000111101001000000000000
000000000000001111000100000011101101000000
110000000000001111100000000000000001000000
110000000000001101100000000011001101000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000101000000000000000000000000
000000000000100000000000000000100000000001000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000001000000110010101100000000000001000000000
000000000000000001000010000000100000000000000000000000
010000000000000000000011001000001000000100101100000000
110000000000000000000100000011001001001000010100000000
000000000000000001100010101111001000010100001100100000
000000000000001101000100000111100000000001010100000000
000000000000000000000000001000001001000100101100000000
000000000000000000000000000011001000001000010100000000
000000000000001000000000001101101000010100001100000000
000000000000000111000000000111000000000001010100000000
000000000000000000000110001000001001000100101100000000
000000000000000000000000000011001001001000010100000000
110000000000001000000000001000001001000100101100000000
100000000000000111000000000111001001001000010100000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000100000100
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000100101000000000011000000010110100000000000
000000000001001101100000000000000000010110100000000000
000000000000001000000010100011000000010110100000000000
000000000000000011000000000000000000010110100000000000
000000000000000000000000000111111100111101010000100100
000000000000000000000010110000010000111101010000000000
110000000000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 3 6
000000000000101111000011100001000000010110100000000100
000000000001010011000011100101100000000000000000000000
000000000000000111100111010101101010000010000000000001
000000000000000111100111011001001000000000010000000000
000010000010001011100010110011111111110011000000000000
000000000000001011000111010001101001000000000000000000
000000000000001111100010111101101010100000000000000000
000000000000000001000010001101111110000000000000000000
000000000000000000000011001011101011110011000000000000
000000000100000000000000000001011101000000000000000000
000000000000001001000010101001001111100010000000000000
000000000000001011000010100001101001001000100000000000
000000000000001101000010010101001101100010000000000000
000000000000000001100010000001011100001000100000000000
000000000000000001100000000111011111100000000000000000
000000000000000001000000001111101010000000000000000000

.logic_tile 4 6
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
011000000000000000000000010000000000000000001000000000
000000000000000000000010000000001101000000000000000000
010000000000100000000110110101001000010100001100000000
110000000001010000000110000111100000000001010100000001
000000000000001001100000000111001000010100001100000001
000000000000000001100000000011100000000001010100000000
000000000000000111000110100101101000010100001100000000
000000000000000000100000000111000000000001010100000010
000000000000000000000000000111101000010100001100000000
000000000000000000000000000011000000000001010100000010
000001000000100111000110000000001001000100101100000000
000000000001000000100000000111001001001000010100000010
110000000000000001100110000111101000010100001100000001
100000000000000000000000000011100000000001010100000000

.logic_tile 5 6
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001101000000010111011001110011000000000000
000000000000001111000011110011011000000000000000000000
010000000000000001100010000101111101100000000000000000
110000000000000000000010000101111100000000000000100000
000000000000000101100000001000001111000101000100100000
000000000000000001000010100001011010001010000100000000
000000000000000001000010000101001100110011000000000000
000000000000001101000010110011111101000000000000000000
000000000000001001000110000000011100000000110000000000
000000000000000001100010000000011001000000110010000000
000000000000000101000110001111111011111100110001000100
000000000000000000100011110001001110111100010001000000
110000000000000001100000001101101110100010000000000000
100000000000001111000000000011011111000100010000000000

.logic_tile 6 6
000000000100000101000000000101000001000000001000000000
000000000100000000100000000000101001000000000000010000
000001001100000000000000000101000000000000001000000000
000000100000000000000010110000001000000000000000000000
000010100000000011100111010011000000000000001000000000
000001001010000000100111000000101011000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000011100000000000111100000000000000
000000000000000000000010110011100000010110100000000000
000000000000000000000010100000000000010110100000000000
000000000000000101000000000111001101100010000000000000
000000000000000000000000001111111011000100010000000000
000000000000000000000110101111111101100010000000000000
000000000000000000000011100111101011000100010000000000
000000000000000111000000010000001100000011110000000000
000000000000000000100010100000010000000011110000000000

.logic_tile 7 6
000100100000000000000011110001100000000000001000000000
000001000010000000000110000000000000000000000000001000
011000000000001101000000000000000001000000001000000000
000000001100000111100000000000001010000000000000000000
110100000000000000000000001000001000000100101100000000
010010000000000000000000000001001001001000010100000000
000000000000000000000000000000001000000100101100000000
000000000000001101000000001001001101001000010100000000
000000100000000000000110011000001001000100101100000000
000000000000000000000011000001001100001000010100000000
000000000000001000000110010111101000010100001100000000
000000001110000001010010001001000000000001010100000000
000000000000000000000000001000001001000100101100000000
000000001000000000000000000001001101001000010100000000
110000000000000001100000000000001001000100101100000000
100000000000000000000000001001001101001000010100000000

.ramt_tile 8 6
000000010001000111000000001000000000000000
000000001010100000000010001111000000000000
011010110000000000000000001000000000000000
000000000000000000000010011111000000000000
110000000000000000000000001001000000000000
010001000000000001000010000111000000000000
000000000000000011100000000000000000000000
000000000000000000100000001101000000000000
000000100001000001000000011000000000000000
000001001010100000000011011001000000000000
000000000000000111000000000000000000000000
000000000000000000000000000011000000000000
000000000001000000000010000011100000000000
000001000000101001000000001111001001000000
010010100000000001000010000000000000000000
110001000000000000100110000111001010000000

.logic_tile 9 6
000010000110000111000000000000001000000100101100000000
000000000000000000100000000111001100001000010101010000
011000000000001000000000001000001000000100101100000000
000000000000001101000000001111001100001000010101000000
110100000000000000000000000111101000000100100110000000
110000000000000000000000000000101101000100100100000000
000010100000000000000110000101100000000000000000000000
000001000000000000000000000000100000000001000000000000
000000000001011001100000010000000001000000100000000000
000000000000000001000010000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110010000000000000000000001000000000111001110000000000
100001000000000000010010001111001000110110110000100010

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000011110110000001
010000000000000000000000000000010000000011110101100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011010000000001000000000000111100001000000000100000000
000001000000000001000000001101101110001001000100000000
000000000000000001100000000101011110000000000100000000
000000000000000000000010111011100000000010100100000000
000000000000000000000000001101011001100000000000000000
000000000000001101000010110101001011000000000000000000
000000000000000000000000010111011110000000000100000000
000000000000000000000010101001000000000001010100000000
000000000000001000000000010011100001000000000100000000
000000000000000101000010101101001110001001000100000000
000000000000001101100000000101011110000000100100000000
000000000000000101000000000000101110000000100100000000
110000000000000000000110100011100001000000000100000000
100000000000000001000000001101101110001001000100000000

.logic_tile 12 6
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001000110011000000010000
000000000000001000000110110001101000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 13 6
000000000000000000000000000111111000000000100100000000
000000000000000000000000000000001011000000100100000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111000000000000110000000
000000000000000000000000000101000000000010100100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000110100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000001011111111010111100000000010
000000000000000000000000001011111001000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000001011101010010111100000100000
000000000000000000000000001011111101001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.ramt_tile 25 6
000000010000000001000000001000000000000000
000000000000000000100000001011000000000000
011000010000000000000110001000000000000000
000000000000000111000111100101000000000000
110000000110001000000000001101000000000000
110000000000001111000000001111000000000010
000000000000000000000000000000000000000000
000000000000001111000011000001000000000000
000000000000000001000000001000000000000000
000000000000000000000000000001000000000000
000000000000001000000000000000000000000000
000000000000000111000011100011000000000000
000000000000000000000011011111000001000000
000000000000000000000011001001101100000010
110000000000000111100010001000000001000000
110000000000000000000000001001001011000000

.logic_tile 26 6
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000111000000001101001000010100001100100000
000000000000000000100010011101000000000001010100010000
011000000000000000000110000101001000010100001100000000
000000000000000000000000000001000000000001010100000000
010000000000001001100000000001001000000100100100100000
010000000000000001000000000000001101000100100100000000
000000000000001000000011101101001101100010000000100000
000000000000000001000100001001001110001000100000000000
000000000000001000000000010001011010000010100100000000
000000000000000111000010000000000000000010100100100000
000000000000001000000000000111100000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
110000000000000101000000000000011101000100100100000000
100000000000000001000000000001001001001000010100100000

.logic_tile 2 7
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000101000000
110000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000001000
011000000000000000000000000011000000000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000000000000000011101000001100110010000000
110000000000000000000000000000001101110011000000100111
000000000000000000000000001000000001100110010000000000
000000000000000000000011101101001111011001100000000000
000000000000000101000000010000000000000000000000000000
000000000000001101100010110000000000000000000000000000
000000000111110101000000000000000000000000100000000000
000000000000100000100000000000001100000000000000000000
000000000000000001000111110000000001000000100100000010
000000000000000000000110110000001110000000000100000000
110000000000000001000010010111101110101000000000000000
100000000000000000000011010000100000101000000000000000

.logic_tile 4 7
000001100000001000000000000000001000000100101100000000
000000000000000001000010011101001000001000010100010010
011000000000001000000000000101001000010100001100000000
000000000000000001000000001111000000000001010100000001
010000000000000001100010010111101000000100100100000000
010000000000000000000010100000001101000100100100000010
000000100000000101100000000000011100000100000000000000
000000000110000000000010110000010000000000000000000000
000000000000000000000000011000001010010000000010000101
000000000000001101000010000101011100100000000010100000
000001000000011011100000011111111001000110100000000100
000000100000100101000010101101101100001111110000000000
000000000000000000000110110000000000000000100000000000
000001000100000000000011110000001111000000000000000000
110000000000001000000110100000011100000100000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001110000111100000000000001100000100000110100010
000000000000000000000011100000010000000000000100000000
010010100000001000000110100111100000000000000110100000
110000000000000111000000000000000000000001000100000000
000000000000000000000000000000000000000000100100100100
000000000000000000000000000000001010000000000100000000
000000000000100000000000000111000000000000000100000000
000000000000000000000011100000100000000001000100100000
000001001100000000000000000000000001000000100110000000
000010100000001001000010000000001000000000000100000100
000000000000000000000000011000011111111001010010000000
000000000000000000000011010011011101110110100000100010
110000000000000000000000000000011000000100000100000000
100000000000000111000010110000010000000000000100100000

.logic_tile 6 7
000000100000001111000000010000001100001100110000000000
000000000000000001100011110000001010001100110000000000
000000000000001011100000010000000000001111000000000000
000000000000001111100011010000001100001111000000000000
000010100000000001000010101111101110100010000000000000
000001001000000001000011111111001100001000100000000000
000010000000010101000111001011001011011100000000000000
000001000000100000000110101101111100111100000000000010
000000000000001101100000010001001011000001000000000001
000000000000000101000010001001011000000000000010000000
000000000000000001100000000001011011000000000000000000
000000001100000000000000000101001111010000000000000000
000000000100001000000000000000000000010110100000000000
000000000000000011000000000011000000101001010000000000
000000000000011000000010011101111000101001010000000000
000001000000100101000010100001110000111110100010000010

.logic_tile 7 7
000000000000000000000000001101001000010100001100000000
000000000000000000000000001111000000000001010100010000
011000000001011111000010101101001000010100001100000000
000000000000100011000000001011000000000001010100000000
110000000100101001100000001111001000010100000100000000
110000000001010001000011101111100000000001010100000000
000010100000001001100000000000000000010110100000000000
000001000000000101000000001111000000101001010000000000
000100000000000000000000011000011101000001100100000000
000000000000000000000010000011011010000010010100100000
000000000001011000000011100111111010000010100100000000
000000000000100001000000000000100000000010100100000000
000100000100000000000011110001111001100010000000000000
000000000000000000000110001011101000001000100000000000
110010100000000000000011101000000000100000010010000001
100001000000000000000000000101001011010000100000000000

.ramb_tile 8 7
000000100001001111100000011000000000000000
000000010000001111100010111011000000000000
011000000000001000000000001000000000000000
000000000000000111000000001101000000000000
110000000000010000000000000011000000000000
010000001010000111000000001001000000000010
000100000000001000000111111000000000000000
000000001110001001000111010101000000000000
000000100001000111000000011000000000000000
000001000100100000000011101101000000000000
000000000000000111000000001000000000000000
000000000000000000000011000011000000000000
000000000000000000000011100101000000001000
000000000000000000000000001111001000000000
010000000000000000000000011000000000000000
010000000000000000000011011111001000000000

.logic_tile 9 7
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000001000
011000000000000001110000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
110000000000000000000110000111001000001100111110000001
110000000000000000000000000000100000110011000101100001
000000000000000000010000000101001000001100111100000000
000000000000000000000000000000100000110011000111100001
000010100000000000000110100000001001001100111100000000
000000000000000000000000000000001100110011000101000101
000000001010001000000000000000001001001100110110000100
000001000000000001000000000000001000110011000101000000
000100000001000000000111010000001110001100000000000001
000000001010100000000110000000011011001100000000100010
110001000000000000000000001011100000000000000000000011
100010000000000000000000000001000000010110100001000011

.logic_tile 10 7
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000110111001011000000000000000000000
000000000010010000000010100011111001000100000011100000
110000000010000001100110100011111111110111110000000000
110000001000000000010010101101011010011111110000000000
000000001111010111000000000001000000001100110110000101
000000000000000000000000000000101001110011000101100100
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101000010100101011111000000000000000100
000000000000100000100100001111011101000000100000000000
000000000000010000000010010101001000010100000000000001
000000000000000000000010000000110000010100000001100000
110010000000000000000110011000001010000000010000000000
100000000000000000000010001001011001000000100000000000

.logic_tile 11 7
000000000000000000000110000111001100000000100100100000
000000000000000000000011100000101100000000100100000000
011000001010001000000000000011000000000000000100000000
000000000000000111000000001111101100001001000100000000
000000000000000000000000001001000001100000010010000001
000000000000000000000000000001101111000000000000000010
000000000000000000000010101101101111100000000000000000
000000000000000000000000001011101100000000000000000000
000000000000001001000000011111001100000000000100000000
000000000000000101000010100111100000000010100100000000
000000000000101011100110100011100000000000000100000000
000000000000000101100000001111001100001001000100100000
000000000000000001100000010111011110000100000100000000
000000000000000000000010000000111001000100000100000000
110000000000000101100010010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 12 7
000000000000001011100000000000001000001100111000000000
000000000000000101100000000000001000110011000000010000
011000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000001101100110010000001001001100111000000000
000000000000000101000010100000001111110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000001100000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000001000000000000000101101000001100111000000000
000000000000100000000000000000100000110011000000000000
110000000000000000000000010101101000000100000100000000
100000000000000000000010101101101000000001000100000000

.logic_tile 13 7
000000000000000000000110101101000000010000100100000000
000000000000000101000000000011001010000000000100000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000001101100000001101101110000000000000000000
000000000000001011000000001001001000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000001001001010000000000100000000
000000000000000001000000000011100000000001010100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000111000000001000000000000000
000100010000000000000010000111000000000000
011000000000000001000000001000000000000000
000000000000000111100011101111000000000000
010000000000000011000111110111000000000000
110000000000000000000111101001000000000000
001000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000000000000111001000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000000000001000000000001000000000000
000000001000011000000000001011000000000000
000000001110101101000010010001101010000000
110000100000000001000000000000000000000000
010000000000000000000011110001001111000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000000011000000000101100001000000001000000000
000000000000000000100010100000001011000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000001000000000010000000001000000001000000000
000000010000000101000010100000001000000000000000000000
000000010000000000000110100000000001000000001000000000
000000010000000000000000000000001100000000000000000000
000000010000000000000110100000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 2 8
000000000000001000000000000000001100000100000100000000
000000000000000001000000000000000000000000000100000100
011000000000000000000000000000000001000000100110000000
000000000000000000000000000000001101000000000100000101
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000000000000000000100000100
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000010000000011100111000000001010000011110000000000
000000010000000000100100000000010000000011110000000000
000000010000000011100111000000000000000000000100000100
000000010000000000100000001011000000000010000100000000
000000010000000101000010100000000000001111000000000000
000000010000000000100100000000001110001111000000000000
110000010000000000000000000000001110000011110000000000
100000010000000000000000000000010000000011110000000000

.logic_tile 3 8
000000000000001011100000000000001100001100110010000000
000000000000010101100011110001001010110011000000000111
011000100000000000000000000001100000000000000110100000
000001000000001001000000000000000000000001000100000000
010000000000001101100000001000000000000000000100100000
010010000000000001000011100111000000000010000110000000
000000000000000000000010100000001010010000000010000100
000000000000000000000000000101001000100000000000100100
000100010000000101100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000100010000000000000111001101100000101001010000000000
000000010000000000000000001011100000111111110001000011
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000100000000001000110100010
110000010000000111000000000000000000000000000000000000
100000010000000000100000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000000000111000000000110000000100000
000000000000000101000000001011101000000000000011000100
011000000000001000000000011001101101000110100000000000
000000000000001001000011101111001101001111110000000000
010000000000000000000111000111011011100000010000000000
110000000100000000000100001011101001111110100000000100
000000000000001000000000000000011110000100000100000000
000000000000000001000000000000010000000000000100000000
000000010001010000000000011000000000000000000100000000
000000010000000001000011110111000000000010000100000000
000010110001010000000010000001001100000000100000000110
000001011000000000000100000000011111000000100000100000
000000010000000000000000010000001110000000100000000011
000000010000000000000010010001011101000000010000000000
110010110000001011100010010000000001000000100100000000
100000010000000011100010000000001110000000000100000000

.logic_tile 5 8
000000000000000000000110000000011000000100000100000000
000010000000000000000010110000000000000000000100000000
011000100000000101000000000001011101010111100000000000
000000000000000000100000001101111011000111010000000001
110000000010000001000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000101101100110110000000000000000100100000000
000000000001011011000010100000001101000000000100000000
000000011111000000000111000111011011010111100000000000
000000010000100000000000000101001101001011100000000000
000000010000001000000000011101111010010111100000000001
000000010000001001000011110101011111000111010000000000
000000010001011000000011110000000000000000000000000000
000000010000000001000011110000000000000000000000000000
110000010000000000000000001011111100000110100000000000
100000010000001111000000000111011001001111110000000000

.logic_tile 6 8
000000000001011111100111111001011010000000000000000001
000000001100100001100011110001111010000000100000000010
011000000000001111100111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010010100000001001000110000000001110110000000000000001
010000000000001101100000000000001101110000000010000101
000000000001010000000000011001101010000000000000000000
000000000000100000000011111101001001100000000010000000
000000010000000000000000000000011000000100000100000000
000000010000000000010011100000000000000000000100100100
000010010000000000000000000000000000000000000100000000
000001010000100000000000000001000000000010000100100000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
110000010000000000000000001001001010010110100000000000
100000010010100000000000001001011010101011010010000100

.logic_tile 7 8
000100000000000111100011100101011100000111110010000010
000000000000000000000111110101011011000011110000100000
000000000000001011100110000101001000101000000000000000
000000000100001101000000000000010000101000000000000000
000000000001001001000110110101111000111111110000000000
000000000000000101000011110111101001001111110000000001
000010000000000111100110110111001001000000000000000101
000001001110000000000011111001011011000100000000000001
000000010100000001100110000001100001000110000000000000
000000010010000000010000000000101110000110000000000100
000010110001010000000010100111100000010110100000000000
000001010000100000000100000011101000001001000000000000
000000010000000011100000001001101101000000000000000000
000000010000000000000000001101111010000010000010000000
000000010000000001000010100000011000110000000000000000
000000010000000000100100000000001011110000000000000000

.ramt_tile 8 8
000000010000000001000000011000000000000000
000000000010001001100011110011000000000000
011000110000000111000000001000000000000000
000001000000000000000000001011000000000000
010010000001000000000000001011000000000000
010000000000101001000000000111100000000000
000000000000000111100000000000000000000000
000000000000000000100010010001000000000000
000000010000000000000011100000000000000000
000000010110000000000010001011000000000000
000000010000000000000010001000000000000000
000000010000001001000000001101000000000000
000000010000000000000000001001100000000000
000000011010000001000000001111001000000000
010000010000000001000010000000000000000000
110000011110000000000100000111001010000000

.logic_tile 9 8
000100000000000000000110000101001000000000100001000001
000000000000000000000100001101111111000000000000000100
000000000000000001110010100101001110000000000000000001
000000000000000000000000001001111011100000000001100000
000000000000001000000010101001101011010110100000000000
000000000000000001000010100011001101010111100000100001
000000000000000101000000001011011011010110100000000000
000001001010000101000010101001001011101110000000000100
000000010000001000000111100101000000000000000010000010
000000010000000101000100001101100000010110100000000000
000000010000000000010000010101100001010000100010000010
000000010000001001000010100000001010010000100010000001
000100010000001111100111000101001000000010000000000001
000000010000000101100000001101111111000000000000000100
000001011000100000000000000111011100010110100000000000
000000010000000000000000000111001101010111100000000000

.logic_tile 10 8
000000000000001111100010100111011010000000000001000000
000000000000000111000000001111101101000010000001000110
000000000001001101100010101001100000001001000000000000
000010000100100101000100000101001001000000000000000000
000100000000000001100110000001011001100000000000000000
000000000000000000000000000001011011000000000000000000
000000100000001000000110100000001110101000000000000000
000001001000001011000010101111010000010100000001000001
000000010000100000000000000011100000101001010000000000
000000010000010000000010000101100000000000000000000000
000010110010000000000110001000001011100000000000000001
000000010000000000000100000001011011010000000000000001
000000010000000000000110010101101110000000000010000001
000010110000000000000110011011011111000010000001000000
000000010000100000000000000000001011110000000000000000
000000010110000000000000000000001000110000000000000100

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000010001010000000000001000000000000000
000000000000000000000000001001000000000000
011000010001000001000000000000000000000000
000000000010000000100011101011000000000000
110000000000000000000000010101100000000000
010000001110000000000011000111000000000100
000000100000001000000011101000000000000000
000000000000001111000010001101000000000000
000000010000000000000111011000000000000000
000000010000000000000011011011000000000000
000000010000000001000000001000000000000000
000000010000000001000010000001000000000000
000010010000010001000000001101000001001000
000001010000100000100000001101101110000000
110000010000000111100000001000000001000000
010001010000100000000010001111001100000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000100100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000001100000001101111000000000000000000000
000000000000000000000010110011001010000000100000000000
011000000000000101000000010001000000000000000100000000
000000000000000000100010000000100000000001000100000000
000000000000001101000000010000000001001111000000000000
000000000000001001100010010000001001001111000000000000
000000000000000001100010100011100000000000000100000000
000000000000001101100000000000000000000001000100000000
000000010000000000000000000000000001001111000100000000
000000010000000000000000000000001100001111000100000000
000000010000001000000110100101111011000011100000000000
000000010000000001000000000101011101000011000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000100000000
110000010000000000000010000111111000000000000000000000
100000010000000000000000001101111000010000000000000000

.logic_tile 2 9
000000001100000101000000000000000000000000001000000000
000000000000001001000000000000001011000000000000001000
000000000000000101000000010001100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101100110100000000000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000001000001000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 3 9
000000000000000000000000000011011100000001010010000000
000000000000000101000011100001000000000000000010100001
011010000000010000000000000000011100000100000100100000
000001000000100000000000000000000000000000000100000000
010000000000000000000010001000000000000000000100000100
110000000000001001000000000111000000000010000100000010
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000100000010
000000010000000001100000001000000000000000000100000000
000000010010000000100000001011000000000010000100100000
000000010000000001000010100000000001000000100100000000
000000010110000101000010100000001101000000000100100100
000000010000000001000010100111000000101001010000000100
000000010000000001100000001001001110110110110001000000
110000010000000101000000000000000000000000000100000100
100000010000000000000000000101000000000010000100100000

.logic_tile 4 9
000000000000001101000010100101011001010111100000000000
000000000000000001100100001101001000001011100000000000
011000000000001101000010100000000000000000000100000000
000000000000001011000110111001000000000010000100000000
110010100000000101000010100001100000000000000100000000
010001000000000101000000000000100000000001000100000000
000000000000001101000000000000011000000100000100000000
000000000000001001100000000000010000000000000100000001
000000010000000000000000000101101110011111110000000000
000010010000000000000011100101011000111111110000000000
000000010000000000000000001111000000101001010000000000
000000010000000000000000000001000000000000000000000100
000000010000000001100000000001000000000000000100000000
000000010000000000000010110000000000000001000100000000
110000010000000000000000000000011010000100000100000100
100000011010000000000000000000000000000000000100000000

.logic_tile 5 9
000000000000000101000000011000000000100000010000000001
000000000000000000100010100111001001010000100000000000
011000000000001000000010111111111000011111110000000000
000000000000000101000010001001111111111111110000000000
010000000000000001000111100000011110000100000100000000
110000000000000000000100000000000000000000000100000000
000000000000000001100000010000001100110000000000000000
000000000000001101100010100000001000110000000000000000
000000010000001000000110001111001100000001000000000000
000000010000001111000000001011011111000010100000000000
000010110000000000000010000011111000000010100010000010
000000010000000001000110000000000000000010100000100000
000000010000001000000011011011111110010111100000000000
000000010000001001000011010101111010001011100000000000
110000010000000001100110011111101101000110100000000000
100000010000001101100010011101001010001111110000000000

.logic_tile 6 9
000000000000000001100110001001100000010110100000000000
000000000110000101000010100101101011011111100000000000
000000000000000101000110000001001010001111100000000000
000000000000000000100011110000011011001111100000000000
000001000001011001000010101001100000010110100000000000
000010100000001111000010101011000000000000000010000000
000000000000000111000110001001111110010111110000000000
000000000000000000000010111101111010100111110000000000
000000010000000000000000000001001000001000000000000000
000000010000000000000000001001011010101000000010000000
000000110000000000000000000111101010101000000010000000
000000010000000000000010000000010000101000000000000100
000000010000001000000000001001101111010100000000000000
000000010000000001000000001101001001000100000000000000
000000010000000001000111000000011110000010100000000001
000000010010000000100000000101010000000001010010000011

.logic_tile 7 9
000000000000100111000110100000011000000110100000000000
000000000001010000000010100111011011001001010000000010
011000000000001101100110111001101110110111110100000000
000000000000000101000010101111011000111111110100000001
000000001100000101000111101011001110111111100000000010
000000000000000000000110110111101011111110000000000000
000100000000000101000010011101101001010000000000000000
000100000110000101000011110111111010000000000000000000
000000010000001111100110000101000000010000100000000000
000010010000000001000110001011101001000000000010000000
000000010000000011100000001101001100000000000010000000
000000010000000000100000001101001111010000000000000000
000001011100101101000110011001101100000000000000000000
000000110001011011100010001001001010000100000000000000
110010110001011111000000011101111000100000000000000000
100000010000101101100010000011011001000000000000000000

.ramb_tile 8 9
000000000001000000000011100000000000000000
000000010000100000000100001011000000000000
011000000000001111000111101000000000000000
000000000000001111000100001111000000000000
110000000000100111100011100101000000001000
110010000000010111000000000011000000000000
000100000000000111100000011000000000000000
000000000100000111000011010101000000000000
000010011111000000000000000000000000000000
000000010000100111000011000101000000000000
000000010000000000000000001000000000000000
000000010000000000000000000001000000000000
000001010000000000000011100001000001000100
000000010000000000000100001101101000000000
010000010000000000000000011000000001000000
110000010000000000000011011101001001000000

.logic_tile 9 9
000100000000001000000000010111111111000000100000000000
000000000000000011000011110101101100000000000000000000
000010100000001001100000000011111011000000000000000000
000001000000101011100000001111101010000100000000000000
000000000000010001100000001011011001000001000000000000
000000001010001101000011100011101110000000000000000001
000010100000000001000111000011001110100000000000000000
000001000000010111000010100000101110100000000000000000
000001010000011001100111111101101010110111100000000000
000010010000000001000010001101111000110111010000000000
000000010000001111110000001011001000100000000000000100
000000010000000001100010000011011010000000000000000000
000000010000001001000000001000001110101000000000000000
000000010001010111000011110011000000010100000000000100
000010010000000101100000010000011000000110100000000000
000000110000000001000011000011001111001001010001000000

.logic_tile 10 9
000000001110000111000010101101001110111111110100100000
000010100000000000100011101101110000010111110100000000
011000000000000001100110100011111010000010100000000000
000000000000000101000010100001100000000011110000000000
000000000000000011100011100111111010010111110010000000
000000000000001111000010101011010000111111110000000001
000000100000000001100010110111011111000011100000000000
000001000000000101000111110000001101000011100000000000
000000010000000000000110011001001101000100000000000000
000000010000000000000010110001011001101000000000000000
000001010000001001100111110011001011100000000000000000
000000011010001101100010011001101100000000000000000000
000000010000000111100111110101111000000000000000000000
000000010000000000100110001001001111000010000000100000
110000110000001111000000001011101010000000000000000000
100000010000001001100000001001011010000000100000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000100111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000010000011000000100000100000010
000000000000000000000011110000010000000000000100000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000111100000000000000000000000
000000010000000000000000000011000000000000
011000000000000000000000001000000000000000
000000000000000000000000000111000000000000
110010101000000000000000001011000000010000
010000000000000000000000001111000000000000
000000000001010000000000001000000000000000
000000000000001111000000000101000000000000
000000010000000011000000011000000000000000
000000010000000001100011001011000000000000
000000010000000000000000000000000000000000
000000010000000111000011100111000000000000
000000010001011011100000001001000000000000
000000111100001111100010000011001110001000
110000010000000111000111111000000000000000
110000010000001111000011011111001111000000

.logic_tile 26 9
000010000000010000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
011000000000000000000110001111011000010100001100000000
000000000000000101000100001011000000000001010100000000
000000000000000000000000001111001000010100001100000000
000000000000000000000000001111100000000001010100000000
000000000000000000000010101000001000000100101100000000
000000000000000000000000001011001101001000010100000010
000000000000000000000110001000001001000100101100000000
000000000000000000000000001111001100001000010100000010
000000000000001000000110111111101000010100001100000000
000000000000000001000010001011000000000001010100000010
000000000000000001100000011011101000010100000100000000
000000000000000000000010001011100000000010100100000010
110000000000000001100110101000011010001001010000000000
100000000000000000000000001001011001000110100000000000

.logic_tile 2 10
000000000000001000000110110011001011000010000000000000
000000000000001011000010100001011000000000000000000000
011000000000001000000000001000000000000000000100000000
000000000000001011000000000101000000000010000110000000
110000000000001000000000000000000001000000100000000000
010000000000000001000011100000001100000000000000000000
000000000000001000000000010111100001010110100000000001
000000000000000111000010100101001100000110000000000000
000000000000001001100010010000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000001100000000000001111000001000000000000
000000000000000101000000001011011111000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001100000011001001100100000000000000000
100000000000000000100010011101101001000000000000000000

.logic_tile 3 10
000000000000001101000000000001101100101001000000000000
000000000000001011000000000001101010110110010010000000
011000000000001111000111100000000001000000100110000000
000000001100000001100000000000001101000000000100000000
110000000000000011100011110101001010010111100000000000
010000000000010101000011111101011110000111010000000000
000010100000000001000000000000011100000100000100000000
000001000000000101000000000000000000000000000100000000
000000000000000111000000000000011110000100000100000000
000000001000000001000011110000010000000000000100000000
000000000000001000000111001011011010000110100000000000
000000000000000101010100000001001000001111110010000000
000000000000100111100110001101101011010111100000000000
000000000001010000000010000001001010001011100000000000
110000000000000000000110110111011110000110100000000000
100000000000000000000110100101111111001111110010000000

.logic_tile 4 10
000000000000000000000000000000000001000000001000000000
000000000100000000000000000000001000000000000000001000
000000000000000000000000001101011000010100001000000000
000000000000000101000000000111000000000001010000000011
000000000000001001100000001000001000000100101010100001
000000000000000111100000000011001101001000010001000001
000000000000000000000000001000001000000100101000000000
000000000000000000000000000111001111001000010000000111
000000000000000000000000011011101000010100001000000100
000000000000010000000010100011000000000001010000000111
000000000000010101100000001000001000000100101000000111
000000000100001111000010010111001010001000010000000000
000000000000000000000000011000001001000100101000000000
000000000000000000000011000011001110001000010010000010
000000001110000101000000001011101000010100001000000101
000000000000001111100000000111100000000001010000000000

.logic_tile 5 10
000000000000000101100110000101101001010000100000000000
000000000000001101000000001111011011000000100000000001
011000000000100011100110100000000000000000000100000000
000000000001010101000011111101000000000010000100000000
010000000000000000000111011111111000110110100000000000
110000000000000001000110100001101110111111110000000000
000000000000000011100110001000000000000000000100000000
000000000000000001000010111001000000000010000100000000
000000000000001000000010000001000000000000000100000000
000010000000000011000000000000000000000001000100000000
000000100000000000000000010011111000011111110000000000
000001000000000000000011101011111111111111110000000000
000000000001000101100111110111011111010111110000000000
000000000000101111100011100011001111111111100000000000
110001000000000000000011111001011010000110100000000000
100010100000000001000010001101001010001111110000000000

.logic_tile 6 10
000000000000000101000010000000000001100000010000000000
000000001010001111000110110101001000010000100000000000
000000000000001111100010110101000000100000010000000000
000000000000001011000011010000001001100000010010000010
000000000000000111100010010001011010000000000000000000
000000000000000000100110001111011100100000000000000000
000000001110000000000010010001011000000010100000000000
000000000000000000000011000000010000000010100000000101
000000000000001000000110000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000001011101010101000000000000000
000000000000001001000010001001110000000000000000000001
000000000000000000000010000011011111100000000000000000
000000000000000000000000000000101011100000000010000000
000000000000000000000000000001011101000000000000000000
000000000000000001000000001101101000000000100000000000

.logic_tile 7 10
000000000100001011100111101101101110010110100000000000
000000000000001111000000001101000000101011110010000010
011010000000000111100010111111111100000000000000000000
000000000000000111000010001101111000100000000010000000
000000000000000011110111110000001100101000000010000001
000000000010001101000111110011010000010100000000000000
000010000001011011100111111001101010000000000010000100
000001001110100111100111100001001011100000000000000000
000011100000101001100110000011111100010100000010000000
000000100001011011000000000000100000010100000001000000
000000001100000001000010011001101010110111110110000000
000000000000000000000011001001111001111111111100000000
000010100000001001000000000101001111000110100000000000
000000001010000111000000000001001010000110000000000000
110010100000000000000110000000001110000010000000000000
100000000000000000000100000011001010000001000000000000

.ramt_tile 8 10
000000010000000000000000000000000000000000
000000000000000000000000001111000000000000
011000010000000000000000001000000000000000
000000000000000111000000000011000000000000
010010100001000001000111101101100000000000
110000001010100111100100000111000000000000
000000100000001000000000000000000000000000
000001000000000111000010001011000000000000
000010101110110000000010000000000000000000
000000000000010000000110010101000000000000
000000000000000001000000001000000000000000
000000000000000000000000001101000000000000
000000000001000000000010001101000000000000
000000001010101001000100001111001101000000
010000000000000001000010010000000001000000
010000000000000000100011100111001111000000

.logic_tile 9 10
000100100000001111110010010111011011000000000000000000
000001001100001011000110011001111101000010000000000000
011000000000000101000000011000000000100000010000000000
000000000000101001100011010011001101010000100010000000
000000000000000000000000010111011111010000100000000000
000000000000000000000011110111101010000000100000000000
000001000100001111100010111011011110111111110100000000
000010100000001001100110001011111011011111110100000001
000010100000000000000111010001011001011100000000000000
000000000000001111000010000001001000001100000000000000
000000000000101001000110100111111000000100000000000000
000000000000000111000010101111011001000000000000000000
000000000001001001000000001000001110101000000000000000
000010100000100111100011110011000000010100000000000000
110000000000000001000111001101101101000000000000000000
100000000000000001000100001101101010100000000000000001

.logic_tile 10 10
000000000000001101000011110000000001100000010000000000
000000000000001011100011000001001100010000100000000000
011001000010000000000111100111011101010000000000000000
000000000000000000000000000111011010000000000000000000
000000000000000101000010001001011111111111110100000000
000000000000001101000000001101001110011111110100000100
000001000000101001000110001001000000101001010000000000
000000000010000101000010111001100000000000000000000000
000000000000001001100110000101100000010000100000000000
000000000000000001000100001101101010000000000000000000
000000000010101000000000010101100001111111110100000000
000010000010000011000010010011101001101111010100000001
000010000000001111000110001101001000000110000000000000
000001000000000001000000000101011100000010000000000000
110000000100001101000000000011001110000000000000000100
100000000000000001100000001011010000010100000001100000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000010000000001000011101000000000000000
000000000000000000100100001011000000000000
011010110000000000000011100000000000000000
000000000000000000000100001001000000000000
110010000000000000000000000111100000001000
110001100000000000000010000111100000000000
000000000000001000000011100000000000000000
000000000000001011000000000001000000000000
000000000100000000000000001000000000000000
000000000000000000000000001101000000000000
000000000000001000000010011000000000000000
000000000000000011000111011011000000000000
000000000000000001000010001001100001000000
000000000100000000000000001111101110000001
110000000000000111100011101000000000000000
010000000000000000000011110101001011000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110010001100001000000001000000000
000000000000000000000010000000101110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000101000000010111100000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000001110000011110000000000
000000000000000101000010100000010000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000001111000000000000001100001111000000000000

.logic_tile 2 11
000000000000000000000010100001000000010110100000000000
000000000000000000000110100000100000010110100000000000
011000000001011101000010101011011111000010000000000001
000000000000100111100100001011111001000000000000000000
010000000000001101000010100000011000000011110000000000
010000000000001111100110110000000000000011110000000000
000000000000000101100010101101011101000000000000000000
000000000000001101000000000101001000010000000000000000
000000000000000000000110001000000001111001110000000001
000000000000000000000010001101001000110110110010000000
000000000000001000000110000000000000000000100100000000
000000000000000011000000000000001010000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000101011010000011110000000000
100000000000000000000100001101101101000011010000000000

.logic_tile 3 11
000000000000001000000110001101101010010111100000000000
000000000000011011000111111111111100001011100000000000
011000000000000101100111100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
010000000000000111100110110001101100010111100000000000
110000000000000000000110111111001001000111010000000000
000000000010000011100011100000000000000000000100000000
000000000000000000100111100111000000000010000100000000
000000000000100101100110000001100000101001010010000001
000001000001010001100000000111101010111001110000000001
000000000000000101100000001001111010011111110000000000
000000000000000000000000000011111111111111110000000000
000001000000001001000010010111101101011000100000000000
000010100000000101000010000001011010011110100000000000
110000000000000000000010100000000000000000000100000000
100000000000000001000000001001000000000010000100000000

.logic_tile 4 11
000000000000001011100111100000001001000101000000100000
000000000000000101100110111011001100001010000000010001
011000000000001111000110000111101010010111100010000000
000000000000000011000010101001111110000111010000000000
110000000000000011100111010101011010110110100000000000
110000000000001101000011000001011010111111110000000000
000000000000000111100111011101111001010111100000000000
000000000000000000100010100001001111000111010000000000
000000000000001000000010110101001111000000000000000000
000000000000000101000010001001111000000110100000000000
000000000000001000000010001101101101000110100000000000
000000000000000111000000001011101001001111110000000000
000000000000000000000111110001001101111000110001000000
000000001000001001000111010000011100111000110000100001
110000000000000000000110110000011000000100000100000000
100000000000000000000110110000010000000000000100000000

.logic_tile 5 11
000000000000000000000110001011011000101000000000000000
000000000000000000000000001111000000000000000000100001
011000001110000011100000000000000001000000100100100000
000000000000000000100000000000001111000000000100000000
010000000000001000000111100000001100000100000100000000
110000000000000101000000000000010000000000000100000000
000000100000000000000000000111000000000000000100000000
000001000000010000000000000000000000000001000100000000
000010100000001001000110000101000000000000000100000000
000001000100000001000100000000000000000001000100000000
000001000000010000000110000111101100000110100000000000
000000100000000000000100000111001001001111110000100000
000000000000000001100000000011100000000000000100000000
000000000000011001100000000000100000000001000100000000
110000000000000001000010011000011110000100000011000101
100000000000000000000010110001011100001000000000000010

.logic_tile 6 11
000000000000000001100111000001000000000110000010000000
000000000000000101000100000111101101001111000000000000
011000000000001111000010101000011100101000000000000000
000000000000000001100010100001010000010100000000000000
000000000000001101000010111001001101000000000000000000
000000000000000111000111000101101101000000010000000000
000000000000000111000010000101111000101000000000000000
000000000000000000100000000000110000101000000000000000
000000000000000001000000011001001001000111110000000000
000000000000000000000010001001011100000011110000000000
000000000000000000000000000111001011000010000000000000
000000000000000001000010001101101111000000000000000000
000000000000000001000110001001001100000111000000000000
000000001010000000000000001011101000001111000010000000
110000001010000000000000000101011001111111110100000001
100000000000000000000010100101101001011111110100000000

.logic_tile 7 11
000000001110101101100010110011001011100000000000000100
000000000000000101000110100101111010000000000000000100
000000000000000111000111000101000001100000010000000000
000000000000001101100011110001001001000000000000000000
000000000000000011100000011001101110000001000000000000
000000000000000001100011000111001001000000000010000000
000000000000001111000010111001111110000000000000000000
000000000000000001000010101101100000010100000000000000
000000000100000101100110000011101011000000000000000000
000001000000000001100100000111101000100000000000000000
000000000000000000000110000011011010000110100000000000
000000000000000000000000000011001000000000000000000000
000000001110001001100000000101101001100000000010000000
000000001010000001000000000001011011000000000000000000
000010000000001001100010011000011111001111100000000000
000001000000000011000010011111011110001111010000000000

.ramb_tile 8 11
000000000010000000000000010000000000000000
000000011010000111000011110101000000000000
011000000000000000000111101000000000000000
000000000000000000000100001101000000000000
110010000100110111000000000011100000000000
010000000001010000100000000001100000010000
000000000000000111100111110000000000000000
000000000000000000000011011011000000000000
000010100000000111000011110000000000000000
000000000010000000000011001001000000000000
000000000000000011100111000000000000000000
000000000000000000100100000011000000000000
000000000000100000000000011111000001000100
000001000000000000000011011111101011000000
010010001010000000000011101000000001000000
110001000000000000000000000011001001000000

.logic_tile 9 11
000100000000000111000111010111001100100000000000000000
000000001010000000000111101101001111000000000000000000
011000000000001111000110011000011011101111110100000000
000000000000000001000111111001011100011111110100000100
000000000000000111100010110011111001100000000000000000
000000000000000101000110001001101001000000000000000000
000000000000000101000011101101111000111111110100000000
000000000000000101000100001001001011011111111100000001
000000000110011001000000000101101000001000000000000000
000000000100000101100000000101011100000000000000000000
000000000000000001010110000000001110010111110000000000
000000000000001111000000000001000000101011110000000000
000000001111010001000111001101011001111111100100000000
000010100110100001000010010111011100111111110100000100
110000000000001001100000001000000000001001000000000000
100000000000000101000000000111001111000110000000000000

.logic_tile 10 11
000000000000000000000011100001100001101001010000000100
000000000000000000000010100011101010010000100000000000
011000000000100101000111001011011001000000000000000000
000000000001011111000100000011101010000000100000000000
010000000000000000000110101001101011000000000000000000
100000000000000000000010000011111010000100000010100000
000000000000101011100011111111011011000001010000000000
000000000000000001000011010111011011000110100000000000
000100000000000000000000001101011001011111100000000000
000100000000001101000011100101111100011111110001000000
000000000000001001000110101101001000100000000010000000
000000000000010111000100000001111111000000000000100000
000000000001000001000000011101111001000001000000000001
000000000000100000000010100011111010000000000000000000
110000000000000111000000000111100001111111110100000000
100000000000001111100000001001001101111001111100000010

.logic_tile 11 11
000000001000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000001000000001101111010100000000
000000000000000000100000001111001110011111100100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000101001111000000010000000000
000000000000000000000000001001001111010000100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000001100110010000000000000000000000000000
100000000000000000000110010000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000100000001010000000000001000000000000000
000000011100000000000000000111000000000000
011000000000001111000010000000000000000000
000000000000001011100110011111000000000000
110000000000100011100000001011100000000000
110000000000010000100000001001000000000000
000000000000000111000111011000000000000000
000000000000000000000111010001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000011000000001000000000000000
000000000000000000000000001001000000000000
000000000000001000000010001111000000000000
000000000110000011000011111101001010000000
010000000000000001000000011000000001000000
110000000000000000000011011101001111000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100101000001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000001000000010010111100001000000001000000000
000000000000001001000010010000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110010000011100000011110000000000
000000000000000000000011110000000000000011110000000000

.logic_tile 2 12
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
011000000000000000000000010111001000010100001100000000
000000000000000000000010001111010000000001010100000000
110000000000000000000110010101001000010100001100000000
110001000000000000000010001011100000000001010100000000
000000000000000000000000010101001000010100001100000000
000000000000000000000010101111100000000001010100000000
000000000000000000000000010111101000010100001100000000
000000000000000000000011001011000000000001010100000000
000000000000000001100000001000001000000101000100000000
000000000000000000000000000011001111001010000100000000
000000000000000001100010010111111100000000000000000000
000000000000000000000011000111001001000010000000000000
110000000000001000000000000101011001110000110000000000
100000000001010001000000001101111011100000110000000000

.logic_tile 3 12
000000000000000000000000000101111001000110100000000001
000000000000000000000011101001111010001111110000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000011110000100000100000000
110000000000001001000000000000010000000000000110000000
000000000000000011100000011000000000000000000000000000
000000000000000101100010000101000000000010000000000000
000001000000000000000000000111000000000000000100000000
000000100000000000000000000000100000000001000110000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010000101000000000010000100100000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001101000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 4 12
000000000000001000000111011001111010010111100000000000
000000000000001001000110010001011000000111010000000000
011010000000001101000000000101011101011111110000100000
000000000000001001100000000000001010011111110000000000
110000000000000111000000000101011010010111100000000000
010000000010000101000010111001111000000111010000000000
000000000000000011100110010000000000100000010000000000
000000000000000101100111001111001001010000100000000000
000000001110000101000000011111011110010111100000000000
000000000000000000100011101101001110000111010000000000
000000000000001001000000000001001111111000110000000000
000000000000000001100000000000011100111000110000000001
000000000000000101000110110011011011000110100000000000
000000000000000001000010110001011010001111110000000000
110000000000001000000000000000000000000000000100000000
100000000000001101000000000101000000000010000100000000

.logic_tile 5 12
000000000000001000000111010111101101010111100000000000
000000000000000001000011111101011011000111010000000000
011000000000000000000000000111101100010111100000000000
000000000000000000000000001011111110000111010000000000
010000000000000000000010100000001000000100000100000000
010000000000000000010100000000010000000000000100000000
000000000000001000000010101011011101000000000010000000
000000000000001011000000001111001010000010000000100010
000000000000000001000010010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
110000000000000000000010000001001110010111110000000000
100000000000001111000011110011010000111111110000100000

.logic_tile 6 12
000001000000000111100000000000011010101000000000000000
000010100000000000000000001011010000010100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010110111000001010110100000000000
000000000000000000000010001011101001000110000000000000
000000000000001011100110010101101110000000000000000000
000010100000000001000011010001111011000000010000000000
000000000000000000000000000000011110110000000000000000
000000000000000000000010000000001101110000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100010000111101111010011110000000000
000000000000000001000010100000101010010011110000000000
000000001110000000000000000111001011000010000000000000
000000000000000001000010000000011010000010000000000000

.logic_tile 7 12
000000000000001101000010100011000000010110100010100000
000000000000000101000010110001001011010000100000000000
000001000000000111100111000001100000101001010000000000
000010100000001111000111100101100000000000000000000000
000000000000001111000011111101111000000001000000000000
000000000000000111010111011101101101010110100000000000
000000000000000000000010111011101001000010100000000000
000000000110000111000011100101111011000010000000000000
000100000000000001100000010101111000010111110000000000
000000000110000000000010111101111110011111110000000001
000000000001011000000000010101000001010110100000000000
000000000000100001000010000001001000001001000010000000
000000000000000011100000011101000000101001010000000000
000000000000000000100010000001100000000000000000100000
000000000000000001100000000111111100100000000000000000
000000000000000000100000001001001111000000000000000000

.ramt_tile 8 12
000000010001010001010000011000000000000000
000000000000000000100011101111000000000000
011000010000000000000000001000000000000000
000000000000000000000000000111000000000000
010010100001000001000000001101100000000000
010000000000100000000000000111100000000000
000000000001010000000000000000000000000000
000000000000000000000011101011000000000000
000000000000000001000010000000000000000000
000000000110000000100010000101000000000000
000000000001010000000000000000000000000000
000000000000001111000011110001000000000000
000000000101010000000000001111000000000000
000000000000000111000000001011001101000000
110010100000000001010010001000000000000000
010000000000000101000110001111001100000000

.logic_tile 9 12
000000000000000000000000010000011100101000000000000001
000000001010000101000010000011000000010100000001000000
011000000000000000000000001101101000111111110100000000
000000000000000111000000001111110000111110100100000000
000000000000000001000000011000000000100000010000000000
000000000000000000000010011011001101010000100000000000
000000000000000011110111011111100000010110100000000000
000000000000001001100010011101000000000000000000000000
000000000000001000010000011101101010000010100000000000
000000000000001101000010110101010000000011110000100000
000000000000000101100000011001011000111111110100000000
000000000000000000100010001111001111011111111100000000
000000000001010000000000010000000000100000010010000000
000000000000000000000011100011001010010000100000000000
110000000000000111100010000111101001111110110100000000
100000000000000000100010000000111111111110110100000000

.logic_tile 10 12
000000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000100000000010000000000000000000000000000000
000000001000000000000111011001111101111100010100000000
000010000000000000000111011011101001111110111100000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001001010001000000110001011111000111001010100000000
000000100000001101000000001111011000111011111100000000
000000000000000000000000001111101001111101010100000000
000000000000000000000000001001011011111001111100000000
110001000000001000000000011001111100111101110100000000
100000000000001101000010001101101011111100101100000000

.logic_tile 11 12
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 12
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 19 12
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001111111010111100000000000
000000000000001001000010010011101111000111010001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111101100000110100001000000
000000000000000000000000001101011100001111110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111001101010111100000000000
000000000000000000000010100001101110001011100000000100
000000000000000101000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000

.ramt_tile 25 12
000000010000000000000000001000000000000000
000000000000000000000000001001000000000000
011000010000001000000000010000000000000000
000000000000000011000011010101000000000000
110000000000000000000000001011000000000000
010000000110001011000011010111000000000000
000100000000000000000011100000000000000000
000000000000000000000000001101000000000000
000010100000010111000000011000000000000000
000000000000001111100011011111000000000000
000000000000000001000111000000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001011100000000100
000000000000000001000011101101101100000000
010000000000000101000111000000000001000000
010000000000000000000100001111001100000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000010101011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000110000100100000
010000000000000000000000001101001001001001000100000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100000000000011010000100000100000000
000000000000000000100000000000010000000000000100000000
010000000000000000000110000101100000000000000100100000
110000000000000000000000000000100000000001000100000000
000000000000000001000010010000000001000000100000000000
000000000000000000000011010000001000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000110000000

.logic_tile 4 13
000000000000000000000111000000011000000100000100100000
000000000000000001000111100000010000000000000100000000
011000000000000101000111000000000000000000000100000100
000000000000000000100010101001000000000010000100000000
110000000000000001100010100101000000000000000100000000
110000000000000000100010000000100000000001000100000000
000000000000000111000000000001011010111001010000000000
000000000000000000000010000000001101111001010000000000
000000000000000001000010000111111000000001000000000000
000000000000000000000000000101101011000110000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000100000000
000000000000100000000110000101100000000000000100000000
000000000001000000000000000000100000000001000100100000
110000000000001000000000000001011001011111110000000000
100000000000000001000010000000111110011111110000100000

.logic_tile 5 13
000000000000101000000011100101100000000000000100000000
000000001011010011000011110000000000000001000100000000
011000000000000000000000010000000000000000100100000000
000000000000000000000011110000001011000000000100000000
010000000000001000000010110000001000000100000100000000
010000000000000001000011000000010000000000000100000010
000000000000001000000010000001100000000000000100000000
000000000000000011000011100000100000000001000100000000
000000000000000001000000011101100000101001010000000000
000000000000000000000010111111101011110110110000100001
000000000000000000000000010001000000000000000100000000
000000000000000000000011100000000000000001000100100000
000000000000000000000000001011001011010111100000000000
000000000000000000000000001101001101001011100000100000
110000000000000000000010000011000000000000000100000000
100000000000000000000000000000100000000001000100100000

.logic_tile 6 13
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 13
000000001110001000000000010101000000010110100000000000
000000000000001011000011110001100000000000000000000000
011000000000000011100000010111001011010000100000000000
000000000000000000100011011101001111000000010000000001
000000100000100111000111010000001100101000000000000000
000010000001000111000010001001000000010100000000000000
000000000000000101000010101101011000000000000000000000
000000000000000000000000000001111110000000100000000000
000000000000000111000000001101011110111111110100000000
000000000000000000000000000101001111101111110110000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000110001101001111111111110100000000
000000000000000001000000001111001011101111110110000000
110000000000000000000110110000000000000000000000000000
100000000000000011000110010000000000000000000000000000

.ramb_tile 8 13
000000000101011111000011100000000000000000
000000010000001111000000000011000000000000
011010000000000000000000000000000000000000
000000000000000000000000001111000000000000
110000000001010111000000001101100000001000
110000000000000000100011101111000000000000
000000000000001111100011110000000000000000
000000000000001011000011101001000000000000
000100100000001000000011100000000000000000
000001000000001011000000000101000000000000
000000000000000000000000000000000000000000
000000001010000000000000000001000000000000
000010100001000000000111001011000000000001
000000000100100000000011101101101000000000
010000000000000000000111000000000001000000
110000000000000000000100001101001011000000

.logic_tile 9 13
000000000000000001100011110111001100101101010100000000
000000000100000000000011100101011001111110111100000000
011000000000000001100111000101101000101001110100000000
000000000000000000100100001001011010111110111100000000
010000000000011111000000010111111010111101110100000000
100000000000000001000011011001011010111000111100000000
000000000000001101000000011101001001101001110100000000
000000000000000011000010000101011000111101111100000000
000000000000000111010110001000000000000000000000000000
000000000000000000100000000011000000000010000000000000
000000000000000001100110000101001000101001110100000000
000000000000001011000000000011011000111101111100000000
000000000001011000000000000011101010111001010100000000
000000000000000111000000000101111001111111101100000000
110000000000001000000000001001001011111100010100000000
100000000000000111000000000011101001111110111100000000

.logic_tile 10 13
000000000000001000000000000101011001111001010100000000
000010000000000001000000001111111011110111111100000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000010000011100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000001111110111101010100000000
000000000000000000000000001111111010110110111100000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000110100101111000101001110100000000
000000000000000000000100001111111000111110111100000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000001101111101111101010100000000
000000000000000000000000000001001100111101101100000000
011001000000001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011101110101001110100000000
000000000000000001000000000000001010101001111100000000
000000000000000101100000000011100001111001110100000000
000000000000000000100000000111001100111111111100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000011001101110000010100100000000
000000100000000000000010001011101010000001000100000000
011000000000000000000010100011101011000100000100000000
000000000000000000000100000111101001000010100100000000
010000000000000001100000000000011001111100110000000000
010000000000000000000000000000011101111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010000100000000100
000000000000000000000000000000001010010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000001000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000010
000000000000000000000000000000100000000001000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000100000110000100
000000000000000000000000000000000000000000000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000010100000000000000111100000000000000000
000001010000000111000100000111000000000000
011000000100000000000000000000000000000000
000000000110100000000000000111000000000000
010000100000001000000010000011000000000000
110000000000000011000000001111000000000000
000000100000000000000000011000000000000000
000000001110000000000011011011000000000000
000000000000000011000000001000000000000000
000000000100000000000000001011000000000000
000000000000000000000111111000000000000000
000000000000000001000111110111000000000000
000000000000000001000111101101000000000000
000000001110000001000100000011001000000000
110000000000001111000000000000000001000000
110000000000000111000000001001001011000000

.logic_tile 26 13
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000101001110000000000000000000000000000000000000000000
000000100000000000000000000011100000000000000000000000
000000000000000000000011010000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000100100100000
000000000000000001000000000000001000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100110000000000000000000000100000000
110000000000000000000100000101000000000010000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001101000000000100000010
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001111000000000100000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000000000000000000100000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
110000000000000000000000000000100000000001000100000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001101101010111100000000000
000000000000000000000000000011001101001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 14
000010110000010000010010001000000000000000
000000000110000000000010001111000000000000
011000010000000000000011101000000000000000
000000000000000111000000000101000000000000
010000000000000000000000000001100000000000
010000000110000000000000001111100000000000
000000000000001000000000000000000000000000
000000000000001001000000001001000000000000
000100100000010001000000000000000000000000
000001001010000001000010011011000000000000
000000000000000001000000000000000000000000
000000000000000000100000001111000000000000
000000000000000101000010010111100000000000
000000001010000000000011110111001100000000
010000000001010000000010001000000000000000
010000000000000111000000000011001100000000

.logic_tile 9 14
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000101100000000000000001000011010111101000100000000
000000000000000000000000001001011010111110001100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001011100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001101000000111001110100000000
100000000000000000000000001101001010010110101100000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011000001000001000000110100101011000111101110100000000
000000000000000111000000000000001111111101111100000000
010000000000000111000000000101100001101001010100000000
100000000000000000100000000101001000011111101100000000
000000000110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000001100001101001010100000000
000000000000000000000000000101101000011111101100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000001011101111101001110100000000
100000000000000000000000000101101001000000111110000110

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101001111110100010101000001
000000000000000000000010110111111000101000000111000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000001001110101000000000000000
100000000000000000000000000000100000101000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000001011011111000110100000000000
000000000000000000000000001011001110001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000

.ramt_tile 25 14
000000010000000001000111100000000000000000
000010100000000000100100000111000000000000
011010010000000000000111000000000000000000
000000000000000000000000000101000000000000
110010000001000011000000001011000000000000
110000000000101111100011100101000000001000
000000000000000001100111000000000000000000
000000000000000000100100000001000000000000
000000000000000111000000011000000000000000
000000000110000000100011001101000000000000
000000000000010001000000001000000000000000
000000000000100000100000000011000000000000
000000000000000111000011000001100000000000
000000001100000000000100000101101101000000
110000000000000011100000000000000000000000
110000000000000000000000001101001001000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000100000001000011100000001001001010010111100000000000
000000000000101101100011101001001000001011100000000000
011000000000001000000000000000011110010000110000000000
000000000000000001000010110111011011100000110001000000
000100000010000111100000000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000001111111001001010010000000
000000000000000000000010110000001011001001010000000000
000100000100000011100000000011101100010111100000000000
000000000100000000000000000001001110000111010000000000
000000000000000001100000000001000000000000000100000100
000000000000000000000000000000100000000001000000000100
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000110000000001010000100000100000000
000000000000000000000000000000000000000000000000000001

.ramb_tile 8 15
000000000000001000000110110000000000000000
000000010000000111000111110001000000000000
011000000000000000000000000000000000000000
000000001110000000000000001101000000000000
010010000000010111100111101011100000000000
110000000000000000100011101101100000000000
000000000000000000000111001000000000000000
000000000000000000000100001111000000000000
000000000000110111000000000000000000000000
000000000000000000000011101001000000000000
000000000000000111000111001000000000000000
000000000000000001010100000011000000000000
000000000000000000000000010111000000000000
000000000110010000000011011011101010000000
110010000000000000000000010000000000000000
010001000000000000000011010011001001000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000100000110100101
000000000000000000000000000000000000000000000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000000000001111100000001001101011111001110000000000
000000000000001111100000000001011111111110110000000100
010000000000000000000010000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000001111000001101001010100000000
100000000000000000000010000001001111011111101110000000

.logic_tile 15 15
000000000000000000000111010000000000000000001000000000
000000000000000000000011010000001111000000000000001000
011100000000000000000000001111001110110111101100000000
000100000000000000000000000011011111101101111100000000
010000100000000000000000010011101000011110110100000000
010000000000000000000010000000001101110111101100000000
000000000000000000000000000111011100010111110100000000
000000000000000000000000000000110000010111111100000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000101100000010011100000110110110000000000
000000000000000000000010100000101001110110110000100000
000000000000000001100110000001001010000000000000000000
000000000000000000000011001111111110000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000001000000011100000001010010110000000000000
000000000000000001000000000101001101101001000000000000
011000001000000000000000000000001010110100110100000000
000000000000000000000000000011001001111000110100000000
000000000000000001100000000011011011110000000100000000
000000000000000111000000001011011101110110100100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000011011100000000000000000000000
000000000000000000000010001101100000101001010000000000
000000000000000000000000000011101100101101010100000000
000000000000000000000000000000001000101101010101000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000110001000000000111001110000000000
000000001010000000000010011101001100110110110000000001
011000000000001000000000000101111001100000000000000000
000000000000000001000011110000101100100000000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110010111011110000010000000000000
000000000000000000000010101011011111000000000000000000
000001000000001000000110110000000001000110000100000000
000010000000000111000010010011001000001001000100000000
000000000000101001100000001001101100000000000100000000
000000000000000101000000000011000000000011110100000000
000000000100000101100000011011111010010111100000000000
000000000000000000000010101001011101001011100000000000
110000000000000101100110111111111100000000000000000000
100000000000000000000010101111001001000000100000000000

.logic_tile 18 15
000000000000001000000000000000000001000000001000000000
000100000000000101000000000000001111000000000000001000
011000000000000000000000000000011110000100101100000000
000000000000000000000000000101011100001000010100000000
000001001010001000000000010101001000010100001100000000
000110000000000101000010000001100000000001010100000000
000000000000001000000000000000001000000100101100000000
000000000000000001000000000101001101001000010100000000
000000000000100001100110000101101000010100001100000000
000000000000010000000000000001000000000001010100000000
000000000000000001100000000000001001000100101100000000
000000000000000000000000000101001100001000010100000000
000000000000000000000000000111101000010100000100000000
000000000000000000000000000001100000000001010100000000
110000000000000000000110010001011110000010100100000000
100000000000000000000010000000010000000010100100000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000000000010000100000
000000000000000000000000000111001000100000010001000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000001000001100000000000001000000000000000
000010010000000000000011110111000000000000
011000000000000001000000001000000000000000
000000000000001001100000001111000000000000
010000000000000000000000001011100000000000
010000000000001111000010010001000000000000
000010100000000111000000001000000000000000
000001000000000000000010010001000000000000
000010000000000000000000010000000000000000
000000001110000000000011011011000000000000
000000000000000101100000011000000000000000
000000000000000000100011101101000000000000
000000000000000000000000001101000001000000
000000000000000000000000001011001111000001
010000000000000111100111010000000001000000
110000000000000111000111111101001110000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
010100000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000100000001
011000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000110000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000110000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 7 16
000000000000001101100111110001000000000000000100100000
000000000000001011100010010000100000000001000010000100
011000000000010101100010101101101110010111100000000000
000000000000100000100011111001001111000111010000000100
000000000000000000000000001101011101001001010000000000
000000000000000101000000001111001010000000000000100000
000000000000000101000111001011101100010110100000100000
000000000000001111100100001111001000000110100000000100
000100000100001001000000000101111000010000000000000100
000010001010001001000000001111001000110000000010000000
000010100000011001010000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000000001110111000011001000000000000000000100000000
000000000000000000100010001001000000000010000001000000
000010100000000000000110001001011010010111100000000000
000001000000000000000010001001111100000111010000000000

.ramt_tile 8 16
000000010001010000000000000000000000000000
000000000000000000000000000111000000000000
011000010000001111010010001000000000000000
000000000000000111000100001111000000000000
110010000000000001110010001001100000000000
010000001010000001100100000111000000000000
000000000000000000000000000000000000000000
000000001010000000000010010101000000000000
000010100000000000000000000000000000000000
000000000110001001000011100011000000000000
000000000000000001000000001000000000000000
000000000000000000000000001001000000000000
000000000000000001000000000111000000000000
000000000110000111100000000101001011000000
010000000000000001000000011000000001000000
010001000000000000100010100011001011000000

.logic_tile 9 16
000010000001010000000000000000011100000100000100000000
000000000010000000000000000000000000000000000100000000
011000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001000000000000110000011
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000001101011101000010000010000001
000000000000000000000000000001011011000000000001000001
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000000000011100000000011101110001001010001000000
000000000000000000100000000001001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000011000011

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001111011000110100000000000
000000000000000000000000001111001011001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001101111000000010000000000000
000010100000000101100000000001001100101010000000000000
000000000000000001100000000000001111010111100000000010
000000000000000000000000000101011111101011010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000001101101101101001010000000000
000000000000000000100000000101101000100001010000000000
000100000000000000000000010000000000000000000000000000
000100000000000000010010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000110000000011101111101110001000000
000000000000000000000000000011011000111110110000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001101000110100001000000
000000000000000000000000001011111110001111110000000000
000000000110010000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000111111011111101010111100000000000
000000000000101001000010100111101101001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000

.ramt_tile 25 16
000000010001000001000000010000000000000000
000000000000000111100011110101000000000000
011000010000000000000000000000000000000000
000000000000000000000000000101000000000000
010000000000111111000000001111100000000010
010000000000000111000000000011000000000000
000100000000000111000011001000000000000000
000000000000000001100000000101000000000000
000000000001000000000111001000000000000000
000000000000100000000100000111000000000000
000000000000000001000000001000000000000000
000000000000000001000000000011000000000000
000000000000000000000000000011000001000000
000000000110000000000000000001101011000000
010010000000001001000000001000000000000000
110001000000001111100010001111001000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
010100000000100000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001100000000000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000000000101000000000000000110000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000110000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000110000000000000000000000000000000000110000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 17
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000111000000
000000000000000000000000000111000000000010000100000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000001000010000000011100000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000001000000001001000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000001100000001111101000000110100000000000
000000001110000001000010101001111111001111110000000000
000101000000000000000000001101001011010111100000000000
000000000000000000000000000001101001001011100000000000
000000000000000000000000001111101000000010000000000000
000000000000000000000000001101111010000000000010000000
000000000000000000000000011101111111010111100000000000
000000000000000000000010101001011010001011100000100000
000000000000010000000010000000000000000000000000000000
000000001110100000000010000000000000000000000000000000

.ramb_tile 8 17
000000000000000111000111100000000000000000
000000010110000000000111100011000000000000
011000000000001111000000001000000000000000
000100000000001111000000001111000000000000
110010000000100000000000000111000000000000
010000000000000000000000001111100000000000
000000000000000111000111111000000000000000
000000000000000000100011011101000000000000
000010100001011000000000011000000000000000
000000000000001011000011010101000000000000
000000000000000000000011101000000000000000
000000000000000000000000000001000000000000
000000100001000000000011100011100001000000
000011101010000000000010111001101011100000
010010100000010000000000000000000000000000
010001000000100000000011100001001001000000

.logic_tile 9 17
000010000000000000000000000101100000000000001000000000
000000000110000000000000000000000000000000000000001000
011000000001010001100000000011000000000000001000000000
000000000000100000000010110000100000000000000000000000
000000100000010000000000001111001000010100001100000010
000001000000000000000000001001100000000001010110000011
000000000000000000000000001000001000000100101110000110
000000001100000001000010111101001101001000010110100110
000000000000000000010110001111101000010100001101000100
000000000000000000000010101001000000000001010110000000
000000000000000000000000011000001001000100101101000010
000000000000000000000010001101001000001000010100000110
000000000110000000000000011000001001000100101101000001
000000000000000000000010001001001101001000010100100010
110000000000001000000110001111101000010100001101000011
100000000100000001000000001101100000000001010100000110

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000001111000110000110
000000000000000000000000000000001101001111000101000010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000100000010000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000110000000000000000111100000000000000100000001
000000000000000000000000000000100000000001000011000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 14 17
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000100000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000100000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000111111100010111110000000010
000000000000000000000000000000100000010111110000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000001000000111000000000001000000000000000100000000
000000000000000000100000000000000000000001000110000011
011000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111101011011001001000000000000000
110000000000001111000100001111111011101000000010100000
000000000000000000000010000111101110000110100000000000
000000000000000000000000000111001010001111110000000000
000000000000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000100000000000001100000000000000000000000000000000000
110000000000000111100011100000000000000000000000000000
100100000000000000000000000000000000000000000000000000

.logic_tile 21 17
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000110000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000010000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000110000000000011101000000000000000
000000010000000000000111001001000000000000
011000000000001111100011101000000000000000
000000000000001011000111000101000000000000
110001000000010111000000000001000000000000
110010000000100011100000001001100000000000
000000000000000000000111010000000000000000
000000000000100011000111010101000000000000
000000000110000000000000000000000000000000
000100000100000000000000000101000000000000
000000000000000000000111101000000000000000
000001000000001111000000001001000000000000
000010100000000000000111101001100001000000
000001001100000000000100000001001011001000
110010100001010000000000001000000001000000
010000000110000000000000001011001011000000

.logic_tile 26 17
000010000000010000000011000000000000000000000000000000
000000000110100000000100000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000100000000000000000000000000000000000100000000000
000000000010000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000010000000000000000000001000000100000000000
000001000000100000000011000000001111000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001000000000000000001000
000000000000000000000111000101100001000000001000000000
000000000000000000000100000000101110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100011100000000001000000001000000000
000000001100000000100000000000001001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011110000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000011100000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000001000000010001100000000000001000000000
000000000000000001100010100000100000000000000000000000
000000000000000001000110100101100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000001000010000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000101011101111111110000000010
000000000000000000000010001011111011111111010000000000

.logic_tile 3 18
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000100000000000000111100001000000001000000000
000000000001010000000000000000001110000000000000000000
000000000000000011100000000000000000000000001000000000
000000000110000000100000000000001010000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000011100011000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001010000100000100000001
000000000000000000000000000000000000000000000100000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 18
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
000100000010000111000010101001011011001000000000000000
000000000000000000100000000101101000101000000001000000
000010000000000000000000000000000000000000000000000000
000001001110001001000000000000000000000000000000000000
000000000001000111100111100001001010000011110000000000
000000001000100111000100001101001010000001110000000010
000010100000000101000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101001011001111000000000000
000000000000000000010000000001101110001110000000000001
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100001000000000000001101001010010010100000000001
000000001010100001000000001101011000101001010000000010

.ramt_tile 8 18
000000010000010000000000000000000000000000
000000000000000000000011100111000000000000
011000010000000101100110100000000000000000
000000000000001001000000001011000000000000
011000100000000000000010001001100000000000
010001001010001001000000000111100000000000
000000000000010000000000000000000000000000
000000000000100000000010000101000000000000
000000000000010000000111100000000000000000
000001000110000000000000001111000000000000
000000000000000101000000001000000000000000
000000001100000000000000000011000000000000
000000000000000001000011101001100000000000
000000000000001001000100001111001011000000
010000000000000001000010000000000001000000
010000000100000000000000000111001011000000

.logic_tile 9 18
000000000000000000000000001101001000010100001111000100
000000000000000000000000001001000000000001010110010000
011000000001000000000010111111001000010100001110000110
000000000000100000000010001111000000000001010110000000
000000100000001101000000001000001000000100101100000000
000001000000000001100000001001001101001000010100100000
000010100000000101000000001000001000000100101100000000
000001000000000101000000001111001101001000010100100000
000010100000000101100110010111101001000100100110000000
000000000100000000000010000000101100000100100100000000
000010100000001001100000001101101111100000000000000000
000001000000000001000000001001001010000000000000000000
000000000000000001100000000011101100100000000010000000
000000000000000000000000000000001010100000000001100010
110010100000000000000000010011101100010100000000000010
100000000000000000000010001011010000000000000000000001

.logic_tile 10 18
000000000000000000000110010111001000100000000000000000
000000000000000000000110001111111001000000000000000000
011000000000000000000000000000011100000000100000000000
000000000000000000000000000101011110000000010000000000
000000000000001000000000000101101000010100000110100110
000000000000000101000000001001110000000010100100100000
000001100000000000000000010000000000000000000000000000
000011100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000110010000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000001111000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000010000011001000110001000000000000000
000000001100101011100110000011000000000000
011010010000000000000000011000000000000000
000010101000000000000011010101000000000000
010010000000001000000000001011000000000000
010001000000000111000000001101100000100000
000000000000000000000110000000000000000000
000001000000001001000111000001000000000000
000000000000100000000111101000000000000000
000000000000000000000000001001000000000000
000000000000001001000000001000000000000000
000000000010001011100000000011000000000000
000010100001000011100000000101000000000000
000001000000100000100000000001001110000100
110000000000000011100000000000000001000000
110000000000000000000000001001001011000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000100011000000000000000011000000000000001000000000
000001000000100000000011100000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010000111100000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000010000101000000000000001000000000
000000000000001111000010010000101111000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000111000101000000000000001000000000
000000000110000000000100000000101100000000000000000000
000000000000000111100000000001000001000000001000000000
000000000000000001000000000000101101000000000000000000

.logic_tile 2 19
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000001000000000000000000010101000000000000001000000000
000010100000001111000011010000100000000000000000000000
000010100010000111100111000001000001000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000100000000000000111100001000000001000000000
000000000001010111000000000000101010000000000000000000
000000000001000000000000000011100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000001000000000000010111000000000000001000000000
000010000000110001000011010000100000000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000111100010000000000001000000001000000000
000000001010000000100100000000001001000000000000001000
000000000000000000000000010011000001000000001000000000
000000000000000000000011110000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000010011000001000000001000000000
000000000000001111000011010000101010000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000001000111000000000111100000000000001000000000
000000000000100000100000000000101101000000000000000000
000000000000000011100000000111000000000000001000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001101000000000000001010000000000110000000
000001000000011111100000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000001101101011101000010100000000
000000000000000000000000000111001001101101011100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
110000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 19
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000111011111001111000000000001
000000000000000111000000001111001010001101000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000001000000110100000000000000000
000000010000001011000000000001000000000000
011000000000000000000000001000000000000000
000000000000000000000000001101000000000000
110010100001000111100011100111000000000000
010000000000100000100000001101100000001000
000000000000001011100000001000000000000000
000000000000000111100011100111000000000000
000010100001000000000011110000000000000000
000000001010100000000011010101000000000000
000000000000000111000000001000000000000000
000000000000000001000011100011000000000000
000000000000000000000000011001000001000000
000000000100000000000010011011101010000100
110110100000000000000000000000000001000000
010100000000000111000000001011001010000000

.logic_tile 9 19
000101000000000000000000000101011010000001010000000000
000000000000000000000000001101100000000000000000000001
011000000001000000000000001101000000000000000000000000
000000000000100000000000000101101011000110000010000000
000000000000000000000010100000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000000000000101011010000000100000000001
000000001010000000000000000000101011000000100010000000
000010000000000001000000000000000001000000100101000100
000000000000000000000000000000001100000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001101000000000110000001000001
100000000110000000000000000101101011000000000010000010

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011100101000000000000000100000011
000000000000000000000000000000100000000001000110000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000100000000000000111000000000000000100000110
000000000001010000000000000000100000000001000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000101000100
000000000000000000000000000000100000000001000100000001
000000001010100000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111101000110100000000000
000000000000000000000000001101101100001111110001000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001010000100000110000001
100000000000000000000000000000000000000000000100000000

.ramb_tile 25 19
000000000000010000000000010000000000000000
000000010000100000000011110011000000000000
011000000000000000000010010000000000000000
000000000000100000000111010011000000000000
010000000000000000000010000111000000000000
010000000000000000000111011101100000000000
000000000000000011100000001000000000000000
000000000000001001100000000101000000000000
000010000000000001000000001000000000000000
000001000000001001100011101001000000000000
000000100000001001000000001000000000000000
000000000000001011000000000011000000000000
000000000000000000000000011101000000000000
000000000000000000000011110011101101000000
010000000001000000000000011000000001000000
110000000000000000000011011001001111000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000101011101011110100000000000
000000000000000000000010001111011011000110100000000000
000000000000000000000110000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001111000000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000000000010010011001011111111110000000000
000000000000000000000011011111101100110111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001000111100001000000000
000001000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000001000111100001000000000
000000000100000000000000000000000000111100000001010000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010001000000
000000100001000000000000010000000000001111000000000000
000001000000000000000010100000001111001111000000000001
000000000000000000000000000000000001001111000000000001
000000000000000000000000000000001100001111000000000001
000100100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000010100000000111000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000011100000001010010100000000000100
000000001000000000000000000111010000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000110110000000000000000001000000000
000010000000000000000010110000001010000000000000001000
000000000000000111000000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000100101100000010101100000000000001000000000
000000000000001111000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000011100111000001000000000000001000000000
000000000000000000100100000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000010000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 5 20
000000000000000000000000000011001111000000100000000000
000000000000000000000000001011111101000000000000000000
011000000000000000000000010000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000000000000000000000011001111101001010100000000
000000000000000000000000001011101001011010100100000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000010111011011111101000100000000
000000000000000001000010101011011001110100000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000010000000000110001011101010101100000100000000
000000000000000111000000001001101000111100010100000100
011000000000000000000000000000000000000000000000000000
000000001000000000000010100000000000000000000000000000
000000000000001000000000001101101110101100000100000000
000000000000000001000000001001011000111100010100000001
000000000000000000000110010001011000110001110100000000
000000000000000101000010101111011001110000100100000000
000000000000000000000000001111111010111001010100000000
000000000000000001000000001001011000101001000100000001
000000000000001000000110001011011110010000100000000000
000000000000000001000000001101001001010010100000000000
000000000000000000000000011101101011000010000000000000
000000000000000000000010001101101100000000000000000000
110000000000001101010000001001011001110001110100000100
100000000000000001000000000111011101110000100100000000

.logic_tile 7 20
000100000000000111100000010000000000000000000000000000
000000000100000000100011000000000000000000000000000000
000000000000000000000011100001101000000110100000000000
000000000000001111000000000101011000001111110000000000
000000100000001000000000000000000000000000000000000000
000001000110001101000000000000000000000000000000000000
000000000000000101110000000000011010000100000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000011100000001111111101010111100000000000
000001001100000000000000001001001010000111010000000000

.ramt_tile 8 20
000000110001000001000011100000000000000000
000011000000100001100000000111000000000000
011000010000000001100111001000000000000000
000000000000000000100000000101000000000000
110010000000000001000000000001100000000000
110010000000000000100000000011100000000000
000000000001010111100000000000000000000000
000000000000001001000000000111000000000000
000010000000000000000000000000000000000000
000000000000000101000000000101000000000000
000000000000000001000000001000000000000000
000000000000000000000000000001000000000000
000000000001001001000111001001000000000000
000000000000100101100000001111101000000000
010000000000000000000010001000000000000000
110000000000000000000000000011001000000000

.logic_tile 9 20
000000000000000000000000001000000000000000000100100110
000000000010000000000000000101000000000010000100000100
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 14 20
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011100111
000000000000000000000000000000000000000000000011100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000001101111110010111100000000001
000000000000000000000000001011111010001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010011001011010111100001000000
000000000110000000000010011101101111001011100000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 25 20
000000110001000000000000011000000000000000
000000000000100111000011110001000000000000
011000010000001111100000010000000000000000
000000000000001011100011100011000000000000
010010100001010000000010001001100000010000
010001000000100000000100001001000000000000
000000100000000011100000001000000000000000
000000000010001001000010001101000000000000
000010101010000001000000000000000000000000
000001000000000000000000001111000000000000
000000000000000001000000001000000000000000
000000000000000000000000000011000000000000
000000000000001000000010000111000000000000
000000000000001111000000000001001011010000
010000000000000000000000001000000001000000
110001000000000000000010001111001010000000

.logic_tile 26 20
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000111000011100000000000001000000000
000000000000001001000100000000000000000000000000001000
000000000000000000000010000011000000000000001000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000001001000010000000100000000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000001001100000000000001001000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000100000000000000000001101000000000000000000
000010100000000111100000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 2 21
000000000000000000000110000101000000000000001000000000
000000000000000000000100000000100000000000000000001000
000001000000000000000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010010000001111000000000000000000
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010011100000000000000001000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000010100000000000000000001000000000
000001001010000000000010100000001111000000000000000000
000000000000000101000010100000001000000001010000000000
000000000000000000000010101111000000000010100000000001

.logic_tile 3 21
000000000000000101000010100001000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000010100001100000000000001000000000
000000000000001101000110110000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000101000111100001000000000000001000000000
000001000000000000100000000000100000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001100000000000000010000
011000000000000000000000000000000000000000001000000000
000000001010000000000000000000001101000000000000000000
010000000000001000000010000000001000111100001000000001
110000000000000111000100000000000000111100000000000001
000000000000000000000110001000011100010100000000000000
000000000000000000000000000111010000101000000000000001
000000000001101000000010110111101010000000010000000000
000000000000101011000110000001101101000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
110000000000001011100000010101100000010110100100000110
100000000000000001000010010000100000010110100110100000

.logic_tile 5 21
000000000000000000000000010001101010000010000000000000
000000000000100101000011101001011000000110000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000111011101010110100000000000
000000000000000000000010101111011000000110100000100000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000001101001101010110100010000000
000010000000000101000000000001111110101000010000000010

.logic_tile 7 21
000000000000000101000010111011011110010111100000000000
000000000000000111000010001001011000001011100000000000
000000000000000111100000010011101101001001010000000000
000000000000001101000011111001101000000000000001000100
000000000000001001000111001101011001000000010000000000
000010000000001111000110110111001010010000100000000000
000000000000001101000010100001011000010110000000000100
000000000100011011100000001101101101010110100000000010
000000000000000101000010110001011001000000010010000000
000000000000000011100110101111001011100000010000000000
000000000000000000000000011011101011001000000010000001
000000000000001011000010000101001000010100000000000000
000000000000000001100011000111111110010111100000000000
000000000000000000000000001011101011000111010000000000
000000000000001111000000010001101110000011010000000000
000000000000001101100011001101001101000011110000000010

.ramb_tile 8 21
000010100000000011100000001000000000000000
000001010010000000100011101001000000000000
011000000000001111000000001000000000000000
000000000000001111100010010111000000000000
110000100000010000000111000001100000000000
110001000000000111000110001011000000000000
000000000000000000000000000000000000000000
000000000000000001000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000010011101000000000000
000000000000000000000000001000000000000000
000000000000000000000010000101000000000000
000000000000000000000011101111000000000000
000000000100000001000100001011001001000000
010000000000000000000000000000000000000000
010000000000000001000000000001001010000000

.logic_tile 9 21
000000100000000000000000000000000000000000100100000100
000001000000000000000000000000001101000000000110000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010100000000000000000000111000000000000000000000000
000001000000000000000000000000100000000001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000011011111000110100000000000
000000000000000000000000001011001001001111110000000000
011001000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
010000000000000000000111100000011010000100000100000001
110000000000000001000100000000000000000000000100000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000011011001010111100000000000
000000000000000000000000000101111100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.ramb_tile 25 21
000010100000000000000000000000000000000000
000000011010000000000011100011000000000000
011000000000000000010000010000000000000000
000000000000000000000011000011000000000000
110000000000000001000010000101000000000000
010000000000001001100010001101000000000000
000010100000000000010000011000000000000000
000000000000000001000011010101000000000000
000000000000000001000000011000000000000000
000000000000000001000011111001000000000000
000000000000000001000000001000000000000000
000000000000001111000000000111000000000000
000000000000000000000000000011100000000000
000000000000000000000000000101001001000000
110000000000000000000000000000000001000000
010010000000001001000000001101001011000000

.logic_tile 26 21
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000100000000000000000101000001000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000001100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000001111000000000000001000111100001000000000
000000000000000111100010000000000000111100000000000000
000000000000000000000000000111001110000000000000100000
000000000100000000000000000101010000010100000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100111110101001110010100000000000000
000000000100000000100110000101010000111100000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000001000000000000000111100000000000001000000000
000000000000100000000000000000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000111100000001011000000000000000000
000000001100000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011100000100000000000000000000000
000001000000000000000000000011100000000000001000000000
000000100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 3 22
000010000000000000000110000111100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000101000010100000000000000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000101000000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000010110000100000010110100000000001
000010100000010000000000010000000000010110100000000000
000000000000000000000011000101000000101001010000000010
000000000000000000000000001000000000010110100000000001
000000000000000000000000001001000000101001010000000010
000000000000000000000000000101100000010110100000000001
000000000000000000000000000000100000010110100000000000
000000000000000000000000001000000000010110100000000001
000000000000000101000000000001000000101001010000000000

.logic_tile 4 22
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001011000000000000001000
000000000000000101100110110000000001000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000001011100111000101100000000000001000000000
000000000000000101100110100000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 5 22
000000000000000000000000001111011110010000110000000000
000000000000000000000000001001011111110000110000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111100000000101101101001001010000000100
000000000000000000000000001111001001010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000001000000000110000111100000010110100100000001
100000000000100000000011110000100000010110100100100011

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000000000001001100110100000000001000000100000000000
000000000000000001100100000000001001000000000000000000
000000000000001001100000000000000000000000000000000000
000010000000001011100011000000000000000000000000000000
000000000000000000000000001001101101010100000000100000
000000000000000000000011101101001000110100000000000010
000000000000001000000000001101011010000100000000000000
000010000000011001000000000011011010001001000000000000
000000000000000000000000000000000000000000100000000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100001000000000010000000000000
000000000000001000000000000001101101000100000000000000
000000000000000101000000001111001110000000000000000000

.logic_tile 7 22
000100000000000000000110110000000000000000000000000000
000100000000000101000011110000000000000000000000000000
011000000001001101000111110000000000000000000000000000
000000000000100001000110010000000000000000000000000000
000000000001101111000011101101111001000000100000100000
000010000000000011000011100111101010000000000000000000
000000000000001011100011110000000000000000100100000100
000000000000000111100011010000001010000000000100000001
000000000000000000000000011001100000010000100000000000
000010000000000000000010001101001010000000000000100000
000011100000000001000000001001101011000110100000000000
000000000000000000000000001001111100001111110000000000
000000000000000000000000000101011010001001010000000000
000010000000000000000000000001101001000000000000000000
110001000001010001100000011011011000010110000000000000
100000000000000000100010001111101001101001010000000010

.ramt_tile 8 22
000000110000001111100000001000000000000000
000001001010001111000000001011000000000000
011000010000000000000000001000000000000000
000000001010000000000000001111000000000000
010000100000000000000011100101000000000000
110001000000000000000011110011100000001000
000000000000001001100000010000000000000000
000000000000001111100011100111000000000000
000010100001000000000000001000000000000000
000000000000101111000000000011000000000000
000000000000000000000000001000000000000000
000000000000000001000010000111000000000000
000010000001011000000011100001000000000000
000000000000000111000100001111001000000001
010000000001010000000000001000000001000000
110000000000101111000011110101001011000000

.logic_tile 9 22
000000000000000000000000010000001110000100000110100100
000000000010000000000011000000010000000000000100000100
011000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000000000000000000000000000000000000000000100100000110
000000000000000000000000000000001001000000000110000010
000000000000010000000000001000000000000000000100000100
000000000100000000000000001101000000000010000110100000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001110000000000110000000
110000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000100000001000111110000000000000000000000000000
000010100000000101100010110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001000000110100000000000
000000000000000000000010001001111111001111110000000000
000000000000000000000000001111001001000110100000000000
000000001000000001000010000101111011001111110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010001001001100010000000000100000
000000000000011001000000000011011000110000000000000000
000000000000000000000000001011011100001001010000100000
000000000000000000000000000001101110000000000000000000

.ramt_tile 25 22
000000010000001001000000001000000000000000
000000000000000111100000001111000000000000
011000010000000111100010001000000000000000
000000000100000000000100001001000000000000
110000000000000000000010001111000000010000
110000000100000000000000001011000000000000
000000000000001000000000000000000000000000
000000000000000111000000000001000000000000
000000000000100000000000001000000000000000
000000000000000000000000000111000000000000
000000000000001111000010001000000000000000
000000000100000011000010000011000000000000
000000000000000000000010000001100000000000
000000000000000001000000000001001011001000
110000000001010001000011101000000001000000
010000000000000000000000000101001101000000

.logic_tile 26 22
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000001000000001000000000
000000000000100000000000000000001110000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001000000000010000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010000000000000000000000000001000111100001000000000
000001001100000000000000000000000000111100000000000001
000000000000000000000000000000000000010110100000000001
000000000000000000000010001011000000101001010000100010
000000000001011000000000000101000000010110100000000000
000000000000100001000000000000100000010110100000000010
000000100001000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000010
000000000001010001100011100000000000000000000000000000
000000000000100000000110010000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000111100000000000001000000000
000000000010000000000000000000101111000000000000010000
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000010000001000000000000000000001000111100001000000000
000000001010000000000010000000000000111100000000000100
000000000000000000000000000111000000010110100000100000
000000000000000000000000000000000000010110100000000000
000001000000000000000011100101000000010110100000000000
000010101010000000000000000000100000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000010000000001100000011110000000000
000000000110000000000000000000010000000011110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 3 23
000000000001010000000110010111100000000000001000000000
000000000000000000000011110000100000000000000000001000
011000000000001001100000001000001110000100101100000001
000000000000000001000000000111011100001000010100100010
010001000000000000000000011101001000010100001100000000
010010100110000000000010000011100000000001010100100011
000000000000000000000000001000001000000100101100100000
000000000000000000000000000111001001001000010100000001
000000000000000001100000001000001001000100101110000100
000000000000000000000000000011001000001000010100100000
000000001100001000000000011000001001000100101110000001
000000000000001011000010000111001000001000010100100100
000000000000000000000111001000001001000100101110000000
000000000000010000000000000011001101001000010100100100
110000000000001000000110001111101000010100001110000000
100000001110001011000010000111100000000001010100100100

.logic_tile 4 23
000000000000000011100000010101100000000000001000000000
000000000000000000000010000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000110000000000011100000001101000000000000000000
000000000000000101100000010000001000111100001000000000
000000000000000000000010100000000000111100000000000000
000010000000001000000000010011101110000000000000100000
000000000000000001000011110001110000000001010001000000
000000000000000000000110000000000000010110100010000000
000000000000001101000100000011000000101001010000100000
000000000000000001100000000111001011010011000000000000
000000000000000000000011111101001011000000000000000000
000000000000000111100011001111111100110000100000000000
000000000000000000000000001001101001100000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000001000110000100000010
000000000000000000000000000001001010001001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000111111001010000000010000000
000000000000000000000000000000001100010000000000000100
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 7 23
000101000000000000000000001101001101010010100000000001
000100000000000000000000001011111000101001010001000010
000000000000010000000000000000000000000000000000000000
000000000000100101000011110000000000000000000000000000
000000000010000000000010001111000000100000010011000000
000000000000000000000010101001101110000000000000000000
000010100000000000000110100111011000000000000000000101
000001000000000000000100001111010000000001010000000000
000001000001010000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000010001111110000011110000000000
000000000000000000000010011011001011000001110000000001
000000000000010101000000001011001011001111000010000000
000000000000000000100011100001111011001110000000000001
000000000000000001100110000101011110000010100010000001
000000000000000000100100000000110000000010100000000000

.ramb_tile 8 23
000000100000000000000000001000000000000000
000000010000000000000000000101000000000000
011000000000000111100110101000000000000000
000000000000000111000000000101000000000000
110000000001000111100011100001100000000000
010000001010100000100000001101100000010000
000000000001011011100000011000000000000000
000000001010101011000010100111000000000000
000010000000000000000000010000000000000000
000001000110000000000011010101000000000000
000001000001010000000011110000000000000000
000010100000101111000011010111000000000000
000000000000000000000000001101100001000000
000000000100000111000000001011101000000000
110010000000000000000000001000000001000000
010000000000000111000000001011001000000000

.logic_tile 9 23
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001010000000000000000000010000000000000000000000000000
000001000110000000000011000000000000000000000000000000
000000000000000000000000000000000000000000100110000001
000000000110000000000000000000001011000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000001
000000000000000000000000000001000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000110000001
110000000000000000000000000000000000000000000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000001000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001111111100001001010000100000
000010000000000000000000001111101010000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111111011010111100000000000
000000000000000000000000000101011001000111010000000000
000000000000000000000110110101111011010111100000000000
000000000000001001000110000101011011000111010000000100

.ramb_tile 25 23
000000000000000000000000011000000000000000
000100010000000000000011001101000000000000
011000000000000111000000001000000000000000
000000000000000111100000000011000000000000
010000000000100001000010000101000000010000
010000000000010001000100001101000000000000
000000000000000000000111011000000000000000
000000000000000001000111010001000000000000
000000000000000000000000001000000000000000
000000001010000000000011100001000000000000
000000000000001111010000001000000000000000
000000000110001111100000000111000000000000
000000000000000000000000000101100000000000
000000000000000000000000000101001101001000
110000000000010000000000001000000001000000
010000000110000001000011101101001111000000

.logic_tile 26 23
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001001000000000000001000
000000000000001101000000000001100000000000001000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000001101000010010000001011000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000000000001000000001000000000
000000011100000000000010100000001010000000000000000000
000000010000000000000111100001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000000000000000000000101000000000000000000000

.logic_tile 2 24
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111000000000101100001000000001000000000
000000001100000101000010100000001011000000000000000000
000010110000000000000010100000000001000000001000000000
000000010000000000000100000000001001000000000000000000
000000010000000001100000000000000001000000001000000000
000000010000000000100000000000001110000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010001010000000000010101100001000000001000000000
000000010000101101000010010000001100000000000000000000

.logic_tile 3 24
000000000000001101000110011000001000000100101110000100
000000000000000001000011111001001000001000010100010100
011000000000000000000010100001101000000100100100100000
000000000000000101000010110000101100000100100100100100
010000000000000011100010101000001001100000000010000001
010000000000000000100010100011011101010000000010000100
000010100001010101000000000101001010000010000000000001
000000000000000101000010100001101101000000000000000000
000000010000000001100010001011011010000100000000000000
000000010000000000000000000101001000000000000000000000
000000110000001000000000011101111000000000000000000000
000001010000000001000010001111001100000010000000000000
000000010000000000000000000101111000000001010000000000
000000010000000000000000000000110000000001010000000000
110010010000000000000000010001001010100000000000000000
100000010100010000000010000001011011000000000000000000

.logic_tile 4 24
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000001001011100111000000000001000000001000000000
000000000000101011000000000000001001000000000000000000
000000000000000000000111000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000101000110100000100000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000001101000000000000100000000000000000000000
000000010000000000000000001101101000000000000010000000
000000010000000000000000000011100000000001010000000000
000000110000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000001101000010100000000000000000000000000000
010000000000000000000110110111101011001001010000000000
110000000000001111000111111111001001010110100000100000
000000000000000101000000001000000000000000000000000000
000000000000000101100010111111000000000010000000000000
000000010000000000000000000101101111000001010101000001
000000010000000000000000000111101100000010010100000000
000000010010000000000111000011111001000110000101000001
000000010000001101000100000111001010101000000100000000
000000010000000111000110001101011000010000110000000000
000000010000000001000100001001111111110000110000000100
110000010000000000000000011011111010001000000101000011
100000010000000001000010101011001110001110000100000000

.logic_tile 6 24
000000000000000000000010110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
011000000000000000000000001111101000001000000000000000
000000000000000000000000001101011110000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001000000000000100000000
000000000000000001000000001001011010101000000010000001
000000001010000000000010111101100000000000000000100010
000000110000000000000000000000011011000000010010000001
000001010000000000000000001001011010000000100000100000
000000010100000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000100000000
000010010000001000000110000000001000111100110011000100
000001010000000011000000000000011111111100110000100110
110000010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000011100000001011111000000000000000100100
000000000100000000100000001101111101000100000000000100
011000000000000101000111110000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000010000001000101100000010000001101001000000001000000
000000000000100000000011010101011111000100000000000001
000000000000000001000110000101011110001000000010000000
000000001000000000000000000000011101001000000000000010
000000010001010000000011110111011001011100000010000000
000000010000000000000010110000101010011100000000000000
000000010000000000000111001101111000000110100000000000
000000010000000000000100000111011000001111110001000000
000000010000000000000000000011111001000000000010000000
000000010000000000000010011011111011000000100000000010
110000010000000000000111000000000000000000000100000000
100000010000000111000000001101000000000010000100000000

.ramt_tile 8 24
000000010000000001000010001000000000000000
000000000110000000000010000111000000000000
011000010000001000000000000000000000000000
000000000000000111000000000001000000000000
010001100000000000000111000111000000000000
110011000000000001000100001111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000101000000000000
000000110001000000000000000000000000000000
000001010000100001000000001001000000000000
000000010000000001100000000000000000000000
000000011010000000100000001001000000000000
000000110001001000000010001011100000000000
000001010000101001000010001111001100000000
010000010000000001000010001000000000000000
010000010000000001100000000111001111000000

.logic_tile 9 24
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000111100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100011110000000000000000000000000000000000000000000
110100110000000000000000000000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000100000000000000000000000000000000000000000
000101010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001111000000000101000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001111000000000010000100000011
000000010000000000000111100000000000000000000000000000
000000010000000000000110000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000110001010000000000001000000000000000
000001000000100000000000001101000000000000
011010110000001111000111100000000000000000
000000000010000011000011010101000000000000
110000000000000000000010001001100000000000
110000000000001011000111011001100000000001
000000000000000000000011100000000000000000
000001000100000000000000001101000000000000
000000010000001000000010100000000000000000
000000010000001011000100000111000000000000
000000010000000000000010001000000000000000
000000010110100000000100000001000000000000
000000010000001001000111100111000000000000
000000010000001111100100000011001011000001
011000010000000000000000000000000001000000
010000010000000000000000001011001101000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011000100000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001011100100000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001001111100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000110000000000
000000001000000001
000000000000000010
000000000000000000

.logic_tile 1 25
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000101000000000101000000000000001000000000
000000000000010000100000000000000000000000000000000000
000000000000000001000010000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010100000000000000000010000011100000011110010000000
000001001100000000000011010000010000000011110000000010
000000010000000000000000010000000001001111000000000001
000000010000000000000010000000001110001111000000100010
000000010000000000000011100000000000000000000000000000
000000010000000001000110100000000000000000000000000000
000000010000000101000010100111011010000010000000000000
000000010000000000000010100111111111000000000000100000
000000010000000101000000001011011100000000000000000000
000000011100000000000000001011100000000001010000000000

.logic_tile 2 25
000000000000001011100000000000000001000000001000000000
000000000000001001000000000000001110000000000000010000
000000000000000001100010100000000000000000001000000000
000000000000001101100100000000001000000000000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000000000000000000000111001011001110000000000000000000
000000000000000001000110110101011110001000000000000000
000000010000001000000010100011011000010110100000000100
000000010000000111000100001101101000000110100000000000
000000010000000101000000000000011011000001000000000100
000100010000000000000000001111011100000010000000000000
000000010000000000000111110000000001001111000000000000
000000010000000001000110000000001000001111000000000110
000000010000000101000000001000000001001001000000000000
000000010000000000100000001101001001000110000000000000

.logic_tile 3 25
000000000000000101000010110001000000010110100000000000
000000000000000101000011000001000000000000000000000000
000000000000001000000010110000000000000000000000000000
000000000000000011000111100000000000000000000000000000
000000000000000000000110100111011000000011100000000000
000000000000000111000000001011011011000011110000000100
000000000000000000000010110001011001000000000000000000
000000000000000000000011000101101011000010000000000000
000000010000000000000000000111001001010000110000000000
000000010000000000000010001111011111110000110000000000
000011110100000000000000010011111000101000000000000000
000000010000000000000010000000110000101000000010100000
000000010000001000000110000001011111100000000000000000
000000010000000001000000001111011011000000000000100000
000000010000000000000011100000000000000000000000000000
000000011100000000000010000000000000000000000000000000

.logic_tile 4 25
000000000000000111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000001010000000110000000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000110101001011000001101000101000001
000000010000010000000000001011011000000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000111100000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000100101000010100111101010001100111000000000
000000000000110000000000000000000000110011000000000000
000000000000000111100000000000001001001100111000000000
000000000000001001000000000000001011110011000010000000
000000000100000101100111100000001000001100111000000000
000000000000000101000000000000001010110011000000000001
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000000000000000000101101000001100111000000000
000010011000000000010000000000000000110011000000000000
000001010010000101000000000101101000001100111000000000
000000010000000000000000000000000000110011000000000000

.logic_tile 6 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000001011011010100000000000000000
000000000000000000000000001111001010000000000000000000
010000000000000101000110100000000000000000000000000000
010000000000101101100110100000000000000000000000000000
000000000000000101000000000000001010111101000010000000
000010000000000000000000001101011101111110000000000100
000000011110000000000111100111000000010000100001000000
000000010000000001000000000101101110000000000000000000
000000010000000000000010000000001011111110110000000000
000000011110000000000100001101011101111101110010000000
000000010000000001100000000111101010000100000100000000
000001010000000000000010000000111011000100000100000000
110000010001010000000000010000000000000000000000000000
100000010000100000000010000000000000000000000000000000

.logic_tile 7 25
000100000000000000000011101011101000010111100000000000
000100000000000000000000000011011110000111010000000000
011000000000001111100111001001101100010100000000000000
000000000000000011100111101111000000111100000001000000
010000000000000000000111001111011011000110100010000000
110000000000000000000110000001101100001111110000000000
000000100000000001000010100000000000001001000100000001
000001000000000001100000000111001101000110000100000001
000000010000001000000110001101011001000000100000000001
000000010000000001000000000101101011000000000000000001
000000010000000111000000001001101111000110100000000000
000000010000000001100000000111111001001111110000000000
000000010001001001000111011101011001000000000000000000
000000010000101011000010100101101011010000000000000011
110000010000000000000000010101111011000000000000100000
100000010000001001000010101101101000000000010000000001

.ramb_tile 8 25
000000000000000000000110101000000000000000
000000010000010000000011101111000000000000
011001000000100111000111001000000000000000
000010000000011111000000001111000000000000
110000000011000000000000001001100000000000
110000000100100000000011110111100000000000
000010100000000000000000001000000000000000
000000000000000000000000000111000000000000
000000010000000000000000000000000000000000
000100010000000000000000001001000000000000
000000010000000000000000000000000000000000
000000010000001111000000001111000000000000
000000010000000101000111000001100001000000
000000011010000000100110110111001000000000
110000010000100101000010100000000000000000
010000010001011101100110111001001011000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000100001000000000101101010000100000111000001
000000000001000000000000000101011110010100100110000010
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000110110000000000000000000000000000000000000000000000
000100010000000011000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010100000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000001000000000000000011010000100000100000000
000000000000000001000000000000010000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000010000000000000000000101111101100000000000100100
000000010000000000000000000001101111000000000001000100
000000010000000001100000000001000000000000000100000000
000000010000000000000000000000000000000001000100000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
110000010000000000000110001000000000000000000100000000
100000010000000000000000000011000000000010000100000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 21 25
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000010100000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000010100000000001000011101000000000000000
000000010000000000000111100111000000000000
011000000000001000000000000000000000000000
000000000000001011000000000011000000000000
110001000001010000000010000101100000010000
110010001010000000000000001101000000000000
000010100000001001000000000000000000000000
000001000000001101000011101001000000000000
000000010000010111000000000000000000000000
000000011110100111100000000011000000000000
000000010000000000000011100000000000000000
000000010000100000000000000001000000000000
000000010000000000000111001111100000100000
000000011000000000000100000001001001000000
010000010001010111000000001000000001000000
110000011100000001000000001011001011000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001011000000000000000000000000000000000000
000010000000010000000000000000000000000000100000000000
000000000000000000000000000000001010000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000001100000010101111001011100000000000000
000000000000000000000010001001111011111100000000000001
000000000000000000000010101111100001000000000000000000
000000000000000000000000000111101111100000010000000000
000000100000001111000000000000000000001001000000000000
000000000000000001000000000011001110000110000000000000
000000000000000000000110001011111111100000000000000000
000000000100000000000010100011111011000000000000000000
000000000000000000000000000001000001100000010000000000
000000000000000101000000001001001110000000000000100000
000000000000000101000000010011000000010110100000000000
000000000000000000000010100000000000010110100000000010
000000000000000101000000000000001010001100000000000000
000000001000000000000000000000001010001100000000000000
000000000000001101100110111111111111000000000000000000
000000001110000101000010100111101111000001000010000000

.logic_tile 2 26
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
011000000000000001100000001101001110010100001100000001
000000000000000000000010111101000000000001010110000100
110000000000000001100110001111001000010100001100100000
110000000000000000000000001001100000000001010110100000
000000000000000000000000001101001000010100001100100000
000000000000000000000010111101100000000001010100000010
000000000000000000000000001000001001000100101100000000
000000000000000000000000001001001100001000010100000000
000000000000001000000110011000001001000100101100000000
000000000000000001000010001101001000001000010100000000
000000000000000101100010011000001001000100101100000000
000000000000000000000110001001001101001000010100000000
110000000000000000000000001000001001000100101100000000
100000000000000000000000001101001101001000010100100000

.logic_tile 3 26
000000000000000111100010100011001110000000000000000000
000000000000000101100010001101000000000010100000000000
011000000000001000000111000000001110000011110100000000
000000000000000001000010110000000000000011110101100010
110000000000000101100110100101001001000111000000000000
110000000000000001000010000001111001001111000000000000
000000000000000000000000011001011001111111100000000000
000000000000000101000010000101101100101111010000000000
000000000000001101000000000001001010111001110000000000
000000000000000001100000000101001110001111010000000000
000000000000000101100000010011011101100000000000000000
000000000000000000000011100000011011100000000000000000
000000000000000001100011100001000000000110000000000000
000000000000001101000000000101001110000000000000000000
110000000000000101000110001111111111100000000000000000
100000000000000000100100001001011011000000000000000000

.logic_tile 4 26
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000101100110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000011001001010010111100000000000
000000000000000000000011100111001111100111100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000101100110001001101011010100100000000000
000000000000000000100000001011111100111101110000000000
000000000000000000000110101101101110000000010100000000
000000000000000001000011111111101111000010110110000000
110000000000000000000010100001001011111100100000000000
100000000000001111000000001111001110110011110000000000

.logic_tile 5 26
000000000000000101000000000000001000001100111000000000
000000000000000111100000000000001111110011000000010000
011000000000000000000000000000001000001100111000000000
000000000000000000000010110000001111110011000000000000
010000000000000000000110000011001000001100111000000000
110000000000000000000100000000000000110011000000000000
000000000100000000000000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000001101100000000000001000001100110000000000
000000000000000101000000000000001100110011000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000001000000010110100100000000
000000000000100000000010111000000000001001000100000000
000000000001000000000010101001001000000110000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000010101011010001000000100100000
000000000000000000000011100111001101001110000100000000
011000000000000000000111000011011101000000100100000001
000000000000001001000100001101111111010100100100000000
010000000000000101100000010011101010001001000100000100
010000000000000001000010100101001101000101000110000010
000000000000001000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000001101000000010011001110000100000101000000
000000000000000011100011100011111010010100100100100000
000000001110000011100010001101111001011110100001000000
000000000000000000000100000011111000101001010000100001
110000000000000000000000000000000000000000000000000000
100000000000000000010010110000000000000000000000000000

.logic_tile 7 26
000100000000100000000010100001000000000000001000000000
000101000001010000000000000000100000000000000000001000
011000000000000111000000001000001010001000011100000100
000000000000000000000000000001011100000100100100000011
110000000000000000000010101000001000001000011100000000
110000001010000000000000000101001101000100100100000111
000001000000001111000000001000001000001000011100000100
000010000000000001000000000001001101000100100100100011
000000000000000001100110011101101000000001011100000111
000000001110000000000010000101000000010100000100000010
000000000000000001100110001000001001001000011100000011
000000000000000000000000000001001100000100100100000001
000000000000000000000011101111101000000001011100000011
000000000110000000000100000101100000010100000100000001
110000000000000000000000011000001001001000011100100100
100000000000000000000010000001001101000100100100000010

.ramt_tile 8 26
000000010000000111000000000000000000000000
000000000000000000000010011111000000000000
011000010001010000000000000000000000000000
000000000000000111000000000011000000000000
010000000000000000000000000001000000000000
010000001010010000000000000111000000000000
000000000000000111000000010000000000000000
000000000000000001000011001011000000000000
000000000000000001000010001000000000000000
000100000000001001000000000111000000000000
000000000000010111000000000000000000000000
000000000110000000100000001111000000000000
000000000000000001000010011101100000000000
000000000000000000000011110001101100000000
010000100000000001000000001000000001000000
110001000100000000100000000011001010000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 16 26
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000010000000111100000001000000000000000
000000000000000000100000001111000000000000
011000010001010000000111100000000000000000
000000000000100000000100000101000000000000
010000000000000011000110000101100000010000
110000000100001001100100000011100000000000
000000000000000000000000011000000000000000
000000000000001001000011110101000000000000
000000000000000000000000000000000000000000
000000000000101001000000000111000000000000
000000000000010111000010011000000000000000
000000000110100000000011100011000000000000
000010100000000001000000000001100001100000
000000000000000000000000000101101101000000
110000000000000001000011100000000001000000
110000000000000000000000000001001101000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000100010
000000001000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000010010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 27
000000000000000000000111000011001010000110100000000000
000000000000000101000111100000101000000110100000000000
000000000000000001100000001001000000000110000000000000
000000000000000000100010100001001101001111000000000000
000000000000001000000111001111001011000010100000000000
000000000000001011000010111001011111100001010000000000
000000000000000011100000011011101000110100000000000000
000000000000001101100010010101111101110000000000000000
000000000000001001100011110011001110010000000000000000
000000000000000001000111010111111011110000010000000000
000000000000000000000000010101101100111100000000000000
000000000000000000000010000011010000101000000000000000
000000000000000111000000010000011010000001010000000000
000000000000000001000010000001010000000010100000000000
000000000000000000000110100101101100101001010000000000
000000000000000000000000001001000000000010100000000000

.logic_tile 2 27
000000000000000111000010101000001000000100101100000000
000000000000000000000011101001001100001000010100010000
011000000000000000000010110001101000000100100100100000
000000000000000000000010000000101100000100100100000000
110001000000000001000110000101111000000010100000000000
010010100000000000000100000000110000000010100000000000
000000000000000101000000001101000000000110000000000000
000000000000000101000010100111001110000000000000000000
000000000000001001100110100000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000101101101000000000000000000
000000000000000000000000000011001010000000010000000000
000000000000001000000000001101101001000000000000000000
000000000000001001000000001111011010000010000000000000
110000000000001000000110100001001010001001010000000000
100000000000000101000000000001111101000001010000000000

.logic_tile 3 27
000001000000001101000000000000000000000000000000000000
000010100000000101000010100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000101100000010011101011001011000000000000
000000000000000111000010100000001001001011000000000000
000000000000000101100000010001101000010000100000000000
000010000000000000000010001111011100100000110000000000
000000000000000101100000011101011100100000000000000000
000000000000000000000010010101101111000000000000100000
000000000000000001100000000011001110000001000000000000
000000000000000000000000000000101000000001000000000000
000000000000000001100110010001000000100000010000000000
000000000000000000100110000111001101000000000000000000
000000000000000000000000001001001010000000000000000000
000000000000000000000000001101001011010000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000001011001010010110100000000000
000000000000000000000000000101110000000010100000000000
010000000000000011100110000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000111100000000101101010011100000000000000
000000000000000111000000000011001101111101000000000000
000000000000000001100011110101011100010100000100000000
000000000000000000100110110000010000010100000100000000
000000000000000000000110100000000001010000100100000000
000000000000000000000000000101001110100000010100000000
000000000000000000000110110111001010000001010100000000
000000000000000000000010100000100000000001010100000000
110000000000001000000000000000001110010100000100000000
100000000000000101000000000101010000101000000100000000

.logic_tile 5 27
000000000000000000000000000111000000000000001000000000
000001000000000000000000000000000000000000000000001000
000000000000001101000000000000001101001100111000100000
000000000000000101000010100000001000110011000000000000
000000000001000000000010100101101000001100111000100000
000000000000000000000100000000101101110011000000000000
000000000000000101100110110101101000001100111000100000
000000000000000000000010100000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001101000010000000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001101000000000000001001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 6 27
000000000000000000000010101001011111010000000111100100
000000000000000000000100000101111011100001010110000000
011000000000000000000000000000011100000000100000000100
000000000000000000000000001111001101000000010000000100
010001000000000001000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000001111100111000101101011000000100100000100
000000000000000101000100000111001010010100100110000001
000000001110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000010111001101000010000010000000
000000000000001001000010100000111100000010000000000010
110000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000

.logic_tile 7 27
000000000000001001100000010000001000001000011100100100
000000000010001011000011110001001100000100100100010001
011000000000000000000000000000001000001000011100000101
000000000000000000000000000101001000000100100100000001
010000000000001000000000010101001000000001011100000000
010000000000001011000010000001100000010100000100000000
000000100000001000000000000111001000000001011100000000
000001000000000001000000000101100000010100000100000000
000000000000001000000000000101001001001000010100000000
000000000000000001000000000000001100001000010100000000
000000000000001000000000000000001111000000100000000000
000000000000000001000000001101011010000000010000000010
000000100000000000000110000101101010000100000010000000
000001000000000000000000000000011111000100000000100010
110000000000110000000000001111000000000000000000000001
100000000000010000000000000101101011100000010000100000

.ramb_tile 8 27
000000000000000000000000011000000000000000
000000010000000000000011011111000000000000
011000000000000000000111001000000000000000
000000000000000000000100001111000000000000
010000000000001101100000001011000000000000
010000000000000101000000000111100000000100
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000000000000001000010000000000000000000
000000001010000000000000001111000000000000
000000000000000000000000000000000000000000
000000000000001111000000001111000000000000
000000000000000001100110010011000000000010
000000001110000000100110010111001010000000
110010000000001001100110011000000000000000
010000000110001001100110011001001010000000

.logic_tile 9 27
000000000010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000100001000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000111111000000000000000
000100010000000111000011010001000000000000
011000000001011000000011101000000000000000
000000000010001011000011100011000000000000
010000000000000011000010000111000000000000
010000000000000011000100001101000000001000
000010100000000011100000000000000000000000
000100000010000000100000001001000000000000
000000000000000000000010000000000000000000
000000000000000000000000000001000000000000
000000000000000111000000000000000000000000
000000000000000000100000000101000000000000
000000000000101000000000001011000000000000
000000000000011101000011101001101010100000
010000100000000000000000001000000000000000
110001000110000000000000001001001111000000

.logic_tile 26 27
000000000001010000000000000000000000000000000000000000
000100001110100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001010000010000
001001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000110000001101011100000000000100000
000000000000000000000100000000111010100000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000110010000000000100000010000000000
000000000000000000000110000111001011010000100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010001001011000001001010000000000
000000000000000000000000000101111110001001000000000000
000000000000000000000000001000001010000011100000000000
000000000000000000000000001111001100000011010000000000
000000000000000111000000000011001100010110100000000000
000000000000000000100000000101100000000001010000000000
000000000000000000000000000111011011100001010000000000
000000000000000000000011111001001001010110100000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001000110011000000010010
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000011010001100000100000000
000000000000000000000000000000001111001100000100000000
000000000000000000000000000111001110010100000100000000
000000000000000000000000000000100000010100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000100000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101000000000000000000100000
000000000000000000000000000111100000010110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000010000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.ramt_tile 8 28
000000010000000111000010011000000000000000
000000000000000000100011101011000000000000
011000010000010000000111001000000000000000
000000001100000000000000001111000000000000
010000000000000000000000000001100000000000
010000000000000001000000001111100000000000
000010100000000111100000000000000000000000
000000001010000000000000000101000000000000
000000000000000011100000001000000000000000
000000000000000001100000000111000000000000
000000100001000000000000000000000000000000
000001000000100000000010001001000000000000
000000001110000000000010001011000000000000
000000000000000000000010001111001100000000
010000100000010001000010000000000000000000
110001000100000000000010100001001111000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000001
000100000000000000000000001111000000000010000110100000
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000001000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000010000000000000111001000000000000000
000000000000000000000000001101000000000000
011000010000001111000111000000000000000000
000001000000000011000000000101000000000000
010000000001010001000010000001000000000010
110000000000100001000000000101100000000000
000010000000000000000011101000000000000000
000000000010000001000000000101000000000000
000000000000000000000000011000000000000000
000000000000001001000011001011000000000000
000000000001010000000000001000000000000000
000000000000000000000010010001000000000000
000010100001010000000000000001100000000000
000000001100100000000000001011101100000100
010000000001000000000000001000000001000000
010001001000101001000010001111001110000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000001111000101001010000000000
000000000000000000000000000001100000000001010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010100000110000000000
000000000000000000000000001101011011010000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000001000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000001100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000001001011011000001000111000000
000000000001010000000000000101101101000011010100100010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000001011100111010000000000000000
000000010000001111100011000001000000000000
011010000000000111000011110000000000000000
000000000000000000000011000101000000000000
110000000000001000000111001001000000000000
010000000000101011000100001001100000001000
000000000000001111100000011000000000000000
000000000000000111100011111101000000000000
000000000000000000000000010000000000000000
000000000000000000000011101001000000000000
000000000000000000000000001000000000000000
000000000000000000000011100101000000000000
000000000000000000000000001001100000000000
000000001000000000000000001011001011000100
010000000000000000000000001000000000000000
110000000000000000000000001001001000000000

.logic_tile 9 29
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000110
000000000000000000000000000000010000000000000100100010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000010100000
000000000000000000000000000000000000000000000010000011
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001011000000000101100100
110000000000000000000000000000000001000000100100000000
100000000000001111000000000000001110000000000101000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 29
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000111001000000000000000
000000010000000000000111001011000000000000
011000000000000000000010001000000000000000
000000100000000000000100000101000000000000
110000000000000000000000000111100000000000
110000000000000011000011101001000000001000
000000001000000001000000000000000000000000
000000000000000011000000000101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000100000011000000011101000000000000000
000001000000000011000011101001000000000000
000010100000000111000011101001000001000000
000000000000000000000100000111101100000100
010000000000000011100000001000000000000000
110000000100001011100000001011001011000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000100000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000010000000000000000011000000000000000
000000000000000000000011110011000000000000
011000010000000000000000001000000000000000
000000000000000111000000001101000000000000
010000000000000000000000010111100000000000
010000000000000000000011000111000000000000
000000000001000000000111010000000000000000
000000000000100001000010011011000000000000
000000000000000011100010000000000000000000
000000000000000000000010001011000000000000
000000000000000000000000000000000000000000
000000000000000101000000001111000000000000
000000000000000001000000011101000001000000
000000000000000000000010110001101011000000
110000000000000101000000000000000001000000
110000000000000001100000000011001010000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000010000001000000110001000000000000000
000000000000001011000110001111000000000000
011000010000000000000011100000000000000000
000000000000000000000000000101000000000000
010000000000000000000010001001100000000000
010000000000001001000000000101100000001000
000000000000000111000000001000000000000000
000000000110000111000010011101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001011000000000000
000000000000000111000000001000000000000000
000000000000000000000010000011000000000000
000000000000000000000000000101100000000000
000000000000000000000000000001001011100000
110000000000000001000011100000000001000000
110000000000000001000000001001001110000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000100000000000000000000000000000000000000000000000000
000100000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000001111000000010000000000000000
000000010000001111000011011001000000000000
011000000000000111000111001000000000000000
000000000000000111000111100001000000000000
110000000000000000000011100011000000000000
010000000000000001000000001101100000001000
000000000000001011000000000000000000000000
000000000000001111100000000001000000000000
000000000000000000000010000000000000000000
000000000000000000000010000001000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000001000000000001101000001000000
000000000000000011000000001001001000100000
010000000000000000000000001000000001000000
110000000000000000000000001001001010000000

.logic_tile 9 31
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000101000000
000000000000000000000000000000100000000001000100100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000011100000001000000000000000
000000010000000001000000001001000000000000
011000000001010001000011101000000000000000
000000000000100111100011100001000000000000
010000000000000111000111000111000000010000
110000000000000001000000000001000000000000
000000000000000111000000000000000000000000
000000000000000000000000000001000000000000
000000000000000000000010000000000000000000
000000000000100000000000000101000000000000
000000000000000001000000000000000000000000
000000000000000000100000000101000000000000
000000000000000000000011101011000000000000
000000000000001011000100000001101111000100
010000000000000000000000001000000001000000
110000000110000000000000001001001100000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000010000000011100111011000000000000000
000000000000000000000011010001000000000000
011000010000001000000000000000000000000000
000000000000001001000000000011000000000000
010000000000000000000000001001000000000000
010000000000000001000000001111100000000000
000000000000000111100000000000000000000000
000000000000000000100000000101000000000000
000000000000000001000010001000000000000000
000000000000000001000100000111000000000000
000000000000000011100000000000000000000000
000000000000000001000000001011000000000000
000000000000000000000000001011100000000000
000000000000000000000010000011001100000000
010000000000000001000010000000000000000000
110000000000000000000100000001001111000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000010000000000000111001000000000000000
000000000000001001000000001101000000000000
011000010000000111000000000000000000000000
000000000000000000000000000101000000000000
010000000000000000000011101001000000000100
110000000000000001000000001111100000000000
000000000000000001000011101000000000000000
000000000000000000000010001101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000000001000000011101000000000000000
000000000000000011000000000001000000000000
000000000000000000000010001011100000000000
000000000000000000000100000011101000000100
010000000000000000000111001000000001000000
110000000000001001000110001111001110000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000001000000000000000000001000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000001011101000000100110100000000
000000000000000000000000000001001001001100110100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111000100000000
000000000000000001100000001001000001011001100100000000
000000000000000000000000000011101110100110010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000001
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000001110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 27 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011110001
000000000001010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000011011000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000010
000000000000000000
000000000001100000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 4 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 5 clk50mhz_$glb_clk
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 41 img_proc.colorpxls_bin67[2]
.sym 42 img_proc.colorpxls_bin67[3]
.sym 43 img_proc.colorpxls_bin67[4]
.sym 44 img_proc.colorpxls_bin67[5]
.sym 45 img_proc.colorpxls_bin67[6]
.sym 46 img_proc.colorpxls_bin67[7]
.sym 47 img_proc.colorpxls_bin67[8]
.sym 48 img_proc.colorpxls_bin67[9]
.sym 49 img_proc.colorpxls_bin67[10]
.sym 50 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 52 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 53 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 54 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 80 img_proc.colorpxls_bin67[6]
.sym 91 img_proc.colorpxls[5]
.sym 143 rst$SB_IO_IN
.sym 193 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 211 img_proc.colorpxls[9]
.sym 225 img_proc.colorpxls_bin67[9]
.sym 234 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 237 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 294 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 295 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 296 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 297 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 298 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 333 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 339 img_proc.colorpxls[6]
.sym 371 rst$SB_IO_IN
.sym 376 rst$SB_IO_IN
.sym 381 proc_ctrl$SB_IO_IN
.sym 405 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 406 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 407 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 408 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 409 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 410 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 411 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 412 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 421 rst$SB_IO_IN
.sym 433 proc_img_addr[1]
.sym 435 rst$SB_IO_IN
.sym 443 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 458 proc_ctrl$SB_IO_IN
.sym 521 img_proc.colorpxls_bin567[2]
.sym 522 img_proc.colorpxls_bin567[3]
.sym 523 img_proc.colorpxls_bin567[4]
.sym 524 img_proc.colorpxls_bin567[5]
.sym 525 img_proc.colorpxls_bin567[6]
.sym 526 img_proc.colorpxls_bin567[7]
.sym 570 img_proc.colorpxls[4]
.sym 599 rst$SB_IO_IN
.sym 633 img_proc.colorpxls_bin567[8]
.sym 634 img_proc.colorpxls_bin567[9]
.sym 635 img_proc.colorpxls_bin567[10]
.sym 636 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 637 img_proc.colorpxls_bin567[0]
.sym 638 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 639 img_proc.col_inframe[3]
.sym 640 img_proc.colorpxls_bin567[1]
.sym 649 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 683 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 754 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 781 img_proc.histogram[0][6]
.sym 789 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 793 img_proc.colorpxls[10]
.sym 823 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 827 rst$SB_IO_IN
.sym 861 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 862 img_proc.col_inframe[2]
.sym 863 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 864 img_proc.col_inframe[0]
.sym 865 img_proc.col[0]
.sym 866 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 867 img_proc.col_inframe[1]
.sym 868 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 879 $PACKER_VCC_NET
.sym 938 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 976 img_proc.col[1]
.sym 977 img_proc.col[2]
.sym 978 img_proc.col[3]
.sym 979 img_proc.col[4]
.sym 980 img_proc.col[5]
.sym 981 img_proc.col[6]
.sym 982 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 1054 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 1055 rst$SB_IO_IN
.sym 1094 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 1095 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1096 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 1123 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 1209 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 1210 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 1244 $PACKER_VCC_NET
.sym 1283 rst$SB_IO_IN
.sym 1321 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 1378 $PACKER_VCC_NET
.sym 1511 rst$SB_IO_IN
.sym 1708 rst$SB_IO_IN
.sym 1742 rst$SB_IO_IN
.sym 1743 ov7670_d[5]
.sym 1748 ov7670_d[3]
.sym 1768 rst$SB_IO_IN
.sym 1773 capture.data_rg1[6]
.sym 1808 ov7670_d[3]
.sym 1850 ov7670_d[5]
.sym 1856 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1857 ov7670_d[7]
.sym 1862 ov7670_d[6]
.sym 1880 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1892 vga_hsync_SB_LUT4_O_I0
.sym 1916 proc_fb.ram.1.2.0_RDATA
.sym 1930 capture.data_rg2[6]
.sym 1936 rst$SB_IO_IN
.sym 1946 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1964 ov7670_d[7]
.sym 2039 vga_col[8]
.sym 2043 vga_col[9]
.sym 2115 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 2117 vga_vsync_SB_LUT4_O_I0
.sym 2120 vga_vsync$SB_IO_OUT
.sym 2163 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 2168 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 2344 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2345 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 2348 vga_vsync_SB_LUT4_O_I2
.sym 2391 $PACKER_VCC_NET
.sym 2459 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 2460 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 2461 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 2462 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 2509 vga_row[2]
.sym 2512 vga_row[3]
.sym 2612 vga_row[0]
.sym 2686 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 2687 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 2688 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 2690 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 2691 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 2731 $PACKER_VCC_NET
.sym 2771 vga_hsync$SB_IO_OUT
.sym 2776 vga_vsync$SB_IO_OUT
.sym 2789 vga_vsync$SB_IO_OUT
.sym 2795 vga_hsync$SB_IO_OUT
.sym 2798 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 2799 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 2800 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 2801 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 2802 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 2803 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 2804 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 2805 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 2820 vga_hsync$SB_IO_OUT
.sym 2829 proc_fb.ram.0.1.0_WCLKE
.sym 2833 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 2840 vga_col[9]
.sym 2841 vga_col[7]
.sym 2863 vga_vsync$SB_IO_OUT
.sym 2876 vga_col[5]
.sym 2912 vga_green_2b_SB_LUT4_O_1_I3
.sym 2913 vga_blue_2b_SB_LUT4_O_1_I3
.sym 2914 vga_green_2b_SB_LUT4_O_I2
.sym 2915 vga_blue_2b[1]$SB_IO_OUT
.sym 2916 vga_green[3]
.sym 2917 vga_blue[2]
.sym 2918 vga_blue_2b_SB_LUT4_O_I2
.sym 2919 vga_green[2]
.sym 2943 display_img_addr[7]
.sym 2967 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 2999 vga_blue_2b[1]$SB_IO_OUT
.sym 3004 vga_blue[2]
.sym 3015 vga_blue[2]
.sym 3021 vga_blue_2b[1]$SB_IO_OUT
.sym 3026 vga_red_2b_SB_LUT4_O_1_I2
.sym 3028 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 3030 vga_blue_2b_SB_LUT4_O_I3
.sym 3031 vga_red_2b_SB_LUT4_O_1_I3
.sym 3032 vga_red_2b_SB_LUT4_O_I3
.sym 3033 vga_red_2b_SB_LUT4_O_I2
.sym 3064 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 3113 vga_green[3]
.sym 3118 vga_green[2]
.sym 3128 vga_green[3]
.sym 3131 vga_green[2]
.sym 3142 vga_red[2]
.sym 3146 vga_red[3]
.sym 3176 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 3183 vga_col[7]
.sym 3341 vga_red[3]
.sym 3346 vga_red[2]
.sym 3358 vga_red[3]
.sym 3362 vga_red[2]
.sym 3509 $PACKER_VCC_NET
.sym 3705 img_proc.colorpxls[2]
.sym 3706 img_proc.colorpxls[3]
.sym 3707 img_proc.colorpxls[4]
.sym 3708 img_proc.colorpxls[5]
.sym 3709 img_proc.colorpxls[6]
.sym 3710 img_proc.colorpxls[7]
.sym 3750 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 3757 img_proc.colorpxls_bin67[0]
.sym 3797 img_proc.colorpxls_bin67[4]
.sym 3798 img_proc.colorpxls_bin67[5]
.sym 3804 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 3807 img_proc.colorpxls_bin67[1]
.sym 3808 img_proc.colorpxls_bin67[7]
.sym 3811 img_proc.colorpxls_bin67[2]
.sym 3812 img_proc.colorpxls_bin67[3]
.sym 3815 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3818 img_proc.colorpxls_bin67[0]
.sym 3819 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3823 img_proc.colorpxls_bin67[6]
.sym 3825 $nextpnr_ICESTORM_LC_16$O
.sym 3828 img_proc.colorpxls_bin67[0]
.sym 3831 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 3834 img_proc.colorpxls_bin67[1]
.sym 3837 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 3838 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3840 img_proc.colorpxls_bin67[2]
.sym 3841 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 3843 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 3844 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3846 img_proc.colorpxls_bin67[3]
.sym 3847 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 3849 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 3850 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3852 img_proc.colorpxls_bin67[4]
.sym 3853 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 3855 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 3856 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3858 img_proc.colorpxls_bin67[5]
.sym 3859 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 3861 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 3862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3863 img_proc.colorpxls_bin67[6]
.sym 3865 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 3867 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 3868 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3869 img_proc.colorpxls_bin67[7]
.sym 3871 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 3872 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 3873 clk50mhz_$glb_clk
.sym 3874 rst$SB_IO_IN_$glb_sr
.sym 3887 img_proc.colorpxls[8]
.sym 3888 img_proc.colorpxls[9]
.sym 3889 img_proc.colorpxls[10]
.sym 3890 img_proc.colorpxls[11]
.sym 3891 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 3892 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 3893 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 3894 img_proc.colorpxls_SB_DFFER_Q_E
.sym 3900 img_proc.colorpxls[6]
.sym 3904 img_proc.colorpxls[7]
.sym 3905 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 3909 img_proc.colorpxls_bin67[4]
.sym 3917 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3921 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 3924 img_proc.colorpxls[2]
.sym 3927 img_proc.colorpxls_bin67[3]
.sym 3928 img_proc.colorpxls[4]
.sym 3930 img_proc.colorpxls[5]
.sym 3931 img_proc.colorpxls_SB_DFFER_Q_E
.sym 3933 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 3935 img_proc.colorpxls_bin67[9]
.sym 3936 img_proc.colorpxls_bin67[7]
.sym 3941 img_proc.colorpxls[2]
.sym 3943 img_proc.colorpxls[3]
.sym 3946 img_proc.colorpxls[4]
.sym 3950 img_proc.colorpxls[6]
.sym 3951 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 3952 img_proc.colorpxls[7]
.sym 3953 img_proc.colorpxls[9]
.sym 3955 img_proc.colorpxls_bin67[1]
.sym 3959 img_proc.colorpxls_bin67[10]
.sym 3965 img_proc.colorpxls[6]
.sym 3967 img_proc.colorpxls[7]
.sym 3969 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 3971 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 3978 img_proc.colorpxls_bin67[10]
.sym 3979 img_proc.colorpxls[3]
.sym 3981 img_proc.colorpxls_bin67[5]
.sym 3985 img_proc.colorpxls_bin67[9]
.sym 3986 img_proc.colorpxls_bin67[2]
.sym 3987 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 3988 img_proc.colorpxls_bin67[4]
.sym 3994 img_proc.colorpxls_bin67[3]
.sym 4000 img_proc.colorpxls_bin67[8]
.sym 4002 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4003 img_proc.colorpxls[11]
.sym 4007 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4008 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4009 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4010 img_proc.colorpxls_bin67[8]
.sym 4012 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4014 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 4015 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4016 img_proc.colorpxls_bin67[9]
.sym 4018 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4021 img_proc.colorpxls_bin67[10]
.sym 4023 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4024 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 4027 img_proc.colorpxls[3]
.sym 4028 img_proc.colorpxls[11]
.sym 4029 img_proc.colorpxls_bin67[2]
.sym 4030 img_proc.colorpxls_bin67[10]
.sym 4034 img_proc.colorpxls_bin67[2]
.sym 4041 img_proc.colorpxls_bin67[5]
.sym 4047 img_proc.colorpxls_bin67[3]
.sym 4053 img_proc.colorpxls_bin67[4]
.sym 4055 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 4056 clk50mhz_$glb_clk
.sym 4057 rst$SB_IO_IN_$glb_sr
.sym 4058 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4059 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4060 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 4061 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 4062 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 4063 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 4064 img_proc.colorpxls_bin67[0]
.sym 4065 img_proc.colorpxls_bin67[1]
.sym 4071 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 4073 img_proc.colorpxls[11]
.sym 4075 img_proc.colorpxls_SB_DFFER_Q_E
.sym 4078 img_proc.colorpxls_SB_DFFER_Q_E
.sym 4079 img_proc.colorpxls[9]
.sym 4082 img_proc.colorpxls[10]
.sym 4083 img_proc.colorpxls[3]
.sym 4084 img_proc.colorpxls[11]
.sym 4085 img_proc.colorpxls[4]
.sym 4086 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 4089 img_proc.colorpxls_bin67[1]
.sym 4090 img_proc.colorpxls[1]
.sym 4093 img_proc.colorpxls[5]
.sym 4100 img_proc.colorpxls[9]
.sym 4101 img_proc.colorpxls_bin567[3]
.sym 4111 img_proc.colorpxls[8]
.sym 4113 img_proc.colorpxls[1]
.sym 4117 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 4119 img_proc.colorpxls[4]
.sym 4121 img_proc.colorpxls[5]
.sym 4123 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 4124 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4126 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 4130 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 4131 img_proc.colorpxls[2]
.sym 4133 img_proc.colorpxls[3]
.sym 4135 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4137 img_proc.colorpxls[6]
.sym 4139 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 4141 img_proc.colorpxls[7]
.sym 4142 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4143 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 4145 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 4146 img_proc.colorpxls[1]
.sym 4149 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 4151 img_proc.colorpxls[2]
.sym 4152 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 4155 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 4157 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 4158 img_proc.colorpxls[3]
.sym 4161 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 4163 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 4164 img_proc.colorpxls[4]
.sym 4167 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 4169 img_proc.colorpxls[5]
.sym 4170 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 4173 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 4175 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4176 img_proc.colorpxls[6]
.sym 4179 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 4181 img_proc.colorpxls[7]
.sym 4182 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4185 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 4187 img_proc.colorpxls[8]
.sym 4188 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4206 img_proc.colorpxls_bin67[0]
.sym 4209 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4217 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4218 img_proc.colorpxls[8]
.sym 4226 img_proc.colorpxls[9]
.sym 4230 img_proc.colorpxls_bin567[8]
.sym 4234 img_proc.colorpxls_bin567[10]
.sym 4236 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 4238 img_proc.colorpxls_bin567[0]
.sym 4241 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 4247 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4250 img_proc.colorpxls_bin67[10]
.sym 4251 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 4257 img_proc.colorpxls_bin567[1]
.sym 4264 img_proc.colorpxls[9]
.sym 4265 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4266 img_proc.colorpxls[10]
.sym 4267 img_proc.colorpxls_bin567[0]
.sym 4268 img_proc.colorpxls[11]
.sym 4276 img_proc.colorpxls_bin567[3]
.sym 4278 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 4280 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4281 img_proc.colorpxls[9]
.sym 4284 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 4286 img_proc.colorpxls[10]
.sym 4287 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4290 $nextpnr_ICESTORM_LC_25$I3
.sym 4292 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 4293 img_proc.colorpxls[11]
.sym 4300 $nextpnr_ICESTORM_LC_25$I3
.sym 4306 img_proc.colorpxls_bin567[0]
.sym 4312 img_proc.colorpxls_bin67[10]
.sym 4317 img_proc.colorpxls_bin567[1]
.sym 4323 img_proc.colorpxls_bin567[3]
.sym 4331 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 4332 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4333 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 4334 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 4335 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 4345 img_proc.colorpxls_bin567[1]
.sym 4356 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 4366 img_proc.colorpxls_bin567[1]
.sym 4382 img_proc.colorpxls[7]
.sym 4383 img_proc.colorpxls_bin567[2]
.sym 4384 img_proc.colorpxls_bin567[3]
.sym 4385 img_proc.colorpxls_bin567[4]
.sym 4386 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4387 img_proc.colorpxls_bin567[6]
.sym 4388 img_proc.colorpxls[6]
.sym 4389 img_proc.colorpxls[3]
.sym 4391 img_proc.colorpxls[9]
.sym 4392 img_proc.colorpxls[11]
.sym 4394 img_proc.colorpxls_bin567[5]
.sym 4396 img_proc.colorpxls_bin567[7]
.sym 4397 img_proc.colorpxls_bin567[0]
.sym 4398 img_proc.colorpxls[1]
.sym 4399 img_proc.colorpxls[5]
.sym 4401 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4402 img_proc.colorpxls[8]
.sym 4403 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 4404 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4405 img_proc.colorpxls_bin567[8]
.sym 4407 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4408 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 4409 img_proc.colorpxls_bin567[10]
.sym 4412 img_proc.colorpxls[4]
.sym 4414 img_proc.colorpxls_bin567[5]
.sym 4420 img_proc.colorpxls_bin567[10]
.sym 4421 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 4422 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 4423 img_proc.colorpxls[11]
.sym 4426 img_proc.colorpxls_bin567[0]
.sym 4427 img_proc.colorpxls[6]
.sym 4428 img_proc.colorpxls_bin567[5]
.sym 4429 img_proc.colorpxls[1]
.sym 4432 img_proc.colorpxls[8]
.sym 4433 img_proc.colorpxls_bin567[7]
.sym 4434 img_proc.colorpxls[7]
.sym 4435 img_proc.colorpxls_bin567[6]
.sym 4438 img_proc.colorpxls[5]
.sym 4439 img_proc.colorpxls_bin567[8]
.sym 4440 img_proc.colorpxls_bin567[4]
.sym 4441 img_proc.colorpxls[9]
.sym 4444 img_proc.colorpxls[3]
.sym 4445 img_proc.colorpxls_bin567[2]
.sym 4446 img_proc.colorpxls_bin567[3]
.sym 4447 img_proc.colorpxls[4]
.sym 4452 img_proc.colorpxls_bin567[7]
.sym 4456 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4457 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4458 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4459 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 4465 img_proc.proc_ctrl_rg1
.sym 4466 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 4467 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4468 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4469 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4492 proc_ctrl$SB_IO_IN
.sym 4495 img_proc.colorpxls[2]
.sym 4518 img_proc.colorpxls_bin567[2]
.sym 4520 img_proc.colorpxls_bin567[4]
.sym 4522 img_proc.colorpxls_bin567[6]
.sym 4523 img_proc.colorpxls_bin567[7]
.sym 4527 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4528 img_proc.colorpxls_bin567[0]
.sym 4529 img_proc.colorpxls_bin567[5]
.sym 4531 img_proc.colorpxls_bin567[1]
.sym 4536 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4543 img_proc.colorpxls_bin567[3]
.sym 4544 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4548 $nextpnr_ICESTORM_LC_15$O
.sym 4550 img_proc.colorpxls_bin567[0]
.sym 4554 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 4556 img_proc.colorpxls_bin567[1]
.sym 4560 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 4561 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4563 img_proc.colorpxls_bin567[2]
.sym 4564 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 4566 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 4567 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4568 img_proc.colorpxls_bin567[3]
.sym 4570 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 4572 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 4573 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4575 img_proc.colorpxls_bin567[4]
.sym 4576 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 4578 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 4579 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4580 img_proc.colorpxls_bin567[5]
.sym 4582 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 4584 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 4585 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4587 img_proc.colorpxls_bin567[6]
.sym 4588 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 4590 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4591 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4593 img_proc.colorpxls_bin567[7]
.sym 4594 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 4595 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4596 clk50mhz_$glb_clk
.sym 4597 rst$SB_IO_IN_$glb_sr
.sym 4599 img_proc.histogram[0][6]
.sym 4622 img_proc.proc_ctrl_rg1
.sym 4630 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4646 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4652 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4653 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4658 img_proc.colorpxls_bin567[1]
.sym 4659 img_proc.colorpxls_bin567[8]
.sym 4660 img_proc.colorpxls_bin567[9]
.sym 4663 img_proc.colorpxls_bin567[0]
.sym 4666 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4667 img_proc.colorpxls[10]
.sym 4669 img_proc.colorpxls_bin567[10]
.sym 4671 img_proc.colorpxls_bin567[0]
.sym 4676 img_proc.col_rg[3]
.sym 4679 img_proc.colorpxls[2]
.sym 4680 img_proc.col_rg[5]
.sym 4683 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4684 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4685 img_proc.colorpxls_bin567[8]
.sym 4687 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4689 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 4690 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4691 img_proc.colorpxls_bin567[9]
.sym 4693 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4697 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4698 img_proc.colorpxls_bin567[10]
.sym 4699 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 4702 img_proc.colorpxls_bin567[1]
.sym 4703 img_proc.colorpxls_bin567[9]
.sym 4704 img_proc.colorpxls[2]
.sym 4705 img_proc.colorpxls[10]
.sym 4709 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4711 img_proc.colorpxls_bin567[0]
.sym 4715 img_proc.col_rg[5]
.sym 4720 img_proc.col_rg[3]
.sym 4726 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4728 img_proc.colorpxls_bin567[1]
.sym 4729 img_proc.colorpxls_bin567[0]
.sym 4730 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4731 clk50mhz_$glb_clk
.sym 4732 rst$SB_IO_IN_$glb_sr
.sym 4733 img_proc.col_rg[4]
.sym 4734 img_proc.col_rg[3]
.sym 4735 img_proc.col_rg[6]
.sym 4736 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4737 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 4738 img_proc.col_rg[5]
.sym 4739 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4740 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 4746 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4753 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 4754 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 4763 img_proc.col[3]
.sym 4765 img_proc.col[4]
.sym 4766 img_proc.col_rg[4]
.sym 4767 img_proc.col[5]
.sym 4768 img_proc.col_rg[3]
.sym 4791 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4796 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4799 $PACKER_VCC_NET
.sym 4800 img_proc.col_inframe[3]
.sym 4806 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 4808 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4813 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4817 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 4818 $nextpnr_ICESTORM_LC_35$O
.sym 4821 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 4824 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 4827 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 4830 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 4833 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4836 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 4838 $PACKER_VCC_NET
.sym 4839 img_proc.col_inframe[3]
.sym 4842 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 4845 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4848 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 4851 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4854 $nextpnr_ICESTORM_LC_36$I3
.sym 4857 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 4864 $nextpnr_ICESTORM_LC_36$I3
.sym 4875 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4887 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 4889 img_proc.col_rg[3]
.sym 4892 img_proc.col_rg[6]
.sym 4893 img_proc.col[6]
.sym 4898 img_proc.col_rg[5]
.sym 4922 img_proc.col_inframe[2]
.sym 4923 img_proc.col[2]
.sym 4926 img_proc.col[5]
.sym 4927 img_proc.col_inframe[1]
.sym 4929 img_proc.col_rg[4]
.sym 4930 img_proc.col[1]
.sym 4931 img_proc.col_rg[6]
.sym 4933 img_proc.col[4]
.sym 4934 img_proc.col_rg[5]
.sym 4936 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4941 img_proc.col[0]
.sym 4944 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4952 img_proc.col_rg[3]
.sym 4954 img_proc.col[0]
.sym 4955 img_proc.col[4]
.sym 4956 img_proc.col[1]
.sym 4957 img_proc.col[5]
.sym 4961 img_proc.col[2]
.sym 4968 img_proc.col_inframe[1]
.sym 4973 img_proc.col[0]
.sym 4980 img_proc.col[0]
.sym 4984 img_proc.col_rg[4]
.sym 4985 img_proc.col_rg[5]
.sym 4986 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4987 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4990 img_proc.col[1]
.sym 4996 img_proc.col_rg[6]
.sym 4997 img_proc.col_rg[3]
.sym 4998 img_proc.col_inframe[2]
.sym 4999 img_proc.col_inframe[1]
.sym 5001 clk50mhz_$glb_clk
.sym 5002 rst$SB_IO_IN_$glb_sr
.sym 5003 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 5004 img_proc.histogram[4][2]
.sym 5005 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 5006 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0
.sym 5008 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 5010 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5029 $PACKER_VCC_NET
.sym 5059 img_proc.col_inframe[0]
.sym 5060 img_proc.col[0]
.sym 5063 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5071 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5075 img_proc.col[3]
.sym 5076 img_proc.col[4]
.sym 5078 img_proc.col[6]
.sym 5079 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5081 img_proc.col[1]
.sym 5082 img_proc.col[2]
.sym 5085 img_proc.col[5]
.sym 5087 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5088 $nextpnr_ICESTORM_LC_11$O
.sym 5091 img_proc.col[0]
.sym 5094 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 5095 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5096 img_proc.col[1]
.sym 5098 img_proc.col[0]
.sym 5100 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 5101 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5102 img_proc.col[2]
.sym 5104 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 5106 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 5107 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5109 img_proc.col[3]
.sym 5110 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 5112 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 5113 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5115 img_proc.col[4]
.sym 5116 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 5118 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 5119 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5120 img_proc.col[5]
.sym 5122 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 5125 img_proc.col[6]
.sym 5126 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 5128 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 5131 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5133 img_proc.col_inframe[0]
.sym 5134 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5136 clk50mhz_$glb_clk
.sym 5137 rst$SB_IO_IN_$glb_sr
.sym 5138 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5139 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0
.sym 5140 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5141 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5142 img_proc.row_num_SB_DFFER_Q_E
.sym 5143 img_proc.histogram[4][6]
.sym 5145 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 5151 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 5154 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 5161 img_proc.histogram[3][0]
.sym 5167 img_proc.row_num[0]
.sym 5197 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5198 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5206 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5208 img_proc.row_num[1]
.sym 5209 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5215 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5217 img_proc.row_num[2]
.sym 5219 $PACKER_VCC_NET
.sym 5223 $nextpnr_ICESTORM_LC_39$O
.sym 5225 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5229 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 5231 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5232 $PACKER_VCC_NET
.sym 5235 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 5237 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5241 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 5243 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5244 $PACKER_VCC_NET
.sym 5247 $nextpnr_ICESTORM_LC_40$I3
.sym 5249 $PACKER_VCC_NET
.sym 5250 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5257 $nextpnr_ICESTORM_LC_40$I3
.sym 5263 img_proc.row_num[2]
.sym 5268 img_proc.row_num[1]
.sym 5274 img_proc.row_num[1]
.sym 5275 img_proc.row_num[2]
.sym 5276 img_proc.row_num[3]
.sym 5277 img_proc.row_num[4]
.sym 5278 img_proc.row_num[5]
.sym 5279 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 5280 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3
.sym 5285 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 5286 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 5292 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 5293 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 5300 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 5332 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5333 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5334 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5336 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5337 $PACKER_VCC_NET
.sym 5338 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 5346 img_proc.row_num[4]
.sym 5356 $PACKER_VCC_NET
.sym 5357 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5358 $nextpnr_ICESTORM_LC_41$O
.sym 5360 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 5364 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5366 $PACKER_VCC_NET
.sym 5367 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5370 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 5372 $PACKER_VCC_NET
.sym 5373 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5376 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 5379 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5382 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 5385 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5388 $nextpnr_ICESTORM_LC_42$I3
.sym 5391 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5398 $nextpnr_ICESTORM_LC_42$I3
.sym 5404 img_proc.row_num[4]
.sym 5410 img_proc.row_num[0]
.sym 5435 img_proc.row_num_SB_DFFER_Q_E
.sym 5479 img_proc.row_num[0]
.sym 5518 img_proc.row_num[0]
.sym 5850 vga_col[6]
.sym 5852 vga_col[7]
.sym 5853 vga_col[4]
.sym 5860 vga_col[5]
.sym 5950 capture.data_rg1[7]
.sym 5953 capture.data_rg2[6]
.sym 5974 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 5979 rst$SB_IO_IN
.sym 5981 $PACKER_VCC_NET
.sym 5982 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 5990 $PACKER_VCC_NET
.sym 6011 ov7670_d[6]
.sym 6040 ov7670_d[6]
.sym 6081 clk50mhz_$glb_clk
.sym 6082 rst$SB_IO_IN_$glb_sr
.sym 6089 vga_hsync_SB_LUT4_O_I2
.sym 6090 vga_hsync$SB_IO_OUT
.sym 6092 capture_data[7]
.sym 6109 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6114 vga_row[1]
.sym 6115 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6119 vga_vsync$SB_IO_OUT
.sym 6129 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6136 vga_col[4]
.sym 6143 vga_col[7]
.sym 6149 vga_col[6]
.sym 6151 vga_col[5]
.sym 6162 vga_col[8]
.sym 6164 $PACKER_VCC_NET
.sym 6165 $PACKER_VCC_NET
.sym 6166 vga_col[9]
.sym 6168 $nextpnr_ICESTORM_LC_45$O
.sym 6171 vga_col[4]
.sym 6174 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 6176 vga_col[5]
.sym 6177 $PACKER_VCC_NET
.sym 6180 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 6182 $PACKER_VCC_NET
.sym 6183 vga_col[6]
.sym 6186 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 6189 vga_col[7]
.sym 6192 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 6194 vga_col[8]
.sym 6195 $PACKER_VCC_NET
.sym 6198 $nextpnr_ICESTORM_LC_46$I3
.sym 6201 vga_col[9]
.sym 6208 $nextpnr_ICESTORM_LC_46$I3
.sym 6236 vga_green_2b_SB_LUT4_O_I3
.sym 6249 rst$SB_IO_IN
.sym 6250 $PACKER_VCC_NET
.sym 6253 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6259 vga_green_2b_SB_LUT4_O_I3
.sym 6261 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6265 vga_row[0]
.sym 6273 $PACKER_VCC_NET
.sym 6281 $PACKER_VCC_NET
.sym 6282 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6287 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6289 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6290 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6294 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6298 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6299 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6300 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6303 $nextpnr_ICESTORM_LC_57$O
.sym 6305 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6309 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[3]
.sym 6311 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6315 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[4]
.sym 6317 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6318 $PACKER_VCC_NET
.sym 6321 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[5]
.sym 6323 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6327 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[6]
.sym 6329 $PACKER_VCC_NET
.sym 6330 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6333 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[7]
.sym 6335 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6336 $PACKER_VCC_NET
.sym 6339 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[8]
.sym 6341 $PACKER_VCC_NET
.sym 6342 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6345 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[9]
.sym 6347 $PACKER_VCC_NET
.sym 6348 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6355 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 6359 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6366 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6380 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6389 vga_vsync_SB_LUT4_O_I2
.sym 6392 vga_col[5]
.sym 6393 vga_col[4]
.sym 6397 vga_col[6]
.sym 6398 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6399 vga_col[7]
.sym 6401 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[9]
.sym 6414 vga_vsync_SB_LUT4_O_I1
.sym 6415 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 6420 vga_row[1]
.sym 6425 vga_vsync_SB_LUT4_O_I0
.sym 6426 vga_vsync_SB_LUT4_O_I2
.sym 6427 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6428 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6432 vga_row[0]
.sym 6433 rst$SB_IO_IN
.sym 6438 $nextpnr_ICESTORM_LC_58$I3
.sym 6440 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6448 $nextpnr_ICESTORM_LC_58$I3
.sym 6457 vga_row[0]
.sym 6458 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 6459 vga_row[1]
.sym 6460 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 6475 rst$SB_IO_IN
.sym 6476 vga_vsync_SB_LUT4_O_I0
.sym 6477 vga_vsync_SB_LUT4_O_I2
.sym 6478 vga_vsync_SB_LUT4_O_I1
.sym 6495 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 6502 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 6504 $PACKER_VCC_NET
.sym 6510 vga_vsync_SB_LUT4_O_I1
.sym 6512 $PACKER_VCC_NET
.sym 6513 vga_vsync_SB_LUT4_O_I2
.sym 6514 vga_row[7]
.sym 6516 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6517 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6518 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6519 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6520 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6521 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6522 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6523 vga_row[9]
.sym 6541 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6544 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6547 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6548 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6557 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6558 $PACKER_VCC_NET
.sym 6559 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6561 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6562 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6570 $PACKER_VCC_NET
.sym 6573 $nextpnr_ICESTORM_LC_61$O
.sym 6575 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6579 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[2]
.sym 6581 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6585 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[3]
.sym 6588 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6591 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[4]
.sym 6593 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6597 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[5]
.sym 6599 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6603 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[6]
.sym 6605 $PACKER_VCC_NET
.sym 6606 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6609 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[7]
.sym 6611 $PACKER_VCC_NET
.sym 6612 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6615 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[8]
.sym 6617 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6618 $PACKER_VCC_NET
.sym 6647 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6648 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6654 vga_row[1]
.sym 6667 vga_vsync$SB_IO_OUT
.sym 6668 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6671 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[8]
.sym 6680 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6684 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6685 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6686 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6696 $PACKER_VCC_NET
.sym 6701 vga_row[2]
.sym 6702 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6703 vga_row[3]
.sym 6708 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_4_CO[9]
.sym 6710 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6711 $PACKER_VCC_NET
.sym 6714 $nextpnr_ICESTORM_LC_62$I3
.sym 6716 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6724 $nextpnr_ICESTORM_LC_62$I3
.sym 6727 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6728 vga_row[2]
.sym 6730 vga_row[3]
.sym 6745 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6746 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6748 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6760 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 6761 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6762 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6764 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6767 proc_fb.dina_SB_LUT4_O_3_I0
.sym 6771 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6780 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6782 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6784 $PACKER_VCC_NET
.sym 6788 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6790 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6791 $PACKER_VCC_NET
.sym 6794 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6796 vga_row[0]
.sym 6799 vga_green_2b_SB_LUT4_O_I3
.sym 6803 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6805 vga_row[0]
.sym 6822 vga_row[7]
.sym 6829 vga_row[9]
.sym 6831 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6840 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6841 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6842 vga_row[0]
.sym 6843 $nextpnr_ICESTORM_LC_69$O
.sym 6846 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6849 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[9]
.sym 6852 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6855 $nextpnr_ICESTORM_LC_70$I3
.sym 6858 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6865 $nextpnr_ICESTORM_LC_70$I3
.sym 6868 vga_row[9]
.sym 6875 vga_row[7]
.sym 6880 vga_row[0]
.sym 6901 cam_fb.ram.0.3.0_WCLKE
.sym 6905 vga_col[4]
.sym 6909 vga_col[5]
.sym 6910 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6911 vga_col[6]
.sym 6912 vga_green_2b_SB_LUT4_O_1_I1
.sym 6913 vga_col[7]
.sym 6917 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 6920 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 6922 vga_row[2]
.sym 6924 vga_row[3]
.sym 6927 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6931 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6934 vga_col[6]
.sym 6938 vga_col[5]
.sym 6939 vga_green_2b_SB_LUT4_O_1_I1
.sym 6949 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 6950 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6951 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 6952 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6957 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6958 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 6960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 6968 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 6973 $PACKER_VCC_NET
.sym 6978 $nextpnr_ICESTORM_LC_63$O
.sym 6981 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 6984 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[2]
.sym 6986 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 6990 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[3]
.sym 6993 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 6996 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[4]
.sym 6999 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 7002 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[5]
.sym 7005 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7008 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[6]
.sym 7011 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 7014 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[7]
.sym 7016 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 7020 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[8]
.sym 7022 $PACKER_VCC_NET
.sym 7023 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 7030 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 7031 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7032 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7033 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7034 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7035 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7036 cam_fb.ram.0.1.0_WCLKE
.sym 7049 vga_blue_2b_SB_LUT4_O_I0
.sym 7052 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 7054 vga_row[7]
.sym 7055 vga_row[9]
.sym 7057 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 7060 vga_row[2]
.sym 7065 vga_red_2b_SB_LUT4_O_1_I2
.sym 7070 vga_blue_2b_SB_LUT4_O_I0
.sym 7076 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[8]
.sym 7086 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7090 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7092 $PACKER_VCC_NET
.sym 7095 vga_row[0]
.sym 7099 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 7101 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 7103 vga_row[6]
.sym 7104 vga_col[9]
.sym 7106 vga_row[1]
.sym 7107 vga_row[2]
.sym 7108 vga_row[3]
.sym 7110 vga_row[5]
.sym 7113 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_2_CO[9]
.sym 7115 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7116 $PACKER_VCC_NET
.sym 7119 $nextpnr_ICESTORM_LC_64$I3
.sym 7121 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7129 $nextpnr_ICESTORM_LC_64$I3
.sym 7135 vga_row[6]
.sym 7140 vga_row[5]
.sym 7150 vga_row[1]
.sym 7151 vga_row[2]
.sym 7152 vga_row[3]
.sym 7153 vga_row[0]
.sym 7156 vga_col[9]
.sym 7157 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 7159 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 7164 vga_row[1]
.sym 7165 vga_row[2]
.sym 7166 vga_row[3]
.sym 7167 vga_row[4]
.sym 7168 vga_row[5]
.sym 7169 vga_row[6]
.sym 7170 vga_row[7]
.sym 7177 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7179 capture.href_rg3_SB_LUT4_I2_O
.sym 7181 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7186 vga_red_2b_SB_LUT4_O_I1
.sym 7191 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7192 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 7193 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 7195 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7197 vga_col[8]
.sym 7198 vga_row[1]
.sym 7201 vga_red_2b_SB_LUT4_O_I1
.sym 7204 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7210 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7217 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7218 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7223 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 7224 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7225 vga_col[6]
.sym 7230 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7231 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 7232 vga_row[8]
.sym 7237 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 7238 vga_row[6]
.sym 7241 vga_row[9]
.sym 7244 vga_row[4]
.sym 7245 vga_row[5]
.sym 7246 vga_row[6]
.sym 7247 vga_row[7]
.sym 7249 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7250 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7251 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 7252 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 7255 vga_row[4]
.sym 7256 vga_row[7]
.sym 7257 vga_row[6]
.sym 7261 vga_row[8]
.sym 7263 vga_row[9]
.sym 7267 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 7268 vga_row[6]
.sym 7269 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7270 vga_row[7]
.sym 7273 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7274 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7275 vga_row[5]
.sym 7280 vga_row[8]
.sym 7287 vga_col[6]
.sym 7288 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7291 vga_row[4]
.sym 7292 vga_row[7]
.sym 7293 vga_row[6]
.sym 7294 vga_row[5]
.sym 7298 vga_row[8]
.sym 7299 vga_row[9]
.sym 7300 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7301 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7303 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 7304 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 7305 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7312 vga_row[0]
.sym 7316 vga_red_2b_SB_LUT4_O_1_I1
.sym 7339 vga_green_2b_SB_LUT4_O_I3
.sym 7345 vga_red_2b_SB_LUT4_O_1_I1
.sym 7351 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7353 vga_blue_2b_SB_LUT4_O_I0
.sym 7354 vga_green_2b_SB_LUT4_O_1_I1
.sym 7356 vga_row[5]
.sym 7357 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7359 vga_col[5]
.sym 7361 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 7362 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7363 vga_blue_2b_SB_LUT4_O_I3
.sym 7364 vga_red_2b_SB_LUT4_O_1_I2
.sym 7365 vga_row[6]
.sym 7367 vga_green_2b_SB_LUT4_O_1_I3
.sym 7368 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7369 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7370 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7373 vga_blue_2b_SB_LUT4_O_I2
.sym 7375 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7376 vga_green_2b_SB_LUT4_O_I3
.sym 7377 vga_green_2b_SB_LUT4_O_I2
.sym 7382 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7385 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7386 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7387 vga_col[5]
.sym 7390 vga_row[5]
.sym 7391 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7392 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7396 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7397 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7398 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7399 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 7402 vga_blue_2b_SB_LUT4_O_I3
.sym 7403 vga_blue_2b_SB_LUT4_O_I2
.sym 7404 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7405 vga_blue_2b_SB_LUT4_O_I0
.sym 7408 vga_green_2b_SB_LUT4_O_I3
.sym 7409 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7410 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7411 vga_green_2b_SB_LUT4_O_I2
.sym 7414 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7415 vga_red_2b_SB_LUT4_O_1_I2
.sym 7417 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7420 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7423 vga_row[6]
.sym 7426 vga_green_2b_SB_LUT4_O_1_I1
.sym 7427 vga_red_2b_SB_LUT4_O_1_I2
.sym 7429 vga_green_2b_SB_LUT4_O_1_I3
.sym 7489 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7493 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7495 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7496 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 7497 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7499 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7503 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7505 vga_col[8]
.sym 7511 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7516 vga_col[7]
.sym 7520 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7521 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7522 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 7531 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7533 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7543 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7544 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7545 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7546 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7549 vga_col[7]
.sym 7551 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7552 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7555 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 7556 vga_col[8]
.sym 7558 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 7561 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7562 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7563 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7564 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 7621 vga_red_2b_SB_LUT4_O_1_I2
.sym 7626 vga_red_2b_SB_LUT4_O_1_I3
.sym 7628 vga_red_2b_SB_LUT4_O_1_I1
.sym 7632 vga_red_2b_SB_LUT4_O_I1
.sym 7635 vga_red_2b_SB_LUT4_O_I3
.sym 7636 vga_red_2b_SB_LUT4_O_I2
.sym 7666 vga_red_2b_SB_LUT4_O_1_I2
.sym 7667 vga_red_2b_SB_LUT4_O_1_I1
.sym 7669 vga_red_2b_SB_LUT4_O_1_I3
.sym 7690 vga_red_2b_SB_LUT4_O_I2
.sym 7692 vga_red_2b_SB_LUT4_O_I1
.sym 7693 vga_red_2b_SB_LUT4_O_I3
.sym 8221 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 8222 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 8223 img_proc.colorpxls[1]
.sym 8224 img_proc.colorpxls[0]
.sym 8225 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 8226 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8227 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8228 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 8231 img_proc.colorpxls[5]
.sym 8236 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 8265 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8266 img_proc.colorpxls[3]
.sym 8269 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8273 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8275 img_proc.colorpxls[4]
.sym 8277 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8281 img_proc.colorpxls[2]
.sym 8282 img_proc.colorpxls[0]
.sym 8284 img_proc.colorpxls[5]
.sym 8289 img_proc.colorpxls[1]
.sym 8290 img_proc.colorpxls_SB_DFFER_Q_E
.sym 8293 img_proc.colorpxls[6]
.sym 8294 img_proc.colorpxls[7]
.sym 8295 $nextpnr_ICESTORM_LC_12$O
.sym 8297 img_proc.colorpxls[0]
.sym 8301 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 8304 img_proc.colorpxls[1]
.sym 8307 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 8308 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8310 img_proc.colorpxls[2]
.sym 8311 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 8313 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 8314 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8316 img_proc.colorpxls[3]
.sym 8317 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 8319 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 8320 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8321 img_proc.colorpxls[4]
.sym 8323 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 8325 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 8326 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8328 img_proc.colorpxls[5]
.sym 8329 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 8331 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 8332 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8333 img_proc.colorpxls[6]
.sym 8335 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 8337 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 8338 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8339 img_proc.colorpxls[7]
.sym 8341 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 8342 img_proc.colorpxls_SB_DFFER_Q_E
.sym 8343 clk50mhz_$glb_clk
.sym 8344 rst$SB_IO_IN_$glb_sr
.sym 8363 img_proc.colorpxls[5]
.sym 8367 img_proc.colorpxls[2]
.sym 8369 img_proc.colorpxls[3]
.sym 8371 img_proc.colorpxls[4]
.sym 8372 img_proc.colorpxls[1]
.sym 8376 img_proc.colorpxls[5]
.sym 8377 img_proc.colorpxls[8]
.sym 8378 img_proc.colorpxls[6]
.sym 8379 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8380 img_proc.colorpxls[7]
.sym 8381 img_proc.colorpxls[10]
.sym 8382 img_proc.colorpxls_bin67[9]
.sym 8386 img_proc.colorpxls[1]
.sym 8387 img_proc.colorpxls[2]
.sym 8389 img_proc.colorpxls[3]
.sym 8390 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8391 img_proc.colorpxls[4]
.sym 8392 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8393 img_proc.colorpxls[5]
.sym 8394 img_proc.colorpxls[8]
.sym 8395 img_proc.colorpxls[6]
.sym 8398 img_proc.colorpxls[7]
.sym 8399 img_proc.colorpxls[10]
.sym 8401 img_proc.colorpxls[11]
.sym 8403 img_proc.colorpxls[1]
.sym 8404 img_proc.colorpxls[2]
.sym 8405 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8409 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8412 img_proc.colorpxls[8]
.sym 8414 img_proc.colorpxls[9]
.sym 8420 img_proc.colorpxls[4]
.sym 8421 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 8426 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8428 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8429 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8431 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8432 img_proc.colorpxls[6]
.sym 8434 img_proc.colorpxls[8]
.sym 8436 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8437 img_proc.colorpxls_SB_DFFER_Q_E
.sym 8438 img_proc.colorpxls[4]
.sym 8441 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8442 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8445 img_proc.colorpxls[11]
.sym 8446 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8447 img_proc.colorpxls_bin67[5]
.sym 8450 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 8451 img_proc.colorpxls[9]
.sym 8452 img_proc.colorpxls[10]
.sym 8453 img_proc.colorpxls_bin67[3]
.sym 8458 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 8459 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8460 img_proc.colorpxls[8]
.sym 8462 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 8464 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 8465 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8466 img_proc.colorpxls[9]
.sym 8468 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 8470 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 8471 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8472 img_proc.colorpxls[10]
.sym 8474 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 8477 img_proc.colorpxls[11]
.sym 8478 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8480 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 8483 img_proc.colorpxls_bin67[3]
.sym 8484 img_proc.colorpxls[4]
.sym 8485 img_proc.colorpxls[6]
.sym 8486 img_proc.colorpxls_bin67[5]
.sym 8489 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8490 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8491 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8492 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8495 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8496 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 8497 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8498 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8501 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8503 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 8505 img_proc.colorpxls_SB_DFFER_Q_E
.sym 8506 clk50mhz_$glb_clk
.sym 8507 rst$SB_IO_IN_$glb_sr
.sym 8512 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 8513 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8514 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8515 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8520 img_proc.colorpxls[8]
.sym 8521 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8522 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8524 img_proc.colorpxls[9]
.sym 8525 img_proc.colorpxls[2]
.sym 8526 img_proc.colorpxls[10]
.sym 8527 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8528 img_proc.colorpxls[11]
.sym 8529 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8533 img_proc.colorpxls[4]
.sym 8535 img_proc.colorpxls[5]
.sym 8536 img_proc.histogram[7][4]
.sym 8537 img_proc.histogram[7][6]
.sym 8539 img_proc.histogram[7][7]
.sym 8542 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 8543 img_proc.colorpxls_SB_DFFER_Q_E
.sym 8550 img_proc.colorpxls[9]
.sym 8553 img_proc.colorpxls[2]
.sym 8555 img_proc.colorpxls_bin67[0]
.sym 8556 img_proc.colorpxls_bin67[7]
.sym 8557 img_proc.colorpxls[8]
.sym 8565 img_proc.colorpxls_bin67[8]
.sym 8569 img_proc.colorpxls[1]
.sym 8573 img_proc.colorpxls_bin67[8]
.sym 8576 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 8577 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8580 img_proc.colorpxls_bin67[1]
.sym 8585 img_proc.colorpxls_bin67[7]
.sym 8591 img_proc.colorpxls_bin67[8]
.sym 8594 img_proc.colorpxls_bin67[1]
.sym 8595 img_proc.colorpxls_bin67[7]
.sym 8596 img_proc.colorpxls[2]
.sym 8597 img_proc.colorpxls[8]
.sym 8603 img_proc.colorpxls_bin67[1]
.sym 8608 img_proc.colorpxls_bin67[0]
.sym 8612 img_proc.colorpxls[9]
.sym 8613 img_proc.colorpxls_bin67[0]
.sym 8614 img_proc.colorpxls_bin67[8]
.sym 8615 img_proc.colorpxls[1]
.sym 8618 img_proc.colorpxls_bin67[0]
.sym 8619 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8625 img_proc.colorpxls_bin67[0]
.sym 8626 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8627 img_proc.colorpxls_bin67[1]
.sym 8628 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 8629 clk50mhz_$glb_clk
.sym 8630 rst$SB_IO_IN_$glb_sr
.sym 8643 img_proc.colorpxls_bin67[9]
.sym 8644 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8651 img_proc.colorpxls[4]
.sym 8654 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 8655 img_proc.colorpxls[10]
.sym 8656 img_proc.colorpxls[1]
.sym 8657 img_proc.histogram[7][8]
.sym 8659 img_proc.colorpxls[7]
.sym 8660 img_proc.colorpxls[2]
.sym 8661 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 8663 img_proc.colorpxls[8]
.sym 8664 img_proc.colorpxls[6]
.sym 8666 img_proc.colorpxls[3]
.sym 8673 img_proc.colorpxls[6]
.sym 8675 img_proc.colorpxls[7]
.sym 8676 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8677 img_proc.colorpxls[4]
.sym 8678 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8679 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8680 img_proc.colorpxls[2]
.sym 8681 img_proc.colorpxls[1]
.sym 8683 img_proc.colorpxls[3]
.sym 8684 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8686 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8687 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8688 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 8689 img_proc.colorpxls[8]
.sym 8694 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8701 img_proc.colorpxls[5]
.sym 8704 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 8706 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 8707 img_proc.colorpxls[1]
.sym 8710 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 8712 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8713 img_proc.colorpxls[2]
.sym 8716 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 8718 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 8719 img_proc.colorpxls[3]
.sym 8722 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 8724 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8725 img_proc.colorpxls[4]
.sym 8728 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 8730 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 8731 img_proc.colorpxls[5]
.sym 8734 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 8736 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 8737 img_proc.colorpxls[6]
.sym 8740 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 8742 img_proc.colorpxls[7]
.sym 8743 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 8746 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 8748 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8749 img_proc.colorpxls[8]
.sym 8757 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8758 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 8759 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8760 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8761 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8768 img_proc.histogram[0][1]
.sym 8771 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 8773 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 8776 img_proc.histogram[0][7]
.sym 8779 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8780 img_proc.colorpxls[5]
.sym 8781 img_proc.histogram[0][8]
.sym 8783 img_proc.colorpxls[8]
.sym 8784 img_proc.colorpxls[7]
.sym 8785 img_proc.colorpxls[11]
.sym 8786 img_proc.colorpxls[4]
.sym 8787 img_proc.colorpxls[10]
.sym 8790 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 8796 img_proc.colorpxls[10]
.sym 8798 img_proc.colorpxls[11]
.sym 8799 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8800 img_proc.colorpxls[9]
.sym 8804 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 8806 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 8808 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8813 img_proc.colorpxls_bin567[2]
.sym 8822 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 8823 img_proc.colorpxls_bin567[4]
.sym 8825 img_proc.colorpxls_bin567[6]
.sym 8827 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 8829 img_proc.colorpxls[9]
.sym 8830 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8833 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 8835 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 8836 img_proc.colorpxls[10]
.sym 8839 $nextpnr_ICESTORM_LC_26$I3
.sym 8841 img_proc.colorpxls[11]
.sym 8842 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 8849 $nextpnr_ICESTORM_LC_26$I3
.sym 8853 img_proc.colorpxls_bin567[6]
.sym 8859 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 8861 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 8866 img_proc.colorpxls_bin567[2]
.sym 8870 img_proc.colorpxls_bin567[4]
.sym 8877 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8878 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8879 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8880 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8881 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8882 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8883 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8884 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 8896 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 8904 img_proc.histogram[7][2]
.sym 8906 img_proc.histogram[7][1]
.sym 8908 img_proc.histogram[0][6]
.sym 8909 img_proc.col_inframe[5]
.sym 8911 img_proc.colorpxls[9]
.sym 8934 img_proc.colorpxls_bin567[8]
.sym 8935 img_proc.colorpxls_bin567[9]
.sym 8938 proc_ctrl$SB_IO_IN
.sym 8941 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 8944 img_proc.colorpxls_bin567[10]
.sym 8946 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 8965 proc_ctrl$SB_IO_IN
.sym 8969 img_proc.colorpxls_bin567[10]
.sym 8976 img_proc.colorpxls_bin567[9]
.sym 8982 img_proc.colorpxls_bin567[8]
.sym 8988 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 8990 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 8998 clk50mhz_$glb_clk
.sym 8999 rst$SB_IO_IN_$glb_sr
.sym 9002 img_proc.col_inframe[5]
.sym 9003 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9005 img_proc.col_rg[3]
.sym 9006 img_proc.histogram[5][4]
.sym 9007 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 9012 img_proc.histogram[0][7]
.sym 9013 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9022 img_proc.colorpxls[9]
.sym 9023 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 9024 img_proc.histogram[7][0]
.sym 9027 img_proc.histogram[7][4]
.sym 9030 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 9033 img_proc.histogram[7][6]
.sym 9034 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9035 img_proc.histogram[7][7]
.sym 9044 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 9059 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 9082 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 9120 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 9121 clk50mhz_$glb_clk
.sym 9122 rst$SB_IO_IN_$glb_sr
.sym 9123 img_proc.col_inframe[4]
.sym 9124 img_proc.histogram[7][2]
.sym 9125 img_proc.histogram[7][1]
.sym 9126 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9128 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 9129 img_proc.histogram[7][0]
.sym 9135 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9146 img_proc.col_inframe[5]
.sym 9147 img_proc.col_inframe[5]
.sym 9149 img_proc.histogram[7][8]
.sym 9151 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9153 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9156 img_proc.col_inframe[4]
.sym 9157 img_proc.col_rg[3]
.sym 9164 img_proc.col_rg[4]
.sym 9174 img_proc.col_rg[6]
.sym 9181 img_proc.col[4]
.sym 9183 img_proc.col[5]
.sym 9185 img_proc.col[6]
.sym 9187 img_proc.col[3]
.sym 9189 img_proc.col_inframe[2]
.sym 9191 img_proc.col_inframe[0]
.sym 9200 img_proc.col[4]
.sym 9205 img_proc.col[3]
.sym 9212 img_proc.col[6]
.sym 9216 img_proc.col_rg[4]
.sym 9224 img_proc.col_rg[6]
.sym 9227 img_proc.col[5]
.sym 9235 img_proc.col_inframe[2]
.sym 9242 img_proc.col_inframe[0]
.sym 9244 clk50mhz_$glb_clk
.sym 9245 rst$SB_IO_IN_$glb_sr
.sym 9246 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9247 img_proc.histogram[7][4]
.sym 9248 img_proc.histogram[7][5]
.sym 9249 img_proc.histogram[7][3]
.sym 9250 img_proc.histogram[7][6]
.sym 9251 img_proc.histogram[7][7]
.sym 9252 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 9253 img_proc.histogram[7][8]
.sym 9259 img_proc.histogram[7][0]
.sym 9261 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9265 img_proc.col_inframe[4]
.sym 9267 img_proc.histogram[7][2]
.sym 9268 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9272 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9273 img_proc.histogram[7][7]
.sym 9277 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9279 img_proc.histogram[0][8]
.sym 9280 $PACKER_VCC_NET
.sym 9281 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0
.sym 9287 $PACKER_VCC_NET
.sym 9288 img_proc.col_rg[3]
.sym 9292 img_proc.col_rg[5]
.sym 9293 img_proc.col_inframe[1]
.sym 9295 img_proc.col_rg[4]
.sym 9296 img_proc.col_inframe[2]
.sym 9297 img_proc.col_rg[6]
.sym 9298 img_proc.col_inframe[0]
.sym 9319 $nextpnr_ICESTORM_LC_37$O
.sym 9322 img_proc.col_inframe[0]
.sym 9325 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 9327 img_proc.col_inframe[1]
.sym 9331 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 9334 img_proc.col_inframe[2]
.sym 9337 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 9339 $PACKER_VCC_NET
.sym 9340 img_proc.col_rg[3]
.sym 9343 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 9345 img_proc.col_rg[4]
.sym 9346 $PACKER_VCC_NET
.sym 9349 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 9351 $PACKER_VCC_NET
.sym 9352 img_proc.col_rg[5]
.sym 9355 $nextpnr_ICESTORM_LC_38$I3
.sym 9357 img_proc.col_rg[6]
.sym 9365 $nextpnr_ICESTORM_LC_38$I3
.sym 9369 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9370 img_proc.histogram[2][0]
.sym 9371 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9372 img_proc.histogram[2][4]
.sym 9373 img_proc.histogram[2][6]
.sym 9374 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9375 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9376 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9382 img_proc.proc_ctrl_rg1
.sym 9388 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9394 img_proc.col_inframe[5]
.sym 9400 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0
.sym 9401 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 9403 img_proc.histogram[7][8]
.sym 9404 img_proc.histogram[4][8]
.sym 9410 img_proc.col_rg[4]
.sym 9412 img_proc.col[2]
.sym 9413 img_proc.col[3]
.sym 9414 img_proc.col_rg[6]
.sym 9418 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9420 img_proc.col_rg[5]
.sym 9422 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 9424 img_proc.col[6]
.sym 9426 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9427 img_proc.col_inframe[2]
.sym 9428 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9429 img_proc.col_rg[3]
.sym 9430 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9431 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9437 img_proc.col_inframe[0]
.sym 9439 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9440 img_proc.col_inframe[1]
.sym 9443 img_proc.col_rg[4]
.sym 9444 img_proc.col_inframe[2]
.sym 9445 img_proc.col_rg[6]
.sym 9446 img_proc.col_rg[5]
.sym 9449 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 9457 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9461 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9462 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9463 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9473 img_proc.col_rg[3]
.sym 9475 img_proc.col_inframe[1]
.sym 9476 img_proc.col_inframe[0]
.sym 9485 img_proc.col[6]
.sym 9486 img_proc.col[2]
.sym 9487 img_proc.col[3]
.sym 9488 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9489 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9490 clk50mhz_$glb_clk
.sym 9491 rst$SB_IO_IN_$glb_sr
.sym 9492 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9494 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9495 img_proc.histogram[2][8]
.sym 9496 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9497 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 9498 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9499 img_proc.histogram[2][3]
.sym 9508 img_proc.histogram[4][2]
.sym 9509 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9510 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9513 img_proc.histogram[2][0]
.sym 9516 img_proc.row_num_SB_DFFER_Q_E
.sym 9517 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9519 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 9521 img_proc.histogram[6][2]
.sym 9522 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9523 img_proc.row_num_SB_DFFER_Q_E
.sym 9535 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9536 img_proc.row_num[3]
.sym 9537 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9538 img_proc.row_num[5]
.sym 9540 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3
.sym 9541 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 9542 img_proc.row_num[1]
.sym 9543 img_proc.row_num[2]
.sym 9544 img_proc.row_num[3]
.sym 9545 img_proc.row_num[4]
.sym 9546 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9548 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 9551 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0
.sym 9552 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9553 img_proc.row_num[0]
.sym 9556 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 9564 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 9567 img_proc.row_num[3]
.sym 9572 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 9573 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0
.sym 9574 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3
.sym 9575 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 9581 img_proc.row_num[5]
.sym 9584 img_proc.row_num[4]
.sym 9585 img_proc.row_num[1]
.sym 9586 img_proc.row_num[5]
.sym 9587 img_proc.row_num[0]
.sym 9590 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 9592 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9598 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 9608 img_proc.row_num[2]
.sym 9609 img_proc.row_num[3]
.sym 9610 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9611 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9612 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9613 clk50mhz_$glb_clk
.sym 9614 rst$SB_IO_IN_$glb_sr
.sym 9615 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9617 img_proc.histogram[4][7]
.sym 9618 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 9619 img_proc.histogram[4][5]
.sym 9620 img_proc.histogram[4][8]
.sym 9621 img_proc.histogram[4][3]
.sym 9623 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 9624 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 9629 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9637 img_proc.row_num_SB_DFFER_Q_E
.sym 9639 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 9640 img_proc.histogram[1][4]
.sym 9641 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 9658 img_proc.row_num[0]
.sym 9662 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9666 img_proc.row_num[2]
.sym 9667 img_proc.row_num[3]
.sym 9670 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9674 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9677 img_proc.row_num[5]
.sym 9681 img_proc.row_num[1]
.sym 9682 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9683 img_proc.row_num_SB_DFFER_Q_E
.sym 9684 img_proc.row_num[4]
.sym 9688 $nextpnr_ICESTORM_LC_21$O
.sym 9691 img_proc.row_num[0]
.sym 9694 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 9695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9696 img_proc.row_num[1]
.sym 9698 img_proc.row_num[0]
.sym 9700 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 9701 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9702 img_proc.row_num[2]
.sym 9704 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 9706 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 9707 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9708 img_proc.row_num[3]
.sym 9710 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 9712 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 9713 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9714 img_proc.row_num[4]
.sym 9716 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 9719 img_proc.row_num[5]
.sym 9721 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9722 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 9725 img_proc.row_num[1]
.sym 9726 img_proc.row_num[4]
.sym 9727 img_proc.row_num[0]
.sym 9728 img_proc.row_num[5]
.sym 9731 img_proc.row_num[2]
.sym 9732 img_proc.row_num[3]
.sym 9733 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 9734 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9735 img_proc.row_num_SB_DFFER_Q_E
.sym 9736 clk50mhz_$glb_clk
.sym 9737 rst$SB_IO_IN_$glb_sr
.sym 9739 img_proc.histogram[6][5]
.sym 9740 img_proc.histogram[6][2]
.sym 9741 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 9745 img_proc.histogram[6][4]
.sym 9752 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 9755 $PACKER_VCC_NET
.sym 9770 img_proc.histogram[1][6]
.sym 9781 img_proc.row_num[0]
.sym 9794 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9797 img_proc.row_num_SB_DFFER_Q_E
.sym 9824 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 9826 img_proc.row_num[0]
.sym 9858 img_proc.row_num_SB_DFFER_Q_E
.sym 9859 clk50mhz_$glb_clk
.sym 9860 rst$SB_IO_IN_$glb_sr
.sym 9861 img_proc.histogram[1][4]
.sym 9863 img_proc.histogram[1][6]
.sym 9871 vga_hsync$SB_IO_OUT
.sym 9878 img_proc.histogram[6][4]
.sym 10000 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 10107 capture.data_rg1[3]
.sym 10136 vga_col[8]
.sym 10139 vga_col[9]
.sym 10254 vga_col[5]
.sym 10264 vga_col[4]
.sym 10280 capture.data_rg1[6]
.sym 10287 ov7670_d[7]
.sym 10318 ov7670_d[7]
.sym 10335 capture.data_rg1[6]
.sym 10351 clk50mhz_$glb_clk
.sym 10352 rst$SB_IO_IN_$glb_sr
.sym 10356 vga_hsync_SB_LUT4_O_I1
.sym 10367 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 10371 capture.data_rg1[7]
.sym 10377 vga_col[6]
.sym 10379 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10381 $PACKER_VCC_NET
.sym 10384 vga_col[7]
.sym 10388 $PACKER_VCC_NET
.sym 10400 vga_col[7]
.sym 10403 vga_col[6]
.sym 10405 rst$SB_IO_IN
.sym 10406 vga_col[8]
.sym 10407 $PACKER_VCC_NET
.sym 10408 vga_hsync_SB_LUT4_O_I0
.sym 10411 vga_col[9]
.sym 10413 vga_hsync_SB_LUT4_O_I1
.sym 10414 vga_col[5]
.sym 10416 vga_hsync_SB_LUT4_O_I2
.sym 10424 vga_col[4]
.sym 10426 $nextpnr_ICESTORM_LC_49$O
.sym 10428 vga_col[4]
.sym 10432 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10434 vga_col[5]
.sym 10438 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10441 vga_col[6]
.sym 10444 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10446 vga_col[7]
.sym 10450 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 10452 vga_col[8]
.sym 10453 $PACKER_VCC_NET
.sym 10456 $nextpnr_ICESTORM_LC_50$I3
.sym 10459 vga_col[9]
.sym 10466 $nextpnr_ICESTORM_LC_50$I3
.sym 10469 vga_hsync_SB_LUT4_O_I1
.sym 10470 rst$SB_IO_IN
.sym 10471 vga_hsync_SB_LUT4_O_I0
.sym 10472 vga_hsync_SB_LUT4_O_I2
.sym 10484 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 10520 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 10521 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 10523 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 10526 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10528 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 10529 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10538 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10541 $PACKER_VCC_NET
.sym 10543 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10548 $PACKER_VCC_NET
.sym 10549 $nextpnr_ICESTORM_LC_51$O
.sym 10552 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 10555 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[2]
.sym 10557 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 10561 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[3]
.sym 10563 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 10564 $PACKER_VCC_NET
.sym 10567 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[4]
.sym 10569 $PACKER_VCC_NET
.sym 10570 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10573 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[5]
.sym 10575 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10576 $PACKER_VCC_NET
.sym 10579 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[6]
.sym 10581 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10582 $PACKER_VCC_NET
.sym 10585 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[7]
.sym 10587 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10591 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[8]
.sym 10593 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 10599 vga_vsync_SB_LUT4_O_I1
.sym 10600 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 10601 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 10602 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 10605 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10614 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 10616 $PACKER_VCC_NET
.sym 10617 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 10622 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10624 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10630 vga_col[9]
.sym 10632 vga_col[8]
.sym 10635 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[8]
.sym 10658 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10660 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10672 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[9]
.sym 10675 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10678 $nextpnr_ICESTORM_LC_52$I3
.sym 10680 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10688 $nextpnr_ICESTORM_LC_52$I3
.sym 10709 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10735 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10749 vga_row[1]
.sym 10751 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10753 vga_col[3]
.sym 10754 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10755 vga_col[4]
.sym 10757 vga_col[5]
.sym 10766 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 10773 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 10784 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10789 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 10790 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10792 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10793 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10794 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10795 $nextpnr_ICESTORM_LC_23$O
.sym 10797 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 10801 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 10804 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 10807 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 10810 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10813 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 10816 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10819 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 10822 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10825 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 10828 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10831 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 10834 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10838 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 10841 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 10847 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 10848 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10849 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 10850 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10851 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10852 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10861 $PACKER_VCC_NET
.sym 10868 $PACKER_VCC_NET
.sym 10869 vga_col[6]
.sym 10870 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10871 vga_col[7]
.sym 10872 vga_col[9]
.sym 10875 vga_col[1]
.sym 10876 $PACKER_VCC_NET
.sym 10877 vga_col[2]
.sym 10880 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 10890 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 10892 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10896 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10897 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 10904 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10906 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10915 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 10916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 10918 $nextpnr_ICESTORM_LC_65$O
.sym 10920 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 10924 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[2]
.sym 10926 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 10930 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[3]
.sym 10933 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 10936 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[4]
.sym 10938 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 10942 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[5]
.sym 10944 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 10948 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[6]
.sym 10950 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 10954 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[7]
.sym 10957 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 10960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[8]
.sym 10962 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 10969 vga_col[1]
.sym 10970 vga_col[2]
.sym 10971 vga_col[3]
.sym 10972 vga_col[4]
.sym 10973 vga_col[5]
.sym 10974 vga_col[6]
.sym 10975 vga_col[7]
.sym 10976 proc_fb.dina_SB_LUT4_O_2_I0
.sym 10994 vga_col[0]
.sym 10995 vga_col[5]
.sym 10997 vga_col[6]
.sym 10998 vga_col[9]
.sym 10999 vga_col[7]
.sym 11003 i_vga.new_line
.sym 11004 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[8]
.sym 11013 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11019 vga_row[1]
.sym 11028 vga_row[3]
.sym 11034 vga_row[2]
.sym 11036 $PACKER_VCC_NET
.sym 11039 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11041 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO[9]
.sym 11043 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11044 $PACKER_VCC_NET
.sym 11047 $nextpnr_ICESTORM_LC_66$I3
.sym 11049 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11057 $nextpnr_ICESTORM_LC_66$I3
.sym 11061 vga_row[2]
.sym 11067 vga_row[1]
.sym 11081 vga_row[3]
.sym 11091 vga_col[8]
.sym 11092 vga_col[9]
.sym 11093 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11094 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11095 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 11096 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 11097 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 11098 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 11103 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11111 vga_vsync_SB_LUT4_O_I2
.sym 11112 vga_new_pxl
.sym 11113 $PACKER_VCC_NET
.sym 11114 vga_row[2]
.sym 11115 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 11116 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11119 vga_col[4]
.sym 11121 vga_row[3]
.sym 11124 vga_col[8]
.sym 11126 vga_col[9]
.sym 11138 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11143 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11144 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11145 $PACKER_VCC_NET
.sym 11146 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11151 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11153 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 11160 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11162 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11164 $nextpnr_ICESTORM_LC_67$O
.sym 11166 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 11170 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[2]
.sym 11173 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 11176 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[3]
.sym 11179 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 11182 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[4]
.sym 11184 $PACKER_VCC_NET
.sym 11185 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 11188 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[5]
.sym 11191 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 11194 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[6]
.sym 11197 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 11200 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[7]
.sym 11202 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 11206 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[8]
.sym 11208 $PACKER_VCC_NET
.sym 11209 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 11214 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11216 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11217 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 11218 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 11219 i_vga.new_line
.sym 11220 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 11223 capture_addr[5]
.sym 11232 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11233 vga_col[8]
.sym 11235 vga_new_pxl
.sym 11237 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11238 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11244 vga_row[0]
.sym 11245 vga_row[1]
.sym 11247 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11249 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 11250 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[8]
.sym 11255 vga_col[8]
.sym 11256 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11259 vga_row[4]
.sym 11260 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 11262 vga_row[7]
.sym 11266 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11267 vga_col[6]
.sym 11269 vga_row[6]
.sym 11270 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 11271 vga_col[5]
.sym 11274 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11276 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O
.sym 11279 vga_col[4]
.sym 11281 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 11282 vga_col[7]
.sym 11284 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11287 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_3_CO[9]
.sym 11290 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11293 $nextpnr_ICESTORM_LC_68$I3
.sym 11296 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11303 $nextpnr_ICESTORM_LC_68$I3
.sym 11306 vga_col[6]
.sym 11307 vga_col[5]
.sym 11308 vga_col[4]
.sym 11309 vga_col[7]
.sym 11312 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11313 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11314 vga_col[8]
.sym 11315 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 11318 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 11320 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O
.sym 11321 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 11326 vga_row[4]
.sym 11330 vga_row[6]
.sym 11332 vga_row[7]
.sym 11337 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_I1
.sym 11338 vga_row[0]
.sym 11339 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11340 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11341 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 11342 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O
.sym 11343 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11344 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11346 capture_addr[2]
.sym 11354 vga_new_pxl
.sym 11361 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11363 vga_col[1]
.sym 11365 vga_col[2]
.sym 11368 vga_col[7]
.sym 11369 vga_col[2]
.sym 11372 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 11383 vga_row[5]
.sym 11384 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11387 vga_row[1]
.sym 11389 vga_row[3]
.sym 11392 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11398 vga_row[4]
.sym 11400 vga_row[6]
.sym 11401 vga_row[7]
.sym 11403 vga_row[0]
.sym 11404 vga_row[2]
.sym 11405 i_vga.new_line
.sym 11410 $nextpnr_ICESTORM_LC_7$O
.sym 11413 vga_row[0]
.sym 11416 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 11417 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11418 vga_row[1]
.sym 11420 vga_row[0]
.sym 11422 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 11423 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11424 vga_row[2]
.sym 11426 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 11428 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 11429 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11430 vga_row[3]
.sym 11432 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 11434 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 11435 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11437 vga_row[4]
.sym 11438 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 11440 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 11441 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11443 vga_row[5]
.sym 11444 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 11446 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 11447 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11449 vga_row[6]
.sym 11450 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 11452 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 11453 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11455 vga_row[7]
.sym 11456 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 11457 i_vga.new_line
.sym 11458 clk50mhz_$glb_clk
.sym 11459 rst$SB_IO_IN_$glb_sr
.sym 11462 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 11463 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11464 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11465 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11466 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 11467 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11476 vga_row[1]
.sym 11478 vga_row[2]
.sym 11491 i_vga.new_line
.sym 11495 i_vga.new_line
.sym 11496 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 11502 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11503 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11504 vga_row[3]
.sym 11507 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11508 vga_row[7]
.sym 11510 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11512 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11513 vga_row[4]
.sym 11514 vga_row[5]
.sym 11515 vga_row[6]
.sym 11517 vga_row[8]
.sym 11518 vga_row[9]
.sym 11519 i_vga.new_line
.sym 11520 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11525 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11529 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11532 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11533 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 11534 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11536 vga_row[8]
.sym 11537 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 11541 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 11542 vga_row[9]
.sym 11543 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 11547 vga_row[6]
.sym 11549 vga_row[7]
.sym 11552 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11553 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 11554 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11564 vga_row[9]
.sym 11565 vga_row[5]
.sym 11566 vga_row[4]
.sym 11567 vga_row[8]
.sym 11570 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11571 vga_row[4]
.sym 11572 vga_row[5]
.sym 11573 vga_row[3]
.sym 11576 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11577 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 11578 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11579 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 11580 i_vga.new_line
.sym 11581 clk50mhz_$glb_clk
.sym 11582 rst$SB_IO_IN_$glb_sr
.sym 11591 capture_addr[3]
.sym 11600 vga_row[2]
.sym 12298 img_proc.colorpxls[4]
.sym 12299 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 12300 led[6]$SB_IO_OUT
.sym 12301 led[7]$SB_IO_OUT
.sym 12302 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 12303 centroid[6]
.sym 12304 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 12305 centroid[7]
.sym 12309 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12312 $PACKER_VCC_NET
.sym 12319 img_proc.histogram[7][5]
.sym 12320 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12341 img_proc.colorpxls_bin67[9]
.sym 12342 img_proc.colorpxls_SB_DFFER_Q_E
.sym 12347 img_proc.colorpxls[7]
.sym 12350 img_proc.colorpxls[2]
.sym 12353 img_proc.colorpxls[5]
.sym 12354 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 12355 img_proc.colorpxls_bin67[6]
.sym 12358 img_proc.colorpxls[10]
.sym 12359 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12360 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 12361 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 12363 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 12364 img_proc.colorpxls_bin67[4]
.sym 12366 img_proc.colorpxls[1]
.sym 12367 img_proc.colorpxls[0]
.sym 12368 img_proc.colorpxls_bin67[6]
.sym 12370 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12373 img_proc.colorpxls[0]
.sym 12374 img_proc.colorpxls[2]
.sym 12376 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12379 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 12381 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 12382 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 12385 img_proc.colorpxls[0]
.sym 12386 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 12388 img_proc.colorpxls[1]
.sym 12393 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 12394 img_proc.colorpxls[0]
.sym 12397 img_proc.colorpxls[0]
.sym 12403 img_proc.colorpxls_bin67[6]
.sym 12409 img_proc.colorpxls_bin67[6]
.sym 12410 img_proc.colorpxls[7]
.sym 12411 img_proc.colorpxls[5]
.sym 12412 img_proc.colorpxls_bin67[4]
.sym 12415 img_proc.colorpxls_bin67[9]
.sym 12417 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12418 img_proc.colorpxls[10]
.sym 12419 img_proc.colorpxls_SB_DFFER_Q_E
.sym 12420 clk50mhz_$glb_clk
.sym 12421 rst$SB_IO_IN_$glb_sr
.sym 12437 img_proc.histogram[5][4]
.sym 12440 img_proc.colorpxls_SB_DFFER_Q_E
.sym 12441 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 12444 img_proc.colorpxls[1]
.sym 12461 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12464 img_proc.colorpxls[1]
.sym 12470 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 12471 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 12475 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12477 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 12478 led_SB_LUT4_O_I1
.sym 12481 img_proc.colorpxls[1]
.sym 12486 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12487 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12488 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12489 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12495 img_proc.colorpxls_bin67[6]
.sym 12507 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 12508 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12515 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12517 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12523 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12524 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12531 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12532 $PACKER_VCC_NET
.sym 12534 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12535 $nextpnr_ICESTORM_LC_29$O
.sym 12538 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 12541 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 12544 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12547 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 12549 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12553 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 12556 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12559 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 12561 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12565 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 12567 $PACKER_VCC_NET
.sym 12568 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12571 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 12574 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12577 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 12579 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12588 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 12589 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12590 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12591 centroid[3]
.sym 12592 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12597 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12601 img_proc.colorpxls[7]
.sym 12603 img_proc.colorpxls[3]
.sym 12605 img_proc.colorpxls[6]
.sym 12610 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12611 img_proc.histogram[7][3]
.sym 12612 img_proc.colorpxls[5]
.sym 12613 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12616 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12617 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 12618 img_proc.histogram[7][0]
.sym 12620 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12621 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 12627 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12631 img_proc.colorpxls_bin67[9]
.sym 12632 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12644 img_proc.colorpxls[10]
.sym 12646 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12647 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12650 img_proc.colorpxls[8]
.sym 12658 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 12660 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12664 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 12666 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12670 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 12673 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12676 $nextpnr_ICESTORM_LC_30$I3
.sym 12679 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12686 $nextpnr_ICESTORM_LC_30$I3
.sym 12689 img_proc.colorpxls[8]
.sym 12695 img_proc.colorpxls[10]
.sym 12701 img_proc.colorpxls_bin67[9]
.sym 12720 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12722 img_proc.colorpxls[8]
.sym 12724 img_proc.colorpxls[10]
.sym 12726 img_proc.colorpxls[11]
.sym 12727 img_proc.colorpxls[6]
.sym 12729 img_proc.colorpxls[7]
.sym 12730 img_proc.colorpxls[10]
.sym 12732 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12734 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12742 img_proc.colorpxls[1]
.sym 12743 img_proc.colorpxls[9]
.sym 12749 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12750 img_proc.histogram[7][1]
.sym 12752 img_proc.histogram[7][7]
.sym 12753 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12754 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12756 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12757 img_proc.histogram[7][4]
.sym 12758 img_proc.histogram[7][6]
.sym 12759 img_proc.histogram[7][2]
.sym 12760 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12762 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12770 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12771 img_proc.histogram[7][3]
.sym 12772 img_proc.histogram[7][5]
.sym 12778 img_proc.histogram[7][0]
.sym 12780 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12781 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 12783 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 12784 img_proc.histogram[7][0]
.sym 12787 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 12789 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 12790 img_proc.histogram[7][1]
.sym 12793 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 12795 img_proc.histogram[7][2]
.sym 12796 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12799 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 12801 img_proc.histogram[7][3]
.sym 12802 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 12805 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 12807 img_proc.histogram[7][4]
.sym 12808 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12811 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 12813 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 12814 img_proc.histogram[7][5]
.sym 12817 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 12819 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 12820 img_proc.histogram[7][6]
.sym 12823 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 12825 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 12826 img_proc.histogram[7][7]
.sym 12834 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 12835 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 12836 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12837 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12838 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 12846 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 12847 img_proc.histogram[7][2]
.sym 12848 img_proc.colorpxls[8]
.sym 12850 img_proc.colorpxls[9]
.sym 12851 img_proc.histogram[0][6]
.sym 12854 img_proc.histogram[7][1]
.sym 12856 img_proc.histogram[0][3]
.sym 12859 img_proc.col_inframe[5]
.sym 12862 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12863 img_proc.histogram[0][4]
.sym 12864 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12866 led_SB_LUT4_O_I1
.sym 12867 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 12872 img_proc.colorpxls[7]
.sym 12873 img_proc.colorpxls[2]
.sym 12874 img_proc.colorpxls[5]
.sym 12875 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12877 img_proc.histogram[7][4]
.sym 12878 img_proc.histogram[7][8]
.sym 12879 img_proc.colorpxls[3]
.sym 12880 img_proc.colorpxls[4]
.sym 12881 img_proc.histogram[7][6]
.sym 12883 img_proc.histogram[7][3]
.sym 12884 img_proc.colorpxls[8]
.sym 12885 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12886 img_proc.histogram[7][7]
.sym 12893 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12894 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12897 img_proc.histogram[7][1]
.sym 12899 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12901 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12902 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12903 img_proc.histogram[7][2]
.sym 12904 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 12906 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12907 img_proc.histogram[7][8]
.sym 12910 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 12912 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12916 $nextpnr_ICESTORM_LC_34$I3
.sym 12919 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 12926 $nextpnr_ICESTORM_LC_34$I3
.sym 12929 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12930 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12931 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12932 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12935 img_proc.colorpxls[2]
.sym 12936 img_proc.histogram[7][2]
.sym 12937 img_proc.colorpxls[3]
.sym 12938 img_proc.histogram[7][1]
.sym 12941 img_proc.colorpxls[7]
.sym 12942 img_proc.histogram[7][7]
.sym 12943 img_proc.histogram[7][6]
.sym 12944 img_proc.colorpxls[8]
.sym 12947 img_proc.colorpxls[4]
.sym 12948 img_proc.colorpxls[5]
.sym 12949 img_proc.histogram[7][4]
.sym 12950 img_proc.histogram[7][3]
.sym 12956 img_proc.colorpxls_bin012[2]
.sym 12957 img_proc.colorpxls_bin012[3]
.sym 12958 img_proc.colorpxls_bin012[4]
.sym 12959 img_proc.colorpxls_bin012[5]
.sym 12960 img_proc.colorpxls_bin012[6]
.sym 12961 img_proc.colorpxls_bin012[7]
.sym 12967 img_proc.histogram[7][6]
.sym 12976 img_proc.colorpxls[5]
.sym 12978 img_proc.col_inframe[4]
.sym 12979 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 12983 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 12987 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 12988 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 12989 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12995 img_proc.colorpxls[1]
.sym 12996 img_proc.colorpxls[8]
.sym 12997 img_proc.colorpxls[7]
.sym 12998 img_proc.colorpxls[11]
.sym 12999 img_proc.colorpxls[4]
.sym 13000 img_proc.colorpxls[9]
.sym 13001 img_proc.colorpxls[5]
.sym 13002 img_proc.histogram[0][8]
.sym 13003 img_proc.colorpxls[6]
.sym 13004 img_proc.colorpxls[10]
.sym 13005 img_proc.colorpxls[3]
.sym 13006 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13007 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13008 img_proc.histogram[0][7]
.sym 13009 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13010 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13014 img_proc.histogram[7][5]
.sym 13015 img_proc.histogram[7][0]
.sym 13016 img_proc.histogram[0][3]
.sym 13017 img_proc.histogram[0][2]
.sym 13018 img_proc.histogram[0][0]
.sym 13019 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13020 img_proc.histogram[0][6]
.sym 13021 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13022 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13023 img_proc.histogram[0][4]
.sym 13024 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13028 img_proc.colorpxls[10]
.sym 13029 img_proc.colorpxls[11]
.sym 13034 img_proc.colorpxls[11]
.sym 13035 img_proc.histogram[0][7]
.sym 13036 img_proc.colorpxls[8]
.sym 13037 img_proc.colorpxls[10]
.sym 13040 img_proc.colorpxls[1]
.sym 13041 img_proc.histogram[0][0]
.sym 13042 img_proc.colorpxls[5]
.sym 13043 img_proc.histogram[0][4]
.sym 13046 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13047 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13048 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13049 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13052 img_proc.colorpxls[4]
.sym 13053 img_proc.histogram[0][3]
.sym 13054 img_proc.histogram[0][2]
.sym 13055 img_proc.colorpxls[3]
.sym 13058 img_proc.colorpxls[9]
.sym 13059 img_proc.colorpxls[7]
.sym 13060 img_proc.histogram[0][8]
.sym 13061 img_proc.histogram[0][6]
.sym 13064 img_proc.colorpxls[1]
.sym 13065 img_proc.colorpxls[6]
.sym 13066 img_proc.histogram[7][0]
.sym 13067 img_proc.histogram[7][5]
.sym 13070 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13071 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13072 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13073 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13077 img_proc.colorpxls_bin012[8]
.sym 13078 img_proc.colorpxls_bin012[9]
.sym 13079 img_proc.colorpxls_bin012[10]
.sym 13080 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 13081 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13082 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13083 img_proc.histogram[0][2]
.sym 13084 img_proc.histogram[0][0]
.sym 13085 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 13093 img_proc.colorpxls[6]
.sym 13095 img_proc.col_rg[3]
.sym 13102 img_proc.histogram[7][0]
.sym 13103 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13105 img_proc.histogram[7][5]
.sym 13107 img_proc.histogram[7][3]
.sym 13132 img_proc.colorpxls[9]
.sym 13134 img_proc.col_rg[4]
.sym 13135 img_proc.col_rg[3]
.sym 13136 $PACKER_VCC_NET
.sym 13139 img_proc.col_rg[5]
.sym 13143 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13144 $PACKER_VCC_NET
.sym 13145 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13147 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13148 img_proc.histogram[7][8]
.sym 13149 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13150 $nextpnr_ICESTORM_LC_19$O
.sym 13152 img_proc.col_rg[3]
.sym 13156 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 13158 img_proc.col_rg[4]
.sym 13159 $PACKER_VCC_NET
.sym 13164 img_proc.col_rg[5]
.sym 13165 $PACKER_VCC_NET
.sym 13166 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 13169 img_proc.colorpxls[9]
.sym 13171 img_proc.histogram[7][8]
.sym 13183 img_proc.col_rg[3]
.sym 13189 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13194 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13196 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13197 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13198 clk50mhz_$glb_clk
.sym 13199 rst$SB_IO_IN_$glb_sr
.sym 13200 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13201 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13202 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13203 img_proc.histogram[5][0]
.sym 13204 img_proc.histogram[5][8]
.sym 13205 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13206 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13207 img_proc.histogram[5][2]
.sym 13216 img_proc.histogram[0][8]
.sym 13218 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 13224 img_proc.histogram[1][0]
.sym 13225 img_proc.col_inframe[5]
.sym 13228 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13229 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13230 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13232 img_proc.col_inframe[4]
.sym 13233 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13241 img_proc.col_rg[4]
.sym 13242 img_proc.col_inframe[5]
.sym 13243 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13245 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13249 img_proc.col_inframe[4]
.sym 13250 img_proc.col_rg[3]
.sym 13251 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 13256 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13258 $PACKER_VCC_NET
.sym 13264 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13270 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 13274 img_proc.col_rg[4]
.sym 13276 img_proc.col_rg[3]
.sym 13277 $PACKER_VCC_NET
.sym 13281 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13286 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 13292 img_proc.col_inframe[4]
.sym 13294 img_proc.col_inframe[5]
.sym 13295 img_proc.col_rg[3]
.sym 13304 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13305 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 13311 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 13320 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13321 clk50mhz_$glb_clk
.sym 13322 rst$SB_IO_IN_$glb_sr
.sym 13323 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13324 img_proc.histogram[5][3]
.sym 13325 img_proc.histogram[5][7]
.sym 13326 img_proc.histogram[5][6]
.sym 13327 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 13328 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13329 img_proc.histogram[5][1]
.sym 13330 img_proc.histogram[5][5]
.sym 13332 $PACKER_VCC_NET
.sym 13333 $PACKER_VCC_NET
.sym 13339 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13340 img_proc.histogram[4][8]
.sym 13341 img_proc.histogram[7][1]
.sym 13347 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13348 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13349 img_proc.histogram[0][6]
.sym 13350 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13352 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13353 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13354 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13355 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13356 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13358 led_SB_LUT4_O_I1
.sym 13364 img_proc.col_inframe[4]
.sym 13366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13372 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13375 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13381 img_proc.col_rg[3]
.sym 13384 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13385 img_proc.col_inframe[5]
.sym 13386 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13387 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13388 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13389 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13391 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13393 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13397 img_proc.col_inframe[4]
.sym 13398 img_proc.col_rg[3]
.sym 13400 img_proc.col_inframe[5]
.sym 13406 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13409 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13416 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13421 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13429 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13433 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13434 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13435 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13439 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13443 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 13444 clk50mhz_$glb_clk
.sym 13445 rst$SB_IO_IN_$glb_sr
.sym 13447 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 13448 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13449 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13450 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13451 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13452 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13453 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13458 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13462 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 13470 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 13471 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13473 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13475 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13476 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 13477 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13478 img_proc.col_inframe[4]
.sym 13479 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13480 img_proc.histogram[5][5]
.sym 13487 img_proc.col_inframe[4]
.sym 13488 img_proc.histogram[7][4]
.sym 13491 img_proc.histogram[2][6]
.sym 13492 img_proc.histogram[1][4]
.sym 13494 img_proc.histogram[4][2]
.sym 13495 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13496 img_proc.col_inframe[5]
.sym 13497 img_proc.histogram[2][0]
.sym 13498 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13499 img_proc.histogram[7][6]
.sym 13500 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13503 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13504 img_proc.histogram[6][2]
.sym 13505 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 13507 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13510 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 13512 img_proc.histogram[3][0]
.sym 13513 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13514 img_proc.histogram[2][4]
.sym 13517 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13518 img_proc.histogram[5][4]
.sym 13520 img_proc.col_inframe[4]
.sym 13521 img_proc.histogram[4][2]
.sym 13522 img_proc.col_inframe[5]
.sym 13523 img_proc.histogram[6][2]
.sym 13528 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 13532 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13533 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13534 img_proc.histogram[3][0]
.sym 13535 img_proc.histogram[2][0]
.sym 13541 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13547 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13550 img_proc.histogram[1][4]
.sym 13551 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13552 img_proc.histogram[7][4]
.sym 13553 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13556 img_proc.histogram[2][6]
.sym 13557 img_proc.histogram[7][6]
.sym 13558 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13559 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13562 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13563 img_proc.histogram[2][4]
.sym 13564 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13565 img_proc.histogram[5][4]
.sym 13566 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 13567 clk50mhz_$glb_clk
.sym 13568 rst$SB_IO_IN_$glb_sr
.sym 13569 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13570 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13571 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 13572 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13573 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13574 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13575 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 13576 img_proc.histogram[6][6]
.sym 13581 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13582 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13583 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13584 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13588 img_proc.histogram[1][4]
.sym 13590 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13592 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13593 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13594 img_proc.histogram[1][5]
.sym 13595 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13597 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13598 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13599 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13603 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13604 img_proc.histogram[7][3]
.sym 13610 img_proc.histogram[0][8]
.sym 13612 img_proc.histogram[1][6]
.sym 13613 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13615 img_proc.histogram[4][6]
.sym 13616 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13617 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13619 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13620 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13621 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 13623 img_proc.col_inframe[5]
.sym 13624 img_proc.histogram[7][8]
.sym 13625 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13626 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13627 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13629 img_proc.histogram[2][8]
.sym 13631 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13634 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13635 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13636 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13637 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13638 img_proc.col_inframe[4]
.sym 13641 img_proc.histogram[3][8]
.sym 13643 img_proc.histogram[3][8]
.sym 13644 img_proc.histogram[7][8]
.sym 13645 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13646 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13655 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13656 img_proc.histogram[4][6]
.sym 13657 img_proc.histogram[1][6]
.sym 13658 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13661 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13667 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13668 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13669 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13673 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13674 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13675 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13676 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13679 img_proc.histogram[0][8]
.sym 13680 img_proc.col_inframe[4]
.sym 13681 img_proc.col_inframe[5]
.sym 13682 img_proc.histogram[2][8]
.sym 13685 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13689 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 13690 clk50mhz_$glb_clk
.sym 13691 rst$SB_IO_IN_$glb_sr
.sym 13692 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13693 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 13694 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13695 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13696 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13697 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13698 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13699 img_proc.histogram[3][8]
.sym 13708 img_proc.histogram[1][6]
.sym 13712 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13713 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13714 img_proc.histogram[7][7]
.sym 13715 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13716 img_proc.histogram[1][0]
.sym 13718 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 13721 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13722 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13725 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13735 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13740 img_proc.histogram[2][3]
.sym 13741 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13744 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13745 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13746 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13747 img_proc.histogram[4][3]
.sym 13755 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13759 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13763 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13766 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13767 img_proc.histogram[4][3]
.sym 13768 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 13769 img_proc.histogram[2][3]
.sym 13781 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 13784 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13791 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13796 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 13804 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 13812 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 13813 clk50mhz_$glb_clk
.sym 13814 rst$SB_IO_IN_$glb_sr
.sym 13815 img_proc.histogram[1][5]
.sym 13816 img_proc.histogram[1][7]
.sym 13817 img_proc.histogram[1][3]
.sym 13818 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 13819 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13820 img_proc.histogram[1][8]
.sym 13821 img_proc.histogram[1][0]
.sym 13822 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 13826 vga_col[8]
.sym 13827 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 13833 img_proc.histogram[4][7]
.sym 13835 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0
.sym 13837 img_proc.histogram[4][5]
.sym 13861 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13867 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13869 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13870 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13871 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13898 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 13902 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 13909 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13932 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13935 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 13936 clk50mhz_$glb_clk
.sym 13937 rst$SB_IO_IN_$glb_sr
.sym 13940 img_proc.histogram[3][6]
.sym 13941 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 13943 img_proc.histogram[3][5]
.sym 13951 img_proc.row_num_SB_DFFER_Q_E
.sym 13963 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13979 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 13988 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 13990 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 14014 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 14024 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 14058 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 14059 clk50mhz_$glb_clk
.sym 14060 rst$SB_IO_IN_$glb_sr
.sym 14186 capture.data_rg1[5]
.sym 14192 proc_fb.dina_SB_LUT4_O_7_I0
.sym 14216 capture.data_rg1[3]
.sym 14229 ov7670_d[3]
.sym 14260 ov7670_d[3]
.sym 14305 clk50mhz_$glb_clk
.sym 14306 rst$SB_IO_IN_$glb_sr
.sym 14307 capture.data_rg3[7]
.sym 14310 capture.data_rg2[7]
.sym 14325 ov7670_d[3]
.sym 14342 vga_hsync_SB_LUT4_O_I1
.sym 14431 capture.data_rg2[3]
.sym 14480 vga_col[9]
.sym 14499 vga_col[8]
.sym 14500 $PACKER_VCC_NET
.sym 14501 vga_col[7]
.sym 14503 $nextpnr_ICESTORM_LC_47$O
.sym 14505 vga_col[7]
.sym 14509 vga_hsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 14511 $PACKER_VCC_NET
.sym 14512 vga_col[8]
.sym 14515 $nextpnr_ICESTORM_LC_48$I3
.sym 14518 vga_col[9]
.sym 14525 $nextpnr_ICESTORM_LC_48$I3
.sym 14586 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14588 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 14595 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 14597 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14600 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 14606 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14608 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14612 $PACKER_VCC_NET
.sym 14619 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14623 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14624 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14626 $nextpnr_ICESTORM_LC_59$O
.sym 14629 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 14632 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[4]
.sym 14634 $PACKER_VCC_NET
.sym 14635 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 14638 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[5]
.sym 14641 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 14644 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[6]
.sym 14646 $PACKER_VCC_NET
.sym 14647 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 14650 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[7]
.sym 14652 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 14653 $PACKER_VCC_NET
.sym 14656 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[8]
.sym 14658 $PACKER_VCC_NET
.sym 14659 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 14662 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[9]
.sym 14664 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14665 $PACKER_VCC_NET
.sym 14668 $nextpnr_ICESTORM_LC_60$I3
.sym 14670 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14702 vga_col[0]
.sym 14708 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 14710 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14712 $nextpnr_ICESTORM_LC_60$I3
.sym 14727 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 14738 vga_col[4]
.sym 14740 vga_col[0]
.sym 14742 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14744 vga_col[3]
.sym 14753 $nextpnr_ICESTORM_LC_60$I3
.sym 14756 vga_col[0]
.sym 14764 vga_col[3]
.sym 14770 vga_col[4]
.sym 14786 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14789 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 14801 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 14802 vga_blue_2b_SB_LUT4_O_I0
.sym 14803 vga_blue_2b_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14805 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 14806 vga_col[0]
.sym 14808 $PACKER_VCC_NET
.sym 14811 $PACKER_VCC_NET
.sym 14813 $PACKER_VCC_NET
.sym 14823 vga_hsync_SB_LUT4_O_I1
.sym 14824 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 14825 vga_col[1]
.sym 14826 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 14827 vga_col[2]
.sym 14830 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 14832 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14841 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 14842 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 14843 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 14844 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 14846 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14847 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14853 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14855 $PACKER_VCC_NET
.sym 14862 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 14872 $nextpnr_ICESTORM_LC_53$O
.sym 14874 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 14878 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[2]
.sym 14880 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 14884 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[3]
.sym 14887 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 14890 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[4]
.sym 14892 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 14896 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[5]
.sym 14898 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 14899 $PACKER_VCC_NET
.sym 14902 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[6]
.sym 14905 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14908 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[7]
.sym 14911 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14914 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[8]
.sym 14916 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14939 vga_col[0]
.sym 14941 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 14948 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14950 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14953 vga_col[1]
.sym 14956 vga_col[0]
.sym 14958 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[8]
.sym 14966 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14968 vga_col[5]
.sym 14970 vga_col[7]
.sym 14972 vga_col[1]
.sym 14977 vga_col[6]
.sym 14981 vga_col[9]
.sym 14991 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14995 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_2_CO[9]
.sym 14997 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15001 $nextpnr_ICESTORM_LC_54$I3
.sym 15004 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 15011 $nextpnr_ICESTORM_LC_54$I3
.sym 15015 vga_col[9]
.sym 15020 vga_col[1]
.sym 15026 vga_col[7]
.sym 15033 vga_col[6]
.sym 15038 vga_col[5]
.sym 15047 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 15048 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15049 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15050 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 15051 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 15053 cam_fb.ram.0.3.0_RDATA_3
.sym 15065 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 15068 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 15069 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 15071 vga_col[5]
.sym 15072 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 15073 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 15078 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15080 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15088 vga_new_pxl
.sym 15089 vga_col[3]
.sym 15090 vga_col[4]
.sym 15091 vga_col[5]
.sym 15096 vga_col[2]
.sym 15103 vga_col[1]
.sym 15106 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15108 vga_col[6]
.sym 15113 vga_col[0]
.sym 15114 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15116 vga_col[0]
.sym 15117 vga_col[7]
.sym 15118 $nextpnr_ICESTORM_LC_8$O
.sym 15120 vga_col[0]
.sym 15124 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15125 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15127 vga_col[1]
.sym 15128 vga_col[0]
.sym 15130 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15131 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15132 vga_col[2]
.sym 15134 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 15136 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15137 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15139 vga_col[3]
.sym 15140 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 15142 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15143 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15145 vga_col[4]
.sym 15146 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 15148 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15149 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15151 vga_col[5]
.sym 15152 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 15154 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15155 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15157 vga_col[6]
.sym 15158 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 15160 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15161 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15162 vga_col[7]
.sym 15164 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 15165 vga_new_pxl
.sym 15166 clk50mhz_$glb_clk
.sym 15167 rst$SB_IO_IN_$glb_sr
.sym 15174 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 15176 cam_fb.ram.0.2.0_RDATA_1
.sym 15183 vga_row[1]
.sym 15185 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15186 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 15193 vga_col[2]
.sym 15194 vga_row[0]
.sym 15195 vga_col[3]
.sym 15202 vga_col[0]
.sym 15204 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15209 vga_col[8]
.sym 15210 vga_col[1]
.sym 15211 vga_new_pxl
.sym 15212 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15213 vga_col[4]
.sym 15215 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15216 vga_col[7]
.sym 15218 vga_col[2]
.sym 15219 vga_col[2]
.sym 15220 vga_col[3]
.sym 15221 vga_col[4]
.sym 15222 vga_col[5]
.sym 15223 vga_col[6]
.sym 15226 vga_col[9]
.sym 15228 vga_col[0]
.sym 15229 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15231 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 15239 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 15241 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15242 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15244 vga_col[8]
.sym 15245 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 15249 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15250 vga_col[9]
.sym 15251 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 15254 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 15256 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 15257 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15260 vga_col[1]
.sym 15261 vga_col[3]
.sym 15262 vga_col[0]
.sym 15263 vga_col[2]
.sym 15266 vga_col[5]
.sym 15267 vga_col[9]
.sym 15268 vga_col[8]
.sym 15269 vga_col[4]
.sym 15272 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 15273 vga_col[5]
.sym 15274 vga_col[9]
.sym 15275 vga_col[4]
.sym 15279 vga_col[6]
.sym 15281 vga_col[7]
.sym 15284 vga_col[1]
.sym 15285 vga_col[8]
.sym 15286 vga_col[2]
.sym 15287 vga_col[3]
.sym 15288 vga_new_pxl
.sym 15289 clk50mhz_$glb_clk
.sym 15290 rst$SB_IO_IN_$glb_sr
.sym 15295 capture.href_rg2
.sym 15296 capture_addr[7]
.sym 15309 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15315 vga_col[2]
.sym 15317 vga_col[1]
.sym 15332 vga_col[8]
.sym 15333 vga_col[9]
.sym 15334 vga_col[5]
.sym 15335 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15336 vga_col[6]
.sym 15338 vga_new_pxl
.sym 15339 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15340 vga_col[4]
.sym 15343 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15346 vga_col[7]
.sym 15347 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 15350 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15354 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15356 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15359 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15362 vga_col[0]
.sym 15363 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 15365 vga_col[8]
.sym 15366 vga_col[9]
.sym 15377 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15378 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15379 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15380 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15383 vga_col[4]
.sym 15384 vga_col[5]
.sym 15385 vga_col[7]
.sym 15386 vga_col[6]
.sym 15389 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15390 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15391 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 15392 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15396 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15398 vga_new_pxl
.sym 15401 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15402 vga_col[9]
.sym 15403 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 15404 vga_col[0]
.sym 15417 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 15419 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 15420 capture_addr[11]
.sym 15421 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 15423 capture_addr[7]
.sym 15428 i_vga.new_line
.sym 15441 vga_col[0]
.sym 15446 vga_col[1]
.sym 15449 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 15455 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15456 vga_row[2]
.sym 15457 vga_col[0]
.sym 15458 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15459 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 15461 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 15462 vga_row[3]
.sym 15463 vga_col[2]
.sym 15464 vga_row[1]
.sym 15465 vga_col[3]
.sym 15466 vga_row[3]
.sym 15467 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15469 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15471 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_I1
.sym 15472 vga_row[9]
.sym 15476 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 15477 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 15479 vga_row[8]
.sym 15480 vga_row[0]
.sym 15482 i_vga.new_line
.sym 15484 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15486 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15488 vga_row[3]
.sym 15489 vga_row[9]
.sym 15491 vga_row[8]
.sym 15497 vga_row[0]
.sym 15500 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15501 vga_col[3]
.sym 15502 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 15503 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 15506 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 15507 vga_col[0]
.sym 15508 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 15509 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 15512 vga_row[1]
.sym 15513 vga_row[2]
.sym 15514 vga_row[0]
.sym 15515 vga_col[2]
.sym 15519 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_I1
.sym 15520 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15521 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 15524 vga_row[1]
.sym 15525 vga_row[2]
.sym 15526 vga_row[0]
.sym 15530 vga_row[3]
.sym 15531 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15532 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 15533 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15534 i_vga.new_line
.sym 15535 clk50mhz_$glb_clk
.sym 15536 rst$SB_IO_IN_$glb_sr
.sym 15538 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15540 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 15541 capture.cnt_pxl_base[11]
.sym 15542 capture.cnt_pxl_base[8]
.sym 15543 capture.cnt_pxl_base[6]
.sym 15544 capture.cnt_pxl_base[7]
.sym 15550 capture_addr[11]
.sym 15554 capture.href_rg2
.sym 15578 vga_row[8]
.sym 15579 vga_row[0]
.sym 15580 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15582 vga_col[2]
.sym 15584 vga_col[1]
.sym 15586 vga_col[2]
.sym 15587 vga_row[9]
.sym 15588 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15591 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15592 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 15595 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15596 vga_row[2]
.sym 15599 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15603 vga_row[1]
.sym 15604 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15605 vga_row[3]
.sym 15624 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15625 vga_col[1]
.sym 15626 vga_col[2]
.sym 15629 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 15630 vga_col[2]
.sym 15631 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 15632 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15635 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 15636 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15637 vga_row[3]
.sym 15638 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15642 vga_row[2]
.sym 15643 vga_row[0]
.sym 15644 vga_row[1]
.sym 15647 vga_row[1]
.sym 15648 vga_row[0]
.sym 15649 vga_row[2]
.sym 15653 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 15654 vga_row[8]
.sym 15655 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15656 vga_row[9]
.sym 15672 vga_row[1]
.sym 15675 capture.href_rg2
.sym 16280 $PACKER_VCC_NET
.sym 16350 led[7]$SB_IO_OUT
.sym 16353 led[6]$SB_IO_OUT
.sym 16369 led[6]$SB_IO_OUT
.sym 16370 led[7]$SB_IO_OUT
.sym 16375 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16376 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 16377 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16378 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 16380 centroid[5]
.sym 16381 centroid[4]
.sym 16382 led[5]$SB_IO_OUT
.sym 16418 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 16425 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 16426 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 16427 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 16428 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 16433 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16434 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16435 img_proc.colorpxls[5]
.sym 16436 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 16439 img_proc.colorpxls[3]
.sym 16441 img_proc.colorpxls[4]
.sym 16442 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16443 led_SB_LUT4_O_I1
.sym 16444 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 16446 centroid[6]
.sym 16447 img_proc.colorpxls[7]
.sym 16448 centroid[7]
.sym 16451 img_proc.colorpxls[4]
.sym 16456 img_proc.colorpxls[4]
.sym 16457 img_proc.colorpxls[5]
.sym 16458 img_proc.colorpxls[7]
.sym 16459 img_proc.colorpxls[3]
.sym 16463 led_SB_LUT4_O_I1
.sym 16464 centroid[6]
.sym 16470 led_SB_LUT4_O_I1
.sym 16471 centroid[7]
.sym 16474 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 16475 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 16477 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 16480 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 16481 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 16482 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 16483 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 16486 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16487 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16488 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 16489 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 16492 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 16494 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 16495 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 16496 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 16497 clk50mhz_$glb_clk
.sym 16498 rst$SB_IO_IN_$glb_sr
.sym 16513 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16516 centroid[4]
.sym 16519 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 16536 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 16540 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 16542 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16546 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 16547 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 16548 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16551 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 16554 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 16556 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16557 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16558 centroid[3]
.sym 16560 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 16567 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16568 img_proc.histogram[0][5]
.sym 16587 img_proc.colorpxls[7]
.sym 16588 img_proc.colorpxls[4]
.sym 16589 img_proc.colorpxls[3]
.sym 16590 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16591 img_proc.colorpxls[6]
.sym 16593 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16596 img_proc.colorpxls[8]
.sym 16597 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16599 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16603 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16605 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16606 img_proc.colorpxls[1]
.sym 16607 img_proc.colorpxls[2]
.sym 16609 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16610 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16611 img_proc.colorpxls[5]
.sym 16612 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[1]
.sym 16614 img_proc.colorpxls[1]
.sym 16615 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16618 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[2]
.sym 16620 img_proc.colorpxls[2]
.sym 16621 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16624 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[3]
.sym 16626 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16627 img_proc.colorpxls[3]
.sym 16630 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[4]
.sym 16632 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16633 img_proc.colorpxls[4]
.sym 16636 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[5]
.sym 16638 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16639 img_proc.colorpxls[5]
.sym 16642 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[6]
.sym 16644 img_proc.colorpxls[6]
.sym 16645 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16648 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[7]
.sym 16650 img_proc.colorpxls[7]
.sym 16651 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16654 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 16656 img_proc.colorpxls[8]
.sym 16657 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16665 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 16666 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 16667 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 16668 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 16669 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 16672 img_proc.histogram[1][7]
.sym 16673 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16678 img_proc.colorpxls[1]
.sym 16686 img_proc.colorpxls[6]
.sym 16689 img_proc.histogram[0][8]
.sym 16694 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 16695 img_proc.colorpxls_bin012[2]
.sym 16696 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 16698 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[8]
.sym 16703 img_proc.colorpxls[6]
.sym 16704 img_proc.colorpxls[11]
.sym 16706 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16708 img_proc.colorpxls[1]
.sym 16710 img_proc.colorpxls[10]
.sym 16712 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16713 img_proc.colorpxls[7]
.sym 16714 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 16715 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 16716 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 16720 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 16726 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 16730 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 16732 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16734 img_proc.colorpxls[9]
.sym 16735 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[9]
.sym 16737 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16738 img_proc.colorpxls[9]
.sym 16741 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_1_CO[10]
.sym 16743 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16744 img_proc.colorpxls[10]
.sym 16747 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 16749 img_proc.colorpxls[11]
.sym 16750 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16754 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 16755 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 16756 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 16757 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 16760 img_proc.colorpxls[6]
.sym 16768 img_proc.colorpxls[1]
.sym 16773 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 16774 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 16778 img_proc.colorpxls[7]
.sym 16782 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 16783 clk50mhz_$glb_clk
.sym 16784 rst$SB_IO_IN_$glb_sr
.sym 16795 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 16799 img_proc.col_inframe[5]
.sym 16802 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 16804 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 16806 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16810 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16811 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16812 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16814 img_proc.colorpxls[11]
.sym 16815 img_proc.colorpxls[9]
.sym 16816 img_proc.colorpxls_bin012[1]
.sym 16817 img_proc.colorpxls_bin012[4]
.sym 16819 img_proc.colorpxls_bin012[5]
.sym 16829 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 16830 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 16831 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 16833 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16835 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16837 img_proc.histogram[0][6]
.sym 16839 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 16840 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 16842 img_proc.histogram[0][7]
.sym 16845 img_proc.histogram[0][5]
.sym 16847 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 16849 img_proc.histogram[0][3]
.sym 16851 img_proc.histogram[0][4]
.sym 16852 img_proc.histogram[0][1]
.sym 16853 img_proc.histogram[0][2]
.sym 16855 img_proc.histogram[0][0]
.sym 16858 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 16860 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 16861 img_proc.histogram[0][0]
.sym 16864 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 16866 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 16867 img_proc.histogram[0][1]
.sym 16870 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 16872 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 16873 img_proc.histogram[0][2]
.sym 16876 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 16878 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 16879 img_proc.histogram[0][3]
.sym 16882 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 16884 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 16885 img_proc.histogram[0][4]
.sym 16888 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 16890 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 16891 img_proc.histogram[0][5]
.sym 16894 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 16896 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 16897 img_proc.histogram[0][6]
.sym 16900 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 16902 img_proc.histogram[0][7]
.sym 16903 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 16911 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 16912 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 16913 img_proc.colorpxls_bin012[0]
.sym 16914 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16915 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16919 rst$SB_IO_IN
.sym 16921 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16923 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16924 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16931 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 16932 img_proc.colorpxls_bin012[8]
.sym 16933 img_proc.colorpxls_bin012[6]
.sym 16934 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 16935 img_proc.histogram[0][3]
.sym 16936 img_proc.colorpxls_bin012[10]
.sym 16937 img_proc.histogram[0][4]
.sym 16938 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 16939 img_proc.histogram[0][2]
.sym 16940 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 16941 img_proc.histogram[0][0]
.sym 16943 img_proc.colorpxls_bin012[3]
.sym 16944 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 16954 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16959 img_proc.histogram[0][8]
.sym 16962 img_proc.colorpxls[5]
.sym 16968 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 16969 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 16970 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 16971 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16974 img_proc.colorpxls[11]
.sym 16975 img_proc.colorpxls[9]
.sym 16980 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 16981 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 16983 img_proc.histogram[0][8]
.sym 16984 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16987 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 16990 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16993 $nextpnr_ICESTORM_LC_33$I3
.sym 16995 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 17003 $nextpnr_ICESTORM_LC_33$I3
.sym 17006 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 17007 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 17008 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 17015 img_proc.colorpxls[11]
.sym 17021 img_proc.colorpxls[9]
.sym 17025 img_proc.colorpxls[5]
.sym 17032 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17033 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 17034 img_proc.colorpxls_bin012[1]
.sym 17035 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17036 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 17037 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 17038 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17046 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17053 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 17055 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17057 img_proc.histogram[0][5]
.sym 17061 img_proc.colorpxls_bin012[7]
.sym 17064 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17065 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17078 img_proc.colorpxls_bin012[6]
.sym 17082 img_proc.colorpxls_bin012[2]
.sym 17083 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 17084 img_proc.colorpxls_bin012[4]
.sym 17085 img_proc.colorpxls_bin012[0]
.sym 17089 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17091 img_proc.colorpxls_bin012[1]
.sym 17097 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17099 img_proc.colorpxls_bin012[3]
.sym 17101 img_proc.colorpxls_bin012[5]
.sym 17103 img_proc.colorpxls_bin012[7]
.sym 17104 $nextpnr_ICESTORM_LC_13$O
.sym 17107 img_proc.colorpxls_bin012[0]
.sym 17110 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 17113 img_proc.colorpxls_bin012[1]
.sym 17116 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 17117 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17118 img_proc.colorpxls_bin012[2]
.sym 17120 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 17122 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 17123 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17124 img_proc.colorpxls_bin012[3]
.sym 17126 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 17128 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 17129 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17130 img_proc.colorpxls_bin012[4]
.sym 17132 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 17134 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 17135 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17136 img_proc.colorpxls_bin012[5]
.sym 17138 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 17140 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 17141 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17143 img_proc.colorpxls_bin012[6]
.sym 17144 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 17146 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 17147 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17148 img_proc.colorpxls_bin012[7]
.sym 17150 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 17151 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 17152 clk50mhz_$glb_clk
.sym 17153 rst$SB_IO_IN_$glb_sr
.sym 17155 img_proc.histogram[0][3]
.sym 17156 img_proc.histogram[0][4]
.sym 17157 img_proc.histogram[0][2]
.sym 17158 img_proc.histogram[0][0]
.sym 17159 img_proc.histogram[0][8]
.sym 17160 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17161 img_proc.histogram[0][5]
.sym 17169 img_proc.colorpxls[1]
.sym 17173 img_proc.colorpxls[1]
.sym 17177 img_proc.col_inframe[4]
.sym 17178 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17179 img_proc.colorpxls_bin012[2]
.sym 17181 img_proc.histogram[0][8]
.sym 17186 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 17188 img_proc.colorpxls_bin012[9]
.sym 17189 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17190 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 17195 img_proc.colorpxls_bin012[8]
.sym 17197 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 17199 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17204 img_proc.colorpxls_bin012[9]
.sym 17205 img_proc.col_inframe[5]
.sym 17206 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17208 img_proc.col_rg[3]
.sym 17209 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17211 img_proc.col_inframe[4]
.sym 17213 img_proc.colorpxls_bin012[10]
.sym 17215 img_proc.histogram[0][0]
.sym 17216 img_proc.histogram[7][5]
.sym 17217 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17221 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17222 img_proc.histogram[0][2]
.sym 17223 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17226 img_proc.histogram[0][5]
.sym 17227 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 17228 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17230 img_proc.colorpxls_bin012[8]
.sym 17231 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 17233 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 17234 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17235 img_proc.colorpxls_bin012[9]
.sym 17237 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 17241 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17242 img_proc.colorpxls_bin012[10]
.sym 17243 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 17249 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 17252 img_proc.col_rg[3]
.sym 17254 img_proc.col_inframe[4]
.sym 17255 img_proc.col_inframe[5]
.sym 17258 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17259 img_proc.histogram[0][5]
.sym 17260 img_proc.histogram[7][5]
.sym 17261 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17266 img_proc.histogram[0][2]
.sym 17273 img_proc.histogram[0][0]
.sym 17274 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 17275 clk50mhz_$glb_clk
.sym 17276 rst$SB_IO_IN_$glb_sr
.sym 17277 img_proc.histogram[4][0]
.sym 17278 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17280 img_proc.histogram[4][1]
.sym 17281 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17282 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17284 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17289 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17298 img_proc.histogram[0][3]
.sym 17299 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17300 img_proc.histogram[0][4]
.sym 17303 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17305 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17307 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17309 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17311 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 17318 img_proc.col_inframe[4]
.sym 17322 img_proc.histogram[0][0]
.sym 17324 img_proc.histogram[4][8]
.sym 17329 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17330 img_proc.histogram[5][8]
.sym 17334 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17336 img_proc.col_rg[3]
.sym 17341 img_proc.histogram[6][0]
.sym 17344 img_proc.col_inframe[5]
.sym 17346 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17347 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17348 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17349 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17351 img_proc.col_rg[3]
.sym 17352 img_proc.col_inframe[5]
.sym 17353 img_proc.col_inframe[4]
.sym 17357 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17358 img_proc.histogram[0][0]
.sym 17359 img_proc.histogram[6][0]
.sym 17360 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17363 img_proc.col_rg[3]
.sym 17364 img_proc.col_inframe[5]
.sym 17365 img_proc.histogram[4][8]
.sym 17366 img_proc.histogram[5][8]
.sym 17372 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17375 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17382 img_proc.col_inframe[4]
.sym 17383 img_proc.col_inframe[5]
.sym 17384 img_proc.col_rg[3]
.sym 17387 img_proc.col_inframe[4]
.sym 17389 img_proc.col_rg[3]
.sym 17390 img_proc.col_inframe[5]
.sym 17395 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17397 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17398 clk50mhz_$glb_clk
.sym 17399 rst$SB_IO_IN_$glb_sr
.sym 17400 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17401 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 17402 img_proc.histogram[4][4]
.sym 17403 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17404 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17405 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17406 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17407 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17412 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17425 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17427 img_proc.histogram[6][0]
.sym 17430 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17431 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 17433 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17435 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17441 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17442 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17444 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17445 img_proc.histogram[1][0]
.sym 17446 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17447 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17448 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17449 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17450 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17452 img_proc.histogram[5][0]
.sym 17453 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17454 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17459 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17466 img_proc.histogram[5][3]
.sym 17467 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17474 img_proc.histogram[5][0]
.sym 17475 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17476 img_proc.histogram[1][0]
.sym 17477 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17480 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17487 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17495 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17498 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17499 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17500 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17501 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17504 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17505 img_proc.histogram[5][3]
.sym 17511 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17519 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17520 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 17521 clk50mhz_$glb_clk
.sym 17522 rst$SB_IO_IN_$glb_sr
.sym 17523 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17524 img_proc.histogram[2][2]
.sym 17525 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 17526 img_proc.histogram[2][7]
.sym 17527 img_proc.histogram[2][1]
.sym 17528 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17529 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17530 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17539 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 17543 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 17548 img_proc.col_rg[3]
.sym 17549 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17550 img_proc.histogram[5][6]
.sym 17551 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17553 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17557 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17568 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17572 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 17573 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 17582 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 17584 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17585 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17586 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17590 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17592 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17593 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 17596 $nextpnr_ICESTORM_LC_20$O
.sym 17599 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17602 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 17603 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17604 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 17606 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 17608 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 17609 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17611 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 17612 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 17614 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 17615 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17617 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 17618 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 17620 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 17621 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17622 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 17624 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 17626 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17627 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17629 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 17630 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 17632 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17633 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17635 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 17636 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 17638 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17639 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17640 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17642 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 17646 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17647 img_proc.histogram[6][0]
.sym 17648 img_proc.histogram[6][3]
.sym 17649 img_proc.histogram[6][1]
.sym 17650 img_proc.histogram[6][8]
.sym 17651 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17652 img_proc.histogram[6][7]
.sym 17653 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17665 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 17668 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 17670 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 17671 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17672 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17673 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17674 img_proc.histogram[0][3]
.sym 17675 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 17677 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17678 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17679 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 17680 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17681 img_proc.histogram[3][2]
.sym 17682 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17687 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17688 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17689 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17690 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17691 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17692 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17693 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17694 img_proc.histogram[6][6]
.sym 17695 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17696 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17697 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17698 img_proc.histogram[0][6]
.sym 17700 img_proc.histogram[7][7]
.sym 17701 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17702 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17703 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17705 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17706 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17707 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17710 img_proc.histogram[5][6]
.sym 17711 img_proc.histogram[3][6]
.sym 17713 img_proc.histogram[7][3]
.sym 17714 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17717 img_proc.histogram[1][7]
.sym 17718 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17720 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 17722 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17723 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 17726 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17727 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17728 img_proc.histogram[3][6]
.sym 17729 img_proc.histogram[0][6]
.sym 17732 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17733 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17734 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17735 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17738 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17739 img_proc.histogram[7][7]
.sym 17740 img_proc.histogram[1][7]
.sym 17741 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17744 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17745 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17746 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17747 img_proc.histogram[7][3]
.sym 17750 img_proc.histogram[5][6]
.sym 17751 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17752 img_proc.histogram[6][6]
.sym 17753 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17757 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17758 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17759 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17765 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17766 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17767 clk50mhz_$glb_clk
.sym 17768 rst$SB_IO_IN_$glb_sr
.sym 17769 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17770 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17771 img_proc.histogram[2][5]
.sym 17772 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17776 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 17783 led_SB_LUT4_O_I1
.sym 17793 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17795 img_proc.histogram[3][0]
.sym 17797 img_proc.histogram[3][6]
.sym 17800 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 17802 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 17803 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17810 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17812 img_proc.histogram[6][3]
.sym 17813 img_proc.histogram[5][5]
.sym 17814 img_proc.histogram[6][8]
.sym 17815 img_proc.histogram[1][8]
.sym 17818 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17819 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17820 img_proc.histogram[1][3]
.sym 17822 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17823 img_proc.histogram[1][5]
.sym 17824 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17825 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17827 img_proc.histogram[6][5]
.sym 17828 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 17830 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17831 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17834 img_proc.histogram[0][3]
.sym 17835 img_proc.histogram[3][3]
.sym 17836 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17837 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17838 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17843 img_proc.histogram[6][8]
.sym 17844 img_proc.histogram[1][8]
.sym 17845 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17846 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17850 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17851 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17852 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17855 img_proc.histogram[6][3]
.sym 17856 img_proc.histogram[1][3]
.sym 17857 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17858 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17861 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17863 img_proc.histogram[5][5]
.sym 17867 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17868 img_proc.histogram[0][3]
.sym 17869 img_proc.histogram[3][3]
.sym 17870 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17874 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17875 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17876 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17879 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17880 img_proc.histogram[6][5]
.sym 17881 img_proc.histogram[1][5]
.sym 17882 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17885 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17889 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 17890 clk50mhz_$glb_clk
.sym 17891 rst$SB_IO_IN_$glb_sr
.sym 17892 img_proc.histogram[3][4]
.sym 17893 img_proc.histogram[3][3]
.sym 17894 img_proc.histogram[3][1]
.sym 17895 img_proc.histogram[3][7]
.sym 17896 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 17897 img_proc.histogram[3][2]
.sym 17898 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17899 img_proc.histogram[3][0]
.sym 17907 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17913 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 17917 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17918 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 17922 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17923 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 17925 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 17933 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17935 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 17936 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17938 img_proc.histogram[3][5]
.sym 17939 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 17940 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17942 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17943 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17944 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17946 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17947 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 17950 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 17952 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17960 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 17961 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17963 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17969 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 17972 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 17979 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 17985 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17986 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 17987 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17990 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17991 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 17992 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17993 img_proc.histogram[3][5]
.sym 17996 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 18003 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 18009 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18010 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18011 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18012 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 18013 clk50mhz_$glb_clk
.sym 18014 rst$SB_IO_IN_$glb_sr
.sym 18015 img_proc.histogram[1][2]
.sym 18017 img_proc.histogram[1][1]
.sym 18030 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 18060 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 18078 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 18082 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 18083 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 18103 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 18108 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 18121 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 18135 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 18136 clk50mhz_$glb_clk
.sym 18137 rst$SB_IO_IN_$glb_sr
.sym 18173 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 18305 ov7670_d[5]
.sym 18350 ov7670_d[5]
.sym 18382 clk50mhz_$glb_clk
.sym 18383 rst$SB_IO_IN_$glb_sr
.sym 18390 capture.data_rg3[6]
.sym 18394 vga_col[0]
.sym 18395 rst$SB_IO_IN
.sym 18399 ov7670_d[5]
.sym 18402 capture.data_rg1[5]
.sym 18407 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 18415 capture.data_rg2[3]
.sym 18419 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 18444 capture.data_rg2[7]
.sym 18445 capture.data_rg1[7]
.sym 18459 capture.data_rg2[7]
.sym 18477 capture.data_rg1[7]
.sym 18505 clk50mhz_$glb_clk
.sym 18506 rst$SB_IO_IN_$glb_sr
.sym 18519 capture.data_rg3[7]
.sym 18520 capture.data_rg3[6]
.sym 18526 capture.data_rg2[6]
.sym 18557 capture.data_rg1[3]
.sym 18590 capture.data_rg1[3]
.sym 18628 clk50mhz_$glb_clk
.sym 18629 rst$SB_IO_IN_$glb_sr
.sym 18657 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 18753 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18755 img_proc.rgb_filter[4]
.sym 18759 img_proc.rgb_filter[3]
.sym 18786 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 18796 $PACKER_VCC_NET
.sym 18797 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 18799 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18802 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18803 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 18804 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18808 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 18811 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 18813 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18826 $nextpnr_ICESTORM_LC_43$O
.sym 18829 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 18832 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[2]
.sym 18835 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 18838 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[3]
.sym 18840 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 18844 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[4]
.sym 18847 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18850 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[5]
.sym 18852 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 18853 $PACKER_VCC_NET
.sym 18856 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[6]
.sym 18859 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18862 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[7]
.sym 18864 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18865 $PACKER_VCC_NET
.sym 18868 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 18871 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18876 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18888 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 18895 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18900 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 18902 vga_new_pxl
.sym 18904 vga_green_2b_SB_LUT4_O_1_I1
.sym 18912 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[8]
.sym 18917 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 18925 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 18928 vga_new_pxl
.sym 18932 vga_col[0]
.sym 18933 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18935 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 18936 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18939 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 18945 vga_blue_2b_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18946 vga_col[2]
.sym 18947 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18949 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[9]
.sym 18952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18955 $nextpnr_ICESTORM_LC_44$I3
.sym 18958 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 18965 $nextpnr_ICESTORM_LC_44$I3
.sym 18968 vga_blue_2b_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18971 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 18974 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 18975 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18976 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 18977 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 18988 vga_col[2]
.sym 18993 vga_col[0]
.sym 18996 vga_new_pxl
.sym 18997 clk50mhz_$glb_clk
.sym 18998 rst$SB_IO_IN_$glb_sr
.sym 18999 vga_green_2b_SB_LUT4_O_1_I1
.sym 19003 vga_blue_2b_SB_LUT4_O_1_I1
.sym 19006 vga_new_pxl
.sym 19019 proc_img_pxl[1]
.sym 19021 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 19024 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 19025 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19026 vga_blue_2b_SB_LUT4_O_I0
.sym 19032 $PACKER_VCC_NET
.sym 19043 $PACKER_VCC_NET
.sym 19045 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19046 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19047 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19051 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19052 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 19053 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19054 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 19055 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 19072 $nextpnr_ICESTORM_LC_55$O
.sym 19075 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 19078 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[2]
.sym 19081 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 19084 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[3]
.sym 19086 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 19090 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[4]
.sym 19092 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 19093 $PACKER_VCC_NET
.sym 19096 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[5]
.sym 19098 $PACKER_VCC_NET
.sym 19099 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 19102 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[6]
.sym 19105 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19108 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[7]
.sym 19111 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19114 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[8]
.sym 19117 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19126 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19128 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 19150 vga_blue_2b_SB_LUT4_O_1_I1
.sym 19151 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 19154 vga_red_2b_SB_LUT4_O_I1
.sym 19157 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 19158 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[8]
.sym 19164 vga_hsync_SB_LUT4_O_I1
.sym 19165 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 19169 vga_col[0]
.sym 19172 vga_col[1]
.sym 19173 vga_col[2]
.sym 19175 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19177 vga_row[1]
.sym 19179 vga_col[8]
.sym 19182 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19184 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19185 vga_vsync_SB_LUT4_O_I2
.sym 19188 vga_row[2]
.sym 19190 rst$SB_IO_IN
.sym 19193 vga_row[0]
.sym 19195 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO[9]
.sym 19197 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19201 $nextpnr_ICESTORM_LC_56$I3
.sym 19204 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19211 $nextpnr_ICESTORM_LC_56$I3
.sym 19214 vga_hsync_SB_LUT4_O_I1
.sym 19215 vga_vsync_SB_LUT4_O_I2
.sym 19217 rst$SB_IO_IN
.sym 19220 vga_col[8]
.sym 19226 vga_col[2]
.sym 19227 vga_row[2]
.sym 19228 vga_row[1]
.sym 19229 vga_col[1]
.sym 19232 vga_col[0]
.sym 19233 vga_row[0]
.sym 19234 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 19235 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19247 vga_red_2b_SB_LUT4_O_I1
.sym 19248 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19249 capture_addr[6]
.sym 19250 capture_addr[4]
.sym 19251 vga_red_2b_SB_LUT4_O_1_I1
.sym 19252 capture_addr[5]
.sym 19253 proc_fb.dina_SB_LUT4_O_1_I0
.sym 19265 cam_fb.ram.0.1.0_WCLKE
.sym 19274 vga_red_2b_SB_LUT4_O_1_I1
.sym 19279 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 19290 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 19291 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19293 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19297 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19298 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19300 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 19301 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19306 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 19318 $nextpnr_ICESTORM_LC_24$O
.sym 19321 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 19324 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[6]
.sym 19327 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 19330 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[7]
.sym 19332 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19336 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[8]
.sym 19338 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19342 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[9]
.sym 19344 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19348 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 19350 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 19355 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 19356 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 19358 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 19369 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 19370 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 19371 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 19372 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 19373 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19374 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 19375 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19376 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19377 capture_addr[4]
.sym 19380 capture.blue_SB_DFFER_Q_E
.sym 19386 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19389 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 19393 capture.vsync_3up
.sym 19394 capture_addr[7]
.sym 19395 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19396 capture.vsync_3up
.sym 19397 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19399 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19409 capture.href_rg2
.sym 19410 capture.vsync_3up
.sym 19415 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19420 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19432 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19468 capture.href_rg2
.sym 19472 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19473 capture.href_rg2
.sym 19474 capture.vsync_3up
.sym 19475 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19488 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19489 clk50mhz_$glb_clk
.sym 19490 rst$SB_IO_IN_$glb_sr
.sym 19491 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19492 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19493 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 19494 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 19495 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 19496 capture.cnt_pxl_base[5]
.sym 19497 capture.cnt_pxl_base[10]
.sym 19503 capture.href_rg2
.sym 19504 capture.vsync_3up
.sym 19506 capture.href_rg2
.sym 19507 capture_addr[2]
.sym 19532 vga_col[2]
.sym 19538 vga_col[1]
.sym 19541 vga_row[0]
.sym 19543 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 19546 capture.href_rg2
.sym 19550 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19553 vga_col[0]
.sym 19555 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 19556 capture.vsync_3up
.sym 19558 vga_row[1]
.sym 19559 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 19560 vga_row[2]
.sym 19563 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19583 vga_row[2]
.sym 19584 vga_col[2]
.sym 19585 vga_row[1]
.sym 19586 vga_row[0]
.sym 19595 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 19596 vga_col[1]
.sym 19597 vga_col[0]
.sym 19598 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 19601 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19602 capture.href_rg2
.sym 19603 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 19604 capture.vsync_3up
.sym 19607 vga_row[1]
.sym 19608 vga_col[2]
.sym 19609 vga_row[2]
.sym 19610 vga_row[0]
.sym 19611 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19612 clk50mhz_$glb_clk
.sym 19613 rst$SB_IO_IN_$glb_sr
.sym 19615 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19616 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19617 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19618 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19619 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19620 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 19621 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19622 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 19641 capture.href_rg3_SB_LUT4_I2_O
.sym 19643 capture_addr[0]
.sym 19657 capture.href_rg3_SB_LUT4_I2_O
.sym 19663 capture.vsync_3up
.sym 19664 vga_col[2]
.sym 19666 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 19667 vga_col[1]
.sym 19668 vga_row[1]
.sym 19672 vga_row[0]
.sym 19673 vga_col[0]
.sym 19674 vga_row[2]
.sym 19678 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19681 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19682 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19683 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19694 vga_col[1]
.sym 19695 vga_col[0]
.sym 19697 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 19706 vga_row[0]
.sym 19707 vga_row[1]
.sym 19708 vga_row[2]
.sym 19709 vga_col[2]
.sym 19713 capture.vsync_3up
.sym 19715 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19718 capture.vsync_3up
.sym 19720 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19725 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19727 capture.vsync_3up
.sym 19730 capture.vsync_3up
.sym 19733 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19734 capture.href_rg3_SB_LUT4_I2_O
.sym 19735 clk50mhz_$glb_clk
.sym 19736 rst$SB_IO_IN_$glb_sr
.sym 19737 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 19740 capture.cnt_pxl_base[9]
.sym 19741 capture.cnt_pxl_base[12]
.sym 19755 proc_fb.ram.0.0.0_RCLKE
.sym 20452 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 20453 centroid[2]
.sym 20455 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20456 centroid[1]
.sym 20457 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 20459 centroid[0]
.sym 20470 img_proc.histogram[0][2]
.sym 20494 led_SB_LUT4_O_I1
.sym 20495 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 20498 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 20499 centroid[5]
.sym 20500 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 20502 camera_config_steps[5]
.sym 20503 img_proc.colorpxls[6]
.sym 20505 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 20506 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 20508 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 20511 img_proc.colorpxls[2]
.sym 20513 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 20514 img_proc.colorpxls[1]
.sym 20515 img_proc.colorpxls[8]
.sym 20516 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 20517 img_proc.colorpxls[9]
.sym 20518 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 20519 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 20521 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20523 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 20527 img_proc.colorpxls[1]
.sym 20528 img_proc.colorpxls[9]
.sym 20529 img_proc.colorpxls[6]
.sym 20530 img_proc.colorpxls[8]
.sym 20533 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 20534 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 20535 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 20536 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 20542 img_proc.colorpxls[2]
.sym 20545 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 20548 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 20557 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 20559 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 20560 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 20563 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 20564 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 20565 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 20566 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 20569 centroid[5]
.sym 20570 led_SB_LUT4_O_I1
.sym 20571 camera_config_steps[5]
.sym 20573 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20574 clk50mhz_$glb_clk
.sym 20575 rst$SB_IO_IN_$glb_sr
.sym 20580 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20581 img_proc.colorpxls_rght[1]
.sym 20582 img_proc.colorpxls_rght[0]
.sym 20583 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20584 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20586 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20587 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20593 img_proc.colorpxls[6]
.sym 20597 img_proc.colorpxls[7]
.sym 20602 camera_config_steps[4]
.sym 20603 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 20609 img_proc.colorpxls[8]
.sym 20611 img_proc.colorpxls[9]
.sym 20613 img_proc.colorpxls[10]
.sym 20614 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20618 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20619 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 20621 camera_config_steps[5]
.sym 20624 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 20625 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 20630 img_proc.colorpxls_rght[4]
.sym 20631 img_proc.colorpxls_rght[0]
.sym 20633 led_SB_LUT4_O_I1
.sym 20634 img_proc.colorpxls_rght[6]
.sym 20635 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20636 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20637 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 20640 img_proc.colorpxls_rght[10]
.sym 20642 led[3]$SB_IO_OUT
.sym 20664 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20667 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20669 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20672 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20675 img_proc.colorpxls_rght[0]
.sym 20677 img_proc.colorpxls_rght[4]
.sym 20678 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 20679 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20680 img_proc.colorpxls_rght[7]
.sym 20682 img_proc.colorpxls_rght[1]
.sym 20683 img_proc.colorpxls_rght[2]
.sym 20684 img_proc.colorpxls_rght[3]
.sym 20685 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20686 img_proc.colorpxls_rght[5]
.sym 20687 img_proc.colorpxls_rght[6]
.sym 20688 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20689 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 20691 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 20692 img_proc.colorpxls_rght[0]
.sym 20695 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 20697 img_proc.colorpxls_rght[1]
.sym 20698 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20701 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 20703 img_proc.colorpxls_rght[2]
.sym 20704 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20707 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 20709 img_proc.colorpxls_rght[3]
.sym 20710 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20713 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 20715 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20716 img_proc.colorpxls_rght[4]
.sym 20719 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 20721 img_proc.colorpxls_rght[5]
.sym 20722 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20725 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 20727 img_proc.colorpxls_rght[6]
.sym 20728 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20731 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 20733 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20734 img_proc.colorpxls_rght[7]
.sym 20741 img_proc.colorpxls_rght[2]
.sym 20742 img_proc.colorpxls_rght[3]
.sym 20743 img_proc.colorpxls_rght[4]
.sym 20744 img_proc.colorpxls_rght[5]
.sym 20745 img_proc.colorpxls_rght[6]
.sym 20746 img_proc.colorpxls_rght[7]
.sym 20749 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 20750 img_proc.histogram[1][2]
.sym 20751 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20756 img_proc.colorpxls_SB_DFFER_Q_E
.sym 20757 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 20759 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20760 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20763 img_proc.colorpxls[4]
.sym 20765 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20766 img_proc.colorpxls[1]
.sym 20768 img_proc.colorpxls[2]
.sym 20769 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 20773 img_proc.colorpxls[3]
.sym 20774 img_proc.colorpxls[5]
.sym 20775 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 20782 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 20785 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 20787 img_proc.col_inframe[5]
.sym 20789 img_proc.colorpxls[4]
.sym 20793 img_proc.colorpxls_bin012[6]
.sym 20795 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 20796 img_proc.colorpxls_rght[8]
.sym 20797 img_proc.colorpxls_rght[9]
.sym 20800 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20801 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20802 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20805 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20806 img_proc.colorpxls_rght[10]
.sym 20807 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 20810 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20811 img_proc.colorpxls[7]
.sym 20812 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 20814 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20815 img_proc.colorpxls_rght[8]
.sym 20818 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 20820 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 20821 img_proc.colorpxls_rght[9]
.sym 20824 $nextpnr_ICESTORM_LC_28$I3
.sym 20826 img_proc.colorpxls_rght[10]
.sym 20827 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 20834 $nextpnr_ICESTORM_LC_28$I3
.sym 20837 img_proc.colorpxls[4]
.sym 20844 img_proc.colorpxls_bin012[6]
.sym 20845 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20846 img_proc.colorpxls[7]
.sym 20849 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20851 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 20852 img_proc.col_inframe[5]
.sym 20855 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 20856 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 20858 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 20862 img_proc.colorpxls_rght[8]
.sym 20863 img_proc.colorpxls_rght[9]
.sym 20864 img_proc.colorpxls_rght[10]
.sym 20865 led[3]$SB_IO_OUT
.sym 20867 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20869 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20878 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 20880 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20881 img_proc.colorpxls_bin012[6]
.sym 20882 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20884 img_proc.colorpxls_left[5]
.sym 20885 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 20886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20888 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 20889 img_proc.colorpxls[9]
.sym 20890 img_proc.colorpxls[8]
.sym 20891 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 20894 img_proc.colorpxls[10]
.sym 20895 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 20896 img_proc.colorpxls[11]
.sym 20904 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20908 img_proc.colorpxls_bin012[2]
.sym 20910 img_proc.colorpxls_bin012[7]
.sym 20913 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20914 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20915 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20916 img_proc.colorpxls_bin012[0]
.sym 20921 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20922 img_proc.colorpxls_bin012[5]
.sym 20923 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20924 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 20925 img_proc.colorpxls_bin012[1]
.sym 20926 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20928 img_proc.colorpxls_bin012[4]
.sym 20932 img_proc.colorpxls_bin012[6]
.sym 20934 img_proc.colorpxls_bin012[3]
.sym 20935 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 20937 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 20938 img_proc.colorpxls_bin012[0]
.sym 20941 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 20943 img_proc.colorpxls_bin012[1]
.sym 20944 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 20947 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 20949 img_proc.colorpxls_bin012[2]
.sym 20950 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 20953 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 20955 img_proc.colorpxls_bin012[3]
.sym 20956 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 20959 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 20961 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 20962 img_proc.colorpxls_bin012[4]
.sym 20965 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 20967 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 20968 img_proc.colorpxls_bin012[5]
.sym 20971 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 20973 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 20974 img_proc.colorpxls_bin012[6]
.sym 20977 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 20979 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 20980 img_proc.colorpxls_bin012[7]
.sym 20995 img_proc.histogram[0][3]
.sym 21002 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21004 camera_config_steps[3]
.sym 21005 centroid[3]
.sym 21006 img_proc.colorpxls_bin012[7]
.sym 21007 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21010 camera_config_steps[5]
.sym 21011 img_proc.col_inframe[5]
.sym 21014 led_SB_LUT4_O_I1
.sym 21016 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 21019 img_proc.colorpxls[4]
.sym 21021 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 21027 img_proc.colorpxls[6]
.sym 21028 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 21029 img_proc.colorpxls_bin012[9]
.sym 21030 img_proc.colorpxls_bin012[4]
.sym 21031 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 21032 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21035 img_proc.colorpxls[4]
.sym 21038 img_proc.colorpxls[2]
.sym 21039 img_proc.colorpxls_bin012[0]
.sym 21040 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21044 img_proc.colorpxls[5]
.sym 21045 img_proc.colorpxls[3]
.sym 21046 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21048 img_proc.histogram[0][5]
.sym 21049 img_proc.colorpxls_bin012[7]
.sym 21050 img_proc.colorpxls[8]
.sym 21051 img_proc.colorpxls_bin012[8]
.sym 21052 img_proc.colorpxls_bin012[2]
.sym 21053 img_proc.colorpxls_bin012[3]
.sym 21055 img_proc.colorpxls_bin012[10]
.sym 21057 img_proc.histogram[0][1]
.sym 21058 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 21060 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21061 img_proc.colorpxls_bin012[8]
.sym 21064 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 21066 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21067 img_proc.colorpxls_bin012[9]
.sym 21070 $nextpnr_ICESTORM_LC_31$I3
.sym 21072 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 21073 img_proc.colorpxls_bin012[10]
.sym 21080 $nextpnr_ICESTORM_LC_31$I3
.sym 21083 img_proc.histogram[0][1]
.sym 21084 img_proc.colorpxls[6]
.sym 21085 img_proc.histogram[0][5]
.sym 21086 img_proc.colorpxls[2]
.sym 21090 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21092 img_proc.colorpxls_bin012[0]
.sym 21095 img_proc.colorpxls[4]
.sym 21096 img_proc.colorpxls_bin012[7]
.sym 21097 img_proc.colorpxls_bin012[3]
.sym 21098 img_proc.colorpxls[8]
.sym 21101 img_proc.colorpxls_bin012[2]
.sym 21102 img_proc.colorpxls_bin012[4]
.sym 21103 img_proc.colorpxls[3]
.sym 21104 img_proc.colorpxls[5]
.sym 21105 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 21106 clk50mhz_$glb_clk
.sym 21107 rst$SB_IO_IN_$glb_sr
.sym 21111 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 21112 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 21113 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21114 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 21115 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21123 img_proc.colorpxls_bin012[9]
.sym 21124 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 21132 img_proc.histogram[7][0]
.sym 21133 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 21134 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 21135 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21141 img_proc.histogram[0][7]
.sym 21143 img_proc.histogram[0][1]
.sym 21152 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 21153 img_proc.col_inframe[4]
.sym 21154 img_proc.colorpxls_bin012[0]
.sym 21155 img_proc.colorpxls[1]
.sym 21158 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21159 img_proc.colorpxls[9]
.sym 21160 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 21161 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21162 img_proc.colorpxls_bin012[5]
.sym 21163 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21165 img_proc.colorpxls_bin012[8]
.sym 21166 img_proc.colorpxls[10]
.sym 21167 img_proc.colorpxls_bin012[10]
.sym 21168 img_proc.colorpxls[11]
.sym 21169 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21170 img_proc.colorpxls[2]
.sym 21171 img_proc.col_inframe[5]
.sym 21172 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21174 img_proc.colorpxls_bin012[9]
.sym 21175 img_proc.colorpxls[6]
.sym 21176 img_proc.colorpxls_bin012[1]
.sym 21177 img_proc.col_rg[3]
.sym 21178 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21188 img_proc.colorpxls[10]
.sym 21189 img_proc.colorpxls_bin012[9]
.sym 21190 img_proc.colorpxls_bin012[0]
.sym 21191 img_proc.colorpxls[1]
.sym 21194 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21195 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21196 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21197 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21200 img_proc.colorpxls_bin012[0]
.sym 21202 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21203 img_proc.colorpxls_bin012[1]
.sym 21206 img_proc.colorpxls_bin012[8]
.sym 21207 img_proc.colorpxls[9]
.sym 21208 img_proc.colorpxls_bin012[10]
.sym 21209 img_proc.colorpxls[11]
.sym 21214 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 21215 img_proc.col_inframe[5]
.sym 21218 img_proc.col_inframe[4]
.sym 21219 img_proc.col_rg[3]
.sym 21220 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21221 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21224 img_proc.colorpxls[2]
.sym 21225 img_proc.colorpxls_bin012[5]
.sym 21226 img_proc.colorpxls[6]
.sym 21227 img_proc.colorpxls_bin012[1]
.sym 21228 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 21229 clk50mhz_$glb_clk
.sym 21230 rst$SB_IO_IN_$glb_sr
.sym 21231 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 21232 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21233 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 21234 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 21235 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 21236 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 21237 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 21238 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 21245 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 21255 img_proc.histogram[3][1]
.sym 21256 img_proc.colorpxls[2]
.sym 21259 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21261 img_proc.colorpxls[3]
.sym 21263 proc_fb.ram.0.2.0_RCLKE
.sym 21277 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21278 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21280 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21283 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 21290 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21292 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21294 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 21298 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21300 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21302 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21314 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21318 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21325 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21330 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21337 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21341 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21343 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 21344 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21350 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21351 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 21352 clk50mhz_$glb_clk
.sym 21353 rst$SB_IO_IN_$glb_sr
.sym 21354 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 21356 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 21357 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 21358 img_proc.histogram[0][7]
.sym 21359 img_proc.histogram[0][1]
.sym 21361 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 21371 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 21374 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 21375 camera_config_steps[1]
.sym 21376 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21377 camera_config_steps[3]
.sym 21378 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21379 img_proc.histogram[0][7]
.sym 21380 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 21383 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21385 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 21387 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 21388 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21397 img_proc.histogram[4][4]
.sym 21398 img_proc.histogram[4][1]
.sym 21400 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21404 img_proc.histogram[7][0]
.sym 21405 img_proc.histogram[0][4]
.sym 21407 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21408 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21409 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21410 img_proc.histogram[5][2]
.sym 21414 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21415 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21417 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21419 img_proc.histogram[4][0]
.sym 21421 img_proc.histogram[7][2]
.sym 21422 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 21423 img_proc.histogram[7][1]
.sym 21431 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21434 img_proc.histogram[0][4]
.sym 21435 img_proc.histogram[4][4]
.sym 21436 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21437 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21448 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21452 img_proc.histogram[7][0]
.sym 21453 img_proc.histogram[4][0]
.sym 21454 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21455 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21458 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21459 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21460 img_proc.histogram[7][2]
.sym 21461 img_proc.histogram[5][2]
.sym 21470 img_proc.histogram[7][1]
.sym 21471 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21472 img_proc.histogram[4][1]
.sym 21473 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21474 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 21475 clk50mhz_$glb_clk
.sym 21476 rst$SB_IO_IN_$glb_sr
.sym 21477 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21478 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 21479 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 21480 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 21481 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 21482 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 21483 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 21484 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 21485 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 21489 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21491 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 21492 camera_config_steps[3]
.sym 21494 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 21495 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21498 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 21500 camera_config_steps[2]
.sym 21501 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 21503 camera_config_steps[3]
.sym 21504 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 21505 camera_config_steps[4]
.sym 21507 camera_config_steps[5]
.sym 21509 img_proc.col_inframe[5]
.sym 21511 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 21512 proc_fb.ram.0.2.0_RCLKE
.sym 21519 img_proc.histogram[2][2]
.sym 21520 img_proc.histogram[5][7]
.sym 21522 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 21524 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21525 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21527 img_proc.histogram[3][1]
.sym 21529 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 21530 img_proc.histogram[2][1]
.sym 21531 img_proc.histogram[0][1]
.sym 21532 img_proc.histogram[5][1]
.sym 21534 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21537 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21538 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21540 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 21541 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21542 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21544 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21545 img_proc.histogram[1][2]
.sym 21546 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21547 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21548 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21549 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21551 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21553 img_proc.histogram[5][7]
.sym 21557 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21558 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21559 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21560 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21566 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 21571 img_proc.histogram[2][2]
.sym 21572 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21575 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 21576 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21577 img_proc.histogram[1][2]
.sym 21578 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21582 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21584 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 21587 img_proc.histogram[0][1]
.sym 21588 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21589 img_proc.histogram[3][1]
.sym 21590 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21593 img_proc.histogram[5][1]
.sym 21594 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21595 img_proc.histogram[2][1]
.sym 21596 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21597 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 21598 clk50mhz_$glb_clk
.sym 21599 rst$SB_IO_IN_$glb_sr
.sym 21600 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21601 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 21602 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 21603 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21605 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 21606 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 21607 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 21616 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 21617 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 21619 camera_config_steps[4]
.sym 21623 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 21627 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21628 camera_config_steps[1]
.sym 21630 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 21631 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 21632 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21633 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21634 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21635 img_proc.col_inframe[4]
.sym 21641 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21642 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21644 img_proc.histogram[2][7]
.sym 21645 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21646 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21647 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21648 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21649 img_proc.histogram[0][7]
.sym 21651 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21652 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21653 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21654 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21655 img_proc.histogram[6][7]
.sym 21656 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21657 img_proc.col_rg[3]
.sym 21660 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21663 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21665 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21666 img_proc.histogram[0][2]
.sym 21667 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21668 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21669 img_proc.col_inframe[5]
.sym 21671 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21672 img_proc.histogram[3][2]
.sym 21674 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21675 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21676 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21677 img_proc.histogram[2][7]
.sym 21680 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 21686 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21687 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21688 img_proc.histogram[0][2]
.sym 21689 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21692 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21699 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21704 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21705 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21706 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21707 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21710 img_proc.col_rg[3]
.sym 21711 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21712 img_proc.histogram[3][2]
.sym 21713 img_proc.col_inframe[5]
.sym 21716 img_proc.histogram[6][7]
.sym 21717 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21718 img_proc.histogram[0][7]
.sym 21719 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21720 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21721 clk50mhz_$glb_clk
.sym 21722 rst$SB_IO_IN_$glb_sr
.sym 21723 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21724 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 21725 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 21726 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21727 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 21728 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 21729 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21730 controller.addr[0]
.sym 21735 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 21736 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 21739 controller.addr[1]
.sym 21740 proc_img_addr[8]
.sym 21741 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 21743 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21745 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 21747 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 21749 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21751 img_proc.histogram[3][1]
.sym 21753 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21754 img_proc.proc_ctrl_rg1
.sym 21755 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21758 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21767 img_proc.histogram[6][1]
.sym 21769 img_proc.col_rg[3]
.sym 21772 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21775 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 21780 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21781 img_proc.col_inframe[5]
.sym 21783 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21787 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21788 img_proc.histogram[1][1]
.sym 21789 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21793 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21794 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21795 img_proc.col_inframe[4]
.sym 21797 img_proc.col_inframe[4]
.sym 21798 img_proc.col_inframe[5]
.sym 21800 img_proc.col_rg[3]
.sym 21805 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 21812 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 21816 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 21822 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 21827 img_proc.histogram[1][1]
.sym 21828 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21829 img_proc.histogram[6][1]
.sym 21830 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21834 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 21839 img_proc.col_rg[3]
.sym 21841 img_proc.col_inframe[5]
.sym 21842 img_proc.col_inframe[4]
.sym 21843 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 21844 clk50mhz_$glb_clk
.sym 21845 rst$SB_IO_IN_$glb_sr
.sym 21846 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 21848 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 21849 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 21850 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21852 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21853 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 21859 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21861 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 21864 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 21865 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21874 img_proc.histogram[1][1]
.sym 21881 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21887 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21889 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21890 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21898 img_proc.histogram[3][7]
.sym 21899 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 21902 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21903 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 21904 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21905 img_proc.histogram[2][5]
.sym 21906 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21907 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 21911 img_proc.histogram[4][5]
.sym 21914 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21915 img_proc.histogram[4][7]
.sym 21917 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0
.sym 21918 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21920 img_proc.histogram[3][7]
.sym 21921 img_proc.histogram[4][7]
.sym 21922 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21923 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21926 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21927 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 21928 img_proc.histogram[4][5]
.sym 21929 img_proc.histogram[2][5]
.sym 21935 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 21938 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0
.sym 21939 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 21940 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 21941 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 21962 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21963 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21965 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 21966 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 21967 clk50mhz_$glb_clk
.sym 21968 rst$SB_IO_IN_$glb_sr
.sym 21978 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 21999 proc_fb.ram.0.2.0_RCLKE
.sym 22010 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 22012 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 22013 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 22016 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 22018 img_proc.histogram[3][4]
.sym 22020 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 22021 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 22022 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 22024 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22025 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22027 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22028 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 22032 img_proc.histogram[6][4]
.sym 22041 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22044 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 22051 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 22058 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 22062 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 22067 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22068 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22069 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 22074 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 22079 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22080 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 22081 img_proc.histogram[6][4]
.sym 22082 img_proc.histogram[3][4]
.sym 22086 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 22089 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 22090 clk50mhz_$glb_clk
.sym 22091 rst$SB_IO_IN_$glb_sr
.sym 22108 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 22121 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 22138 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 22147 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 22160 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 22169 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 22179 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 22212 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 22213 clk50mhz_$glb_clk
.sym 22214 rst$SB_IO_IN_$glb_sr
.sym 22215 proc_fb.dina_SB_LUT4_O_7_I0
.sym 22236 proc_img_addr[2]
.sym 22242 img_proc.proc_ctrl_rg1
.sym 22250 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 22338 capture.data_rg2[5]
.sym 22349 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 22352 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 22359 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22365 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 22462 capture_data[7]
.sym 22470 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 22474 proc_fb.ram.1.4.0_RDATA_1
.sym 22489 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 22495 proc_fb.ram.0.2.0_RCLKE
.sym 22510 capture.data_rg2[6]
.sym 22574 capture.data_rg2[6]
.sym 22582 clk50mhz_$glb_clk
.sym 22583 rst$SB_IO_IN_$glb_sr
.sym 22605 capture_data[7]
.sym 22709 capture.data_rg3[3]
.sym 22711 img_proc.rgb_filter[0]
.sym 22713 img_proc.proc_ctrl_rg2
.sym 22715 orig_img_addr[8]
.sym 22729 vga_green_2b_SB_LUT4_O_I3
.sym 22734 capture.red_SB_DFFER_Q_E
.sym 22735 img_proc.proc_ctrl_rg1
.sym 22742 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 22830 img_proc.rgb_filter[7]
.sym 22832 img_proc.rgb_filter[1]
.sym 22833 img_proc.rgb_filter[2]
.sym 22834 img_proc.rgb_filter[5]
.sym 22835 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 22836 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22837 img_proc.rgb_filter[6]
.sym 22840 capture_addr[5]
.sym 22842 capture.data_rg2[3]
.sym 22861 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 22863 img_proc.rgb_filter[7]
.sym 22877 img_proc.proc_ctrl_rg2
.sym 22885 img_proc.rgb_filter[3]
.sym 22889 img_proc.rgb_filter[4]
.sym 22890 img_proc.rgb_filter[2]
.sym 22893 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22895 img_proc.proc_ctrl_rg1
.sym 22897 img_proc.rgb_filter[1]
.sym 22904 img_proc.rgb_filter[4]
.sym 22905 img_proc.rgb_filter[2]
.sym 22906 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22907 img_proc.rgb_filter[1]
.sym 22916 img_proc.rgb_filter[4]
.sym 22917 img_proc.rgb_filter[2]
.sym 22918 img_proc.proc_ctrl_rg2
.sym 22919 img_proc.proc_ctrl_rg1
.sym 22940 img_proc.rgb_filter[4]
.sym 22941 img_proc.proc_ctrl_rg1
.sym 22942 img_proc.proc_ctrl_rg2
.sym 22943 img_proc.rgb_filter[3]
.sym 22951 clk50mhz_$glb_clk
.sym 22952 rst$SB_IO_IN_$glb_sr
.sym 22958 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 22960 proc_img_pxl[1]
.sym 22962 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 22969 $PACKER_VCC_NET
.sym 22980 vga_new_pxl
.sym 22981 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 22987 img_proc.rgb_filter[6]
.sym 22994 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22996 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 22999 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23004 img_proc.rgb_filter[4]
.sym 23027 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 23028 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23029 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23030 img_proc.rgb_filter[4]
.sym 23077 cam_fb.ram.0.3.0_RDATA_3
.sym 23079 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 23080 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23081 proc_fb.dina_SB_LUT4_O_3_I0
.sym 23082 proc_fb.dina_SB_LUT4_O_2_I0
.sym 23083 proc_fb.dina_SB_LUT4_O_I3
.sym 23088 proc_fb.dina_SB_LUT4_O_10_I0
.sym 23090 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 23092 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 23095 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 23100 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23106 vga_new_pxl
.sym 23107 capture.href_rg3_SB_LUT4_I2_O
.sym 23108 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 23109 capture.blue_SB_DFFER_Q_E
.sym 23123 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 23129 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 23134 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 23141 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 23144 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23147 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 23148 vga_new_pxl
.sym 23150 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 23151 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 23152 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23153 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 23174 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23175 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 23176 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 23177 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 23193 vga_new_pxl
.sym 23197 clk50mhz_$glb_clk
.sym 23198 rst$SB_IO_IN_$glb_sr
.sym 23223 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23227 capture.vsync_3up
.sym 23231 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 23233 capture.red_SB_DFFER_Q_E
.sym 23234 vga_new_pxl
.sym 23244 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23245 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 23253 capture.vsync_3up
.sym 23260 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23267 capture.href_rg3_SB_LUT4_I2_O
.sym 23268 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 23297 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23299 capture.vsync_3up
.sym 23310 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 23311 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23312 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 23319 capture.href_rg3_SB_LUT4_I2_O
.sym 23320 clk50mhz_$glb_clk
.sym 23321 rst$SB_IO_IN_$glb_sr
.sym 23323 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 23324 capture.href_rg3
.sym 23325 capture.red_SB_DFFER_Q_E
.sym 23326 capture.blue_SB_DFFER_Q_E
.sym 23327 capture.pclk_rise_post
.sym 23328 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23339 capture_addr[7]
.sym 23340 proc_img_pxl[10]
.sym 23342 proc_img_pxl[11]
.sym 23344 proc_img_pxl[9]
.sym 23346 capture_addr[6]
.sym 23347 capture_addr[12]
.sym 23348 capture_addr[4]
.sym 23351 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23352 capture_addr[5]
.sym 23357 capture_addr[1]
.sym 23367 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 23369 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 23370 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 23371 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 23373 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 23374 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23375 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23376 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23377 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23383 capture.href_rg2
.sym 23386 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23387 capture.vsync_3up
.sym 23388 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23390 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23391 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 23393 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23408 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23409 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 23410 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 23411 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 23414 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23420 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23421 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23422 capture.href_rg2
.sym 23423 capture.vsync_3up
.sym 23426 capture.vsync_3up
.sym 23427 capture.href_rg2
.sym 23428 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23429 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 23432 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 23433 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 23434 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 23435 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 23438 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23439 capture.href_rg2
.sym 23440 capture.vsync_3up
.sym 23441 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23442 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23443 clk50mhz_$glb_clk
.sym 23444 rst$SB_IO_IN_$glb_sr
.sym 23446 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 23448 capture.href_rg3_SB_LUT4_I2_O
.sym 23449 cam_fb.ram.0.4.0_WCLKE
.sym 23450 capture.cnt_byte_SB_DFFER_Q_E
.sym 23451 capture.cnt_byte
.sym 23453 capture_addr[6]
.sym 23457 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 23460 capture.red_SB_DFFER_Q_E
.sym 23463 proc_fb.ram.0.4.0_WCLKE
.sym 23469 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 23470 capture_addr[3]
.sym 23472 vga_new_pxl
.sym 23477 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23480 $PACKER_VCC_NET
.sym 23487 capture_addr[0]
.sym 23491 capture_addr[4]
.sym 23493 capture_addr[5]
.sym 23494 capture_addr[3]
.sym 23495 capture_addr[0]
.sym 23498 capture_addr[6]
.sym 23499 capture_addr[7]
.sym 23501 capture_addr[2]
.sym 23515 capture_addr[1]
.sym 23518 $nextpnr_ICESTORM_LC_1$O
.sym 23520 capture_addr[0]
.sym 23524 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23526 capture_addr[1]
.sym 23528 capture_addr[0]
.sym 23530 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 23533 capture_addr[2]
.sym 23534 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23536 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 23539 capture_addr[3]
.sym 23540 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 23542 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 23544 capture_addr[4]
.sym 23546 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 23548 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 23551 capture_addr[5]
.sym 23552 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 23554 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 23556 capture_addr[6]
.sym 23558 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 23560 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 23562 capture_addr[7]
.sym 23564 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 23568 capture_addr[12]
.sym 23569 capture_addr[10]
.sym 23570 capture_addr[9]
.sym 23573 capture_addr[1]
.sym 23574 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 23576 capture.vsync_3up
.sym 23582 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 23583 capture.href_rg3_SB_LUT4_I2_O
.sym 23586 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 23587 proc_fb.ram.2.0.0_RDATA_1
.sym 23591 capture_addr[0]
.sym 23592 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23594 capture.href_rg3_SB_LUT4_I2_O
.sym 23595 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 23597 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23604 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 23609 capture.vsync_3up
.sym 23610 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23615 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23620 capture.href_rg3_SB_LUT4_I2_O
.sym 23623 capture_addr[11]
.sym 23625 capture_addr[12]
.sym 23626 capture_addr[10]
.sym 23635 capture_addr[9]
.sym 23636 capture_addr[8]
.sym 23641 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 23644 capture_addr[8]
.sym 23645 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 23647 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 23650 capture_addr[9]
.sym 23651 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 23653 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 23655 capture_addr[10]
.sym 23657 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 23659 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 23662 capture_addr[11]
.sym 23663 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 23668 capture_addr[12]
.sym 23669 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 23672 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23673 capture.vsync_3up
.sym 23678 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23680 capture.vsync_3up
.sym 23688 capture.href_rg3_SB_LUT4_I2_O
.sym 23689 clk50mhz_$glb_clk
.sym 23690 rst$SB_IO_IN_$glb_sr
.sym 23691 capture_addr[3]
.sym 23692 proc_fb.ram.0.2.0_RCLKE
.sym 23694 capture_addr[8]
.sym 23697 proc_fb.ram.0.0.0_RCLKE
.sym 23700 capture_addr[1]
.sym 23706 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 23708 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 23712 proc_img_addr[2]
.sym 23719 $PACKER_GND_NET
.sym 23721 capture.vsync_3up
.sym 23725 capture.vsync_3up
.sym 23726 proc_fb.ram.0.2.0_RCLKE
.sym 23736 capture.cnt_pxl_base[11]
.sym 23737 capture.cnt_pxl_base[5]
.sym 23738 capture.cnt_pxl_base[10]
.sym 23743 capture.cnt_pxl_base[9]
.sym 23745 capture.cnt_pxl_base[8]
.sym 23746 capture.cnt_pxl_base[6]
.sym 23747 capture.cnt_pxl_base[7]
.sym 23748 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23750 $PACKER_VCC_NET
.sym 23756 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23764 $nextpnr_ICESTORM_LC_2$O
.sym 23766 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23770 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 23773 capture.cnt_pxl_base[5]
.sym 23774 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23776 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 23778 capture.cnt_pxl_base[6]
.sym 23779 $PACKER_VCC_NET
.sym 23780 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 23782 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 23784 capture.cnt_pxl_base[7]
.sym 23786 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 23788 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 23791 capture.cnt_pxl_base[8]
.sym 23792 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 23794 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 23796 capture.cnt_pxl_base[9]
.sym 23798 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 23800 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 23803 capture.cnt_pxl_base[10]
.sym 23804 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 23806 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 23808 capture.cnt_pxl_base[11]
.sym 23810 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 23815 capture.cnt_pxl_base[1]
.sym 23817 capture.cnt_pxl_base[3]
.sym 23826 capture.vsync_3up
.sym 23832 proc_fb.ram.0.1.0_RCLKE
.sym 23833 capture_addr[3]
.sym 23850 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 23859 capture.cnt_pxl_base[12]
.sym 23866 capture.href_rg3_SB_LUT4_I2_O
.sym 23868 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23879 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23881 capture.vsync_3up
.sym 23890 capture.cnt_pxl_base[12]
.sym 23891 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 23908 capture.vsync_3up
.sym 23909 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23913 capture.vsync_3up
.sym 23915 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23934 capture.href_rg3_SB_LUT4_I2_O
.sym 23935 clk50mhz_$glb_clk
.sym 23936 rst$SB_IO_IN_$glb_sr
.sym 23940 capture.cnt_pxl_base[0]
.sym 24068 capture_addr[0]
.sym 24073 $PACKER_GND_NET
.sym 24078 capture_addr[0]
.sym 24315 capture_addr[5]
.sym 24507 led[5]$SB_IO_OUT
.sym 24520 led[5]$SB_IO_OUT
.sym 24529 display_img_addr[6]
.sym 24530 led[0]$SB_IO_OUT
.sym 24531 display_img_addr[1]
.sym 24532 led[4]$SB_IO_OUT
.sym 24533 led[2]$SB_IO_OUT
.sym 24534 display_img_addr[5]
.sym 24535 display_img_addr[4]
.sym 24536 display_img_addr[3]
.sym 24560 img_proc.colorpxls_rght[9]
.sym 24564 led[3]$SB_IO_OUT
.sym 24572 img_proc.colorpxls_rght[1]
.sym 24573 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24574 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 24575 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 24577 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24578 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24579 img_proc.colorpxls[2]
.sym 24580 img_proc.colorpxls[5]
.sym 24582 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 24583 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24585 img_proc.colorpxls[7]
.sym 24586 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 24587 img_proc.colorpxls_rght[4]
.sym 24590 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24591 img_proc.colorpxls_rght[6]
.sym 24594 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 24599 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 24604 img_proc.colorpxls_rght[4]
.sym 24605 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24606 img_proc.colorpxls[5]
.sym 24607 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24610 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 24612 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 24613 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 24622 img_proc.colorpxls_rght[1]
.sym 24624 img_proc.colorpxls[2]
.sym 24628 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 24629 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 24630 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 24631 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 24634 img_proc.colorpxls[7]
.sym 24635 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24636 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24637 img_proc.colorpxls_rght[6]
.sym 24646 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 24648 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 24649 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 24650 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24651 clk50mhz_$glb_clk
.sym 24652 rst$SB_IO_IN_$glb_sr
.sym 24658 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24659 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24660 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24661 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 24662 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24663 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24664 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24665 centroid[1]
.sym 24669 img_proc.colorpxls[2]
.sym 24670 img_proc.colorpxls[5]
.sym 24671 img_proc.colorpxls[5]
.sym 24679 img_proc.colorpxls[4]
.sym 24692 camera_config_steps[0]
.sym 24704 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 24705 img_proc.colorpxls_rght[1]
.sym 24706 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 24710 proc_img_pxl[2]
.sym 24711 img_proc.colorpxls_rght[8]
.sym 24720 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24722 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24734 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24735 img_proc.colorpxls_rght[8]
.sym 24736 img_proc.colorpxls[9]
.sym 24737 img_proc.colorpxls_rght[3]
.sym 24738 img_proc.colorpxls[10]
.sym 24741 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24742 img_proc.colorpxls[8]
.sym 24743 img_proc.colorpxls[11]
.sym 24744 img_proc.colorpxls_rght[2]
.sym 24745 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 24747 img_proc.colorpxls_rght[5]
.sym 24748 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24749 img_proc.colorpxls_rght[7]
.sym 24751 img_proc.colorpxls_rght[1]
.sym 24752 img_proc.colorpxls_rght[0]
.sym 24753 img_proc.colorpxls[6]
.sym 24754 img_proc.colorpxls_rght[10]
.sym 24756 img_proc.colorpxls[3]
.sym 24760 img_proc.colorpxls[1]
.sym 24761 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24762 img_proc.colorpxls[4]
.sym 24764 img_proc.colorpxls_rght[9]
.sym 24767 img_proc.colorpxls_rght[10]
.sym 24769 img_proc.colorpxls[11]
.sym 24773 img_proc.colorpxls_rght[1]
.sym 24774 img_proc.colorpxls_rght[0]
.sym 24775 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24780 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24781 img_proc.colorpxls_rght[0]
.sym 24785 img_proc.colorpxls_rght[8]
.sym 24786 img_proc.colorpxls_rght[0]
.sym 24787 img_proc.colorpxls[1]
.sym 24788 img_proc.colorpxls[9]
.sym 24791 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24792 img_proc.colorpxls_rght[3]
.sym 24793 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24794 img_proc.colorpxls[4]
.sym 24803 img_proc.colorpxls[3]
.sym 24804 img_proc.colorpxls[6]
.sym 24805 img_proc.colorpxls_rght[5]
.sym 24806 img_proc.colorpxls_rght[2]
.sym 24809 img_proc.colorpxls_rght[9]
.sym 24810 img_proc.colorpxls[10]
.sym 24811 img_proc.colorpxls[8]
.sym 24812 img_proc.colorpxls_rght[7]
.sym 24813 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 24814 clk50mhz_$glb_clk
.sym 24815 rst$SB_IO_IN_$glb_sr
.sym 24816 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24817 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24818 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 24819 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 24820 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 24821 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24822 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24823 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24828 img_proc.colorpxls[10]
.sym 24830 img_proc.colorpxls[9]
.sym 24831 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24833 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24834 $PACKER_VCC_NET
.sym 24835 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24836 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24838 img_proc.colorpxls[8]
.sym 24839 img_proc.colorpxls[11]
.sym 24841 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 24842 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24844 display_img_addr[9]
.sym 24848 proc_img_pxl[2]
.sym 24849 img_proc.colorpxls_rght[10]
.sym 24850 img_proc.colorpxls_left[7]
.sym 24851 display_img_addr[8]
.sym 24858 img_proc.colorpxls_rght[1]
.sym 24860 img_proc.colorpxls_rght[3]
.sym 24864 img_proc.colorpxls_rght[7]
.sym 24867 img_proc.colorpxls_rght[0]
.sym 24868 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 24874 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24877 img_proc.colorpxls_rght[4]
.sym 24879 img_proc.colorpxls_rght[6]
.sym 24882 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24883 img_proc.colorpxls_rght[2]
.sym 24885 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24886 img_proc.colorpxls_rght[5]
.sym 24889 $nextpnr_ICESTORM_LC_18$O
.sym 24891 img_proc.colorpxls_rght[0]
.sym 24895 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 24898 img_proc.colorpxls_rght[1]
.sym 24901 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 24902 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24903 img_proc.colorpxls_rght[2]
.sym 24905 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 24907 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 24908 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24910 img_proc.colorpxls_rght[3]
.sym 24911 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 24913 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 24914 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24916 img_proc.colorpxls_rght[4]
.sym 24917 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 24919 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 24920 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24921 img_proc.colorpxls_rght[5]
.sym 24923 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 24925 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 24926 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24928 img_proc.colorpxls_rght[6]
.sym 24929 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 24931 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 24932 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24934 img_proc.colorpxls_rght[7]
.sym 24935 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 24936 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 24937 clk50mhz_$glb_clk
.sym 24938 rst$SB_IO_IN_$glb_sr
.sym 24939 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24940 display_img_addr[5]
.sym 24941 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24942 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24943 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24944 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24945 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24946 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24951 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 24953 img_proc.colorpxls_rght[5]
.sym 24954 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 24956 img_proc.colorpxls_rght[0]
.sym 24959 led_SB_LUT4_O_I1
.sym 24961 img_proc.colorpxls_rght[4]
.sym 24963 img_proc.colorpxls_left[8]
.sym 24964 proc_img_pxl[1]
.sym 24966 img_proc.colorpxls[7]
.sym 24969 img_proc.colorpxls[7]
.sym 24970 camera_config_steps[0]
.sym 24973 img_proc.colorpxls[6]
.sym 24974 img_proc.colorpxls_left[9]
.sym 24975 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 24986 img_proc.colorpxls[3]
.sym 24988 camera_config_steps[3]
.sym 24989 img_proc.colorpxls_rght[9]
.sym 24991 centroid[3]
.sym 24995 img_proc.colorpxls_rght[7]
.sym 24997 led_SB_LUT4_O_I1
.sym 25000 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25004 img_proc.colorpxls_rght[8]
.sym 25005 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25006 img_proc.colorpxls_rght[10]
.sym 25007 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 25008 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25012 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 25013 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25014 img_proc.colorpxls_rght[8]
.sym 25016 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 25018 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 25019 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25020 img_proc.colorpxls_rght[9]
.sym 25022 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 25025 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25026 img_proc.colorpxls_rght[10]
.sym 25028 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 25031 camera_config_steps[3]
.sym 25032 centroid[3]
.sym 25033 led_SB_LUT4_O_I1
.sym 25046 img_proc.colorpxls_rght[7]
.sym 25058 img_proc.colorpxls[3]
.sym 25059 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 25060 clk50mhz_$glb_clk
.sym 25061 rst$SB_IO_IN_$glb_sr
.sym 25062 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25063 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25064 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 25065 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25066 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25067 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25068 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25069 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25072 proc_fb.ram.0.2.0_RCLKE
.sym 25075 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25076 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25077 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25081 $PACKER_VCC_NET
.sym 25086 img_proc.colorpxls[10]
.sym 25087 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25091 img_proc.colorpxls[11]
.sym 25092 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 25095 img_proc.colorpxls_bin01[1]
.sym 25096 display_img_addr[9]
.sym 25103 img_proc.colorpxls[8]
.sym 25104 img_proc.colorpxls[4]
.sym 25105 img_proc.colorpxls[5]
.sym 25107 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 25110 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25113 img_proc.colorpxls[1]
.sym 25114 img_proc.colorpxls[3]
.sym 25115 img_proc.colorpxls[2]
.sym 25125 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25126 img_proc.colorpxls[7]
.sym 25127 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25129 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 25130 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25132 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25133 img_proc.colorpxls[6]
.sym 25134 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25135 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 25137 img_proc.colorpxls[1]
.sym 25138 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 25141 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 25143 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25144 img_proc.colorpxls[2]
.sym 25147 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 25149 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25150 img_proc.colorpxls[3]
.sym 25153 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 25155 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25156 img_proc.colorpxls[4]
.sym 25159 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 25161 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25162 img_proc.colorpxls[5]
.sym 25165 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 25167 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25168 img_proc.colorpxls[6]
.sym 25171 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 25173 img_proc.colorpxls[7]
.sym 25174 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25177 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 25179 img_proc.colorpxls[8]
.sym 25180 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 25187 img_proc.colorpxls_bin01[2]
.sym 25188 img_proc.colorpxls_bin01[3]
.sym 25189 img_proc.colorpxls_bin01[4]
.sym 25190 img_proc.colorpxls_bin01[5]
.sym 25191 img_proc.colorpxls_bin01[6]
.sym 25192 img_proc.colorpxls_bin01[7]
.sym 25203 img_proc.colorpxls[5]
.sym 25206 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25209 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25212 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 25213 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25215 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25218 img_proc.colorpxls[8]
.sym 25220 img_proc.colorpxls[9]
.sym 25221 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 25227 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25232 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 25235 img_proc.colorpxls[10]
.sym 25236 img_proc.colorpxls[9]
.sym 25237 img_proc.colorpxls[11]
.sym 25240 img_proc.colorpxls[4]
.sym 25241 img_proc.colorpxls[7]
.sym 25244 img_proc.colorpxls_bin01[2]
.sym 25245 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 25247 img_proc.colorpxls_bin01[0]
.sym 25252 img_proc.colorpxls[3]
.sym 25253 img_proc.colorpxls_bin01[3]
.sym 25255 img_proc.colorpxls[1]
.sym 25256 img_proc.colorpxls_bin01[6]
.sym 25258 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 25260 img_proc.colorpxls[9]
.sym 25261 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 25264 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 25266 img_proc.colorpxls[10]
.sym 25267 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25270 $nextpnr_ICESTORM_LC_32$I3
.sym 25272 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 25273 img_proc.colorpxls[11]
.sym 25280 $nextpnr_ICESTORM_LC_32$I3
.sym 25284 img_proc.colorpxls_bin01[0]
.sym 25289 img_proc.colorpxls[3]
.sym 25290 img_proc.colorpxls_bin01[3]
.sym 25291 img_proc.colorpxls[4]
.sym 25292 img_proc.colorpxls_bin01[2]
.sym 25295 img_proc.colorpxls[1]
.sym 25296 img_proc.colorpxls_bin01[6]
.sym 25297 img_proc.colorpxls[7]
.sym 25298 img_proc.colorpxls_bin01[0]
.sym 25304 img_proc.colorpxls_bin01[2]
.sym 25308 img_proc.colorpxls_bin01[8]
.sym 25309 img_proc.colorpxls_bin01[9]
.sym 25310 img_proc.colorpxls_bin01[10]
.sym 25311 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 25312 img_proc.colorpxls_bin01[1]
.sym 25313 img_proc.colorpxls_bin01[0]
.sym 25314 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25315 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 25321 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25332 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 25336 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 25337 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25340 display_img_addr[9]
.sym 25341 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25343 display_img_addr[8]
.sym 25349 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25350 camera_config_steps[2]
.sym 25351 camera_config_steps[1]
.sym 25353 camera_config_steps[3]
.sym 25354 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 25355 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 25357 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25358 img_proc.colorpxls[10]
.sym 25359 camera_config_steps[0]
.sym 25360 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 25362 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25363 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 25364 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25365 img_proc.colorpxls_bin01[8]
.sym 25366 img_proc.colorpxls_bin01[9]
.sym 25367 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 25370 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 25373 img_proc.colorpxls[2]
.sym 25377 img_proc.colorpxls_bin01[1]
.sym 25379 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25380 img_proc.colorpxls[9]
.sym 25384 img_proc.colorpxls[10]
.sym 25385 img_proc.colorpxls_bin01[9]
.sym 25390 img_proc.colorpxls_bin01[9]
.sym 25394 img_proc.colorpxls[9]
.sym 25395 img_proc.colorpxls_bin01[1]
.sym 25396 img_proc.colorpxls_bin01[8]
.sym 25397 img_proc.colorpxls[2]
.sym 25400 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 25401 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 25402 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 25403 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 25406 camera_config_steps[1]
.sym 25407 camera_config_steps[2]
.sym 25408 camera_config_steps[3]
.sym 25409 camera_config_steps[0]
.sym 25412 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25413 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25414 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25415 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25418 img_proc.colorpxls_bin01[8]
.sym 25424 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 25425 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 25427 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 25431 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 25432 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 25433 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 25434 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25435 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 25436 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 25437 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 25438 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25444 camera_config_steps[2]
.sym 25445 proc_fb.ram.0.2.0_RCLKE
.sym 25446 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25447 camera_config_steps[0]
.sym 25448 camera_config_steps[3]
.sym 25449 led_SB_LUT4_O_I1
.sym 25450 camera_config_steps[4]
.sym 25452 camera_config_steps[5]
.sym 25453 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 25455 camera_config_steps[0]
.sym 25456 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 25457 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 25458 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25460 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25461 camera_config_steps[0]
.sym 25462 proc_fb.ram.0.2.0_WCLKE
.sym 25463 proc_img_pxl[1]
.sym 25466 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25472 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25473 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 25474 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 25475 camera_config_steps[1]
.sym 25476 camera_config_steps[2]
.sym 25477 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 25479 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25480 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25481 camera_config_steps[0]
.sym 25483 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25486 camera_config_steps[3]
.sym 25490 camera_config_steps[5]
.sym 25496 camera_config_steps[4]
.sym 25505 camera_config_steps[2]
.sym 25506 camera_config_steps[1]
.sym 25507 camera_config_steps[0]
.sym 25508 camera_config_steps[3]
.sym 25519 camera_config_steps[5]
.sym 25520 camera_config_steps[4]
.sym 25523 camera_config_steps[3]
.sym 25524 camera_config_steps[2]
.sym 25525 camera_config_steps[1]
.sym 25526 camera_config_steps[0]
.sym 25532 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 25535 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 25547 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25548 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25549 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25550 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25551 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 25552 clk50mhz_$glb_clk
.sym 25553 rst$SB_IO_IN_$glb_sr
.sym 25554 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 25555 controller.data_wr[0]
.sym 25556 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 25557 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 25558 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 25559 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 25560 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 25561 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 25562 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25566 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25567 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 25569 camera_config_steps[1]
.sym 25572 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25573 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 25574 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25575 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25579 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25580 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25581 camera_config_steps[0]
.sym 25583 display_img_addr[8]
.sym 25584 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25585 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 25586 camera_config_steps[1]
.sym 25587 camera_config_steps[5]
.sym 25589 display_img_addr[3]
.sym 25595 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25596 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 25597 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25598 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 25600 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 25601 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25602 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25603 camera_config_steps[4]
.sym 25604 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 25605 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25606 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25608 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25609 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 25610 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25617 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 25619 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25624 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25626 camera_config_steps[5]
.sym 25628 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25629 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25630 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25635 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25636 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25637 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25640 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 25641 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 25646 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 25647 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25648 camera_config_steps[4]
.sym 25649 camera_config_steps[5]
.sym 25652 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25653 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 25654 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 25655 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 25659 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25661 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25664 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25665 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 25666 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25667 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25670 camera_config_steps[4]
.sym 25673 camera_config_steps[5]
.sym 25677 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 25678 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25679 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25680 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25681 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 25682 controller.addr[1]
.sym 25683 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 25684 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 25692 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 25694 proc_fb.ram.0.2.0_RCLKE
.sym 25695 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 25697 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25699 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 25701 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25702 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 25703 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25706 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25707 proc_fb.ram.0.2.0_WCLKE
.sym 25708 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25710 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25712 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25718 camera_config_steps[2]
.sym 25719 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 25720 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 25721 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25722 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25723 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 25724 camera_config_steps[3]
.sym 25725 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25727 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 25728 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 25729 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25732 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 25733 camera_config_steps[0]
.sym 25734 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 25737 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25738 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25740 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25745 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 25746 camera_config_steps[1]
.sym 25751 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 25753 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25758 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 25759 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 25763 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 25764 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 25765 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 25766 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 25770 camera_config_steps[2]
.sym 25772 camera_config_steps[3]
.sym 25781 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25782 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25784 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25788 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25789 camera_config_steps[0]
.sym 25790 camera_config_steps[1]
.sym 25793 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 25794 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 25795 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 25796 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25800 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 25801 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 25802 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 25803 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 25804 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 25805 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 25806 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 25807 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25812 camera_config_steps[2]
.sym 25813 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25814 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25815 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25816 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 25817 camera_config_steps[1]
.sym 25819 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 25820 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 25821 camera_config_steps[3]
.sym 25822 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 25823 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25824 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25826 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 25827 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25828 display_img_addr[9]
.sym 25829 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 25830 controller.addr[0]
.sym 25831 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 25832 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 25833 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 25834 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25841 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25842 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 25844 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25845 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 25846 camera_config_steps[0]
.sym 25847 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 25848 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 25849 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25850 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 25851 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 25852 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 25854 camera_config_steps[0]
.sym 25856 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25858 camera_config_steps[1]
.sym 25859 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 25861 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25863 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25866 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25868 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25871 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25874 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 25875 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25876 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 25880 camera_config_steps[0]
.sym 25883 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25886 camera_config_steps[0]
.sym 25887 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25888 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25889 camera_config_steps[1]
.sym 25893 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25895 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 25898 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 25899 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 25900 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 25901 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25904 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 25905 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25906 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25907 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 25910 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25911 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 25912 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25913 camera_config_steps[1]
.sym 25916 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25917 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 25918 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 25919 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 25921 clk50mhz_$glb_clk
.sym 25922 rst$SB_IO_IN_$glb_sr
.sym 25923 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 25924 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25925 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 25926 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 25927 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 25928 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 25929 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25930 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 25939 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25942 camera_config_steps[0]
.sym 25945 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25947 proc_img_pxl[1]
.sym 25948 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 25949 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 25951 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25952 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 25953 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25955 camera_config_steps[0]
.sym 25958 proc_fb.ram.0.2.0_WCLKE
.sym 25965 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 25970 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 25974 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 25975 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25976 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25977 camera_config_steps[1]
.sym 25978 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25979 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 25982 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 25988 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25989 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25990 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 25991 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 25992 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 25994 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 25997 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 26000 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26009 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 26010 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 26011 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 26015 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 26016 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 26017 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 26018 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 26023 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 26024 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 26034 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26035 camera_config_steps[1]
.sym 26036 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26040 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26041 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26042 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26046 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 26047 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26048 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 26049 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 26050 controller.data_wr[6]
.sym 26052 controller.addr[3]
.sym 26058 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 26063 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 26064 $PACKER_VCC_NET
.sym 26065 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 26066 proc_img_addr[1]
.sym 26067 $PACKER_VCC_NET
.sym 26068 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26069 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 26073 display_img_addr[9]
.sym 26076 display_img_addr[3]
.sym 26078 proc_fb.ram.0.3.0_RDATA
.sym 26171 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26182 controller.addr[3]
.sym 26190 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 26194 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 26198 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 26199 proc_fb.ram.0.0.0_RCLKE
.sym 26200 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 26202 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 26203 proc_fb.ram.0.2.0_WCLKE
.sym 26292 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 26293 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 26295 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 26296 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26297 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26299 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 26316 proc_fb.ram.1.0.0_RDATA_1
.sym 26319 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26324 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 26327 display_img_addr[8]
.sym 26348 proc_fb.dina_SB_LUT4_O_7_I0
.sym 26368 proc_fb.dina_SB_LUT4_O_7_I0
.sym 26415 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 26416 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 26417 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 26418 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 26419 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 26421 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 26422 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 26423 capture_addr[3]
.sym 26426 capture_addr[3]
.sym 26430 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 26433 proc_fb.ram.0.2.0_RCLKE
.sym 26439 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 26443 proc_img_pxl[1]
.sym 26444 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26445 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26448 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 26450 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 26484 capture.data_rg1[5]
.sym 26492 capture.data_rg1[5]
.sym 26536 clk50mhz_$glb_clk
.sym 26537 rst$SB_IO_IN_$glb_sr
.sym 26541 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 26542 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 26543 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 26544 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 26546 capture_addr[9]
.sym 26548 proc_fb.ram.0.2.0_RCLKE
.sym 26549 capture_addr[9]
.sym 26550 capture.data_rg2[5]
.sym 26564 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 26566 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 26568 display_img_addr[3]
.sym 26572 display_img_addr[9]
.sym 26581 capture.red_SB_DFFER_Q_E
.sym 26603 capture.data_rg3[7]
.sym 26618 capture.data_rg3[7]
.sym 26658 capture.red_SB_DFFER_Q_E
.sym 26659 clk50mhz_$glb_clk
.sym 26660 rst$SB_IO_IN_$glb_sr
.sym 26661 vga_green_2b_SB_LUT4_O_I3
.sym 26663 proc_img_pxl[7]
.sym 26666 proc_img_pxl[4]
.sym 26668 proc_img_pxl[5]
.sym 26670 orig_img_addr[7]
.sym 26675 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 26677 capture.red_SB_DFFER_Q_E
.sym 26685 proc_fb.ram.0.1.0_RCLKE
.sym 26687 proc_fb.ram.0.2.0_WCLKE
.sym 26688 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 26690 proc_fb.ram.0.0.0_RCLKE
.sym 26691 capture.red_SB_DFFER_Q_E
.sym 26692 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 26693 proc_fb.dina_SB_LUT4_O_5_I0
.sym 26694 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 26695 proc_fb.ram.0.3.0_RCLKE
.sym 26787 proc_img_pxl[6]
.sym 26793 capture_addr[8]
.sym 26794 capture_addr[8]
.sym 26799 proc_img_addr[6]
.sym 26801 proc_img_addr[3]
.sym 26804 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 26807 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26809 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 26813 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 26815 display_img_addr[8]
.sym 26816 display_img_addr[9]
.sym 26818 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26819 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 26831 img_proc.proc_ctrl_rg2
.sym 26833 img_proc.rgb_filter[7]
.sym 26837 img_proc.rgb_filter[0]
.sym 26838 capture.data_rg2[3]
.sym 26854 img_proc.proc_ctrl_rg1
.sym 26872 capture.data_rg2[3]
.sym 26882 img_proc.proc_ctrl_rg1
.sym 26883 img_proc.rgb_filter[0]
.sym 26884 img_proc.proc_ctrl_rg2
.sym 26885 img_proc.rgb_filter[7]
.sym 26894 img_proc.proc_ctrl_rg1
.sym 26905 clk50mhz_$glb_clk
.sym 26906 rst$SB_IO_IN_$glb_sr
.sym 26908 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 26910 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 26914 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 26916 cam_fb.ram.0.0.0_RCLKE
.sym 26919 $PACKER_VCC_NET
.sym 26925 capture.data_rg3[3]
.sym 26931 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 26932 orig_img_addr[12]
.sym 26933 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26934 proc_img_pxl[1]
.sym 26935 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 26936 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26937 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 26938 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 26939 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 26940 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26941 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 26942 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26948 img_proc.proc_ctrl_rg1
.sym 26951 img_proc.rgb_filter[2]
.sym 26954 img_proc.proc_ctrl_rg2
.sym 26956 img_proc.rgb_filter[7]
.sym 26960 img_proc.rgb_filter[0]
.sym 26962 img_proc.rgb_filter[3]
.sym 26963 img_proc.rgb_filter[6]
.sym 26964 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 26968 img_proc.rgb_filter[5]
.sym 26971 img_proc.rgb_filter[6]
.sym 26974 img_proc.rgb_filter[1]
.sym 26976 img_proc.rgb_filter[5]
.sym 26977 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 26981 img_proc.proc_ctrl_rg2
.sym 26982 img_proc.rgb_filter[6]
.sym 26983 img_proc.proc_ctrl_rg1
.sym 26984 img_proc.rgb_filter[7]
.sym 26993 img_proc.proc_ctrl_rg2
.sym 26994 img_proc.rgb_filter[0]
.sym 26995 img_proc.proc_ctrl_rg1
.sym 26996 img_proc.rgb_filter[1]
.sym 26999 img_proc.rgb_filter[1]
.sym 27000 img_proc.proc_ctrl_rg1
.sym 27001 img_proc.rgb_filter[2]
.sym 27002 img_proc.proc_ctrl_rg2
.sym 27005 img_proc.proc_ctrl_rg2
.sym 27006 img_proc.rgb_filter[5]
.sym 27007 img_proc.proc_ctrl_rg1
.sym 27008 img_proc.rgb_filter[3]
.sym 27011 img_proc.rgb_filter[3]
.sym 27012 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 27013 img_proc.rgb_filter[2]
.sym 27014 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 27017 img_proc.rgb_filter[6]
.sym 27018 img_proc.rgb_filter[3]
.sym 27019 img_proc.rgb_filter[5]
.sym 27020 img_proc.rgb_filter[7]
.sym 27023 img_proc.rgb_filter[5]
.sym 27024 img_proc.proc_ctrl_rg1
.sym 27025 img_proc.rgb_filter[6]
.sym 27026 img_proc.proc_ctrl_rg2
.sym 27028 clk50mhz_$glb_clk
.sym 27029 rst$SB_IO_IN_$glb_sr
.sym 27030 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 27031 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27032 proc_fb.dina_SB_LUT4_O_9_I0
.sym 27033 proc_img_pxl[2]
.sym 27034 proc_fb.dina_SB_LUT4_O_10_I0
.sym 27035 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 27036 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 27037 proc_img_pxl[3]
.sym 27043 capture.blue_SB_DFFER_Q_E
.sym 27048 cam_fb.ram.0.2.0_RDATA_2
.sym 27054 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 27055 img_proc.rgb_filter[1]
.sym 27056 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 27059 img_proc.rgb_filter[5]
.sym 27060 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 27061 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 27063 display_img_addr[8]
.sym 27064 display_img_addr[3]
.sym 27065 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27076 proc_fb.dina_SB_LUT4_O_10_I0
.sym 27082 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 27089 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27093 proc_fb.dina_SB_LUT4_O_11_I0
.sym 27096 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27097 proc_fb.dina_SB_LUT4_O_9_I0
.sym 27099 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27134 proc_fb.dina_SB_LUT4_O_9_I0
.sym 27135 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27136 proc_fb.dina_SB_LUT4_O_10_I0
.sym 27137 proc_fb.dina_SB_LUT4_O_11_I0
.sym 27146 proc_fb.dina_SB_LUT4_O_10_I0
.sym 27147 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 27148 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27149 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27155 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27156 proc_img_addr[12]
.sym 27157 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27158 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27159 proc_fb.dina_SB_LUT4_O_11_I0
.sym 27160 proc_img_pxl[0]
.sym 27165 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 27168 cam_fb.ram.0.2.0_RDATA_3
.sym 27170 cam_fb.ram.0.1.0_RCLKE
.sym 27172 cam_fb.ram.0.4.0_RDATA_1
.sym 27173 $PACKER_VCC_NET
.sym 27177 proc_fb.ram.0.1.0_RCLKE
.sym 27178 proc_fb.ram.0.2.0_WCLKE
.sym 27179 proc_fb.ram.0.3.0_RCLKE
.sym 27181 capture.pclk_rise
.sym 27183 capture.red_SB_DFFER_Q_E
.sym 27185 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 27186 proc_fb.ram.0.0.0_RCLKE
.sym 27188 $PACKER_VCC_NET
.sym 27194 proc_fb.dina_SB_LUT4_O_2_I0
.sym 27198 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27199 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 27201 cam_fb.ram.0.3.0_RDATA_3
.sym 27202 img_proc.rgb_filter[7]
.sym 27203 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27204 proc_fb.dina_SB_LUT4_O_3_I0
.sym 27208 img_proc.rgb_filter[6]
.sym 27210 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27214 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 27220 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27222 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27235 cam_fb.ram.0.3.0_RDATA_3
.sym 27245 img_proc.rgb_filter[6]
.sym 27246 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27247 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 27248 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27251 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 27252 img_proc.rgb_filter[7]
.sym 27253 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 27254 img_proc.rgb_filter[6]
.sym 27259 proc_fb.dina_SB_LUT4_O_3_I0
.sym 27263 proc_fb.dina_SB_LUT4_O_2_I0
.sym 27269 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27270 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27271 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27272 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27276 proc_img_pxl[9]
.sym 27278 cam_fb.ram.0.3.0_WCLKE
.sym 27279 cam_fb.ram.0.0.0_WCLKE
.sym 27281 proc_img_pxl[8]
.sym 27282 proc_img_pxl[10]
.sym 27283 proc_img_pxl[11]
.sym 27288 capture_addr[5]
.sym 27289 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 27290 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 27293 capture_addr[1]
.sym 27294 capture_addr[2]
.sym 27296 capture_addr[6]
.sym 27297 cam_fb.ram.0.4.0_RDATA_3
.sym 27298 capture_addr[4]
.sym 27301 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27305 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 27309 capture.href_rg3
.sym 27310 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 27311 capture.red_SB_DFFER_Q_E
.sym 27399 proc_fb.ram.0.2.0_WCLKE
.sym 27401 cam_fb.ram.0.1.0_WCLKE
.sym 27402 cam_fb.ram.0.2.0_WCLKE
.sym 27403 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 27404 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 27405 proc_fb.ram.0.4.0_WCLKE
.sym 27406 proc_we
.sym 27411 $PACKER_VCC_NET
.sym 27417 $PACKER_VCC_NET
.sym 27422 cam_fb.ram.0.3.0_WCLKE
.sym 27423 capture.blue_SB_DFFER_Q_E
.sym 27424 capture.href_rg2
.sym 27426 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 27427 capture_addr[9]
.sym 27428 capture_addr[0]
.sym 27429 capture_addr[11]
.sym 27430 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27432 proc_fb.ram.0.2.0_WCLKE
.sym 27433 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 27434 capture_addr[8]
.sym 27440 capture.href_rg2
.sym 27442 capture.href_rg3
.sym 27443 capture.href_rg3_SB_LUT4_I2_O
.sym 27453 capture.pclk_rise
.sym 27454 capture.cnt_byte
.sym 27464 capture_addr[12]
.sym 27467 capture.red_SB_DFFER_Q_E
.sym 27469 capture.pclk_rise_post
.sym 27479 capture.cnt_byte
.sym 27480 capture.pclk_rise_post
.sym 27481 capture_addr[12]
.sym 27482 capture.href_rg3
.sym 27487 capture.href_rg2
.sym 27491 capture.cnt_byte
.sym 27492 capture.href_rg3
.sym 27494 capture.pclk_rise
.sym 27497 capture.href_rg3
.sym 27499 capture.pclk_rise
.sym 27500 capture.cnt_byte
.sym 27504 capture.pclk_rise
.sym 27511 capture.red_SB_DFFER_Q_E
.sym 27512 capture.href_rg3_SB_LUT4_I2_O
.sym 27520 clk50mhz_$glb_clk
.sym 27521 rst$SB_IO_IN_$glb_sr
.sym 27522 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 27523 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 27524 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27525 display_img_addr[0]
.sym 27526 proc_fb.ram.0.0.0_WCLKE
.sym 27527 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 27528 proc_fb.ram.0.3.0_WCLKE
.sym 27529 proc_fb.ram.0.1.0_WCLKE
.sym 27536 proc_img_addr[11]
.sym 27537 cam_fb.ram.0.2.0_WCLKE
.sym 27546 capture.href_rg2
.sym 27547 display_img_addr[8]
.sym 27548 proc_fb.ram.2.3.0_RDATA
.sym 27549 proc_img_addr[10]
.sym 27553 capture_addr[10]
.sym 27554 proc_fb.ram.2.1.0_RDATA_1
.sym 27555 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27556 display_img_addr[3]
.sym 27565 capture.cnt_byte_SB_DFFER_Q_E
.sym 27571 capture_addr[12]
.sym 27572 capture_addr[10]
.sym 27573 capture.href_rg3
.sym 27574 capture.vsync_3up
.sym 27576 capture.pclk_rise_post
.sym 27579 capture.href_rg3
.sym 27582 capture.href_rg2
.sym 27586 capture.pclk_rise
.sym 27588 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 27589 capture_addr[11]
.sym 27593 capture.cnt_byte
.sym 27602 capture.cnt_byte
.sym 27603 capture.href_rg3
.sym 27604 capture_addr[12]
.sym 27605 capture.pclk_rise_post
.sym 27614 capture.href_rg3
.sym 27616 capture.href_rg2
.sym 27617 capture.vsync_3up
.sym 27620 capture_addr[10]
.sym 27621 capture_addr[11]
.sym 27622 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 27626 capture.href_rg3
.sym 27628 capture.pclk_rise
.sym 27629 capture.vsync_3up
.sym 27633 capture.cnt_byte
.sym 27634 capture.vsync_3up
.sym 27635 capture.href_rg3
.sym 27642 capture.cnt_byte_SB_DFFER_Q_E
.sym 27643 clk50mhz_$glb_clk
.sym 27644 rst$SB_IO_IN_$glb_sr
.sym 27646 display_img_addr[1]
.sym 27647 display_img_addr[2]
.sym 27648 display_img_addr[3]
.sym 27649 display_img_addr[4]
.sym 27650 display_img_addr[5]
.sym 27651 display_img_addr[6]
.sym 27652 display_img_addr[7]
.sym 27653 cam_fb.ram.0.4.0_WCLKE
.sym 27658 capture.vsync_3up
.sym 27659 capture.cnt_byte_SB_DFFER_Q_E
.sym 27663 $PACKER_VCC_NET
.sym 27664 capture.vsync_3up
.sym 27666 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27667 proc_img_addr[10]
.sym 27668 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 27669 proc_fb.ram.0.1.0_RCLKE
.sym 27670 proc_fb.ram.0.0.0_RCLKE
.sym 27671 proc_fb.ram.0.3.0_RCLKE
.sym 27672 capture.pclk_rise
.sym 27674 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 27688 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27690 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 27693 vga_new_pxl
.sym 27694 capture.href_rg2
.sym 27695 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 27696 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 27698 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 27700 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 27703 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 27704 capture.vsync_3up
.sym 27706 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27707 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27708 capture.href_rg2
.sym 27711 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27713 capture.cnt_pxl_base[1]
.sym 27716 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 27719 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 27720 capture.href_rg2
.sym 27721 capture.vsync_3up
.sym 27722 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 27725 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 27726 capture.vsync_3up
.sym 27727 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 27728 capture.href_rg2
.sym 27731 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 27732 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 27733 capture.vsync_3up
.sym 27734 capture.href_rg2
.sym 27749 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 27750 capture.vsync_3up
.sym 27751 capture.href_rg2
.sym 27752 capture.cnt_pxl_base[1]
.sym 27755 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27756 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 27757 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 27758 vga_new_pxl
.sym 27765 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27766 clk50mhz_$glb_clk
.sym 27767 rst$SB_IO_IN_$glb_sr
.sym 27768 display_img_addr[8]
.sym 27769 display_img_addr[9]
.sym 27770 display_img_addr[10]
.sym 27771 display_img_addr[11]
.sym 27772 display_img_addr[12]
.sym 27773 proc_fb.ram.0.4.0_RCLKE
.sym 27774 proc_fb.ram.0.1.0_RCLKE
.sym 27775 proc_fb.ram.0.3.0_RCLKE
.sym 27782 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27786 capture_addr[9]
.sym 27787 proc_img_addr[0]
.sym 27792 display_img_addr[2]
.sym 27794 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27796 display_img_addr[4]
.sym 27799 capture.cnt_pxl_base[1]
.sym 27801 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 27802 display_img_addr[7]
.sym 27812 capture.cnt_pxl_base[3]
.sym 27818 capture.href_rg2
.sym 27820 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27821 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27822 capture.vsync_3up
.sym 27824 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 27828 display_img_addr[11]
.sym 27829 display_img_addr[12]
.sym 27833 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27835 display_img_addr[10]
.sym 27839 capture.href_rg2
.sym 27842 capture.vsync_3up
.sym 27843 capture.cnt_pxl_base[3]
.sym 27844 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 27845 capture.href_rg2
.sym 27848 display_img_addr[10]
.sym 27850 display_img_addr[11]
.sym 27851 display_img_addr[12]
.sym 27860 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 27861 capture.vsync_3up
.sym 27862 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 27863 capture.href_rg2
.sym 27879 display_img_addr[10]
.sym 27880 display_img_addr[12]
.sym 27881 display_img_addr[11]
.sym 27888 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27889 clk50mhz_$glb_clk
.sym 27890 rst$SB_IO_IN_$glb_sr
.sym 27892 capture.pclk_rise
.sym 27894 capture.pclk_rg3
.sym 27895 capture.pclk_rg2
.sym 27903 capture_addr[3]
.sym 27908 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 27909 $PACKER_VCC_NET
.sym 27911 capture_addr[8]
.sym 27912 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 27915 capture_addr[0]
.sym 27918 capture_addr[8]
.sym 27934 capture.vsync_3up
.sym 27940 $PACKER_GND_NET
.sym 27973 $PACKER_GND_NET
.sym 27985 $PACKER_GND_NET
.sym 28011 capture.vsync_3up
.sym 28012 clk50mhz_$glb_clk
.sym 28013 rst$SB_IO_IN_$glb_sr
.sym 28020 capture_addr[0]
.sym 28040 display_img_addr[8]
.sym 28045 proc_fb.ram.2.1.0_RDATA_1
.sym 28048 display_img_addr[3]
.sym 28059 $PACKER_GND_NET
.sym 28066 capture.vsync_3up
.sym 28107 $PACKER_GND_NET
.sym 28134 capture.vsync_3up
.sym 28135 clk50mhz_$glb_clk
.sym 28136 rst$SB_IO_IN_$glb_sr
.sym 28149 $PACKER_GND_NET
.sym 28150 capture.vsync_3up
.sym 28151 proc_fb.ram.0.2.0_RCLKE
.sym 28265 $PACKER_VCC_NET
.sym 28584 led[4]$SB_IO_OUT
.sym 28593 led[4]$SB_IO_OUT
.sym 28608 proc_fb.ram.0.1.0_RDATA
.sym 28612 proc_fb.ram.0.1.0_RDATA_1
.sym 28617 display_img_addr[4]
.sym 28619 display_img_addr[5]
.sym 28621 display_img_addr[6]
.sym 28627 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 28628 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28629 proc_img_pxl[2]
.sym 28633 display_img_addr[1]
.sym 28637 display_img_addr[3]
.sym 28651 camera_config_steps[0]
.sym 28655 centroid[0]
.sym 28657 centroid[2]
.sym 28658 camera_config_steps[2]
.sym 28659 led_SB_LUT4_O_I1
.sym 28665 display_img_addr[3]
.sym 28668 centroid[4]
.sym 28669 display_img_addr[1]
.sym 28672 camera_config_steps[4]
.sym 28675 display_img_addr[4]
.sym 28677 display_img_addr[5]
.sym 28679 display_img_addr[6]
.sym 28683 display_img_addr[6]
.sym 28687 camera_config_steps[0]
.sym 28688 led_SB_LUT4_O_I1
.sym 28689 centroid[0]
.sym 28696 display_img_addr[1]
.sym 28700 centroid[4]
.sym 28701 camera_config_steps[4]
.sym 28702 led_SB_LUT4_O_I1
.sym 28705 centroid[2]
.sym 28707 led_SB_LUT4_O_I1
.sym 28708 camera_config_steps[2]
.sym 28712 display_img_addr[5]
.sym 28717 display_img_addr[4]
.sym 28723 display_img_addr[3]
.sym 28744 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28747 $PACKER_VCC_NET
.sym 28748 display_img_addr[8]
.sym 28753 display_img_addr[9]
.sym 28756 led[2]$SB_IO_OUT
.sym 28757 proc_img_pxl[2]
.sym 28762 proc_fb.ram.0.1.0_RDATA_1
.sym 28767 display_img_addr[0]
.sym 28768 display_img_addr[2]
.sym 28769 led[0]$SB_IO_OUT
.sym 28772 proc_img_pxl[3]
.sym 28775 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28777 camera_config_steps[2]
.sym 28778 led_SB_LUT4_O_I1
.sym 28779 proc_img_pxl[0]
.sym 28780 display_img_addr[4]
.sym 28782 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28783 display_img_addr[3]
.sym 28784 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28785 display_img_addr[6]
.sym 28786 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28791 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28794 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28795 proc_fb.ram.0.1.0_RCLKE
.sym 28796 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28797 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28798 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 28799 proc_fb.ram.0.1.0_WCLKE
.sym 28800 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 28812 img_proc.colorpxls_rght[1]
.sym 28813 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28816 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28821 img_proc.colorpxls_rght[0]
.sym 28825 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28826 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28828 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28829 img_proc.colorpxls_rght[2]
.sym 28830 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28831 img_proc.colorpxls_rght[4]
.sym 28833 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28834 img_proc.colorpxls_rght[7]
.sym 28836 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28838 img_proc.colorpxls_rght[3]
.sym 28840 img_proc.colorpxls_rght[5]
.sym 28841 img_proc.colorpxls_rght[6]
.sym 28843 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 28845 img_proc.colorpxls_rght[0]
.sym 28846 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28849 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 28851 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28852 img_proc.colorpxls_rght[1]
.sym 28853 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 28855 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 28857 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28858 img_proc.colorpxls_rght[2]
.sym 28859 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 28861 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 28863 img_proc.colorpxls_rght[3]
.sym 28864 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28865 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 28867 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 28869 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28870 img_proc.colorpxls_rght[4]
.sym 28871 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 28873 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 28875 img_proc.colorpxls_rght[5]
.sym 28876 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28877 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 28879 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 28881 img_proc.colorpxls_rght[6]
.sym 28882 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28883 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 28885 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 28887 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28888 img_proc.colorpxls_rght[7]
.sym 28889 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 28895 proc_fb.ram.0.4.0_RDATA
.sym 28899 proc_fb.ram.0.4.0_RDATA_1
.sym 28905 proc_img_pxl[1]
.sym 28906 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28907 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28909 img_proc.colorpxls[7]
.sym 28911 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28913 img_proc.colorpxls[6]
.sym 28915 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 28921 proc_img_pxl[1]
.sym 28922 img_proc.colorpxls_left[3]
.sym 28924 proc_fb.ram.0.4.0_WCLKE
.sym 28926 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 28927 display_img_addr[7]
.sym 28929 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 28937 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 28941 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28942 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28944 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28945 $PACKER_VCC_NET
.sym 28946 img_proc.colorpxls_left[3]
.sym 28949 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 28950 img_proc.colorpxls_rght[8]
.sym 28952 img_proc.colorpxls_rght[10]
.sym 28958 img_proc.colorpxls_left[5]
.sym 28959 img_proc.colorpxls_rght[9]
.sym 28961 img_proc.colorpxls_left[7]
.sym 28966 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 28968 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28969 img_proc.colorpxls_rght[8]
.sym 28970 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 28972 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 28974 img_proc.colorpxls_rght[9]
.sym 28975 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28976 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 28978 $nextpnr_ICESTORM_LC_9$I3
.sym 28980 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28981 img_proc.colorpxls_rght[10]
.sym 28982 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 28984 $nextpnr_ICESTORM_LC_9$COUT
.sym 28986 $PACKER_VCC_NET
.sym 28988 $nextpnr_ICESTORM_LC_9$I3
.sym 28992 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 28993 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 28994 $nextpnr_ICESTORM_LC_9$COUT
.sym 28999 img_proc.colorpxls_left[5]
.sym 29006 img_proc.colorpxls_left[3]
.sym 29012 img_proc.colorpxls_left[7]
.sym 29024 display_img_addr[8]
.sym 29025 display_img_addr[1]
.sym 29026 display_img_addr[1]
.sym 29027 display_img_addr[8]
.sym 29028 img_proc.colorpxls_rght[1]
.sym 29029 img_proc.colorpxls[8]
.sym 29031 proc_img_pxl[2]
.sym 29032 img_proc.colorpxls[10]
.sym 29033 $PACKER_VCC_NET
.sym 29034 display_img_addr[9]
.sym 29035 img_proc.colorpxls[6]
.sym 29038 $PACKER_VCC_NET
.sym 29040 display_img_addr[0]
.sym 29042 display_img_addr[4]
.sym 29043 display_img_addr[2]
.sym 29045 proc_fb.ram.0.1.0_RDATA_1
.sym 29046 proc_img_pxl[7]
.sym 29047 display_img_addr[0]
.sym 29048 img_proc.colorpxls_left[10]
.sym 29049 proc_img_pxl[3]
.sym 29050 display_img_addr[2]
.sym 29059 img_proc.colorpxls_left[10]
.sym 29066 img_proc.colorpxls_rght[9]
.sym 29074 img_proc.colorpxls_left[8]
.sym 29075 img_proc.colorpxls_left[9]
.sym 29076 img_proc.colorpxls_rght[3]
.sym 29079 display_img_addr[5]
.sym 29083 img_proc.colorpxls_rght[2]
.sym 29087 img_proc.colorpxls_rght[6]
.sym 29090 img_proc.colorpxls_left[10]
.sym 29097 display_img_addr[5]
.sym 29105 img_proc.colorpxls_left[8]
.sym 29110 img_proc.colorpxls_rght[2]
.sym 29114 img_proc.colorpxls_rght[9]
.sym 29120 img_proc.colorpxls_rght[6]
.sym 29127 img_proc.colorpxls_rght[3]
.sym 29133 img_proc.colorpxls_left[9]
.sym 29141 proc_fb.ram.1.1.0_RDATA
.sym 29145 proc_fb.ram.1.1.0_RDATA_1
.sym 29149 display_img_addr[9]
.sym 29150 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 29153 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29156 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 29157 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29159 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29161 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29164 $PACKER_VCC_NET
.sym 29166 camera_config_steps[2]
.sym 29167 proc_img_pxl[0]
.sym 29168 proc_img_pxl[5]
.sym 29169 led_SB_LUT4_O_I1
.sym 29170 proc_fb.ram.0.4.0_RCLKE
.sym 29172 proc_img_pxl[0]
.sym 29184 img_proc.colorpxls_bin01[4]
.sym 29185 img_proc.colorpxls_bin01[5]
.sym 29186 img_proc.colorpxls_bin01[6]
.sym 29189 img_proc.colorpxls[5]
.sym 29191 img_proc.colorpxls_bin01[3]
.sym 29194 img_proc.colorpxls[6]
.sym 29195 img_proc.colorpxls_bin01[7]
.sym 29196 img_proc.colorpxls_rght[8]
.sym 29204 img_proc.colorpxls_bin01[1]
.sym 29213 img_proc.colorpxls_bin01[4]
.sym 29220 img_proc.colorpxls_rght[8]
.sym 29227 img_proc.colorpxls_bin01[7]
.sym 29232 img_proc.colorpxls_bin01[3]
.sym 29237 img_proc.colorpxls[5]
.sym 29238 img_proc.colorpxls[6]
.sym 29239 img_proc.colorpxls_bin01[4]
.sym 29240 img_proc.colorpxls_bin01[5]
.sym 29243 img_proc.colorpxls_bin01[5]
.sym 29249 img_proc.colorpxls_bin01[6]
.sym 29255 img_proc.colorpxls_bin01[1]
.sym 29271 display_img_addr[3]
.sym 29272 display_img_addr[3]
.sym 29278 img_proc.colorpxls_rght[10]
.sym 29279 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29280 display_img_addr[8]
.sym 29282 img_proc.colorpxls_left[7]
.sym 29284 $PACKER_VCC_NET
.sym 29285 display_img_addr[9]
.sym 29286 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 29288 display_img_addr[6]
.sym 29290 proc_img_pxl[6]
.sym 29292 proc_fb.ram.0.1.0_RCLKE
.sym 29294 proc_fb.ram.1.1.0_RDATA_1
.sym 29297 proc_fb.ram.0.1.0_WCLKE
.sym 29305 img_proc.colorpxls_bin01[2]
.sym 29306 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29307 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29308 img_proc.colorpxls_bin01[0]
.sym 29315 img_proc.colorpxls_bin01[1]
.sym 29321 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 29322 img_proc.colorpxls_bin01[3]
.sym 29323 img_proc.colorpxls_bin01[4]
.sym 29325 img_proc.colorpxls_bin01[6]
.sym 29326 img_proc.colorpxls_bin01[7]
.sym 29332 img_proc.colorpxls_bin01[5]
.sym 29335 $nextpnr_ICESTORM_LC_14$O
.sym 29337 img_proc.colorpxls_bin01[0]
.sym 29341 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29344 img_proc.colorpxls_bin01[1]
.sym 29347 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29348 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29350 img_proc.colorpxls_bin01[2]
.sym 29351 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29353 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29354 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29356 img_proc.colorpxls_bin01[3]
.sym 29357 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29359 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29360 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29362 img_proc.colorpxls_bin01[4]
.sym 29363 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29365 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29367 img_proc.colorpxls_bin01[5]
.sym 29369 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 29371 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29372 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29374 img_proc.colorpxls_bin01[6]
.sym 29375 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 29377 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29378 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29380 img_proc.colorpxls_bin01[7]
.sym 29381 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 29382 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 29383 clk50mhz_$glb_clk
.sym 29384 rst$SB_IO_IN_$glb_sr
.sym 29387 proc_fb.ram.1.2.0_RDATA
.sym 29391 proc_fb.ram.1.2.0_RDATA_1
.sym 29393 display_img_addr[4]
.sym 29396 display_img_addr[4]
.sym 29398 camera_config_steps[0]
.sym 29399 img_proc.colorpxls_left[9]
.sym 29402 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29407 img_proc.colorpxls_left[8]
.sym 29409 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 29412 proc_img_pxl[1]
.sym 29414 proc_fb.ram.1.2.0_RDATA_1
.sym 29415 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 29416 proc_fb.ram.0.4.0_WCLKE
.sym 29418 proc_img_pxl[4]
.sym 29420 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29421 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29430 img_proc.colorpxls[11]
.sym 29431 img_proc.colorpxls[8]
.sym 29433 img_proc.colorpxls_bin01[7]
.sym 29434 img_proc.colorpxls_bin01[8]
.sym 29435 img_proc.colorpxls_bin01[9]
.sym 29436 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29438 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 29439 img_proc.colorpxls_bin01[0]
.sym 29444 img_proc.colorpxls_bin01[10]
.sym 29446 img_proc.colorpxls_bin01[1]
.sym 29449 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29452 img_proc.colorpxls_bin01[10]
.sym 29453 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 29457 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29458 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29459 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29460 img_proc.colorpxls_bin01[8]
.sym 29462 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 29464 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29465 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29466 img_proc.colorpxls_bin01[9]
.sym 29468 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 29471 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29472 img_proc.colorpxls_bin01[10]
.sym 29474 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 29477 img_proc.colorpxls_bin01[10]
.sym 29483 img_proc.colorpxls_bin01[1]
.sym 29485 img_proc.colorpxls_bin01[0]
.sym 29486 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29490 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29492 img_proc.colorpxls_bin01[0]
.sym 29495 img_proc.colorpxls_bin01[10]
.sym 29496 img_proc.colorpxls_bin01[7]
.sym 29497 img_proc.colorpxls[11]
.sym 29498 img_proc.colorpxls[8]
.sym 29501 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 29503 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29505 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 29506 clk50mhz_$glb_clk
.sym 29507 rst$SB_IO_IN_$glb_sr
.sym 29517 display_img_addr[5]
.sym 29518 display_img_addr[5]
.sym 29519 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 29521 $PACKER_VCC_NET
.sym 29522 display_img_addr[3]
.sym 29524 camera_config_steps[5]
.sym 29525 camera_config_steps[1]
.sym 29526 display_img_addr[8]
.sym 29527 display_img_addr[9]
.sym 29530 camera_config_steps[0]
.sym 29531 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29532 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 29533 proc_fb.ram.0.1.0_RDATA_1
.sym 29534 display_img_addr[0]
.sym 29536 proc_img_pxl[3]
.sym 29537 proc_img_pxl[7]
.sym 29539 display_img_addr[1]
.sym 29540 display_img_addr[4]
.sym 29541 display_img_addr[2]
.sym 29542 display_img_addr[2]
.sym 29543 display_img_addr[0]
.sym 29550 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 29551 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29552 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29553 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 29554 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29556 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29557 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 29558 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 29559 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 29560 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 29562 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29563 camera_config_steps[1]
.sym 29564 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 29566 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 29568 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29572 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29574 camera_config_steps[0]
.sym 29578 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29580 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29582 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 29583 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 29584 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 29585 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29589 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 29591 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29594 camera_config_steps[0]
.sym 29595 camera_config_steps[1]
.sym 29596 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29597 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29600 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29601 camera_config_steps[0]
.sym 29602 camera_config_steps[1]
.sym 29603 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29607 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29608 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29612 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 29613 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29614 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 29618 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 29619 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29620 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29621 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29626 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 29627 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 29633 proc_fb.ram.0.2.0_RDATA
.sym 29637 proc_fb.ram.0.2.0_RDATA_1
.sym 29642 display_img_addr[6]
.sym 29643 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29645 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 29647 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29648 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29652 proc_fb.ram.0.2.0_WCLKE
.sym 29653 $PACKER_VCC_NET
.sym 29654 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 29655 proc_img_pxl[5]
.sym 29656 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29657 proc_fb.ram.0.4.0_RCLKE
.sym 29658 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29659 proc_img_pxl[0]
.sym 29660 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29661 led_SB_LUT4_O_I1
.sym 29662 proc_img_pxl[5]
.sym 29663 $PACKER_VCC_NET
.sym 29664 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29665 controller.data_wr[0]
.sym 29673 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29674 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29675 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 29676 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 29677 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 29678 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 29679 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29681 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 29682 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29683 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 29684 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 29685 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 29686 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 29687 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 29688 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 29689 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 29690 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29691 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 29693 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 29696 camera_config_steps[5]
.sym 29697 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 29698 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 29699 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 29700 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29701 camera_config_steps[4]
.sym 29702 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 29705 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 29707 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 29708 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29711 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 29712 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 29713 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29714 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 29717 camera_config_steps[4]
.sym 29718 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 29719 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 29720 camera_config_steps[5]
.sym 29723 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29724 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 29725 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 29726 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29729 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29730 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29731 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29735 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 29736 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 29737 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 29738 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 29741 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 29742 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 29743 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 29744 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 29747 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 29748 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 29749 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 29750 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 29752 clk50mhz_$glb_clk
.sym 29753 rst$SB_IO_IN_$glb_sr
.sym 29762 cam_fb.ram.1.4.0_RDATA
.sym 29765 cam_fb.ram.1.4.0_RDATA
.sym 29766 $PACKER_VCC_NET
.sym 29768 display_img_addr[8]
.sym 29769 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 29770 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 29772 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 29773 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29774 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29776 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 29777 display_img_addr[9]
.sym 29778 proc_fb.ram.0.2.0_RDATA
.sym 29779 proc_fb.ram.1.1.0_RDATA_1
.sym 29780 display_img_addr[6]
.sym 29781 proc_img_pxl[6]
.sym 29782 display_img_addr[5]
.sym 29784 proc_fb.ram.0.1.0_WCLKE
.sym 29786 proc_fb.ram.0.2.0_RDATA_1
.sym 29788 proc_fb.ram.0.1.0_RCLKE
.sym 29789 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 29795 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 29796 camera_config_steps[0]
.sym 29798 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29799 camera_config_steps[1]
.sym 29800 camera_config_steps[2]
.sym 29801 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 29802 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 29803 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29804 camera_config_steps[0]
.sym 29805 camera_config_steps[3]
.sym 29806 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 29807 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 29808 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 29809 camera_config_steps[1]
.sym 29810 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 29811 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29812 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29814 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29816 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29817 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29818 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29819 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 29820 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29826 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29828 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 29829 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 29831 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 29834 camera_config_steps[1]
.sym 29835 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29836 camera_config_steps[0]
.sym 29837 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29840 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29843 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29846 camera_config_steps[2]
.sym 29847 camera_config_steps[1]
.sym 29848 camera_config_steps[3]
.sym 29849 camera_config_steps[0]
.sym 29853 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29855 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29858 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 29859 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 29860 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29861 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 29864 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 29865 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29866 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 29867 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 29870 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29872 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29873 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29875 clk50mhz_$glb_clk
.sym 29876 rst$SB_IO_IN_$glb_sr
.sym 29879 proc_fb.ram.0.3.0_RDATA
.sym 29883 proc_fb.ram.0.3.0_RDATA_1
.sym 29888 cam_fb.ram.0.3.0_RDATA_2
.sym 29889 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 29890 proc_img_pxl[1]
.sym 29891 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 29892 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29893 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29894 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 29897 proc_fb.ram.0.2.0_WCLKE
.sym 29899 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29902 proc_fb.ram.0.4.0_RDATA
.sym 29904 proc_fb.ram.0.3.0_RCLKE
.sym 29905 proc_img_pxl[4]
.sym 29906 proc_fb.ram.1.2.0_RDATA_1
.sym 29908 proc_fb.ram.0.4.0_WCLKE
.sym 29909 display_img_addr[3]
.sym 29911 proc_img_pxl[1]
.sym 29912 proc_img_pxl[2]
.sym 29918 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29919 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 29920 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 29921 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 29922 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 29923 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 29924 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 29925 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29926 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29927 camera_config_steps[1]
.sym 29928 camera_config_steps[0]
.sym 29930 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 29931 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29932 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29933 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 29934 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29935 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29937 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 29941 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29942 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29943 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 29946 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 29947 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 29948 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 29949 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 29951 camera_config_steps[1]
.sym 29952 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 29953 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29954 camera_config_steps[0]
.sym 29957 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 29958 camera_config_steps[1]
.sym 29959 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 29963 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 29964 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 29965 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 29966 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 29969 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29970 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 29972 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 29975 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 29976 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 29977 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 29978 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 29981 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29982 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29983 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 29984 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 29987 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29988 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 29989 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 29990 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 29993 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 29995 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 29996 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 30011 cam_fb.ram.0.2.0_RDATA
.sym 30012 $PACKER_VCC_NET
.sym 30013 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 30014 display_img_addr[8]
.sym 30016 display_img_addr[9]
.sym 30018 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 30019 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 30020 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 30021 display_img_addr[3]
.sym 30023 proc_fb.ram.0.3.0_RDATA
.sym 30024 proc_img_pxl[7]
.sym 30025 display_img_addr[0]
.sym 30026 proc_fb.ram.0.1.0_RDATA_1
.sym 30027 proc_img_pxl[3]
.sym 30029 display_img_addr[2]
.sym 30030 display_img_addr[0]
.sym 30031 display_img_addr[4]
.sym 30032 proc_fb.ram.0.3.0_RDATA_1
.sym 30033 display_img_addr[2]
.sym 30035 display_img_addr[1]
.sym 30041 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30042 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 30043 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 30044 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 30045 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 30046 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 30047 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30048 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30049 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 30050 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 30051 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 30052 camera_config_steps[1]
.sym 30053 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 30055 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30056 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30058 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30059 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30061 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 30063 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30066 camera_config_steps[0]
.sym 30067 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 30070 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 30074 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30075 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30076 camera_config_steps[1]
.sym 30080 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 30081 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30086 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30087 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30088 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30089 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 30092 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 30093 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30094 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30095 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 30098 camera_config_steps[1]
.sym 30099 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30100 camera_config_steps[0]
.sym 30101 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30104 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 30105 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 30106 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 30110 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 30111 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 30116 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 30117 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 30118 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 30119 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 30125 proc_fb.ram.1.4.0_RDATA
.sym 30129 proc_fb.ram.1.4.0_RDATA_1
.sym 30133 proc_img_pxl[2]
.sym 30134 proc_fb.ram.0.2.0_WCLKE
.sym 30137 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 30139 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30140 camera_config_steps[1]
.sym 30141 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 30145 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 30148 proc_fb.ram.0.1.0_RDATA
.sym 30149 proc_fb.ram.0.4.0_RCLKE
.sym 30151 proc_img_pxl[0]
.sym 30152 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 30155 $PACKER_VCC_NET
.sym 30156 display_img_addr[7]
.sym 30157 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30158 proc_img_pxl[5]
.sym 30164 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 30166 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 30169 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 30170 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 30172 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30173 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 30174 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 30175 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 30177 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 30179 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 30181 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 30188 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 30189 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 30191 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 30192 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 30194 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30195 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 30197 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 30198 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 30203 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 30204 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 30205 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30206 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 30209 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 30212 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 30215 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 30216 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 30217 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 30218 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 30221 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 30222 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30223 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 30224 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 30233 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 30234 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 30235 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 30236 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 30244 clk50mhz_$glb_clk
.sym 30245 rst$SB_IO_IN_$glb_sr
.sym 30256 proc_img_addr[12]
.sym 30257 cam_fb.ram.0.4.0_RDATA
.sym 30258 $PACKER_VCC_NET
.sym 30259 controller.addr[0]
.sym 30260 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 30263 display_img_addr[8]
.sym 30265 display_img_addr[9]
.sym 30268 controller.data_wr[6]
.sym 30270 proc_fb.ram.1.4.0_RDATA
.sym 30272 proc_fb.ram.0.1.0_RCLKE
.sym 30273 display_img_addr[5]
.sym 30274 proc_fb.ram.0.2.0_RDATA_1
.sym 30275 proc_fb.ram.1.3.0_RDATA_1
.sym 30276 display_img_addr[6]
.sym 30277 proc_img_pxl[6]
.sym 30278 proc_fb.ram.0.2.0_RDATA
.sym 30279 proc_fb.ram.1.1.0_RDATA_1
.sym 30280 proc_fb.ram.0.1.0_WCLKE
.sym 30281 proc_fb.ram.0.3.0_WCLKE
.sym 30292 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30303 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30304 proc_fb.ram.0.3.0_RDATA_1
.sym 30309 proc_fb.ram.0.0.0_RDATA_1
.sym 30332 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30333 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30334 proc_fb.ram.0.0.0_RDATA_1
.sym 30335 proc_fb.ram.0.3.0_RDATA_1
.sym 30371 proc_fb.ram.0.0.0_RDATA
.sym 30375 proc_fb.ram.0.0.0_RDATA_1
.sym 30378 cam_fb.ram.0.0.0_WCLKE
.sym 30379 cam_fb.ram.0.0.0_WCLKE
.sym 30380 cam_fb.ram.0.4.0_RDATA_2
.sym 30393 display_img_addr[3]
.sym 30394 proc_fb.ram.0.4.0_RDATA
.sym 30395 proc_fb.ram.0.4.0_WCLKE
.sym 30396 proc_fb.ram.1.1.0_RDATA
.sym 30398 proc_fb.ram.0.4.0_RDATA_1
.sym 30399 proc_fb.ram.1.2.0_RDATA_1
.sym 30400 proc_fb.ram.0.3.0_RCLKE
.sym 30401 proc_img_pxl[4]
.sym 30402 proc_img_pxl[1]
.sym 30403 proc_fb.dina_SB_LUT4_O_6_I0
.sym 30404 proc_img_pxl[2]
.sym 30410 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30411 proc_fb.ram.0.3.0_RDATA
.sym 30412 proc_fb.ram.0.0.0_RCLKE
.sym 30414 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30416 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30418 proc_fb.ram.0.1.0_RDATA
.sym 30419 proc_fb.ram.0.2.0_RCLKE
.sym 30420 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30424 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30427 proc_fb.ram.1.0.0_RDATA_1
.sym 30431 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30434 proc_fb.ram.0.2.0_RDATA_1
.sym 30435 proc_fb.ram.1.3.0_RDATA_1
.sym 30439 proc_fb.ram.1.1.0_RDATA_1
.sym 30441 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30443 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30444 proc_fb.ram.0.3.0_RDATA
.sym 30445 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30446 proc_fb.ram.0.1.0_RDATA
.sym 30449 proc_fb.ram.0.2.0_RDATA_1
.sym 30451 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30452 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30462 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30463 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30464 proc_fb.ram.1.1.0_RDATA_1
.sym 30467 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30468 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30469 proc_fb.ram.1.3.0_RDATA_1
.sym 30470 proc_fb.ram.1.0.0_RDATA_1
.sym 30474 proc_fb.ram.0.0.0_RCLKE
.sym 30488 proc_fb.ram.0.2.0_RCLKE
.sym 30490 clk50mhz_$glb_clk
.sym 30500 display_img_addr[8]
.sym 30502 display_img_addr[1]
.sym 30503 display_img_addr[8]
.sym 30510 display_img_addr[9]
.sym 30513 display_img_addr[3]
.sym 30518 display_img_addr[4]
.sym 30519 proc_img_pxl[3]
.sym 30520 proc_img_pxl[7]
.sym 30521 display_img_addr[0]
.sym 30522 display_img_addr[1]
.sym 30523 proc_fb.dina_SB_LUT4_O_6_I0
.sym 30525 display_img_addr[2]
.sym 30526 proc_fb.ram.0.1.0_RDATA_1
.sym 30527 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30533 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30534 proc_fb.dina_SB_LUT4_O_5_I0
.sym 30535 proc_fb.ram.0.0.0_RDATA
.sym 30536 proc_fb.ram.0.3.0_RCLKE
.sym 30538 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 30539 proc_fb.ram.0.1.0_RCLKE
.sym 30540 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30541 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 30545 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 30546 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30548 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30549 proc_fb.dina_SB_LUT4_O_7_I0
.sym 30550 proc_fb.ram.0.2.0_RDATA
.sym 30553 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 30554 proc_fb.ram.0.4.0_RDATA
.sym 30558 proc_fb.ram.1.4.0_RDATA_1
.sym 30559 proc_fb.ram.1.2.0_RDATA_1
.sym 30560 cam_fb.ram.1.4.0_RDATA
.sym 30563 proc_fb.dina_SB_LUT4_O_6_I0
.sym 30564 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 30567 proc_fb.ram.0.3.0_RCLKE
.sym 30572 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30573 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30574 proc_fb.ram.1.2.0_RDATA_1
.sym 30575 proc_fb.ram.1.4.0_RDATA_1
.sym 30578 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 30579 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 30580 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30581 proc_fb.ram.0.4.0_RDATA
.sym 30584 proc_fb.dina_SB_LUT4_O_6_I0
.sym 30585 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 30586 proc_fb.dina_SB_LUT4_O_5_I0
.sym 30587 proc_fb.dina_SB_LUT4_O_7_I0
.sym 30590 cam_fb.ram.1.4.0_RDATA
.sym 30591 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 30592 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30593 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 30602 proc_fb.ram.0.1.0_RCLKE
.sym 30608 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30609 proc_fb.ram.0.0.0_RDATA
.sym 30610 proc_fb.ram.0.2.0_RDATA
.sym 30611 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30613 clk50mhz_$glb_clk
.sym 30617 proc_fb.ram.1.0.0_RDATA
.sym 30621 proc_fb.ram.1.0.0_RDATA_1
.sym 30624 proc_fb.dina_SB_LUT4_O_5_I0
.sym 30625 display_img_addr[9]
.sym 30627 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30628 $PACKER_VCC_NET
.sym 30630 proc_fb.ram.0.3.0_RCLKE
.sym 30631 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 30632 proc_fb.dina_SB_LUT4_O_5_I0
.sym 30633 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 30635 proc_fb.ram.0.1.0_RCLKE
.sym 30636 capture.red_SB_DFFER_Q_E
.sym 30637 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 30639 proc_img_addr[1]
.sym 30641 proc_fb.ram.0.4.0_RCLKE
.sym 30642 proc_img_pxl[5]
.sym 30643 proc_img_pxl[0]
.sym 30644 proc_fb.ram.1.3.0_RDATA
.sym 30645 proc_fb.ram.0.0.0_WCLKE
.sym 30646 proc_fb.ram.0.0.0_RCLKE
.sym 30647 proc_fb.dina_SB_LUT4_O_7_I0
.sym 30648 display_img_addr[7]
.sym 30650 proc_fb.ram.0.0.0_RCLKE
.sym 30658 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30660 proc_fb.ram.1.3.0_RDATA
.sym 30662 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30663 proc_fb.ram.1.2.0_RDATA
.sym 30664 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30666 proc_fb.ram.1.1.0_RDATA
.sym 30668 proc_fb.ram.0.4.0_RDATA_1
.sym 30669 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30670 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30682 proc_fb.ram.1.0.0_RDATA
.sym 30686 proc_fb.ram.0.1.0_RDATA_1
.sym 30687 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30707 proc_fb.ram.1.2.0_RDATA
.sym 30708 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30709 proc_fb.ram.1.0.0_RDATA
.sym 30710 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30713 proc_fb.ram.1.3.0_RDATA
.sym 30714 proc_fb.ram.1.1.0_RDATA
.sym 30715 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30716 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30719 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30720 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 30721 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 30722 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30725 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30726 proc_fb.ram.0.4.0_RDATA_1
.sym 30727 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30728 proc_fb.ram.0.1.0_RDATA_1
.sym 30746 orig_img_addr[6]
.sym 30748 display_img_addr[3]
.sym 30751 proc_fb.ram.1.0.0_RDATA_1
.sym 30752 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30753 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 30754 display_img_addr[9]
.sym 30756 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 30758 display_img_addr[8]
.sym 30761 $PACKER_VCC_NET
.sym 30762 proc_fb.ram.1.3.0_RDATA_1
.sym 30763 display_img_addr[9]
.sym 30764 proc_fb.ram.0.1.0_RCLKE
.sym 30765 proc_fb.ram.0.3.0_WCLKE
.sym 30767 proc_fb.ram.1.4.0_RDATA
.sym 30768 proc_img_pxl[5]
.sym 30769 display_img_addr[5]
.sym 30770 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 30772 display_img_addr[6]
.sym 30773 proc_img_pxl[6]
.sym 30780 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30782 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30783 proc_fb.ram.1.4.0_RDATA
.sym 30787 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 30788 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30790 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 30791 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 30792 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30793 proc_fb.dina_SB_LUT4_O_6_I0
.sym 30807 proc_fb.dina_SB_LUT4_O_7_I0
.sym 30812 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 30813 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30814 proc_fb.ram.1.4.0_RDATA
.sym 30815 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 30824 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 30825 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30826 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30827 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 30842 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30843 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 30844 proc_fb.dina_SB_LUT4_O_7_I0
.sym 30845 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30854 proc_fb.dina_SB_LUT4_O_6_I0
.sym 30855 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30856 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30857 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 30863 proc_fb.ram.1.3.0_RDATA
.sym 30867 proc_fb.ram.1.3.0_RDATA_1
.sym 30872 display_img_addr[4]
.sym 30873 orig_img_addr[12]
.sym 30874 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30879 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30882 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 30884 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30885 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 30886 proc_img_pxl[1]
.sym 30887 proc_fb.ram.0.4.0_WCLKE
.sym 30889 display_img_addr[3]
.sym 30891 proc_img_pxl[2]
.sym 30892 proc_img_pxl[4]
.sym 30893 orig_img_addr[0]
.sym 30895 orig_img_addr[3]
.sym 30896 proc_fb.ram.0.3.0_RCLKE
.sym 30914 proc_fb.dina_SB_LUT4_O_5_I0
.sym 30927 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30928 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 30931 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30953 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 30954 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30955 proc_fb.dina_SB_LUT4_O_5_I0
.sym 30956 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30994 display_img_addr[5]
.sym 30995 cam_fb.ram.2.4.0_RDATA
.sym 30997 display_img_addr[8]
.sym 31002 display_img_addr[3]
.sym 31004 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31005 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 31008 display_img_addr[0]
.sym 31009 display_img_addr[4]
.sym 31010 proc_fb.ram.0.3.0_WCLKE
.sym 31011 proc_img_pxl[3]
.sym 31012 orig_img_addr[8]
.sym 31013 cam_fb.ram.0.1.0_RDATA_2
.sym 31014 orig_img_addr[9]
.sym 31015 display_img_addr[0]
.sym 31016 display_img_addr[4]
.sym 31017 display_img_addr[2]
.sym 31018 display_img_addr[1]
.sym 31019 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31026 cam_fb.ram.0.2.0_RDATA_2
.sym 31027 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31029 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 31032 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 31033 cam_fb.ram.0.0.0_RDATA_2
.sym 31037 cam_fb.ram.0.1.0_RDATA_2
.sym 31038 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31045 cam_fb.ram.0.3.0_RDATA_2
.sym 31054 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 31064 cam_fb.ram.0.0.0_RDATA_2
.sym 31065 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 31066 cam_fb.ram.0.2.0_RDATA_2
.sym 31067 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31079 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31100 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 31101 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 31102 cam_fb.ram.0.1.0_RDATA_2
.sym 31103 cam_fb.ram.0.3.0_RDATA_2
.sym 31109 cam_fb.ram.0.1.0_RDATA
.sym 31113 cam_fb.ram.0.1.0_RDATA_1
.sym 31115 cam_fb.ram.0.0.0_RDATA_2
.sym 31118 display_img_addr[6]
.sym 31119 $PACKER_VCC_NET
.sym 31121 $PACKER_VCC_NET
.sym 31125 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 31128 $PACKER_VCC_NET
.sym 31131 proc_img_pxl[9]
.sym 31132 cam_fb.ram.0.2.0_RDATA_1
.sym 31133 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 31134 proc_img_pxl[0]
.sym 31135 display_img_addr[7]
.sym 31136 proc_fb.ram.0.0.0_WCLKE
.sym 31137 proc_fb.ram.0.4.0_RCLKE
.sym 31138 cam_fb.ram.0.1.0_WCLKE
.sym 31139 proc_img_addr[1]
.sym 31142 proc_fb.ram.0.0.0_RCLKE
.sym 31148 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 31149 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 31150 proc_fb.dina_SB_LUT4_O_9_I0
.sym 31151 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31152 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31153 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31154 cam_fb.ram.0.2.0_RDATA_3
.sym 31156 cam_fb.ram.0.4.0_RDATA_1
.sym 31157 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 31158 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31159 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 31160 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 31161 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31163 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 31164 cam_fb.ram.0.4.0_RDATA
.sym 31165 cam_fb.ram.0.3.0_RDATA_3
.sym 31166 cam_fb.ram.0.1.0_RDATA
.sym 31167 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31168 cam_fb.ram.2.4.0_RDATA
.sym 31170 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31173 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 31175 cam_fb.ram.0.4.0_RDATA_2
.sym 31176 cam_fb.ram.0.2.0_RDATA
.sym 31177 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31178 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31181 cam_fb.ram.0.2.0_RDATA_3
.sym 31182 cam_fb.ram.0.3.0_RDATA_3
.sym 31183 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 31184 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31187 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 31188 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 31189 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31190 cam_fb.ram.0.4.0_RDATA
.sym 31193 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31194 cam_fb.ram.0.4.0_RDATA_1
.sym 31195 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 31196 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31199 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31200 proc_fb.dina_SB_LUT4_O_9_I0
.sym 31201 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31202 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31205 cam_fb.ram.0.4.0_RDATA_2
.sym 31206 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 31207 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 31208 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31211 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 31212 cam_fb.ram.2.4.0_RDATA
.sym 31213 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31214 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 31217 cam_fb.ram.0.1.0_RDATA
.sym 31218 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31219 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 31220 cam_fb.ram.0.2.0_RDATA
.sym 31223 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31224 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31225 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31226 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 31232 cam_fb.ram.0.1.0_RDATA_2
.sym 31236 cam_fb.ram.0.1.0_RDATA_3
.sym 31247 capture.red_SB_DFFER_Q_E
.sym 31253 $PACKER_VCC_NET
.sym 31254 display_img_addr[6]
.sym 31256 proc_fb.ram.0.1.0_RCLKE
.sym 31258 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31259 proc_img_pxl[9]
.sym 31260 cam_fb.ram.0.2.0_WCLKE
.sym 31261 display_img_addr[5]
.sym 31262 display_img_addr[9]
.sym 31263 display_img_addr[6]
.sym 31264 proc_fb.ram.0.3.0_WCLKE
.sym 31265 cam_fb.ram.0.0.0_WCLKE
.sym 31271 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 31273 cam_fb.ram.0.4.0_RDATA_3
.sym 31274 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31275 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31276 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 31277 cam_fb.ram.0.1.0_RDATA_1
.sym 31278 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 31279 orig_img_addr[12]
.sym 31280 img_proc.rgb_filter[5]
.sym 31281 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 31282 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31283 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31284 img_proc.rgb_filter[1]
.sym 31285 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 31286 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 31289 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31292 cam_fb.ram.0.2.0_RDATA_1
.sym 31300 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 31301 proc_fb.dina_SB_LUT4_O_11_I0
.sym 31316 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 31317 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 31318 img_proc.rgb_filter[1]
.sym 31319 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 31324 orig_img_addr[12]
.sym 31328 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 31329 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 31330 img_proc.rgb_filter[5]
.sym 31334 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 31335 cam_fb.ram.0.1.0_RDATA_1
.sym 31336 cam_fb.ram.0.2.0_RDATA_1
.sym 31337 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 31340 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 31341 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 31342 cam_fb.ram.0.4.0_RDATA_3
.sym 31343 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 31346 proc_fb.dina_SB_LUT4_O_11_I0
.sym 31347 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31348 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31349 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31351 clk50mhz_$glb_clk
.sym 31352 rst$SB_IO_IN_$glb_sr
.sym 31355 proc_fb.ram.2.3.0_RDATA
.sym 31359 proc_fb.ram.2.3.0_RDATA_1
.sym 31361 cam_fb.ram.0.3.0_RDATA_2
.sym 31365 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 31370 capture_addr[8]
.sym 31372 capture_addr[9]
.sym 31373 capture.blue_SB_DFFER_Q_E
.sym 31376 capture_addr[0]
.sym 31378 proc_fb.ram.0.4.0_WCLKE
.sym 31380 proc_img_addr[12]
.sym 31381 display_img_addr[3]
.sym 31382 proc_fb.ram.2.2.0_RDATA
.sym 31383 proc_img_pxl[11]
.sym 31388 proc_fb.ram.0.3.0_RCLKE
.sym 31398 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31400 capture_addr[10]
.sym 31404 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31405 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 31409 proc_fb.dina_SB_LUT4_O_1_I0
.sym 31413 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31416 proc_fb.dina_SB_LUT4_O_2_I0
.sym 31419 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31420 capture_addr[11]
.sym 31423 proc_fb.dina_SB_LUT4_O_3_I0
.sym 31425 proc_fb.dina_SB_LUT4_O_I3
.sym 31427 proc_fb.dina_SB_LUT4_O_2_I0
.sym 31428 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31429 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31430 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31439 capture_addr[10]
.sym 31440 capture_addr[11]
.sym 31441 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31445 capture_addr[11]
.sym 31446 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31448 capture_addr[10]
.sym 31457 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31458 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31459 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31460 proc_fb.dina_SB_LUT4_O_3_I0
.sym 31463 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31464 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 31465 proc_fb.dina_SB_LUT4_O_1_I0
.sym 31466 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31470 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 31472 proc_fb.dina_SB_LUT4_O_I3
.sym 31484 cam_fb.ram.0.2.0_RDATA
.sym 31488 display_img_addr[8]
.sym 31492 proc_img_addr[10]
.sym 31494 display_img_addr[3]
.sym 31496 capture_addr[10]
.sym 31499 proc_fb.ram.2.3.0_RDATA
.sym 31500 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31501 proc_fb.ram.0.3.0_WCLKE
.sym 31502 display_img_addr[1]
.sym 31504 display_img_addr[2]
.sym 31505 proc_fb.ram.2.2.0_RDATA_1
.sym 31506 display_img_addr[3]
.sym 31507 proc_img_pxl[8]
.sym 31508 display_img_addr[4]
.sym 31509 proc_img_pxl[10]
.sym 31510 proc_img_addr[9]
.sym 31511 display_img_addr[0]
.sym 31518 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 31522 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 31523 proc_fb.ram.2.3.0_RDATA_1
.sym 31524 proc_img_addr[11]
.sym 31526 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31527 $PACKER_VCC_NET
.sym 31530 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31532 proc_we
.sym 31535 proc_img_addr[12]
.sym 31536 capture_addr[10]
.sym 31540 proc_img_addr[10]
.sym 31543 proc_fb.ram.2.1.0_RDATA
.sym 31545 proc_fb.ram.2.1.0_RDATA_1
.sym 31548 capture_addr[11]
.sym 31550 proc_we
.sym 31551 proc_img_addr[10]
.sym 31552 proc_img_addr[12]
.sym 31553 proc_img_addr[11]
.sym 31562 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31564 capture_addr[11]
.sym 31565 capture_addr[10]
.sym 31569 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 31570 capture_addr[10]
.sym 31571 capture_addr[11]
.sym 31575 proc_fb.ram.2.1.0_RDATA
.sym 31576 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31577 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 31580 proc_fb.ram.2.1.0_RDATA_1
.sym 31581 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 31582 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 31583 proc_fb.ram.2.3.0_RDATA_1
.sym 31586 proc_img_addr[12]
.sym 31587 proc_img_addr[10]
.sym 31588 proc_we
.sym 31589 proc_img_addr[11]
.sym 31592 $PACKER_VCC_NET
.sym 31597 clk50mhz_$glb_clk
.sym 31598 rst$SB_IO_IN_$glb_sr
.sym 31601 proc_fb.ram.2.4.0_RDATA
.sym 31605 proc_fb.ram.2.4.0_RDATA_1
.sym 31612 $PACKER_VCC_NET
.sym 31623 proc_fb.ram.0.0.0_WCLKE
.sym 31624 cam_fb.ram.0.1.0_WCLKE
.sym 31626 display_img_addr[7]
.sym 31627 proc_img_addr[11]
.sym 31628 proc_img_pxl[9]
.sym 31629 proc_fb.ram.2.1.0_RDATA
.sym 31631 proc_img_addr[1]
.sym 31632 $PACKER_VCC_NET
.sym 31633 proc_fb.ram.0.4.0_RCLKE
.sym 31634 proc_fb.ram.0.0.0_RCLKE
.sym 31643 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31644 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31645 proc_img_addr[10]
.sym 31646 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31647 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 31650 proc_img_addr[12]
.sym 31651 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 31652 proc_fb.ram.2.2.0_RDATA
.sym 31653 proc_img_addr[11]
.sym 31655 proc_we
.sym 31656 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31659 display_img_addr[0]
.sym 31660 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31661 proc_fb.ram.2.0.0_RDATA_1
.sym 31664 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31665 proc_fb.ram.2.2.0_RDATA_1
.sym 31666 proc_fb.ram.2.4.0_RDATA
.sym 31667 proc_fb.ram.2.3.0_RDATA
.sym 31668 proc_fb.ram.2.0.0_RDATA
.sym 31670 proc_fb.ram.2.4.0_RDATA_1
.sym 31673 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31674 proc_fb.ram.2.0.0_RDATA_1
.sym 31675 proc_fb.ram.2.2.0_RDATA_1
.sym 31676 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31679 proc_fb.ram.2.4.0_RDATA_1
.sym 31680 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31682 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 31685 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 31686 proc_fb.ram.2.4.0_RDATA
.sym 31687 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 31688 proc_fb.ram.2.2.0_RDATA
.sym 31691 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31693 display_img_addr[0]
.sym 31697 proc_img_addr[11]
.sym 31698 proc_img_addr[12]
.sym 31699 proc_we
.sym 31700 proc_img_addr[10]
.sym 31703 proc_fb.ram.2.0.0_RDATA
.sym 31704 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 31705 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 31706 proc_fb.ram.2.3.0_RDATA
.sym 31709 proc_img_addr[11]
.sym 31710 proc_img_addr[12]
.sym 31711 proc_we
.sym 31712 proc_img_addr[10]
.sym 31715 proc_img_addr[12]
.sym 31716 proc_we
.sym 31717 proc_img_addr[10]
.sym 31718 proc_img_addr[11]
.sym 31719 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 31720 clk50mhz_$glb_clk
.sym 31721 rst$SB_IO_IN_$glb_sr
.sym 31730 cam_fb.ram.0.4.0_RDATA
.sym 31746 display_img_addr[4]
.sym 31747 proc_fb.ram.0.1.0_RCLKE
.sym 31748 display_img_addr[5]
.sym 31749 display_img_addr[0]
.sym 31750 display_img_addr[6]
.sym 31751 proc_fb.ram.0.0.0_WCLKE
.sym 31752 proc_img_pxl[9]
.sym 31753 display_img_addr[9]
.sym 31754 proc_fb.ram.2.0.0_RDATA
.sym 31755 proc_fb.ram.0.3.0_WCLKE
.sym 31756 display_img_addr[1]
.sym 31757 proc_fb.ram.0.1.0_WCLKE
.sym 31766 display_img_addr[0]
.sym 31768 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31774 display_img_addr[0]
.sym 31775 display_img_addr[4]
.sym 31776 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31780 display_img_addr[1]
.sym 31781 display_img_addr[2]
.sym 31782 display_img_addr[3]
.sym 31784 display_img_addr[5]
.sym 31786 display_img_addr[7]
.sym 31790 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 31793 display_img_addr[6]
.sym 31795 $nextpnr_ICESTORM_LC_0$O
.sym 31797 display_img_addr[0]
.sym 31801 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 31802 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31804 display_img_addr[1]
.sym 31805 display_img_addr[0]
.sym 31807 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 31808 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31810 display_img_addr[2]
.sym 31811 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 31813 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 31814 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31816 display_img_addr[3]
.sym 31817 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 31819 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 31820 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31821 display_img_addr[4]
.sym 31823 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 31825 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 31826 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31828 display_img_addr[5]
.sym 31829 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 31831 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 31832 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31833 display_img_addr[6]
.sym 31835 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 31837 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31838 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31840 display_img_addr[7]
.sym 31841 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 31842 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 31843 clk50mhz_$glb_clk
.sym 31844 rst$SB_IO_IN_$glb_sr
.sym 31847 proc_fb.ram.2.0.0_RDATA
.sym 31851 proc_fb.ram.2.0.0_RDATA_1
.sym 31853 cam_fb.ram.0.4.0_RDATA_2
.sym 31857 capture.href_rg2
.sym 31861 proc_fb.ram.0.2.0_WCLKE
.sym 31870 display_img_addr[2]
.sym 31871 proc_img_pxl[11]
.sym 31872 display_img_addr[3]
.sym 31873 capture.href_rg2
.sym 31874 proc_fb.ram.2.2.0_RDATA
.sym 31875 proc_fb.ram.0.3.0_RCLKE
.sym 31876 display_img_addr[5]
.sym 31877 display_img_addr[8]
.sym 31878 display_img_addr[6]
.sym 31879 display_img_addr[9]
.sym 31880 capture.pclk_rg1
.sym 31881 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31886 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31887 display_img_addr[9]
.sym 31888 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 31894 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31896 display_img_addr[10]
.sym 31898 display_img_addr[12]
.sym 31902 display_img_addr[8]
.sym 31906 display_img_addr[12]
.sym 31913 display_img_addr[11]
.sym 31918 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 31919 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31921 display_img_addr[8]
.sym 31922 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 31924 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 31925 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31927 display_img_addr[9]
.sym 31928 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 31930 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 31931 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31932 display_img_addr[10]
.sym 31934 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 31936 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 31937 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31938 display_img_addr[11]
.sym 31940 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 31944 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31945 display_img_addr[12]
.sym 31946 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 31949 display_img_addr[10]
.sym 31951 display_img_addr[12]
.sym 31952 display_img_addr[11]
.sym 31956 display_img_addr[12]
.sym 31957 display_img_addr[11]
.sym 31958 display_img_addr[10]
.sym 31961 display_img_addr[12]
.sym 31962 display_img_addr[11]
.sym 31963 display_img_addr[10]
.sym 31965 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_1_O
.sym 31966 clk50mhz_$glb_clk
.sym 31967 rst$SB_IO_IN_$glb_sr
.sym 31990 capture.href_rg2
.sym 31992 proc_fb.ram.2.2.0_RDATA_1
.sym 31993 capture_addr[0]
.sym 31995 proc_img_pxl[8]
.sym 31998 proc_img_addr[9]
.sym 32000 proc_img_pxl[8]
.sym 32001 proc_img_pxl[10]
.sym 32003 display_img_addr[0]
.sym 32020 capture.pclk_rg3
.sym 32037 capture.pclk_rg2
.sym 32040 capture.pclk_rg1
.sym 32048 capture.pclk_rg2
.sym 32049 capture.pclk_rg3
.sym 32060 capture.pclk_rg2
.sym 32066 capture.pclk_rg1
.sym 32089 clk50mhz_$glb_clk
.sym 32090 rst$SB_IO_IN_$glb_sr
.sym 32093 proc_fb.ram.2.2.0_RDATA
.sym 32097 proc_fb.ram.2.2.0_RDATA_1
.sym 32103 $PACKER_VCC_NET
.sym 32120 proc_fb.ram.2.1.0_RDATA
.sym 32123 proc_img_addr[1]
.sym 32126 display_img_addr[7]
.sym 32135 capture.cnt_pxl_base[0]
.sym 32143 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 32144 capture.vsync_3up
.sym 32145 capture.href_rg2
.sym 32154 capture_addr[0]
.sym 32201 capture.href_rg2
.sym 32202 capture.cnt_pxl_base[0]
.sym 32203 capture_addr[0]
.sym 32204 capture.vsync_3up
.sym 32211 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 32212 clk50mhz_$glb_clk
.sym 32213 rst$SB_IO_IN_$glb_sr
.sym 32227 display_img_addr[2]
.sym 32229 display_img_addr[4]
.sym 32233 display_img_addr[7]
.sym 32236 $PACKER_VCC_NET
.sym 32238 proc_img_addr[0]
.sym 32240 proc_img_pxl[9]
.sym 32241 display_img_addr[0]
.sym 32243 display_img_addr[4]
.sym 32245 display_img_addr[5]
.sym 32246 display_img_addr[9]
.sym 32247 display_img_addr[6]
.sym 32248 display_img_addr[1]
.sym 32249 proc_fb.ram.0.1.0_WCLKE
.sym 32339 proc_fb.ram.2.1.0_RDATA
.sym 32343 proc_fb.ram.2.1.0_RDATA_1
.sym 32358 proc_fb.ram.0.2.0_WCLKE
.sym 32362 display_img_addr[2]
.sym 32380 $PACKER_VCC_NET
.sym 32442 $PACKER_VCC_NET
.sym 32468 cam_fb.ram.2.4.0_RDATA
.sym 32473 proc_fb.ram.2.1.0_RDATA_1
.sym 32479 display_img_addr[3]
.sym 32483 display_img_addr[8]
.sym 32488 proc_img_pxl[8]
.sym 32601 $PACKER_VCC_NET
.sym 32658 led[3]$SB_IO_OUT
.sym 32678 led[3]$SB_IO_OUT
.sym 32690 proc_img_addr[6]
.sym 32695 proc_fb.ram.1.1.0_RDATA
.sym 32699 proc_fb.ram.0.4.0_RDATA_1
.sym 32709 proc_fb.ram.0.1.0_RDATA
.sym 32718 led[0]$SB_IO_OUT
.sym 32723 display_img_addr[9]
.sym 32724 display_img_addr[0]
.sym 32725 display_img_addr[1]
.sym 32727 $PACKER_VCC_NET
.sym 32728 proc_img_pxl[3]
.sym 32730 display_img_addr[8]
.sym 32731 display_img_addr[6]
.sym 32733 display_img_addr[2]
.sym 32734 display_img_addr[7]
.sym 32735 proc_img_pxl[2]
.sym 32736 display_img_addr[5]
.sym 32737 display_img_addr[4]
.sym 32738 display_img_addr[3]
.sym 32741 proc_fb.ram.0.1.0_RCLKE
.sym 32759 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 32760 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32761 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 32762 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32763 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32764 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32765 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 32766 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 32775 display_img_addr[0]
.sym 32776 display_img_addr[1]
.sym 32778 display_img_addr[2]
.sym 32779 display_img_addr[3]
.sym 32780 display_img_addr[4]
.sym 32781 display_img_addr[5]
.sym 32782 display_img_addr[6]
.sym 32783 display_img_addr[7]
.sym 32784 display_img_addr[8]
.sym 32785 display_img_addr[9]
.sym 32786 clk50mhz_$glb_clk
.sym 32787 proc_fb.ram.0.1.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32792 proc_img_pxl[3]
.sym 32796 proc_img_pxl[2]
.sym 32799 proc_fb.ram.0.1.0_WCLKE
.sym 32800 proc_fb.ram.0.4.0_RDATA
.sym 32804 display_img_addr[7]
.sym 32809 led[1]$SB_IO_OUT
.sym 32818 proc_img_addr[2]
.sym 32822 proc_img_addr[8]
.sym 32824 proc_img_addr[4]
.sym 32827 proc_img_addr[9]
.sym 32833 proc_img_addr[1]
.sym 32840 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 32841 proc_img_addr[7]
.sym 32846 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 32849 proc_img_addr[4]
.sym 32855 proc_img_addr[3]
.sym 32866 proc_img_pxl[0]
.sym 32870 proc_img_pxl[1]
.sym 32872 proc_img_addr[6]
.sym 32873 proc_img_addr[2]
.sym 32877 proc_img_addr[8]
.sym 32879 proc_img_addr[4]
.sym 32881 proc_img_addr[9]
.sym 32883 proc_img_addr[3]
.sym 32885 $PACKER_VCC_NET
.sym 32887 proc_img_addr[1]
.sym 32890 proc_img_addr[5]
.sym 32891 proc_img_addr[0]
.sym 32892 proc_fb.ram.0.1.0_WCLKE
.sym 32896 proc_img_addr[7]
.sym 32897 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 32898 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 32899 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 32900 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32901 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 32902 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32903 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 32904 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 32913 proc_img_addr[0]
.sym 32914 proc_img_addr[1]
.sym 32916 proc_img_addr[2]
.sym 32917 proc_img_addr[3]
.sym 32918 proc_img_addr[4]
.sym 32919 proc_img_addr[5]
.sym 32920 proc_img_addr[6]
.sym 32921 proc_img_addr[7]
.sym 32922 proc_img_addr[8]
.sym 32923 proc_img_addr[9]
.sym 32924 clk50mhz_$glb_clk
.sym 32925 proc_fb.ram.0.1.0_WCLKE
.sym 32927 proc_img_pxl[0]
.sym 32931 proc_img_pxl[1]
.sym 32934 $PACKER_VCC_NET
.sym 32937 display_img_addr[7]
.sym 32951 proc_img_addr[7]
.sym 32953 img_proc.colorpxls[7]
.sym 32956 proc_img_addr[5]
.sym 32957 proc_img_addr[0]
.sym 32960 camera_config_steps[4]
.sym 32968 display_img_addr[6]
.sym 32969 display_img_addr[1]
.sym 32970 display_img_addr[8]
.sym 32972 display_img_addr[4]
.sym 32976 display_img_addr[9]
.sym 32978 proc_fb.ram.0.4.0_RCLKE
.sym 32980 $PACKER_VCC_NET
.sym 32981 proc_img_pxl[2]
.sym 32982 display_img_addr[3]
.sym 32986 display_img_addr[0]
.sym 32988 proc_img_pxl[3]
.sym 32989 display_img_addr[7]
.sym 32992 display_img_addr[5]
.sym 32997 display_img_addr[2]
.sym 32999 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33000 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 33001 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33002 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33003 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 33004 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33005 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33006 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33015 display_img_addr[0]
.sym 33016 display_img_addr[1]
.sym 33018 display_img_addr[2]
.sym 33019 display_img_addr[3]
.sym 33020 display_img_addr[4]
.sym 33021 display_img_addr[5]
.sym 33022 display_img_addr[6]
.sym 33023 display_img_addr[7]
.sym 33024 display_img_addr[8]
.sym 33025 display_img_addr[9]
.sym 33026 clk50mhz_$glb_clk
.sym 33027 proc_fb.ram.0.4.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33032 proc_img_pxl[3]
.sym 33036 proc_img_pxl[2]
.sym 33040 proc_fb.ram.0.1.0_RDATA
.sym 33041 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33044 proc_fb.ram.0.4.0_RCLKE
.sym 33045 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33047 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33049 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33054 proc_img_addr[8]
.sym 33056 proc_img_addr[4]
.sym 33057 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33058 proc_img_addr[9]
.sym 33060 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33061 proc_img_addr[2]
.sym 33062 proc_img_addr[8]
.sym 33072 proc_img_addr[8]
.sym 33073 proc_img_addr[9]
.sym 33075 proc_img_addr[1]
.sym 33077 proc_img_pxl[1]
.sym 33080 proc_fb.ram.0.4.0_WCLKE
.sym 33081 proc_img_addr[4]
.sym 33086 proc_img_addr[2]
.sym 33087 proc_img_addr[3]
.sym 33089 proc_img_addr[7]
.sym 33093 proc_img_pxl[0]
.sym 33094 proc_img_addr[5]
.sym 33095 proc_img_addr[0]
.sym 33098 $PACKER_VCC_NET
.sym 33099 proc_img_addr[6]
.sym 33103 img_proc.colorpxls_left[2]
.sym 33104 img_proc.colorpxls_left[3]
.sym 33105 img_proc.colorpxls_left[4]
.sym 33106 img_proc.colorpxls_left[5]
.sym 33107 img_proc.colorpxls_left[6]
.sym 33108 img_proc.colorpxls_left[7]
.sym 33117 proc_img_addr[0]
.sym 33118 proc_img_addr[1]
.sym 33120 proc_img_addr[2]
.sym 33121 proc_img_addr[3]
.sym 33122 proc_img_addr[4]
.sym 33123 proc_img_addr[5]
.sym 33124 proc_img_addr[6]
.sym 33125 proc_img_addr[7]
.sym 33126 proc_img_addr[8]
.sym 33127 proc_img_addr[9]
.sym 33128 clk50mhz_$glb_clk
.sym 33129 proc_fb.ram.0.4.0_WCLKE
.sym 33131 proc_img_pxl[0]
.sym 33135 proc_img_pxl[1]
.sym 33138 $PACKER_VCC_NET
.sym 33139 rst$SB_IO_IN
.sym 33143 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33145 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 33146 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33149 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33153 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 33154 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33157 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 33158 img_proc.colorpxls_left[5]
.sym 33162 proc_img_addr[1]
.sym 33164 display_img_addr[1]
.sym 33165 proc_img_addr[6]
.sym 33166 proc_img_addr[7]
.sym 33172 display_img_addr[8]
.sym 33173 display_img_addr[3]
.sym 33174 display_img_addr[0]
.sym 33175 display_img_addr[9]
.sym 33178 display_img_addr[2]
.sym 33181 proc_img_pxl[7]
.sym 33182 display_img_addr[7]
.sym 33184 $PACKER_VCC_NET
.sym 33185 display_img_addr[4]
.sym 33187 display_img_addr[1]
.sym 33189 proc_fb.ram.0.1.0_RCLKE
.sym 33195 proc_img_pxl[6]
.sym 33196 display_img_addr[5]
.sym 33201 display_img_addr[6]
.sym 33203 img_proc.colorpxls_left[8]
.sym 33204 img_proc.colorpxls_left[9]
.sym 33205 img_proc.colorpxls_left[10]
.sym 33206 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 33207 display_img_addr[4]
.sym 33210 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 33219 display_img_addr[0]
.sym 33220 display_img_addr[1]
.sym 33222 display_img_addr[2]
.sym 33223 display_img_addr[3]
.sym 33224 display_img_addr[4]
.sym 33225 display_img_addr[5]
.sym 33226 display_img_addr[6]
.sym 33227 display_img_addr[7]
.sym 33228 display_img_addr[8]
.sym 33229 display_img_addr[9]
.sym 33230 clk50mhz_$glb_clk
.sym 33231 proc_fb.ram.0.1.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33236 proc_img_pxl[7]
.sym 33240 proc_img_pxl[6]
.sym 33244 proc_fb.ram.1.2.0_RDATA
.sym 33248 img_proc.colorpxls_left[3]
.sym 33257 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 33260 proc_img_addr[9]
.sym 33264 proc_img_addr[3]
.sym 33265 camera_config_steps[2]
.sym 33267 camera_config_steps[3]
.sym 33268 proc_img_addr[3]
.sym 33274 proc_img_pxl[5]
.sym 33275 proc_img_addr[9]
.sym 33279 proc_img_addr[3]
.sym 33281 proc_img_addr[8]
.sym 33283 proc_img_addr[4]
.sym 33286 $PACKER_VCC_NET
.sym 33290 proc_img_addr[2]
.sym 33291 proc_fb.ram.0.1.0_WCLKE
.sym 33294 proc_img_pxl[4]
.sym 33297 proc_img_addr[0]
.sym 33300 proc_img_addr[1]
.sym 33302 proc_img_addr[5]
.sym 33303 proc_img_addr[6]
.sym 33304 proc_img_addr[7]
.sym 33307 camera_config_steps[2]
.sym 33308 camera_config_steps[3]
.sym 33309 camera_config_steps[4]
.sym 33310 camera_config_steps[5]
.sym 33311 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 33312 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 33321 proc_img_addr[0]
.sym 33322 proc_img_addr[1]
.sym 33324 proc_img_addr[2]
.sym 33325 proc_img_addr[3]
.sym 33326 proc_img_addr[4]
.sym 33327 proc_img_addr[5]
.sym 33328 proc_img_addr[6]
.sym 33329 proc_img_addr[7]
.sym 33330 proc_img_addr[8]
.sym 33331 proc_img_addr[9]
.sym 33332 clk50mhz_$glb_clk
.sym 33333 proc_fb.ram.0.1.0_WCLKE
.sym 33335 proc_img_pxl[4]
.sym 33339 proc_img_pxl[5]
.sym 33342 $PACKER_VCC_NET
.sym 33352 display_img_addr[4]
.sym 33358 img_proc.colorpxls_left[10]
.sym 33360 camera_config_steps[4]
.sym 33362 proc_img_addr[6]
.sym 33363 proc_img_addr[0]
.sym 33364 proc_img_addr[0]
.sym 33365 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 33367 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 33368 proc_img_addr[5]
.sym 33369 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 33370 proc_img_addr[7]
.sym 33375 display_img_addr[9]
.sym 33376 display_img_addr[8]
.sym 33377 display_img_addr[5]
.sym 33379 $PACKER_VCC_NET
.sym 33383 proc_img_pxl[6]
.sym 33387 display_img_addr[4]
.sym 33389 display_img_addr[6]
.sym 33390 display_img_addr[3]
.sym 33392 proc_img_pxl[7]
.sym 33393 proc_fb.ram.0.2.0_RCLKE
.sym 33396 display_img_addr[2]
.sym 33397 display_img_addr[7]
.sym 33402 display_img_addr[1]
.sym 33405 display_img_addr[0]
.sym 33407 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 33408 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 33409 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 33410 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33411 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33412 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 33413 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 33414 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 33423 display_img_addr[0]
.sym 33424 display_img_addr[1]
.sym 33426 display_img_addr[2]
.sym 33427 display_img_addr[3]
.sym 33428 display_img_addr[4]
.sym 33429 display_img_addr[5]
.sym 33430 display_img_addr[6]
.sym 33431 display_img_addr[7]
.sym 33432 display_img_addr[8]
.sym 33433 display_img_addr[9]
.sym 33434 clk50mhz_$glb_clk
.sym 33435 proc_fb.ram.0.2.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33440 proc_img_pxl[7]
.sym 33444 proc_img_pxl[6]
.sym 33448 proc_fb.ram.1.1.0_RDATA
.sym 33451 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33458 $PACKER_VCC_NET
.sym 33460 camera_config_steps[2]
.sym 33461 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 33462 proc_img_addr[8]
.sym 33463 camera_config_steps[0]
.sym 33466 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 33467 camera_config_steps[5]
.sym 33468 proc_img_addr[2]
.sym 33469 camera_config_steps[0]
.sym 33470 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 33471 proc_img_addr[9]
.sym 33472 proc_img_addr[4]
.sym 33477 proc_img_addr[9]
.sym 33478 proc_img_addr[4]
.sym 33479 proc_fb.ram.0.2.0_WCLKE
.sym 33482 proc_img_pxl[4]
.sym 33485 proc_img_addr[8]
.sym 33490 $PACKER_VCC_NET
.sym 33491 proc_img_addr[2]
.sym 33495 proc_img_addr[3]
.sym 33496 proc_img_pxl[5]
.sym 33497 proc_img_addr[7]
.sym 33500 proc_img_addr[6]
.sym 33501 proc_img_addr[0]
.sym 33506 proc_img_addr[5]
.sym 33508 proc_img_addr[1]
.sym 33509 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 33510 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33511 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 33512 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O
.sym 33513 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 33514 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 33515 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 33516 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 33525 proc_img_addr[0]
.sym 33526 proc_img_addr[1]
.sym 33528 proc_img_addr[2]
.sym 33529 proc_img_addr[3]
.sym 33530 proc_img_addr[4]
.sym 33531 proc_img_addr[5]
.sym 33532 proc_img_addr[6]
.sym 33533 proc_img_addr[7]
.sym 33534 proc_img_addr[8]
.sym 33535 proc_img_addr[9]
.sym 33536 clk50mhz_$glb_clk
.sym 33537 proc_fb.ram.0.2.0_WCLKE
.sym 33539 proc_img_pxl[4]
.sym 33543 proc_img_pxl[5]
.sym 33546 $PACKER_VCC_NET
.sym 33557 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 33561 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 33563 proc_img_addr[7]
.sym 33564 proc_img_addr[6]
.sym 33565 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33568 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 33569 proc_img_addr[7]
.sym 33570 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 33572 proc_img_addr[6]
.sym 33573 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33574 proc_img_addr[1]
.sym 33582 proc_img_pxl[2]
.sym 33583 display_img_addr[9]
.sym 33584 display_img_addr[2]
.sym 33586 display_img_addr[8]
.sym 33587 proc_img_pxl[3]
.sym 33588 display_img_addr[3]
.sym 33590 display_img_addr[1]
.sym 33591 display_img_addr[4]
.sym 33592 $PACKER_VCC_NET
.sym 33593 display_img_addr[0]
.sym 33595 display_img_addr[5]
.sym 33597 display_img_addr[7]
.sym 33606 proc_fb.ram.0.2.0_RCLKE
.sym 33609 display_img_addr[6]
.sym 33611 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 33612 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 33613 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 33614 controller.data_wr[3]
.sym 33615 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33616 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 33617 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 33618 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 33627 display_img_addr[0]
.sym 33628 display_img_addr[1]
.sym 33630 display_img_addr[2]
.sym 33631 display_img_addr[3]
.sym 33632 display_img_addr[4]
.sym 33633 display_img_addr[5]
.sym 33634 display_img_addr[6]
.sym 33635 display_img_addr[7]
.sym 33636 display_img_addr[8]
.sym 33637 display_img_addr[9]
.sym 33638 clk50mhz_$glb_clk
.sym 33639 proc_fb.ram.0.2.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33644 proc_img_pxl[3]
.sym 33648 proc_img_pxl[2]
.sym 33652 proc_fb.ram.0.4.0_RDATA_1
.sym 33658 proc_img_pxl[2]
.sym 33660 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 33662 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 33664 display_img_addr[3]
.sym 33665 proc_img_addr[3]
.sym 33667 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 33670 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 33671 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 33674 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33675 proc_img_addr[4]
.sym 33676 proc_img_addr[9]
.sym 33685 $PACKER_VCC_NET
.sym 33689 proc_img_pxl[0]
.sym 33690 proc_img_addr[3]
.sym 33692 proc_fb.ram.0.2.0_WCLKE
.sym 33693 proc_img_pxl[1]
.sym 33695 proc_img_addr[2]
.sym 33699 proc_img_addr[9]
.sym 33700 proc_img_addr[4]
.sym 33702 proc_img_addr[6]
.sym 33705 proc_img_addr[0]
.sym 33708 proc_img_addr[7]
.sym 33710 proc_img_addr[5]
.sym 33711 proc_img_addr[8]
.sym 33712 proc_img_addr[1]
.sym 33713 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 33714 controller.addr[2]
.sym 33715 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 33716 controller.addr[4]
.sym 33717 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 33718 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 33719 controller.data_wr[5]
.sym 33720 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33729 proc_img_addr[0]
.sym 33730 proc_img_addr[1]
.sym 33732 proc_img_addr[2]
.sym 33733 proc_img_addr[3]
.sym 33734 proc_img_addr[4]
.sym 33735 proc_img_addr[5]
.sym 33736 proc_img_addr[6]
.sym 33737 proc_img_addr[7]
.sym 33738 proc_img_addr[8]
.sym 33739 proc_img_addr[9]
.sym 33740 clk50mhz_$glb_clk
.sym 33741 proc_fb.ram.0.2.0_WCLKE
.sym 33743 proc_img_pxl[0]
.sym 33747 proc_img_pxl[1]
.sym 33750 $PACKER_VCC_NET
.sym 33764 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 33765 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 33767 proc_img_addr[0]
.sym 33768 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 33769 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 33770 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 33771 proc_img_addr[0]
.sym 33772 controller.data_wr[5]
.sym 33774 proc_img_addr[7]
.sym 33775 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 33776 proc_img_addr[5]
.sym 33777 proc_img_addr[0]
.sym 33778 controller.addr[2]
.sym 33783 display_img_addr[5]
.sym 33785 display_img_addr[3]
.sym 33790 display_img_addr[8]
.sym 33792 display_img_addr[7]
.sym 33796 $PACKER_VCC_NET
.sym 33797 display_img_addr[6]
.sym 33798 display_img_addr[9]
.sym 33800 display_img_addr[2]
.sym 33801 proc_fb.ram.0.3.0_RCLKE
.sym 33802 display_img_addr[4]
.sym 33804 display_img_addr[0]
.sym 33806 proc_img_pxl[3]
.sym 33809 proc_img_pxl[2]
.sym 33814 display_img_addr[1]
.sym 33815 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 33816 controller.data_wr[4]
.sym 33817 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 33818 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 33819 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33820 controller.data_wr[7]
.sym 33821 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 33822 controller.data_wr[2]
.sym 33831 display_img_addr[0]
.sym 33832 display_img_addr[1]
.sym 33834 display_img_addr[2]
.sym 33835 display_img_addr[3]
.sym 33836 display_img_addr[4]
.sym 33837 display_img_addr[5]
.sym 33838 display_img_addr[6]
.sym 33839 display_img_addr[7]
.sym 33840 display_img_addr[8]
.sym 33841 display_img_addr[9]
.sym 33842 clk50mhz_$glb_clk
.sym 33843 proc_fb.ram.0.3.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33848 proc_img_pxl[3]
.sym 33852 proc_img_pxl[2]
.sym 33858 display_img_addr[7]
.sym 33860 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 33861 led_SB_LUT4_O_I1
.sym 33863 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 33864 controller.data_wr[0]
.sym 33868 $PACKER_VCC_NET
.sym 33872 controller.addr[1]
.sym 33874 controller.i_sccb.clr_datarg
.sym 33876 controller.i_sccb.clr_datarg
.sym 33877 proc_img_addr[8]
.sym 33878 proc_img_addr[9]
.sym 33880 proc_img_addr[2]
.sym 33886 proc_img_addr[2]
.sym 33887 proc_fb.ram.0.3.0_WCLKE
.sym 33894 proc_img_addr[3]
.sym 33899 proc_img_pxl[1]
.sym 33902 proc_img_addr[8]
.sym 33903 proc_img_addr[9]
.sym 33904 proc_img_addr[4]
.sym 33905 $PACKER_VCC_NET
.sym 33907 proc_img_addr[1]
.sym 33909 proc_img_pxl[0]
.sym 33913 proc_img_addr[6]
.sym 33914 proc_img_addr[5]
.sym 33915 proc_img_addr[0]
.sym 33916 proc_img_addr[7]
.sym 33917 controller.i_sccb.send_rg[6]
.sym 33918 controller.i_sccb.send_rg[7]
.sym 33919 controller.i_sccb.send_rg[11]
.sym 33920 controller.i_sccb.send_rg[5]
.sym 33921 proc_img_addr[6]
.sym 33922 controller.i_sccb.send_rg[8]
.sym 33923 controller.i_sccb.send_rg[10]
.sym 33924 controller.i_sccb.send_rg[9]
.sym 33933 proc_img_addr[0]
.sym 33934 proc_img_addr[1]
.sym 33936 proc_img_addr[2]
.sym 33937 proc_img_addr[3]
.sym 33938 proc_img_addr[4]
.sym 33939 proc_img_addr[5]
.sym 33940 proc_img_addr[6]
.sym 33941 proc_img_addr[7]
.sym 33942 proc_img_addr[8]
.sym 33943 proc_img_addr[9]
.sym 33944 clk50mhz_$glb_clk
.sym 33945 proc_fb.ram.0.3.0_WCLKE
.sym 33947 proc_img_pxl[0]
.sym 33951 proc_img_pxl[1]
.sym 33954 $PACKER_VCC_NET
.sym 33961 proc_fb.ram.0.3.0_WCLKE
.sym 33974 proc_img_addr[1]
.sym 33977 proc_img_addr[7]
.sym 33978 proc_img_addr[5]
.sym 33980 proc_img_addr[6]
.sym 33982 proc_img_addr[7]
.sym 33987 display_img_addr[9]
.sym 33988 display_img_addr[2]
.sym 33990 display_img_addr[4]
.sym 33996 display_img_addr[3]
.sym 33997 display_img_addr[0]
.sym 33999 proc_img_pxl[7]
.sym 34000 $PACKER_VCC_NET
.sym 34001 display_img_addr[8]
.sym 34002 display_img_addr[1]
.sym 34003 display_img_addr[7]
.sym 34006 proc_img_pxl[6]
.sym 34013 display_img_addr[6]
.sym 34014 proc_fb.ram.0.4.0_RCLKE
.sym 34018 display_img_addr[5]
.sym 34035 display_img_addr[0]
.sym 34036 display_img_addr[1]
.sym 34038 display_img_addr[2]
.sym 34039 display_img_addr[3]
.sym 34040 display_img_addr[4]
.sym 34041 display_img_addr[5]
.sym 34042 display_img_addr[6]
.sym 34043 display_img_addr[7]
.sym 34044 display_img_addr[8]
.sym 34045 display_img_addr[9]
.sym 34046 clk50mhz_$glb_clk
.sym 34047 proc_fb.ram.0.4.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34052 proc_img_pxl[7]
.sym 34056 proc_img_pxl[6]
.sym 34059 proc_fb.ram.0.1.0_WCLKE
.sym 34062 display_img_addr[3]
.sym 34073 $PACKER_VCC_NET
.sym 34074 proc_img_addr[4]
.sym 34075 proc_img_addr[4]
.sym 34076 proc_fb.ram.0.4.0_WCLKE
.sym 34082 proc_fb.ram.1.4.0_RDATA_1
.sym 34084 proc_img_addr[3]
.sym 34091 proc_fb.ram.0.4.0_WCLKE
.sym 34092 proc_img_addr[4]
.sym 34093 $PACKER_VCC_NET
.sym 34096 proc_img_pxl[5]
.sym 34101 proc_img_addr[6]
.sym 34105 proc_img_addr[9]
.sym 34106 proc_img_addr[8]
.sym 34107 proc_img_addr[3]
.sym 34110 proc_img_addr[0]
.sym 34114 proc_img_addr[1]
.sym 34115 proc_img_addr[2]
.sym 34116 proc_img_addr[5]
.sym 34117 proc_img_pxl[4]
.sym 34120 proc_img_addr[7]
.sym 34122 proc_img_addr[1]
.sym 34137 proc_img_addr[0]
.sym 34138 proc_img_addr[1]
.sym 34140 proc_img_addr[2]
.sym 34141 proc_img_addr[3]
.sym 34142 proc_img_addr[4]
.sym 34143 proc_img_addr[5]
.sym 34144 proc_img_addr[6]
.sym 34145 proc_img_addr[7]
.sym 34146 proc_img_addr[8]
.sym 34147 proc_img_addr[9]
.sym 34148 clk50mhz_$glb_clk
.sym 34149 proc_fb.ram.0.4.0_WCLKE
.sym 34151 proc_img_pxl[4]
.sym 34155 proc_img_pxl[5]
.sym 34158 $PACKER_VCC_NET
.sym 34161 display_img_addr[7]
.sym 34175 proc_img_addr[0]
.sym 34176 proc_img_addr[0]
.sym 34177 proc_img_addr[0]
.sym 34179 proc_img_addr[0]
.sym 34186 proc_img_addr[1]
.sym 34191 display_img_addr[7]
.sym 34193 display_img_addr[3]
.sym 34194 display_img_addr[8]
.sym 34200 display_img_addr[9]
.sym 34201 display_img_addr[6]
.sym 34202 proc_fb.ram.0.0.0_RCLKE
.sym 34206 display_img_addr[5]
.sym 34208 display_img_addr[0]
.sym 34209 display_img_addr[1]
.sym 34211 $PACKER_VCC_NET
.sym 34212 display_img_addr[2]
.sym 34214 proc_img_pxl[3]
.sym 34217 proc_img_pxl[2]
.sym 34221 display_img_addr[4]
.sym 34223 capture.data_rg3[5]
.sym 34229 proc_img_addr[6]
.sym 34239 display_img_addr[0]
.sym 34240 display_img_addr[1]
.sym 34242 display_img_addr[2]
.sym 34243 display_img_addr[3]
.sym 34244 display_img_addr[4]
.sym 34245 display_img_addr[5]
.sym 34246 display_img_addr[6]
.sym 34247 display_img_addr[7]
.sym 34248 display_img_addr[8]
.sym 34249 display_img_addr[9]
.sym 34250 clk50mhz_$glb_clk
.sym 34251 proc_fb.ram.0.0.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34256 proc_img_pxl[3]
.sym 34260 proc_img_pxl[2]
.sym 34268 proc_fb.ram.0.0.0_RCLKE
.sym 34274 proc_img_addr[1]
.sym 34275 display_img_addr[7]
.sym 34276 proc_fb.dina_SB_LUT4_O_7_I0
.sym 34277 orig_img_addr[6]
.sym 34279 proc_img_addr[9]
.sym 34283 proc_img_addr[2]
.sym 34284 proc_img_addr[8]
.sym 34286 proc_img_addr[3]
.sym 34287 orig_img_addr[3]
.sym 34297 $PACKER_VCC_NET
.sym 34298 proc_img_pxl[1]
.sym 34300 proc_img_addr[2]
.sym 34301 proc_img_addr[4]
.sym 34302 proc_img_addr[1]
.sym 34304 proc_img_addr[9]
.sym 34307 proc_img_addr[8]
.sym 34309 proc_img_addr[3]
.sym 34311 proc_fb.ram.0.0.0_WCLKE
.sym 34314 proc_img_addr[0]
.sym 34317 proc_img_pxl[0]
.sym 34318 proc_img_addr[7]
.sym 34322 proc_img_addr[5]
.sym 34323 proc_img_addr[6]
.sym 34327 orig_img_addr[2]
.sym 34328 orig_img_addr[3]
.sym 34329 orig_img_addr[4]
.sym 34330 orig_img_addr[5]
.sym 34331 orig_img_addr[6]
.sym 34332 orig_img_addr[7]
.sym 34341 proc_img_addr[0]
.sym 34342 proc_img_addr[1]
.sym 34344 proc_img_addr[2]
.sym 34345 proc_img_addr[3]
.sym 34346 proc_img_addr[4]
.sym 34347 proc_img_addr[5]
.sym 34348 proc_img_addr[6]
.sym 34349 proc_img_addr[7]
.sym 34350 proc_img_addr[8]
.sym 34351 proc_img_addr[9]
.sym 34352 clk50mhz_$glb_clk
.sym 34353 proc_fb.ram.0.0.0_WCLKE
.sym 34355 proc_img_pxl[0]
.sym 34359 proc_img_pxl[1]
.sym 34362 $PACKER_VCC_NET
.sym 34379 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34382 orig_img_addr[5]
.sym 34384 proc_img_addr[7]
.sym 34385 proc_img_addr[7]
.sym 34386 orig_img_addr[7]
.sym 34387 orig_img_addr[10]
.sym 34388 proc_img_addr[5]
.sym 34389 orig_img_addr[11]
.sym 34390 proc_img_addr[1]
.sym 34396 display_img_addr[0]
.sym 34397 display_img_addr[1]
.sym 34398 display_img_addr[8]
.sym 34399 $PACKER_VCC_NET
.sym 34400 display_img_addr[2]
.sym 34408 display_img_addr[3]
.sym 34409 display_img_addr[4]
.sym 34410 display_img_addr[9]
.sym 34411 display_img_addr[7]
.sym 34413 proc_fb.ram.0.0.0_RCLKE
.sym 34418 proc_img_pxl[6]
.sym 34421 proc_img_pxl[7]
.sym 34422 display_img_addr[5]
.sym 34425 display_img_addr[6]
.sym 34427 orig_img_addr[8]
.sym 34428 orig_img_addr[9]
.sym 34429 orig_img_addr[10]
.sym 34430 orig_img_addr[11]
.sym 34431 orig_img_addr[12]
.sym 34432 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 34433 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34434 cam_fb.ram.0.1.0_RCLKE
.sym 34443 display_img_addr[0]
.sym 34444 display_img_addr[1]
.sym 34446 display_img_addr[2]
.sym 34447 display_img_addr[3]
.sym 34448 display_img_addr[4]
.sym 34449 display_img_addr[5]
.sym 34450 display_img_addr[6]
.sym 34451 display_img_addr[7]
.sym 34452 display_img_addr[8]
.sym 34453 display_img_addr[9]
.sym 34454 clk50mhz_$glb_clk
.sym 34455 proc_fb.ram.0.0.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34460 proc_img_pxl[7]
.sym 34464 proc_img_pxl[6]
.sym 34466 orig_img_addr[5]
.sym 34472 orig_img_addr[3]
.sym 34474 orig_img_addr[0]
.sym 34476 display_img_addr[3]
.sym 34477 proc_fb.dina_SB_LUT4_O_6_I0
.sym 34480 capture.data_rg3[6]
.sym 34481 $PACKER_VCC_NET
.sym 34482 proc_img_addr[4]
.sym 34483 orig_img_addr[3]
.sym 34485 orig_img_addr[4]
.sym 34486 $PACKER_VCC_NET
.sym 34488 proc_fb.ram.0.4.0_WCLKE
.sym 34499 proc_fb.ram.0.0.0_WCLKE
.sym 34501 $PACKER_VCC_NET
.sym 34502 proc_img_pxl[4]
.sym 34504 proc_img_pxl[5]
.sym 34505 proc_img_addr[4]
.sym 34508 proc_img_addr[9]
.sym 34511 proc_img_addr[8]
.sym 34516 proc_img_addr[6]
.sym 34518 proc_img_addr[2]
.sym 34521 proc_img_addr[0]
.sym 34522 proc_img_addr[7]
.sym 34524 proc_img_addr[3]
.sym 34526 proc_img_addr[5]
.sym 34528 proc_img_addr[1]
.sym 34529 cam_fb.ram.0.3.0_RCLKE
.sym 34530 cam_fb.ram.0.4.0_RCLKE
.sym 34533 cam_fb.ram.0.2.0_RCLKE
.sym 34534 proc_img_addr[2]
.sym 34536 cam_fb.ram.0.0.0_RCLKE
.sym 34545 proc_img_addr[0]
.sym 34546 proc_img_addr[1]
.sym 34548 proc_img_addr[2]
.sym 34549 proc_img_addr[3]
.sym 34550 proc_img_addr[4]
.sym 34551 proc_img_addr[5]
.sym 34552 proc_img_addr[6]
.sym 34553 proc_img_addr[7]
.sym 34554 proc_img_addr[8]
.sym 34555 proc_img_addr[9]
.sym 34556 clk50mhz_$glb_clk
.sym 34557 proc_fb.ram.0.0.0_WCLKE
.sym 34559 proc_img_pxl[4]
.sym 34563 proc_img_pxl[5]
.sym 34566 $PACKER_VCC_NET
.sym 34578 orig_img_addr[8]
.sym 34579 proc_fb.dina_SB_LUT4_O_6_I0
.sym 34580 orig_img_addr[9]
.sym 34584 proc_img_addr[0]
.sym 34586 orig_img_addr[4]
.sym 34587 proc_img_addr[0]
.sym 34588 orig_img_addr[2]
.sym 34594 proc_img_addr[1]
.sym 34599 display_img_addr[7]
.sym 34602 proc_img_pxl[6]
.sym 34608 display_img_addr[3]
.sym 34610 display_img_addr[5]
.sym 34611 display_img_addr[8]
.sym 34612 display_img_addr[9]
.sym 34613 display_img_addr[6]
.sym 34617 proc_fb.ram.0.3.0_RCLKE
.sym 34618 display_img_addr[0]
.sym 34619 $PACKER_VCC_NET
.sym 34620 display_img_addr[2]
.sym 34621 display_img_addr[1]
.sym 34625 proc_img_pxl[7]
.sym 34627 display_img_addr[4]
.sym 34631 proc_img_addr[4]
.sym 34647 display_img_addr[0]
.sym 34648 display_img_addr[1]
.sym 34650 display_img_addr[2]
.sym 34651 display_img_addr[3]
.sym 34652 display_img_addr[4]
.sym 34653 display_img_addr[5]
.sym 34654 display_img_addr[6]
.sym 34655 display_img_addr[7]
.sym 34656 display_img_addr[8]
.sym 34657 display_img_addr[9]
.sym 34658 clk50mhz_$glb_clk
.sym 34659 proc_fb.ram.0.3.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34664 proc_img_pxl[7]
.sym 34668 proc_img_pxl[6]
.sym 34670 proc_img_addr[2]
.sym 34671 proc_img_addr[2]
.sym 34678 cam_fb.ram.0.0.0_RCLKE
.sym 34685 proc_img_addr[3]
.sym 34686 proc_img_addr[9]
.sym 34687 orig_img_addr[1]
.sym 34688 orig_img_addr[3]
.sym 34689 capture_data[2]
.sym 34690 proc_img_addr[6]
.sym 34691 proc_img_addr[2]
.sym 34692 orig_img_addr[8]
.sym 34693 orig_img_addr[6]
.sym 34694 proc_img_addr[4]
.sym 34696 proc_img_addr[8]
.sym 34701 proc_img_addr[9]
.sym 34702 proc_img_addr[8]
.sym 34704 proc_img_pxl[4]
.sym 34706 proc_img_addr[2]
.sym 34708 proc_img_pxl[5]
.sym 34710 proc_img_addr[3]
.sym 34713 proc_img_addr[6]
.sym 34714 $PACKER_VCC_NET
.sym 34717 proc_img_addr[5]
.sym 34722 proc_img_addr[0]
.sym 34725 proc_img_addr[4]
.sym 34726 proc_img_addr[7]
.sym 34728 proc_fb.ram.0.3.0_WCLKE
.sym 34732 proc_img_addr[1]
.sym 34733 proc_img_addr[5]
.sym 34738 $PACKER_VCC_NET
.sym 34749 proc_img_addr[0]
.sym 34750 proc_img_addr[1]
.sym 34752 proc_img_addr[2]
.sym 34753 proc_img_addr[3]
.sym 34754 proc_img_addr[4]
.sym 34755 proc_img_addr[5]
.sym 34756 proc_img_addr[6]
.sym 34757 proc_img_addr[7]
.sym 34758 proc_img_addr[8]
.sym 34759 proc_img_addr[9]
.sym 34760 clk50mhz_$glb_clk
.sym 34761 proc_fb.ram.0.3.0_WCLKE
.sym 34763 proc_img_pxl[4]
.sym 34767 proc_img_pxl[5]
.sym 34770 $PACKER_VCC_NET
.sym 34775 cam_fb.ram.0.2.0_WCLKE
.sym 34780 cam_fb.ram.0.0.0_WCLKE
.sym 34787 capture_addr[3]
.sym 34788 cam_fb.ram.0.1.0_RDATA_3
.sym 34789 capture_addr[7]
.sym 34790 orig_img_addr[11]
.sym 34791 orig_img_addr[10]
.sym 34792 proc_img_addr[7]
.sym 34794 orig_img_addr[7]
.sym 34796 proc_img_addr[5]
.sym 34798 orig_img_addr[5]
.sym 34804 orig_img_addr[0]
.sym 34805 orig_img_addr[9]
.sym 34807 $PACKER_VCC_NET
.sym 34808 capture_data[3]
.sym 34809 orig_img_addr[7]
.sym 34811 orig_img_addr[8]
.sym 34813 orig_img_addr[4]
.sym 34814 orig_img_addr[3]
.sym 34815 orig_img_addr[2]
.sym 34821 orig_img_addr[5]
.sym 34825 orig_img_addr[1]
.sym 34827 capture_data[2]
.sym 34830 cam_fb.ram.0.1.0_RCLKE
.sym 34831 orig_img_addr[6]
.sym 34835 proc_img_addr[9]
.sym 34839 proc_img_addr[3]
.sym 34840 proc_img_addr[8]
.sym 34851 orig_img_addr[0]
.sym 34852 orig_img_addr[1]
.sym 34854 orig_img_addr[2]
.sym 34855 orig_img_addr[3]
.sym 34856 orig_img_addr[4]
.sym 34857 orig_img_addr[5]
.sym 34858 orig_img_addr[6]
.sym 34859 orig_img_addr[7]
.sym 34860 orig_img_addr[8]
.sym 34861 orig_img_addr[9]
.sym 34862 clk50mhz_$glb_clk
.sym 34863 cam_fb.ram.0.1.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34868 capture_data[3]
.sym 34872 capture_data[2]
.sym 34884 capture_data[3]
.sym 34887 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 34890 proc_img_addr[4]
.sym 34893 capture.red_SB_DFFER_Q_E
.sym 34898 proc_img_addr[9]
.sym 34900 proc_fb.ram.0.4.0_WCLKE
.sym 34905 capture_addr[9]
.sym 34906 capture_data[0]
.sym 34915 capture_data[1]
.sym 34916 cam_fb.ram.0.1.0_WCLKE
.sym 34917 capture_addr[0]
.sym 34918 $PACKER_VCC_NET
.sym 34919 capture_addr[8]
.sym 34921 capture_addr[5]
.sym 34925 capture_addr[3]
.sym 34927 capture_addr[7]
.sym 34929 capture_addr[4]
.sym 34932 capture_addr[1]
.sym 34933 capture_addr[2]
.sym 34935 capture_addr[6]
.sym 34940 proc_img_addr[11]
.sym 34942 proc_img_addr[10]
.sym 34953 capture_addr[0]
.sym 34954 capture_addr[1]
.sym 34956 capture_addr[2]
.sym 34957 capture_addr[3]
.sym 34958 capture_addr[4]
.sym 34959 capture_addr[5]
.sym 34960 capture_addr[6]
.sym 34961 capture_addr[7]
.sym 34962 capture_addr[8]
.sym 34963 capture_addr[9]
.sym 34964 clk50mhz_$glb_clk
.sym 34965 cam_fb.ram.0.1.0_WCLKE
.sym 34967 capture_data[0]
.sym 34971 capture_data[1]
.sym 34974 $PACKER_VCC_NET
.sym 34983 capture_data[1]
.sym 34986 proc_img_addr[9]
.sym 34990 capture_data[0]
.sym 34995 proc_img_addr[3]
.sym 34997 proc_img_addr[8]
.sym 34998 proc_img_addr[5]
.sym 34999 proc_img_addr[0]
.sym 35002 proc_img_addr[1]
.sym 35011 display_img_addr[9]
.sym 35012 display_img_addr[8]
.sym 35014 proc_img_pxl[11]
.sym 35016 display_img_addr[3]
.sym 35018 display_img_addr[5]
.sym 35019 display_img_addr[6]
.sym 35020 display_img_addr[7]
.sym 35021 proc_img_pxl[10]
.sym 35025 proc_fb.ram.0.3.0_RCLKE
.sym 35027 $PACKER_VCC_NET
.sym 35029 display_img_addr[1]
.sym 35030 display_img_addr[0]
.sym 35031 display_img_addr[2]
.sym 35035 display_img_addr[4]
.sym 35042 capture.cnt_pxl_base[2]
.sym 35055 display_img_addr[0]
.sym 35056 display_img_addr[1]
.sym 35058 display_img_addr[2]
.sym 35059 display_img_addr[3]
.sym 35060 display_img_addr[4]
.sym 35061 display_img_addr[5]
.sym 35062 display_img_addr[6]
.sym 35063 display_img_addr[7]
.sym 35064 display_img_addr[8]
.sym 35065 display_img_addr[9]
.sym 35066 clk50mhz_$glb_clk
.sym 35067 proc_fb.ram.0.3.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35072 proc_img_pxl[11]
.sym 35076 proc_img_pxl[10]
.sym 35084 proc_img_addr[11]
.sym 35085 $PACKER_VCC_NET
.sym 35090 cam_fb.ram.0.2.0_RDATA_1
.sym 35093 proc_img_addr[6]
.sym 35095 proc_img_addr[2]
.sym 35096 proc_img_addr[3]
.sym 35098 proc_img_addr[8]
.sym 35099 proc_img_addr[2]
.sym 35101 proc_img_addr[6]
.sym 35102 proc_img_addr[4]
.sym 35103 proc_img_addr[4]
.sym 35110 proc_img_addr[6]
.sym 35111 proc_img_addr[3]
.sym 35112 proc_img_addr[2]
.sym 35113 $PACKER_VCC_NET
.sym 35117 proc_img_addr[4]
.sym 35120 proc_fb.ram.0.3.0_WCLKE
.sym 35125 proc_img_addr[9]
.sym 35130 proc_img_pxl[8]
.sym 35133 proc_img_pxl[9]
.sym 35135 proc_img_addr[8]
.sym 35136 proc_img_addr[5]
.sym 35137 proc_img_addr[0]
.sym 35138 proc_img_addr[7]
.sym 35140 proc_img_addr[1]
.sym 35144 capture_addr[2]
.sym 35157 proc_img_addr[0]
.sym 35158 proc_img_addr[1]
.sym 35160 proc_img_addr[2]
.sym 35161 proc_img_addr[3]
.sym 35162 proc_img_addr[4]
.sym 35163 proc_img_addr[5]
.sym 35164 proc_img_addr[6]
.sym 35165 proc_img_addr[7]
.sym 35166 proc_img_addr[8]
.sym 35167 proc_img_addr[9]
.sym 35168 clk50mhz_$glb_clk
.sym 35169 proc_fb.ram.0.3.0_WCLKE
.sym 35171 proc_img_pxl[8]
.sym 35175 proc_img_pxl[9]
.sym 35178 $PACKER_VCC_NET
.sym 35188 capture.blue_SB_DFFER_Q_E
.sym 35195 proc_img_pxl[9]
.sym 35199 capture_addr[3]
.sym 35200 proc_img_addr[5]
.sym 35202 proc_img_addr[7]
.sym 35203 proc_img_pxl[10]
.sym 35204 proc_img_addr[7]
.sym 35205 proc_img_pxl[11]
.sym 35213 display_img_addr[3]
.sym 35214 display_img_addr[0]
.sym 35215 display_img_addr[9]
.sym 35216 proc_img_pxl[10]
.sym 35218 proc_img_pxl[11]
.sym 35221 display_img_addr[8]
.sym 35231 $PACKER_VCC_NET
.sym 35236 display_img_addr[1]
.sym 35237 display_img_addr[2]
.sym 35238 proc_fb.ram.0.4.0_RCLKE
.sym 35239 display_img_addr[4]
.sym 35240 display_img_addr[5]
.sym 35241 display_img_addr[6]
.sym 35242 display_img_addr[7]
.sym 35259 display_img_addr[0]
.sym 35260 display_img_addr[1]
.sym 35262 display_img_addr[2]
.sym 35263 display_img_addr[3]
.sym 35264 display_img_addr[4]
.sym 35265 display_img_addr[5]
.sym 35266 display_img_addr[6]
.sym 35267 display_img_addr[7]
.sym 35268 display_img_addr[8]
.sym 35269 display_img_addr[9]
.sym 35270 clk50mhz_$glb_clk
.sym 35271 proc_fb.ram.0.4.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35276 proc_img_pxl[11]
.sym 35280 proc_img_pxl[10]
.sym 35288 capture_addr[2]
.sym 35289 display_img_addr[8]
.sym 35291 display_img_addr[9]
.sym 35296 capture.href_rg2
.sym 35298 proc_img_addr[4]
.sym 35305 proc_fb.ram.0.4.0_WCLKE
.sym 35306 proc_img_addr[9]
.sym 35314 proc_img_pxl[9]
.sym 35315 proc_fb.ram.0.4.0_WCLKE
.sym 35317 proc_img_addr[1]
.sym 35325 proc_img_addr[8]
.sym 35326 $PACKER_VCC_NET
.sym 35327 proc_img_pxl[8]
.sym 35329 proc_img_addr[9]
.sym 35330 proc_img_addr[6]
.sym 35332 proc_img_addr[4]
.sym 35334 proc_img_addr[0]
.sym 35338 proc_img_addr[5]
.sym 35339 proc_img_addr[2]
.sym 35340 proc_img_addr[7]
.sym 35342 proc_img_addr[3]
.sym 35361 proc_img_addr[0]
.sym 35362 proc_img_addr[1]
.sym 35364 proc_img_addr[2]
.sym 35365 proc_img_addr[3]
.sym 35366 proc_img_addr[4]
.sym 35367 proc_img_addr[5]
.sym 35368 proc_img_addr[6]
.sym 35369 proc_img_addr[7]
.sym 35370 proc_img_addr[8]
.sym 35371 proc_img_addr[9]
.sym 35372 clk50mhz_$glb_clk
.sym 35373 proc_fb.ram.0.4.0_WCLKE
.sym 35375 proc_img_pxl[8]
.sym 35379 proc_img_pxl[9]
.sym 35382 $PACKER_VCC_NET
.sym 35394 capture_addr[0]
.sym 35399 proc_img_addr[0]
.sym 35401 proc_img_addr[7]
.sym 35403 proc_fb.ram.2.0.0_RDATA_1
.sym 35405 proc_img_addr[8]
.sym 35406 proc_img_addr[5]
.sym 35408 proc_img_addr[3]
.sym 35410 proc_img_addr[1]
.sym 35417 proc_fb.ram.0.0.0_RCLKE
.sym 35422 display_img_addr[0]
.sym 35423 display_img_addr[8]
.sym 35424 display_img_addr[9]
.sym 35432 proc_img_pxl[10]
.sym 35434 proc_img_pxl[11]
.sym 35435 $PACKER_VCC_NET
.sym 35440 display_img_addr[1]
.sym 35441 display_img_addr[2]
.sym 35442 display_img_addr[3]
.sym 35443 display_img_addr[4]
.sym 35444 display_img_addr[5]
.sym 35445 display_img_addr[6]
.sym 35446 display_img_addr[7]
.sym 35453 proc_img_addr[0]
.sym 35463 display_img_addr[0]
.sym 35464 display_img_addr[1]
.sym 35466 display_img_addr[2]
.sym 35467 display_img_addr[3]
.sym 35468 display_img_addr[4]
.sym 35469 display_img_addr[5]
.sym 35470 display_img_addr[6]
.sym 35471 display_img_addr[7]
.sym 35472 display_img_addr[8]
.sym 35473 display_img_addr[9]
.sym 35474 clk50mhz_$glb_clk
.sym 35475 proc_fb.ram.0.0.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35480 proc_img_pxl[11]
.sym 35484 proc_img_pxl[10]
.sym 35501 proc_img_addr[6]
.sym 35503 proc_img_addr[2]
.sym 35506 proc_img_addr[8]
.sym 35511 proc_img_addr[4]
.sym 35512 proc_img_addr[3]
.sym 35518 proc_img_addr[0]
.sym 35519 proc_fb.ram.0.0.0_WCLKE
.sym 35520 proc_img_addr[2]
.sym 35524 proc_img_pxl[9]
.sym 35525 proc_img_addr[4]
.sym 35530 $PACKER_VCC_NET
.sym 35533 proc_img_addr[9]
.sym 35534 proc_img_pxl[8]
.sym 35539 proc_img_addr[7]
.sym 35543 proc_img_addr[8]
.sym 35544 proc_img_addr[5]
.sym 35546 proc_img_addr[3]
.sym 35547 proc_img_addr[6]
.sym 35548 proc_img_addr[1]
.sym 35555 proc_img_addr[6]
.sym 35565 proc_img_addr[0]
.sym 35566 proc_img_addr[1]
.sym 35568 proc_img_addr[2]
.sym 35569 proc_img_addr[3]
.sym 35570 proc_img_addr[4]
.sym 35571 proc_img_addr[5]
.sym 35572 proc_img_addr[6]
.sym 35573 proc_img_addr[7]
.sym 35574 proc_img_addr[8]
.sym 35575 proc_img_addr[9]
.sym 35576 clk50mhz_$glb_clk
.sym 35577 proc_fb.ram.0.0.0_WCLKE
.sym 35579 proc_img_pxl[8]
.sym 35583 proc_img_pxl[9]
.sym 35586 $PACKER_VCC_NET
.sym 35592 proc_img_addr[0]
.sym 35593 proc_fb.ram.0.0.0_WCLKE
.sym 35604 proc_img_pxl[10]
.sym 35608 proc_img_addr[5]
.sym 35609 proc_img_addr[5]
.sym 35611 proc_img_pxl[9]
.sym 35612 proc_img_addr[7]
.sym 35613 proc_img_pxl[11]
.sym 35614 proc_fb.ram.0.1.0_RCLKE
.sym 35619 display_img_addr[7]
.sym 35620 display_img_addr[8]
.sym 35621 display_img_addr[3]
.sym 35622 proc_img_pxl[11]
.sym 35624 proc_img_pxl[10]
.sym 35625 display_img_addr[5]
.sym 35626 display_img_addr[0]
.sym 35627 display_img_addr[6]
.sym 35630 display_img_addr[9]
.sym 35631 display_img_addr[2]
.sym 35632 $PACKER_VCC_NET
.sym 35633 display_img_addr[4]
.sym 35637 proc_fb.ram.0.2.0_RCLKE
.sym 35641 display_img_addr[1]
.sym 35667 display_img_addr[0]
.sym 35668 display_img_addr[1]
.sym 35670 display_img_addr[2]
.sym 35671 display_img_addr[3]
.sym 35672 display_img_addr[4]
.sym 35673 display_img_addr[5]
.sym 35674 display_img_addr[6]
.sym 35675 display_img_addr[7]
.sym 35676 display_img_addr[8]
.sym 35677 display_img_addr[9]
.sym 35678 clk50mhz_$glb_clk
.sym 35679 proc_fb.ram.0.2.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35684 proc_img_pxl[11]
.sym 35688 proc_img_pxl[10]
.sym 35695 capture.pclk_rg1
.sym 35700 capture.href_rg2
.sym 35706 proc_img_addr[4]
.sym 35713 proc_img_addr[6]
.sym 35714 proc_img_addr[9]
.sym 35723 proc_fb.ram.0.2.0_WCLKE
.sym 35725 proc_img_addr[1]
.sym 35731 proc_img_pxl[8]
.sym 35733 proc_img_addr[8]
.sym 35735 proc_img_addr[6]
.sym 35736 proc_img_addr[9]
.sym 35738 proc_img_addr[0]
.sym 35739 proc_img_addr[3]
.sym 35740 proc_img_addr[4]
.sym 35741 proc_img_addr[7]
.sym 35746 proc_img_addr[5]
.sym 35747 proc_img_addr[2]
.sym 35749 proc_img_pxl[9]
.sym 35750 $PACKER_VCC_NET
.sym 35757 proc_img_addr[7]
.sym 35769 proc_img_addr[0]
.sym 35770 proc_img_addr[1]
.sym 35772 proc_img_addr[2]
.sym 35773 proc_img_addr[3]
.sym 35774 proc_img_addr[4]
.sym 35775 proc_img_addr[5]
.sym 35776 proc_img_addr[6]
.sym 35777 proc_img_addr[7]
.sym 35778 proc_img_addr[8]
.sym 35779 proc_img_addr[9]
.sym 35780 clk50mhz_$glb_clk
.sym 35781 proc_fb.ram.0.2.0_WCLKE
.sym 35783 proc_img_pxl[8]
.sym 35787 proc_img_pxl[9]
.sym 35790 $PACKER_VCC_NET
.sym 35807 proc_img_addr[1]
.sym 35808 proc_img_addr[7]
.sym 35813 proc_img_addr[8]
.sym 35816 proc_img_addr[3]
.sym 35823 display_img_addr[3]
.sym 35824 display_img_addr[4]
.sym 35825 display_img_addr[7]
.sym 35827 display_img_addr[9]
.sym 35828 display_img_addr[6]
.sym 35829 display_img_addr[1]
.sym 35830 display_img_addr[0]
.sym 35831 proc_img_pxl[10]
.sym 35834 display_img_addr[5]
.sym 35835 display_img_addr[8]
.sym 35836 $PACKER_VCC_NET
.sym 35841 proc_fb.ram.0.1.0_RCLKE
.sym 35842 proc_img_pxl[11]
.sym 35847 display_img_addr[2]
.sym 35871 display_img_addr[0]
.sym 35872 display_img_addr[1]
.sym 35874 display_img_addr[2]
.sym 35875 display_img_addr[3]
.sym 35876 display_img_addr[4]
.sym 35877 display_img_addr[5]
.sym 35878 display_img_addr[6]
.sym 35879 display_img_addr[7]
.sym 35880 display_img_addr[8]
.sym 35881 display_img_addr[9]
.sym 35882 clk50mhz_$glb_clk
.sym 35883 proc_fb.ram.0.1.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35888 proc_img_pxl[11]
.sym 35892 proc_img_pxl[10]
.sym 35919 proc_img_addr[2]
.sym 35926 proc_img_addr[0]
.sym 35927 proc_fb.ram.0.1.0_WCLKE
.sym 35928 proc_img_pxl[9]
.sym 35929 proc_img_addr[7]
.sym 35933 proc_img_addr[4]
.sym 35938 $PACKER_VCC_NET
.sym 35941 proc_img_addr[9]
.sym 35942 proc_img_addr[6]
.sym 35944 proc_img_addr[2]
.sym 35945 proc_img_addr[1]
.sym 35946 proc_img_pxl[8]
.sym 35951 proc_img_addr[8]
.sym 35954 proc_img_addr[3]
.sym 35956 proc_img_addr[5]
.sym 35969 proc_img_addr[0]
.sym 35970 proc_img_addr[1]
.sym 35972 proc_img_addr[2]
.sym 35973 proc_img_addr[3]
.sym 35974 proc_img_addr[4]
.sym 35975 proc_img_addr[5]
.sym 35976 proc_img_addr[6]
.sym 35977 proc_img_addr[7]
.sym 35978 proc_img_addr[8]
.sym 35979 proc_img_addr[9]
.sym 35980 clk50mhz_$glb_clk
.sym 35981 proc_fb.ram.0.1.0_WCLKE
.sym 35983 proc_img_pxl[8]
.sym 35987 proc_img_pxl[9]
.sym 35990 $PACKER_VCC_NET
.sym 36018 proc_img_addr[5]
.sym 36094 led[1]$SB_IO_OUT
.sym 36102 proc_img_addr[4]
.sym 36103 proc_img_addr[5]
.sym 36106 proc_img_addr[9]
.sym 36108 proc_img_addr[6]
.sym 36111 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36115 proc_img_addr[1]
.sym 36149 proc_img_addr[6]
.sym 36207 proc_img_addr[6]
.sym 36225 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 36248 img_proc.colorpxls[9]
.sym 36250 img_proc.colorpxls[10]
.sym 36254 $PACKER_VCC_NET
.sym 36261 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36263 led_SB_LUT4_O_I1
.sym 36272 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36275 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36279 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36280 camera_config_steps[1]
.sym 36281 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36293 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36295 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36297 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36298 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 36299 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36304 img_proc.colorpxls[9]
.sym 36305 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36307 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36308 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36309 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36310 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36311 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36312 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36314 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36315 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36316 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36317 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36319 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 36320 img_proc.colorpxls[11]
.sym 36321 img_proc.colorpxls[4]
.sym 36322 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36323 img_proc.colorpxls[5]
.sym 36326 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36327 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36328 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36331 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36334 img_proc.colorpxls[5]
.sym 36337 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 36339 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 36340 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 36343 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36345 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36346 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36349 img_proc.colorpxls[4]
.sym 36350 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36355 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36357 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36358 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36361 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36362 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36363 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36364 img_proc.colorpxls[11]
.sym 36367 img_proc.colorpxls[9]
.sym 36368 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36369 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36370 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36377 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 36378 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36379 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 36380 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36381 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36384 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 36385 proc_img_addr[3]
.sym 36388 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36392 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 36407 img_proc.colorpxls[4]
.sym 36409 img_proc.colorpxls[5]
.sym 36416 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36418 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36419 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36422 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36424 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36425 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36428 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36431 img_proc.colorpxls_rght[1]
.sym 36432 img_proc.colorpxls[8]
.sym 36433 img_proc.colorpxls[5]
.sym 36434 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36435 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36437 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36438 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36439 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36440 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36441 img_proc.colorpxls[10]
.sym 36445 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36448 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36449 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36451 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36454 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36455 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36456 img_proc.colorpxls[8]
.sym 36457 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36460 img_proc.colorpxls[5]
.sym 36461 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36462 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36463 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36469 img_proc.colorpxls_rght[1]
.sym 36472 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36473 img_proc.colorpxls[10]
.sym 36474 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36475 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36479 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36480 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36481 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36484 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36486 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36487 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36490 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36491 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36492 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36493 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 36498 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36499 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36500 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36501 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36502 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36503 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36504 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36513 display_img_addr[1]
.sym 36519 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36525 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36526 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36539 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36542 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36543 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36548 img_proc.colorpxls_left[2]
.sym 36550 img_proc.colorpxls_left[4]
.sym 36551 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 36552 img_proc.colorpxls[7]
.sym 36553 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36554 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36557 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36560 img_proc.colorpxls_left[1]
.sym 36563 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36564 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 36567 img_proc.colorpxls_left[0]
.sym 36571 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36572 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36573 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36577 img_proc.colorpxls[7]
.sym 36578 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36579 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36580 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36586 img_proc.colorpxls_left[4]
.sym 36590 img_proc.colorpxls_left[1]
.sym 36595 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 36596 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 36597 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36602 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36603 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36604 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 36607 img_proc.colorpxls_left[0]
.sym 36613 img_proc.colorpxls_left[2]
.sym 36620 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36621 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36622 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 36623 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36625 img_proc.colorpxls_left[0]
.sym 36626 img_proc.colorpxls_left[1]
.sym 36630 proc_img_addr[1]
.sym 36647 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36649 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36651 led_SB_LUT4_O_I1
.sym 36652 camera_config_steps[0]
.sym 36654 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36661 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36666 img_proc.colorpxls_left[5]
.sym 36672 img_proc.colorpxls_left[3]
.sym 36675 img_proc.colorpxls_left[6]
.sym 36679 img_proc.colorpxls_left[2]
.sym 36680 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36682 img_proc.colorpxls_left[0]
.sym 36684 img_proc.colorpxls_left[7]
.sym 36688 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36689 img_proc.colorpxls_left[4]
.sym 36691 img_proc.colorpxls_left[1]
.sym 36693 $nextpnr_ICESTORM_LC_17$O
.sym 36695 img_proc.colorpxls_left[0]
.sym 36699 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 36702 img_proc.colorpxls_left[1]
.sym 36705 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 36706 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36708 img_proc.colorpxls_left[2]
.sym 36709 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 36711 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 36712 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36713 img_proc.colorpxls_left[3]
.sym 36715 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 36717 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 36718 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36719 img_proc.colorpxls_left[4]
.sym 36721 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 36723 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 36724 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36726 img_proc.colorpxls_left[5]
.sym 36727 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 36729 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 36730 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36731 img_proc.colorpxls_left[6]
.sym 36733 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 36735 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 36736 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36738 img_proc.colorpxls_left[7]
.sym 36739 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 36740 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36741 clk50mhz_$glb_clk
.sym 36742 rst$SB_IO_IN_$glb_sr
.sym 36745 camera_config_steps[0]
.sym 36758 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36767 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36768 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 36770 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 36771 $PACKER_VCC_NET
.sym 36773 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36776 camera_config_steps[2]
.sym 36777 camera_config_steps[1]
.sym 36778 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36779 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 36785 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 36788 display_img_addr[4]
.sym 36799 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36800 img_proc.colorpxls_left[8]
.sym 36801 img_proc.colorpxls_left[9]
.sym 36802 img_proc.colorpxls_left[10]
.sym 36809 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36811 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36814 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36816 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 36817 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36819 img_proc.colorpxls_left[8]
.sym 36820 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 36822 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 36823 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36825 img_proc.colorpxls_left[9]
.sym 36826 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 36830 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36831 img_proc.colorpxls_left[10]
.sym 36832 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 36836 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36843 display_img_addr[4]
.sym 36859 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 36861 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 36863 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 36864 clk50mhz_$glb_clk
.sym 36865 rst$SB_IO_IN_$glb_sr
.sym 36867 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36868 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36869 camera_config_steps[1]
.sym 36871 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 36872 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36873 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36874 orig_img_addr[8]
.sym 36877 orig_img_addr[8]
.sym 36879 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 36889 camera_config_steps[0]
.sym 36890 camera_config_steps[0]
.sym 36891 controller.data_wr[1]
.sym 36894 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 36895 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 36896 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 36897 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 36909 camera_config_steps[0]
.sym 36912 camera_config_steps[5]
.sym 36918 camera_config_steps[3]
.sym 36926 camera_config_steps[1]
.sym 36927 camera_config_steps[4]
.sym 36933 camera_config_steps[2]
.sym 36934 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36939 $nextpnr_ICESTORM_LC_4$O
.sym 36942 camera_config_steps[0]
.sym 36945 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 36948 camera_config_steps[1]
.sym 36951 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 36953 camera_config_steps[2]
.sym 36955 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 36957 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 36959 camera_config_steps[3]
.sym 36961 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 36963 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 36966 camera_config_steps[4]
.sym 36967 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 36972 camera_config_steps[5]
.sym 36973 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 36978 camera_config_steps[3]
.sym 36979 camera_config_steps[2]
.sym 36982 camera_config_steps[5]
.sym 36983 camera_config_steps[4]
.sym 36986 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36987 clk50mhz_$glb_clk
.sym 36988 rst$SB_IO_IN_$glb_sr
.sym 36989 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 36990 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36991 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 36992 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36993 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 36994 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 36995 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 36996 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36998 orig_img_addr[9]
.sym 36999 orig_img_addr[9]
.sym 37000 proc_img_addr[7]
.sym 37004 camera_config_steps[1]
.sym 37009 camera_config_steps[3]
.sym 37013 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 37014 camera_config_steps[2]
.sym 37015 camera_config_steps[1]
.sym 37016 camera_config_steps[3]
.sym 37017 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 37018 camera_config_steps[4]
.sym 37019 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 37020 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37021 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37022 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37024 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 37033 camera_config_steps[1]
.sym 37035 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 37037 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 37038 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 37040 camera_config_steps[2]
.sym 37041 camera_config_steps[3]
.sym 37042 camera_config_steps[4]
.sym 37043 camera_config_steps[5]
.sym 37044 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37046 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37049 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 37050 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 37052 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 37054 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37055 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37057 camera_config_steps[0]
.sym 37063 camera_config_steps[3]
.sym 37064 camera_config_steps[2]
.sym 37065 camera_config_steps[0]
.sym 37066 camera_config_steps[1]
.sym 37069 camera_config_steps[1]
.sym 37070 camera_config_steps[3]
.sym 37071 camera_config_steps[2]
.sym 37072 camera_config_steps[0]
.sym 37075 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 37076 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 37077 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 37078 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 37081 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 37082 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37083 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37084 camera_config_steps[5]
.sym 37087 camera_config_steps[3]
.sym 37088 camera_config_steps[2]
.sym 37094 camera_config_steps[5]
.sym 37095 camera_config_steps[4]
.sym 37099 camera_config_steps[3]
.sym 37100 camera_config_steps[2]
.sym 37101 camera_config_steps[0]
.sym 37102 camera_config_steps[1]
.sym 37105 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37106 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37107 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 37108 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 37112 controller.data_wr[1]
.sym 37113 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 37114 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 37115 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37116 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 37117 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 37118 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 37119 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 37121 orig_img_addr[3]
.sym 37122 orig_img_addr[3]
.sym 37123 proc_img_addr[4]
.sym 37126 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 37136 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 37137 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 37138 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37140 camera_config_steps[0]
.sym 37143 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 37144 camera_config_steps[0]
.sym 37145 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37146 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37147 led_SB_LUT4_O_I1
.sym 37153 camera_config_steps[4]
.sym 37155 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 37157 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 37158 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 37161 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 37162 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37163 camera_config_steps[5]
.sym 37165 camera_config_steps[0]
.sym 37166 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37167 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 37168 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 37169 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 37170 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37171 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 37172 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 37173 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 37174 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 37175 camera_config_steps[1]
.sym 37177 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 37178 camera_config_steps[4]
.sym 37179 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37181 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37182 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 37183 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 37186 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37187 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 37188 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 37189 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37192 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37193 camera_config_steps[1]
.sym 37194 camera_config_steps[0]
.sym 37195 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37198 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 37199 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 37200 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 37201 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 37205 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 37206 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 37207 camera_config_steps[4]
.sym 37210 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 37211 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 37212 camera_config_steps[4]
.sym 37213 camera_config_steps[5]
.sym 37216 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 37217 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 37218 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 37219 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 37222 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 37225 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 37228 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37230 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37231 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 37235 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 37236 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 37237 controller.addr[6]
.sym 37238 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I3_O
.sym 37239 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 37240 controller.addr[5]
.sym 37241 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 37242 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37246 proc_img_addr[5]
.sym 37250 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 37255 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 37258 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 37259 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37260 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 37261 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37262 camera_config_steps[1]
.sym 37263 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 37264 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37266 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37267 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37268 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37270 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 37276 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 37277 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 37278 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 37279 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37280 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37281 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 37282 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37286 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 37288 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 37289 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 37290 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 37291 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37292 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 37294 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 37295 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 37296 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37297 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 37298 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 37299 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37300 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 37301 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 37302 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37304 camera_config_steps[0]
.sym 37305 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37307 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 37309 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 37310 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37311 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 37312 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 37315 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 37317 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 37321 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 37322 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37323 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 37324 camera_config_steps[0]
.sym 37327 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37328 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 37329 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 37330 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 37333 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 37334 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 37335 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37336 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 37339 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37340 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37341 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37342 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37345 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 37348 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 37351 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 37352 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37353 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 37354 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 37356 clk50mhz_$glb_clk
.sym 37357 rst$SB_IO_IN_$glb_sr
.sym 37358 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37359 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 37360 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37361 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 37362 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 37363 led_SB_LUT4_O_I1
.sym 37364 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 37365 controller.i_sccb.send_rg[0]
.sym 37368 orig_img_addr[5]
.sym 37369 proc_img_addr[9]
.sym 37374 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 37381 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 37382 controller.addr[6]
.sym 37384 controller.data_wr[1]
.sym 37385 controller.data_wr[3]
.sym 37387 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 37388 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 37390 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 37392 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37393 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 37400 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37401 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 37402 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37403 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 37404 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37405 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37406 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37407 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 37408 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37409 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 37410 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 37411 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37412 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 37414 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 37415 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37416 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 37419 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 37420 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 37422 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37423 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 37424 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37425 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 37426 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 37427 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 37428 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 37432 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 37433 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 37434 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 37435 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 37438 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37440 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 37441 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 37444 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 37445 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37446 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37447 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37450 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37451 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 37452 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 37453 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 37456 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37457 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37458 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37459 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37462 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 37465 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 37468 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 37469 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 37470 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 37471 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37474 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 37476 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 37479 clk50mhz_$glb_clk
.sym 37480 rst$SB_IO_IN_$glb_sr
.sym 37484 controller.i_sccb.send_rg[2]
.sym 37486 controller.i_sccb.send_rg[4]
.sym 37487 controller.i_sccb.send_rg[3]
.sym 37488 controller.i_sccb.send_rg[1]
.sym 37492 proc_img_addr[6]
.sym 37495 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 37502 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 37504 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37508 controller.addr[4]
.sym 37510 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37511 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 37522 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 37524 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 37526 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 37531 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37532 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37534 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37535 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 37536 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 37537 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 37538 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37540 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 37543 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 37544 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 37548 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 37551 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37552 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37553 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 37555 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37558 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 37561 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37562 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 37564 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 37567 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 37569 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 37573 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 37574 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37579 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 37580 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37582 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37585 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37586 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 37587 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 37588 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 37591 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37593 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37598 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 37599 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 37600 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 37602 clk50mhz_$glb_clk
.sym 37603 rst$SB_IO_IN_$glb_sr
.sym 37604 controller.i_sccb.send_rg[12]
.sym 37608 controller.i_sccb.send_rg[14]
.sym 37610 controller.i_sccb.send_rg[13]
.sym 37614 orig_img_addr[7]
.sym 37637 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 37646 controller.i_sccb.send_rg[7]
.sym 37647 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37648 controller.i_sccb.clr_datarg
.sym 37650 controller.i_sccb.send_rg[4]
.sym 37652 controller.addr[1]
.sym 37653 controller.i_sccb.send_rg[6]
.sym 37654 controller.i_sccb.clr_datarg
.sym 37655 controller.addr[2]
.sym 37657 controller.data_wr[5]
.sym 37658 controller.data_wr[7]
.sym 37659 controller.i_sccb.send_rg[10]
.sym 37662 controller.addr[0]
.sym 37664 controller.i_sccb.send_rg[5]
.sym 37665 proc_img_addr[6]
.sym 37666 controller.i_sccb.send_rg[8]
.sym 37668 controller.i_sccb.send_rg[9]
.sym 37669 controller.data_wr[6]
.sym 37673 controller.addr[3]
.sym 37678 controller.i_sccb.clr_datarg
.sym 37679 controller.data_wr[6]
.sym 37680 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37681 controller.i_sccb.send_rg[5]
.sym 37684 controller.i_sccb.clr_datarg
.sym 37685 controller.data_wr[7]
.sym 37686 controller.i_sccb.send_rg[6]
.sym 37687 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37690 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37691 controller.addr[3]
.sym 37692 controller.i_sccb.clr_datarg
.sym 37693 controller.i_sccb.send_rg[10]
.sym 37696 controller.data_wr[5]
.sym 37697 controller.i_sccb.clr_datarg
.sym 37698 controller.i_sccb.send_rg[4]
.sym 37699 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37702 proc_img_addr[6]
.sym 37708 controller.addr[0]
.sym 37709 controller.i_sccb.clr_datarg
.sym 37710 controller.i_sccb.send_rg[7]
.sym 37711 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37714 controller.i_sccb.clr_datarg
.sym 37715 controller.i_sccb.send_rg[9]
.sym 37716 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37717 controller.addr[2]
.sym 37720 controller.i_sccb.send_rg[8]
.sym 37721 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37722 controller.addr[1]
.sym 37723 controller.i_sccb.clr_datarg
.sym 37724 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 37725 clk50mhz_$glb_clk
.sym 37726 rst$SB_IO_IN_$glb_sr
.sym 37737 cam_fb.ram.0.1.0_RCLKE
.sym 37741 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37758 proc_img_addr[1]
.sym 37861 proc_img_addr[3]
.sym 37863 controller.i_sccb.clr_datarg
.sym 37868 controller.i_sccb.clr_datarg
.sym 37878 orig_img_addr[2]
.sym 37879 orig_img_addr[0]
.sym 37880 orig_img_addr[3]
.sym 37884 orig_img_addr[5]
.sym 37916 orig_img_addr[1]
.sym 37933 orig_img_addr[1]
.sym 37971 clk50mhz_$glb_clk
.sym 37972 rst$SB_IO_IN_$glb_sr
.sym 37973 capture_data[5]
.sym 37983 orig_img_addr[9]
.sym 37984 orig_img_addr[2]
.sym 37998 orig_img_addr[6]
.sym 38000 orig_img_addr[7]
.sym 38002 orig_img_addr[1]
.sym 38035 capture.data_rg2[5]
.sym 38037 proc_img_addr[6]
.sym 38050 capture.data_rg2[5]
.sym 38084 proc_img_addr[6]
.sym 38094 clk50mhz_$glb_clk
.sym 38095 rst$SB_IO_IN_$glb_sr
.sym 38106 orig_img_addr[3]
.sym 38107 proc_img_addr[4]
.sym 38118 $PACKER_VCC_NET
.sym 38121 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38124 orig_img_addr[6]
.sym 38126 orig_img_addr[7]
.sym 38128 orig_img_addr[1]
.sym 38142 orig_img_addr[5]
.sym 38143 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38149 orig_img_addr[0]
.sym 38151 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38155 orig_img_addr[1]
.sym 38156 orig_img_addr[3]
.sym 38159 orig_img_addr[6]
.sym 38163 orig_img_addr[2]
.sym 38165 orig_img_addr[4]
.sym 38168 orig_img_addr[7]
.sym 38169 $nextpnr_ICESTORM_LC_10$O
.sym 38171 orig_img_addr[0]
.sym 38175 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 38177 orig_img_addr[1]
.sym 38181 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 38182 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38183 orig_img_addr[2]
.sym 38185 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 38187 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 38188 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38190 orig_img_addr[3]
.sym 38191 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 38193 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 38194 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38195 orig_img_addr[4]
.sym 38197 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 38199 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 38200 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38202 orig_img_addr[5]
.sym 38203 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 38205 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 38206 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38208 orig_img_addr[6]
.sym 38209 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 38211 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 38212 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38213 orig_img_addr[7]
.sym 38215 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 38217 clk50mhz_$glb_clk
.sym 38218 rst$SB_IO_IN_$glb_sr
.sym 38219 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 38220 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 38221 orig_img_addr[1]
.sym 38227 orig_img_addr[4]
.sym 38230 capture.href_rg2
.sym 38233 capture_data[7]
.sym 38237 orig_img_addr[2]
.sym 38239 orig_img_addr[3]
.sym 38241 orig_img_addr[4]
.sym 38244 orig_img_addr[2]
.sym 38246 cam_fb.ram.0.0.0_RCLKE
.sym 38255 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 38266 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38267 orig_img_addr[7]
.sym 38268 orig_img_addr[8]
.sym 38269 cam_fb.ram.0.4.0_RCLKE
.sym 38272 orig_img_addr[4]
.sym 38273 orig_img_addr[5]
.sym 38277 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 38278 orig_img_addr[10]
.sym 38279 orig_img_addr[11]
.sym 38280 orig_img_addr[12]
.sym 38281 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 38285 orig_img_addr[9]
.sym 38290 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38292 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 38293 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38294 orig_img_addr[8]
.sym 38296 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 38298 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 38299 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38300 orig_img_addr[9]
.sym 38302 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 38304 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 38305 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38307 orig_img_addr[10]
.sym 38308 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 38310 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 38311 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38313 orig_img_addr[11]
.sym 38314 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 38318 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38319 orig_img_addr[12]
.sym 38320 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 38323 orig_img_addr[7]
.sym 38324 orig_img_addr[5]
.sym 38325 orig_img_addr[4]
.sym 38326 orig_img_addr[9]
.sym 38330 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 38331 cam_fb.ram.0.4.0_RCLKE
.sym 38332 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 38335 orig_img_addr[11]
.sym 38336 orig_img_addr[12]
.sym 38338 orig_img_addr[10]
.sym 38340 clk50mhz_$glb_clk
.sym 38341 rst$SB_IO_IN_$glb_sr
.sym 38354 orig_img_addr[8]
.sym 38358 orig_img_addr[9]
.sym 38365 orig_img_addr[1]
.sym 38366 cam_fb.ram.0.2.0_RCLKE
.sym 38368 capture_addr[2]
.sym 38372 cam_fb.ram.0.0.0_RCLKE
.sym 38374 cam_fb.ram.0.3.0_RCLKE
.sym 38376 orig_img_addr[0]
.sym 38377 cam_fb.ram.0.1.0_RCLKE
.sym 38393 orig_img_addr[10]
.sym 38394 orig_img_addr[11]
.sym 38395 orig_img_addr[12]
.sym 38404 orig_img_addr[2]
.sym 38416 orig_img_addr[11]
.sym 38417 orig_img_addr[10]
.sym 38419 orig_img_addr[12]
.sym 38422 orig_img_addr[12]
.sym 38423 orig_img_addr[11]
.sym 38424 orig_img_addr[10]
.sym 38441 orig_img_addr[10]
.sym 38442 orig_img_addr[11]
.sym 38443 orig_img_addr[12]
.sym 38448 orig_img_addr[2]
.sym 38458 orig_img_addr[12]
.sym 38459 orig_img_addr[11]
.sym 38460 orig_img_addr[10]
.sym 38463 clk50mhz_$glb_clk
.sym 38464 rst$SB_IO_IN_$glb_sr
.sym 38476 proc_img_addr[7]
.sym 38477 cam_fb.ram.0.1.0_RDATA_3
.sym 38481 cam_fb.ram.0.4.0_RCLKE
.sym 38487 cam_fb.ram.0.2.0_RCLKE
.sym 38491 orig_img_addr[6]
.sym 38497 proc_img_addr[3]
.sym 38499 proc_img_addr[6]
.sym 38500 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 38519 orig_img_addr[4]
.sym 38539 orig_img_addr[4]
.sym 38586 clk50mhz_$glb_clk
.sym 38587 rst$SB_IO_IN_$glb_sr
.sym 38599 proc_img_addr[4]
.sym 38602 capture.red_SB_DFFER_Q_E
.sym 38603 $PACKER_VCC_NET
.sym 38605 orig_img_addr[3]
.sym 38610 $PACKER_VCC_NET
.sym 38647 orig_img_addr[5]
.sym 38656 $PACKER_VCC_NET
.sym 38664 orig_img_addr[5]
.sym 38693 $PACKER_VCC_NET
.sym 38709 clk50mhz_$glb_clk
.sym 38710 rst$SB_IO_IN_$glb_sr
.sym 38723 proc_img_addr[5]
.sym 38734 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 38746 proc_img_addr[11]
.sym 38754 orig_img_addr[3]
.sym 38766 orig_img_addr[8]
.sym 38778 orig_img_addr[9]
.sym 38788 orig_img_addr[9]
.sym 38811 orig_img_addr[3]
.sym 38815 orig_img_addr[8]
.sym 38832 clk50mhz_$glb_clk
.sym 38833 rst$SB_IO_IN_$glb_sr
.sym 38846 capture_data[2]
.sym 38848 proc_img_addr[8]
.sym 38856 proc_img_addr[3]
.sym 38860 proc_img_addr[10]
.sym 38861 orig_img_addr[0]
.sym 38862 capture.vsync_3up
.sym 38863 $PACKER_VCC_NET
.sym 38864 capture_addr[2]
.sym 38868 $PACKER_GND_NET
.sym 38880 orig_img_addr[10]
.sym 38885 orig_img_addr[11]
.sym 38928 orig_img_addr[11]
.sym 38938 orig_img_addr[10]
.sym 38955 clk50mhz_$glb_clk
.sym 38956 rst$SB_IO_IN_$glb_sr
.sym 38968 proc_img_addr[6]
.sym 38983 proc_img_addr[6]
.sym 38988 orig_img_addr[6]
.sym 38992 capture_addr[2]
.sym 39009 capture.vsync_3up
.sym 39028 $PACKER_GND_NET
.sym 39049 $PACKER_GND_NET
.sym 39077 capture.vsync_3up
.sym 39078 clk50mhz_$glb_clk
.sym 39079 rst$SB_IO_IN_$glb_sr
.sym 39089 orig_img_addr[7]
.sym 39090 orig_img_addr[7]
.sym 39095 capture.vsync_3up
.sym 39096 capture.red_SB_DFFER_Q_E
.sym 39109 $PACKER_VCC_NET
.sym 39129 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 39132 capture.cnt_pxl_base[2]
.sym 39134 capture.vsync_3up
.sym 39139 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 39145 capture.href_rg2
.sym 39172 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 39173 capture.vsync_3up
.sym 39174 capture.href_rg2
.sym 39175 capture.cnt_pxl_base[2]
.sym 39200 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 39201 clk50mhz_$glb_clk
.sym 39202 rst$SB_IO_IN_$glb_sr
.sym 39212 cam_fb.ram.0.1.0_RCLKE
.sym 39215 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 39223 capture_addr[2]
.sym 39361 orig_img_addr[0]
.sym 39457 orig_img_addr[2]
.sym 39458 orig_img_addr[9]
.sym 39461 capture.vsync_3up
.sym 39462 proc_img_addr[7]
.sym 39467 proc_fb.ram.0.1.0_RCLKE
.sym 39474 proc_img_addr[6]
.sym 39476 orig_img_addr[6]
.sym 39477 proc_img_addr[0]
.sym 39521 orig_img_addr[0]
.sym 39559 orig_img_addr[0]
.sym 39570 clk50mhz_$glb_clk
.sym 39571 rst$SB_IO_IN_$glb_sr
.sym 39581 orig_img_addr[3]
.sym 39636 orig_img_addr[6]
.sym 39685 orig_img_addr[6]
.sym 39693 clk50mhz_$glb_clk
.sym 39694 rst$SB_IO_IN_$glb_sr
.sym 39703 capture.href_rg2
.sym 39708 $PACKER_GND_NET
.sym 39885 orig_img_addr[7]
.sym 39917 orig_img_addr[7]
.sym 39939 clk50mhz_$glb_clk
.sym 39940 rst$SB_IO_IN_$glb_sr
.sym 39949 proc_img_addr[7]
.sym 40182 camera_config_steps[1]
.sym 40185 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40186 $PACKER_VCC_NET
.sym 40214 centroid[1]
.sym 40228 camera_config_steps[1]
.sym 40236 led_SB_LUT4_O_I1
.sym 40281 led_SB_LUT4_O_I1
.sym 40283 centroid[1]
.sym 40284 camera_config_steps[1]
.sym 40358 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40362 led[2]$SB_IO_OUT
.sym 40369 img_proc.colorpxls[8]
.sym 40370 img_proc.colorpxls[11]
.sym 40372 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 40375 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40377 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 40378 img_proc.colorpxls[9]
.sym 40382 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 40383 img_proc.colorpxls[10]
.sym 40384 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40388 img_proc.colorpxls[6]
.sym 40390 img_proc.colorpxls[4]
.sym 40391 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 40392 img_proc.colorpxls[5]
.sym 40393 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 40398 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40400 img_proc.colorpxls[7]
.sym 40401 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[1]
.sym 40403 img_proc.colorpxls[4]
.sym 40404 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40407 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[2]
.sym 40409 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40410 img_proc.colorpxls[5]
.sym 40413 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[3]
.sym 40415 img_proc.colorpxls[6]
.sym 40416 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 40419 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[4]
.sym 40421 img_proc.colorpxls[7]
.sym 40422 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 40425 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[5]
.sym 40427 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 40428 img_proc.colorpxls[8]
.sym 40431 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[6]
.sym 40433 img_proc.colorpxls[9]
.sym 40434 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 40437 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[7]
.sym 40439 img_proc.colorpxls[10]
.sym 40440 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 40443 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[8]
.sym 40445 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40446 img_proc.colorpxls[11]
.sym 40451 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40452 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40457 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40458 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40462 controller.i_sccb.clr_datarg
.sym 40464 img_proc.colorpxls[9]
.sym 40473 img_proc.colorpxls[8]
.sym 40474 img_proc.colorpxls[11]
.sym 40486 $PACKER_VCC_NET
.sym 40487 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[8]
.sym 40494 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 40496 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40497 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40502 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40508 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40510 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40512 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40513 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40516 img_proc.colorpxls[6]
.sym 40520 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 40524 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[9]
.sym 40527 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40530 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO[10]
.sym 40533 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40536 $nextpnr_ICESTORM_LC_27$I3
.sym 40538 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 40546 $nextpnr_ICESTORM_LC_27$I3
.sym 40549 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40550 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40551 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 40552 img_proc.colorpxls[6]
.sym 40555 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40556 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 40558 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 40561 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 40562 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40563 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40567 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 40568 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40569 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40570 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40578 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40588 img_proc.colorpxls_rght[5]
.sym 40589 img_proc.colorpxls_rght[4]
.sym 40590 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 40591 img_proc.colorpxls_rght[0]
.sym 40604 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40609 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40616 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40621 img_proc.colorpxls_left[1]
.sym 40622 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40624 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40626 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40627 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40628 img_proc.colorpxls_left[0]
.sym 40629 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40634 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40637 img_proc.colorpxls_left[6]
.sym 40638 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40641 img_proc.colorpxls_left[2]
.sym 40642 img_proc.colorpxls_left[3]
.sym 40643 img_proc.colorpxls_left[4]
.sym 40644 img_proc.colorpxls_left[5]
.sym 40646 img_proc.colorpxls_left[7]
.sym 40647 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 40649 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40650 img_proc.colorpxls_left[0]
.sym 40653 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 40655 img_proc.colorpxls_left[1]
.sym 40656 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40657 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 40659 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 40661 img_proc.colorpxls_left[2]
.sym 40662 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40663 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 40665 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 40667 img_proc.colorpxls_left[3]
.sym 40668 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40669 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 40671 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 40673 img_proc.colorpxls_left[4]
.sym 40674 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40675 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 40677 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 40679 img_proc.colorpxls_left[5]
.sym 40680 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40681 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 40683 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 40685 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40686 img_proc.colorpxls_left[6]
.sym 40687 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 40689 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 40691 img_proc.colorpxls_left[7]
.sym 40692 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40693 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 40697 controller.i_regs.cnt300ms[4]
.sym 40698 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40699 controller.i_regs.cnt300ms[6]
.sym 40700 controller.i_regs.cnt300ms[5]
.sym 40702 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40704 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40711 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40712 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40715 controller.i_sccb.pr_sccb_st[0]
.sym 40720 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40722 controller.i_regs.cnt300ms[16]
.sym 40730 camera_config_steps[0]
.sym 40732 controller.i_regs.cnt300ms[20]
.sym 40733 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 40741 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40743 img_proc.colorpxls_left[0]
.sym 40752 img_proc.colorpxls_left[6]
.sym 40754 img_proc.colorpxls_left[8]
.sym 40755 img_proc.colorpxls_left[9]
.sym 40756 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 40764 img_proc.colorpxls_left[10]
.sym 40765 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40767 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40768 img_proc.colorpxls_left[1]
.sym 40769 img_proc.colorpxls_rght[10]
.sym 40770 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 40772 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40773 img_proc.colorpxls_left[8]
.sym 40774 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 40776 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 40778 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40779 img_proc.colorpxls_left[9]
.sym 40780 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 40783 img_proc.colorpxls_rght[10]
.sym 40784 img_proc.colorpxls_left[10]
.sym 40786 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 40791 img_proc.colorpxls_left[6]
.sym 40801 img_proc.colorpxls_left[0]
.sym 40804 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40808 img_proc.colorpxls_left[1]
.sym 40809 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40810 img_proc.colorpxls_left[0]
.sym 40817 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 40818 clk50mhz_$glb_clk
.sym 40819 rst$SB_IO_IN_$glb_sr
.sym 40821 controller.i_regs.cnt300ms[15]
.sym 40822 controller.i_regs.cnt300ms[10]
.sym 40823 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 40824 controller.i_regs.cnt300ms[8]
.sym 40825 controller.i_regs.cnt300ms[12]
.sym 40826 controller.i_regs.cnt300ms[9]
.sym 40827 controller.i_regs.cnt300ms[14]
.sym 40837 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40844 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 40850 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40851 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40853 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40855 camera_config_steps[1]
.sym 40879 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40887 camera_config_steps[0]
.sym 40909 camera_config_steps[0]
.sym 40940 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40941 clk50mhz_$glb_clk
.sym 40942 rst$SB_IO_IN_$glb_sr
.sym 40943 controller.i_regs.cnt300ms[16]
.sym 40944 controller.i_regs.cnt300ms[18]
.sym 40945 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40946 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40947 controller.i_regs.cnt300ms[21]
.sym 40948 controller.i_regs.cnt300ms[20]
.sym 40949 controller.i_regs.cnt300ms[22]
.sym 40971 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40986 camera_config_steps[0]
.sym 40987 camera_config_steps[1]
.sym 40990 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 40991 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 40993 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40994 camera_config_steps[0]
.sym 40995 camera_config_steps[3]
.sym 40997 camera_config_steps[2]
.sym 41005 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41007 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 41010 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41011 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41014 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41015 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41023 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41024 camera_config_steps[0]
.sym 41025 camera_config_steps[1]
.sym 41026 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 41029 camera_config_steps[3]
.sym 41030 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41031 camera_config_steps[2]
.sym 41032 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41036 camera_config_steps[0]
.sym 41037 camera_config_steps[1]
.sym 41047 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41048 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41049 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 41050 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41054 camera_config_steps[0]
.sym 41056 camera_config_steps[1]
.sym 41059 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41061 camera_config_steps[1]
.sym 41062 camera_config_steps[3]
.sym 41063 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41064 clk50mhz_$glb_clk
.sym 41065 rst$SB_IO_IN_$glb_sr
.sym 41079 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41082 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41084 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41089 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 41091 controller.i_regs.cnt300ms[13]
.sym 41092 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 41094 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 41107 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 41108 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 41110 camera_config_steps[1]
.sym 41111 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41112 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41114 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41116 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41118 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41119 camera_config_steps[0]
.sym 41121 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41122 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 41125 camera_config_steps[1]
.sym 41130 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41133 camera_config_steps[2]
.sym 41134 camera_config_steps[3]
.sym 41140 camera_config_steps[3]
.sym 41141 camera_config_steps[2]
.sym 41142 camera_config_steps[1]
.sym 41143 camera_config_steps[0]
.sym 41146 camera_config_steps[0]
.sym 41147 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41148 camera_config_steps[1]
.sym 41152 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 41153 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 41154 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 41155 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41158 camera_config_steps[2]
.sym 41161 camera_config_steps[3]
.sym 41164 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41165 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41170 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41172 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41173 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41176 camera_config_steps[1]
.sym 41177 camera_config_steps[0]
.sym 41178 camera_config_steps[3]
.sym 41179 camera_config_steps[2]
.sym 41184 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41185 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41197 orig_img_addr[1]
.sym 41200 orig_img_addr[1]
.sym 41211 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 41212 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 41216 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41220 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 41231 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41232 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 41233 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41234 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 41235 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 41236 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 41237 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 41238 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 41239 camera_config_steps[0]
.sym 41240 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 41241 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41242 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 41243 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 41244 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 41245 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41248 camera_config_steps[1]
.sym 41249 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41250 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41251 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41252 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 41253 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 41255 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 41256 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 41257 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41258 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41259 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 41263 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41264 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 41266 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 41269 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41270 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 41272 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 41275 camera_config_steps[1]
.sym 41276 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41278 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 41282 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 41283 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 41284 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 41287 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 41288 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41289 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 41290 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41293 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41294 camera_config_steps[1]
.sym 41295 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41296 camera_config_steps[0]
.sym 41299 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 41300 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 41301 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41302 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 41305 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 41306 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41307 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 41308 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41310 clk50mhz_$glb_clk
.sym 41311 rst$SB_IO_IN_$glb_sr
.sym 41324 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 41325 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41337 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 41339 controller.i_sccb.send_rg[0]
.sym 41341 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 41347 camera_config_steps[1]
.sym 41353 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 41354 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 41355 camera_config_steps[3]
.sym 41356 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41360 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 41361 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41362 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 41364 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 41365 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41366 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 41367 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 41368 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41369 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 41370 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 41372 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O
.sym 41373 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 41375 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 41377 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 41378 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 41380 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I3_O
.sym 41381 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 41382 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 41386 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 41388 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 41392 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 41393 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 41394 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41395 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 41398 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41399 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 41400 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 41401 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 41404 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 41405 camera_config_steps[3]
.sym 41410 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 41411 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 41412 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 41416 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 41417 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 41418 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 41422 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 41423 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41424 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 41425 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 41428 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O
.sym 41429 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 41431 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I3_O
.sym 41433 clk50mhz_$glb_clk
.sym 41434 rst$SB_IO_IN_$glb_sr
.sym 41437 controller.addr[7]
.sym 41440 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 41463 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 41466 controller.addr[5]
.sym 41467 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 41478 controller.addr[6]
.sym 41479 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41480 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 41481 controller.addr[5]
.sym 41483 camera_config_steps[1]
.sym 41486 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41487 controller.addr[4]
.sym 41488 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 41489 camera_config_steps[0]
.sym 41490 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 41491 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41492 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 41494 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 41496 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 41497 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 41499 controller.i_sccb.clr_datarg
.sym 41501 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 41502 controller.addr[7]
.sym 41504 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 41505 controller.data_wr[0]
.sym 41509 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 41510 camera_config_steps[1]
.sym 41511 camera_config_steps[0]
.sym 41515 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 41516 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 41517 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 41518 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 41521 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 41522 camera_config_steps[1]
.sym 41523 camera_config_steps[0]
.sym 41524 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41527 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 41528 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 41529 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 41530 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41533 camera_config_steps[0]
.sym 41534 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41535 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 41536 camera_config_steps[1]
.sym 41539 controller.addr[5]
.sym 41540 controller.addr[4]
.sym 41541 controller.addr[7]
.sym 41542 controller.addr[6]
.sym 41545 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 41546 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 41547 camera_config_steps[0]
.sym 41548 camera_config_steps[1]
.sym 41551 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41552 controller.data_wr[0]
.sym 41553 controller.i_sccb.clr_datarg
.sym 41555 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 41556 clk50mhz_$glb_clk
.sym 41557 rst$SB_IO_IN_$glb_sr
.sym 41567 $PACKER_VCC_NET
.sym 41576 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 41582 controller.addr[7]
.sym 41586 capture_data[5]
.sym 41600 controller.data_wr[4]
.sym 41602 controller.i_sccb.send_rg[2]
.sym 41605 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41606 controller.data_wr[2]
.sym 41609 controller.i_sccb.send_rg[0]
.sym 41613 controller.data_wr[1]
.sym 41614 controller.data_wr[3]
.sym 41619 controller.i_sccb.clr_datarg
.sym 41622 controller.i_sccb.send_rg[1]
.sym 41627 controller.i_sccb.clr_datarg
.sym 41629 controller.i_sccb.send_rg[3]
.sym 41650 controller.i_sccb.send_rg[1]
.sym 41651 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41652 controller.data_wr[2]
.sym 41653 controller.i_sccb.clr_datarg
.sym 41662 controller.i_sccb.send_rg[3]
.sym 41663 controller.i_sccb.clr_datarg
.sym 41664 controller.data_wr[4]
.sym 41665 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41668 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41669 controller.i_sccb.clr_datarg
.sym 41670 controller.data_wr[3]
.sym 41671 controller.i_sccb.send_rg[2]
.sym 41674 controller.data_wr[1]
.sym 41675 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41676 controller.i_sccb.send_rg[0]
.sym 41677 controller.i_sccb.clr_datarg
.sym 41678 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 41679 clk50mhz_$glb_clk
.sym 41680 rst$SB_IO_IN_$glb_sr
.sym 41681 controller.i_sccb.send_rg[15]
.sym 41696 $PACKER_VCC_NET
.sym 41699 $PACKER_VCC_NET
.sym 41722 controller.i_sccb.send_rg[12]
.sym 41729 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41731 controller.addr[6]
.sym 41732 controller.i_sccb.send_rg[11]
.sym 41736 controller.addr[5]
.sym 41737 controller.addr[4]
.sym 41749 controller.i_sccb.clr_datarg
.sym 41752 controller.i_sccb.send_rg[13]
.sym 41755 controller.i_sccb.clr_datarg
.sym 41756 controller.i_sccb.send_rg[11]
.sym 41757 controller.addr[4]
.sym 41758 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41779 controller.i_sccb.clr_datarg
.sym 41780 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41781 controller.addr[6]
.sym 41782 controller.i_sccb.send_rg[13]
.sym 41791 controller.i_sccb.clr_datarg
.sym 41792 controller.addr[5]
.sym 41793 controller.i_sccb.send_rg[12]
.sym 41794 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41801 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 41802 clk50mhz_$glb_clk
.sym 41803 rst$SB_IO_IN_$glb_sr
.sym 41816 orig_img_addr[3]
.sym 41818 orig_img_addr[2]
.sym 41822 orig_img_addr[5]
.sym 41828 capture_data[5]
.sym 41935 controller.i_sccb.clr_datarg
.sym 41945 orig_img_addr[1]
.sym 41946 orig_img_addr[6]
.sym 41948 orig_img_addr[7]
.sym 42062 orig_img_addr[7]
.sym 42069 orig_img_addr[6]
.sym 42073 orig_img_addr[1]
.sym 42082 capture_data[5]
.sym 42091 capture.data_rg3[5]
.sym 42109 capture.red_SB_DFFER_Q_E
.sym 42126 capture.data_rg3[5]
.sym 42170 capture.red_SB_DFFER_Q_E
.sym 42171 clk50mhz_$glb_clk
.sym 42172 rst$SB_IO_IN_$glb_sr
.sym 42176 orig_img_addr[0]
.sym 42184 orig_img_addr[1]
.sym 42185 capture_data[5]
.sym 42194 cam_fb.ram.0.0.0_RCLKE
.sym 42310 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 42311 orig_img_addr[0]
.sym 42313 cam_fb.ram.0.1.0_RCLKE
.sym 42316 cam_fb.ram.0.2.0_RCLKE
.sym 42317 cam_fb.ram.0.0.0_RCLKE
.sym 42318 capture_addr[2]
.sym 42319 cam_fb.ram.0.3.0_RCLKE
.sym 42326 $PACKER_VCC_NET
.sym 42339 orig_img_addr[1]
.sym 42340 orig_img_addr[0]
.sym 42345 orig_img_addr[8]
.sym 42351 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42359 orig_img_addr[6]
.sym 42361 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 42363 orig_img_addr[2]
.sym 42364 orig_img_addr[3]
.sym 42370 orig_img_addr[3]
.sym 42371 orig_img_addr[2]
.sym 42372 orig_img_addr[1]
.sym 42373 orig_img_addr[0]
.sym 42376 orig_img_addr[8]
.sym 42378 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 42379 orig_img_addr[6]
.sym 42382 orig_img_addr[1]
.sym 42383 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42385 orig_img_addr[0]
.sym 42417 clk50mhz_$glb_clk
.sym 42418 rst$SB_IO_IN_$glb_sr
.sym 42425 capture_data[3]
.sym 42437 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 42554 $PACKER_VCC_NET
.sym 42555 capture_data[3]
.sym 42563 capture.data_rg3[3]
.sym 42565 orig_img_addr[1]
.sym 42573 capture.blue_SB_DFFER_Q_E
.sym 42677 orig_img_addr[2]
.sym 42678 cam_fb.ram.0.2.0_RDATA_2
.sym 42688 capture.blue_SB_DFFER_Q_E
.sym 42800 capture_addr[2]
.sym 42802 $PACKER_VCC_NET
.sym 42805 cam_fb.ram.0.3.0_RCLKE
.sym 42807 cam_fb.ram.0.4.0_RDATA_1
.sym 42810 cam_fb.ram.0.2.0_RDATA_3
.sym 42811 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 42812 $PACKER_VCC_NET
.sym 42925 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 42926 cam_fb.ram.0.4.0_RDATA_3
.sym 43043 $PACKER_VCC_NET
.sym 43052 $PACKER_VCC_NET
.sym 43053 cam_fb.ram.0.3.0_WCLKE
.sym 43172 cam_fb.ram.0.2.0_WCLKE
.sym 43299 capture.vsync_3up
.sym 43300 $PACKER_GND_NET
.sym 43305 $PACKER_VCC_NET
.sym 43415 capture_addr[9]
.sym 43542 capture_addr[8]
.sym 43543 capture_addr[3]
.sym 43556 proc_fb.ram.0.2.0_WCLKE
.sym 43657 orig_img_addr[1]
.sym 43784 $PACKER_GND_NET
.sym 44027 $PACKER_VCC_NET
.sym 44219 led[2]$SB_IO_OUT
.sym 44233 led[2]$SB_IO_OUT
.sym 44388 $PACKER_VCC_NET
.sym 44437 led[1]$SB_IO_OUT
.sym 44569 $PACKER_VCC_NET
.sym 44575 img_proc.colorpxls_rght[4]
.sym 44576 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44583 img_proc.colorpxls_rght[0]
.sym 44584 img_proc.colorpxls_rght[5]
.sym 44603 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44604 $PACKER_VCC_NET
.sym 44605 img_proc.colorpxls_rght[0]
.sym 44609 img_proc.colorpxls_rght[4]
.sym 44639 img_proc.colorpxls_rght[0]
.sym 44645 img_proc.colorpxls_rght[5]
.sym 44651 controller.i_regs.pr_ctrl_st[3]
.sym 44652 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44653 controller.i_regs.pr_ctrl_st[2]
.sym 44654 controller.i_regs.pr_ctrl_st[1]
.sym 44655 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 44656 controller.i_regs.cnt300ms[3]
.sym 44657 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44658 controller.i_regs.pr_ctrl_st[0]
.sym 44663 $PACKER_VCC_NET
.sym 44698 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44699 $PACKER_VCC_NET
.sym 44721 img_proc.colorpxls_left[0]
.sym 44749 img_proc.colorpxls_left[0]
.sym 44750 $PACKER_VCC_NET
.sym 44751 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44775 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 44776 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44777 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 44778 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44779 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44780 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44781 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 44787 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44794 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44795 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 44802 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44806 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44808 led_SB_LUT4_O_I1
.sym 44815 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44818 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44820 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44821 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44825 controller.i_regs.cnt300ms[10]
.sym 44828 controller.i_regs.cnt300ms[12]
.sym 44829 controller.i_regs.cnt300ms[9]
.sym 44831 controller.i_regs.cnt300ms[4]
.sym 44832 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44833 controller.i_regs.cnt300ms[6]
.sym 44835 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44836 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44837 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44839 controller.i_regs.cnt300ms[16]
.sym 44841 controller.i_regs.cnt300ms[20]
.sym 44842 controller.i_regs.cnt300ms[5]
.sym 44844 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44848 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44849 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44850 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44854 controller.i_regs.cnt300ms[9]
.sym 44855 controller.i_regs.cnt300ms[5]
.sym 44856 controller.i_regs.cnt300ms[10]
.sym 44857 controller.i_regs.cnt300ms[4]
.sym 44860 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44861 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44862 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44866 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44867 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44868 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44878 controller.i_regs.cnt300ms[20]
.sym 44879 controller.i_regs.cnt300ms[6]
.sym 44880 controller.i_regs.cnt300ms[16]
.sym 44881 controller.i_regs.cnt300ms[12]
.sym 44890 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44891 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44892 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44893 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44895 clk50mhz_$glb_clk
.sym 44896 rst$SB_IO_IN_$glb_sr
.sym 44897 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 44898 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 44899 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44900 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 44901 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44902 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 44903 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44904 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 44909 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44916 $PACKER_VCC_NET
.sym 44930 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44932 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44940 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44942 controller.i_regs.cnt300ms[8]
.sym 44947 controller.i_regs.cnt300ms[15]
.sym 44948 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44950 controller.i_regs.cnt300ms[21]
.sym 44952 controller.i_regs.cnt300ms[22]
.sym 44956 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44958 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44960 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 44962 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 44963 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 44966 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44969 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 44977 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44978 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 44979 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44983 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44984 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44986 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44989 controller.i_regs.cnt300ms[21]
.sym 44990 controller.i_regs.cnt300ms[15]
.sym 44991 controller.i_regs.cnt300ms[22]
.sym 44992 controller.i_regs.cnt300ms[8]
.sym 44995 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44996 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 44998 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45001 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45002 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 45003 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45008 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45009 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 45010 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45013 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45014 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 45015 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45018 clk50mhz_$glb_clk
.sym 45019 rst$SB_IO_IN_$glb_sr
.sym 45020 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 45021 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 45022 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 45023 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 45024 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 45025 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 45026 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 45027 controller.i_regs.cnt300ms[23]
.sym 45032 controller.i_regs.cnt300ms[13]
.sym 45063 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45064 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45065 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45076 controller.i_regs.cnt300ms[14]
.sym 45077 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 45078 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45079 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 45081 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 45082 controller.i_regs.cnt300ms[13]
.sym 45084 controller.i_regs.cnt300ms[23]
.sym 45086 controller.i_regs.cnt300ms[18]
.sym 45087 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45090 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 45091 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 45092 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45095 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45096 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 45097 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45100 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45101 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 45102 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45106 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45107 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45108 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45112 controller.i_regs.cnt300ms[23]
.sym 45113 controller.i_regs.cnt300ms[14]
.sym 45114 controller.i_regs.cnt300ms[13]
.sym 45115 controller.i_regs.cnt300ms[18]
.sym 45118 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 45119 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45121 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45124 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45125 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 45126 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45131 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 45132 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 45133 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 45141 clk50mhz_$glb_clk
.sym 45142 rst$SB_IO_IN_$glb_sr
.sym 45162 $PACKER_VCC_NET
.sym 45275 orig_img_addr[0]
.sym 45276 orig_img_addr[0]
.sym 45288 $PACKER_VCC_NET
.sym 45296 $PACKER_VCC_NET
.sym 45299 led_SB_LUT4_O_I1
.sym 45412 $PACKER_VCC_NET
.sym 45526 capture_data[5]
.sym 45556 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 45562 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 45578 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 45582 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 45583 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 45584 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45598 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 45600 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 45616 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 45617 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 45618 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 45619 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 45633 clk50mhz_$glb_clk
.sym 45634 rst$SB_IO_IN_$glb_sr
.sym 45648 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 45653 $PACKER_VCC_NET
.sym 45659 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45660 controller.i_sccb.clr_datarg
.sym 45763 controller.i_sccb.send_rg[16]
.sym 45764 controller.i_sccb.send_rg[17]
.sym 45771 capture_data[5]
.sym 45803 controller.addr[7]
.sym 45811 controller.i_sccb.send_rg[14]
.sym 45819 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45820 controller.i_sccb.clr_datarg
.sym 45832 controller.addr[7]
.sym 45833 controller.i_sccb.send_rg[14]
.sym 45834 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45835 controller.i_sccb.clr_datarg
.sym 45878 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 45879 clk50mhz_$glb_clk
.sym 45880 rst$SB_IO_IN_$glb_sr
.sym 45881 controller.i_sccb.send_rg[18]
.sym 45888 controller.i_sccb.send_rg[19]
.sym 45892 capture_data[3]
.sym 45904 $PACKER_VCC_NET
.sym 46020 capture_data[5]
.sym 46034 orig_img_addr[0]
.sym 46260 orig_img_addr[0]
.sym 46265 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 46267 proc_fb.dina_SB_LUT4_O_5_I0
.sym 46272 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 46310 orig_img_addr[0]
.sym 46344 orig_img_addr[0]
.sym 46371 clk50mhz_$glb_clk
.sym 46372 rst$SB_IO_IN_$glb_sr
.sym 46395 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 46396 $PACKER_VCC_NET
.sym 46513 capture_data[5]
.sym 46524 capture_data[3]
.sym 46547 capture.data_rg3[3]
.sym 46564 capture.blue_SB_DFFER_Q_E
.sym 46607 capture.data_rg3[3]
.sym 46616 capture.blue_SB_DFFER_Q_E
.sym 46617 clk50mhz_$glb_clk
.sym 46618 rst$SB_IO_IN_$glb_sr
.sym 46636 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 46640 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 46751 orig_img_addr[0]
.sym 46760 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 46763 $PACKER_VCC_NET
.sym 46765 $PACKER_VCC_NET
.sym 46882 capture.red_SB_DFFER_Q_E
.sym 46888 $PACKER_VCC_NET
.sym 46997 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 47000 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 47004 capture.blue_SB_DFFER_Q_E
.sym 47254 $PACKER_VCC_NET
.sym 47365 capture_data[3]
.sym 47503 capture.href_rg2
.sym 47615 capture.href_rg2
.sym 47735 orig_img_addr[0]
.sym 47868 $PACKER_VCC_NET
.sym 48236 $PACKER_VCC_NET
.sym 48293 led[1]$SB_IO_OUT
.sym 48296 led[0]$SB_IO_OUT
.sym 48305 led[0]$SB_IO_OUT
.sym 48308 led[1]$SB_IO_OUT
.sym 48353 led[0]$SB_IO_OUT
.sym 48456 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 48636 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 48733 controller.i_regs.pr_ctrl_st[4]
.sym 48758 controller.i_regs.pr_ctrl_st[0]
.sym 48772 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 48773 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 48775 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 48776 controller.i_regs.pr_ctrl_st[0]
.sym 48777 rst$SB_IO_IN
.sym 48785 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48787 controller.i_regs.pr_ctrl_st[2]
.sym 48789 controller.i_sccb.pr_sccb_st[0]
.sym 48790 controller.i_regs.pr_ctrl_st[4]
.sym 48793 controller.i_regs.pr_ctrl_st[3]
.sym 48796 controller.i_regs.pr_ctrl_st[1]
.sym 48798 controller.i_regs.pr_ctrl_st[4]
.sym 48799 led_SB_LUT4_O_I1
.sym 48803 controller.i_regs.pr_ctrl_st[3]
.sym 48804 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48805 controller.i_regs.pr_ctrl_st[0]
.sym 48808 rst$SB_IO_IN
.sym 48809 controller.i_regs.pr_ctrl_st[2]
.sym 48810 led_SB_LUT4_O_I1
.sym 48811 controller.i_sccb.pr_sccb_st[0]
.sym 48814 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 48815 controller.i_regs.pr_ctrl_st[4]
.sym 48816 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48817 controller.i_regs.pr_ctrl_st[3]
.sym 48820 led_SB_LUT4_O_I1
.sym 48821 controller.i_regs.pr_ctrl_st[2]
.sym 48823 controller.i_regs.pr_ctrl_st[1]
.sym 48826 controller.i_regs.pr_ctrl_st[2]
.sym 48827 rst$SB_IO_IN
.sym 48828 controller.i_sccb.pr_sccb_st[0]
.sym 48829 led_SB_LUT4_O_I1
.sym 48833 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 48834 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 48835 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48838 controller.i_regs.pr_ctrl_st[4]
.sym 48839 controller.i_regs.pr_ctrl_st[3]
.sym 48841 controller.i_regs.pr_ctrl_st[0]
.sym 48844 led_SB_LUT4_O_I1
.sym 48845 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48846 controller.i_regs.pr_ctrl_st[0]
.sym 48847 controller.i_regs.pr_ctrl_st[1]
.sym 48849 clk50mhz_$glb_clk
.sym 48850 rst$SB_IO_IN_$glb_sr
.sym 48851 controller.i_regs.cnt300ms[1]
.sym 48852 controller.i_regs.cnt300ms[2]
.sym 48855 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48857 controller.i_regs.cnt300ms[7]
.sym 48858 controller.i_regs.cnt300ms[0]
.sym 48864 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 48867 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 48884 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 48894 controller.i_regs.cnt300ms[6]
.sym 48895 controller.i_regs.cnt300ms[5]
.sym 48900 controller.i_regs.cnt300ms[4]
.sym 48905 controller.i_regs.cnt300ms[3]
.sym 48908 controller.i_regs.cnt300ms[1]
.sym 48909 controller.i_regs.cnt300ms[2]
.sym 48914 controller.i_regs.cnt300ms[7]
.sym 48915 controller.i_regs.cnt300ms[0]
.sym 48923 controller.i_regs.cnt300ms[0]
.sym 48924 $nextpnr_ICESTORM_LC_3$O
.sym 48926 controller.i_regs.cnt300ms[0]
.sym 48930 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 48932 controller.i_regs.cnt300ms[1]
.sym 48934 controller.i_regs.cnt300ms[0]
.sym 48936 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 48938 controller.i_regs.cnt300ms[2]
.sym 48940 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 48942 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 48944 controller.i_regs.cnt300ms[3]
.sym 48946 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 48948 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 48950 controller.i_regs.cnt300ms[4]
.sym 48952 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 48954 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 48957 controller.i_regs.cnt300ms[5]
.sym 48958 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 48960 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 48963 controller.i_regs.cnt300ms[6]
.sym 48964 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 48966 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 48968 controller.i_regs.cnt300ms[7]
.sym 48970 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 48974 controller.i_regs.cnt300ms[11]
.sym 48978 controller.i_regs.cnt300ms[13]
.sym 49006 controller.i_regs.cnt300ms[7]
.sym 49010 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 49016 controller.i_regs.cnt300ms[15]
.sym 49017 controller.i_regs.cnt300ms[10]
.sym 49019 controller.i_regs.cnt300ms[8]
.sym 49021 controller.i_regs.cnt300ms[9]
.sym 49022 controller.i_regs.cnt300ms[14]
.sym 49028 controller.i_regs.cnt300ms[12]
.sym 49031 controller.i_regs.cnt300ms[11]
.sym 49035 controller.i_regs.cnt300ms[13]
.sym 49047 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 49050 controller.i_regs.cnt300ms[8]
.sym 49051 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 49053 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 49055 controller.i_regs.cnt300ms[9]
.sym 49057 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 49059 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 49062 controller.i_regs.cnt300ms[10]
.sym 49063 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 49065 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 49067 controller.i_regs.cnt300ms[11]
.sym 49069 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 49071 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 49074 controller.i_regs.cnt300ms[12]
.sym 49075 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 49077 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 49079 controller.i_regs.cnt300ms[13]
.sym 49081 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 49083 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 49085 controller.i_regs.cnt300ms[14]
.sym 49087 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 49089 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 49092 controller.i_regs.cnt300ms[15]
.sym 49093 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 49097 controller.i_regs.cnt300ms[17]
.sym 49099 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49103 controller.i_regs.cnt300ms[19]
.sym 49124 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49133 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 49138 controller.i_regs.cnt300ms[16]
.sym 49139 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 49147 controller.i_regs.cnt300ms[18]
.sym 49148 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 49150 controller.i_regs.cnt300ms[21]
.sym 49151 controller.i_regs.cnt300ms[20]
.sym 49152 controller.i_regs.cnt300ms[22]
.sym 49153 controller.i_regs.cnt300ms[23]
.sym 49154 controller.i_regs.cnt300ms[17]
.sym 49168 controller.i_regs.cnt300ms[19]
.sym 49170 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 49173 controller.i_regs.cnt300ms[16]
.sym 49174 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 49176 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 49178 controller.i_regs.cnt300ms[17]
.sym 49180 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 49182 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 49185 controller.i_regs.cnt300ms[18]
.sym 49186 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 49188 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 49191 controller.i_regs.cnt300ms[19]
.sym 49192 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 49194 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 49197 controller.i_regs.cnt300ms[20]
.sym 49198 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 49200 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 49203 controller.i_regs.cnt300ms[21]
.sym 49204 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 49206 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 49208 controller.i_regs.cnt300ms[22]
.sym 49210 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 49213 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 49214 controller.i_regs.cnt300ms[23]
.sym 49215 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 49216 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 49218 clk50mhz_$glb_clk
.sym 49219 rst$SB_IO_IN_$glb_sr
.sym 49624 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49728 $PACKER_VCC_NET
.sym 49735 $PACKER_VCC_NET
.sym 49736 controller.i_sccb.clr_datarg
.sym 49743 controller.i_sccb.clr_datarg
.sym 49884 controller.i_sccb.send_rg[15]
.sym 49896 controller.i_sccb.clr_datarg
.sym 49897 controller.i_sccb.send_rg[16]
.sym 49901 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49940 controller.i_sccb.clr_datarg
.sym 49941 controller.i_sccb.send_rg[15]
.sym 49942 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49945 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 49946 controller.i_sccb.send_rg[16]
.sym 49947 controller.i_sccb.clr_datarg
.sym 49955 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 49956 clk50mhz_$glb_clk
.sym 49957 rst$SB_IO_IN_$glb_sr
.sym 49959 controller.i_sccb.send_rg[22]
.sym 49960 controller.i_sccb.send_rg[21]
.sym 49962 controller.i_sccb.send_rg[20]
.sym 49970 orig_img_addr[0]
.sym 50005 controller.i_sccb.send_rg[17]
.sym 50007 controller.i_sccb.send_rg[18]
.sym 50008 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 50013 controller.i_sccb.clr_datarg
.sym 50032 controller.i_sccb.send_rg[17]
.sym 50034 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 50035 controller.i_sccb.clr_datarg
.sym 50074 controller.i_sccb.clr_datarg
.sym 50075 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 50076 controller.i_sccb.send_rg[18]
.sym 50078 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 50079 clk50mhz_$glb_clk
.sym 50080 rst$SB_IO_IN_$glb_sr
.sym 50094 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 50102 controller.i_sccb.clr_datarg
.sym 50105 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 50116 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 50204 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 50217 proc_fb.dina_SB_LUT4_O_7_I0
.sym 50327 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 50346 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 50360 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 50467 proc_fb.dina_SB_LUT4_O_6_I0
.sym 50469 capture.data_rg3[6]
.sym 50481 capture.red_SB_DFFER_Q_E
.sym 50573 capture_data[11]
.sym 50587 proc_fb.dina_SB_LUT4_O_6_I0
.sym 50713 cam_fb.ram.0.0.0_RCLKE
.sym 50836 cam_fb.ram.0.0.0_WCLKE
.sym 50841 cam_fb.ram.0.2.0_WCLKE
.sym 50954 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 51078 capture_data[0]
.sym 51085 capture_data[1]
.sym 51204 $PACKER_VCC_NET
.sym 51311 capture.vsync_rg1
.sym 51315 capture.vsync_3up
.sym 51316 capture.vsync_rg2
.sym 51318 capture.vsync_rg3
.sym 51331 capture.blue_SB_DFFER_Q_E
.sym 51336 capture.vsync_3up
.sym 51449 ov7670_vsync$SB_IO_IN
.sym 51457 capture.href_rg2
.sym 51462 capture.vsync_3up
.sym 51576 capture_addr[0]
.sym 51945 capture.href_rg2
.sym 51947 capture.pclk_rg1
.sym 52366 clk$SB_IO_IN
.sym 52694 controller.i_regs.pr_ctrl_st[0]
.sym 52850 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52855 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 52867 controller.i_regs.pr_ctrl_st[4]
.sym 52910 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 52911 controller.i_regs.pr_ctrl_st[4]
.sym 52912 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52926 clk50mhz_$glb_clk
.sym 52927 rst$SB_IO_IN_$glb_sr
.sym 52960 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52971 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 52976 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 52978 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 52979 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 52984 controller.i_regs.cnt300ms[0]
.sym 52985 controller.i_regs.cnt300ms[1]
.sym 52986 controller.i_regs.cnt300ms[2]
.sym 52990 controller.i_regs.cnt300ms[3]
.sym 52991 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 52992 controller.i_regs.cnt300ms[0]
.sym 52999 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53002 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53003 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53004 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 53009 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53010 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 53011 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53026 controller.i_regs.cnt300ms[0]
.sym 53027 controller.i_regs.cnt300ms[3]
.sym 53028 controller.i_regs.cnt300ms[1]
.sym 53029 controller.i_regs.cnt300ms[2]
.sym 53039 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 53040 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53041 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53044 controller.i_regs.cnt300ms[0]
.sym 53045 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53047 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53049 clk50mhz_$glb_clk
.sym 53050 rst$SB_IO_IN_$glb_sr
.sym 53086 controller.i_sccb.pr_sccb_st[0]
.sym 53097 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53103 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 53105 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 53120 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53126 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53127 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 53128 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53149 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 53150 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53152 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53172 clk50mhz_$glb_clk
.sym 53173 rst$SB_IO_IN_$glb_sr
.sym 53215 controller.i_regs.cnt300ms[11]
.sym 53218 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 53221 controller.i_regs.cnt300ms[19]
.sym 53223 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53224 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 53227 controller.i_regs.cnt300ms[7]
.sym 53235 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53239 controller.i_regs.cnt300ms[17]
.sym 53248 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53249 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53250 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 53260 controller.i_regs.cnt300ms[19]
.sym 53261 controller.i_regs.cnt300ms[7]
.sym 53262 controller.i_regs.cnt300ms[11]
.sym 53263 controller.i_regs.cnt300ms[17]
.sym 53284 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 53285 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 53287 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 53295 clk50mhz_$glb_clk
.sym 53296 rst$SB_IO_IN_$glb_sr
.sym 53305 capture_data[11]
.sym 53308 capture_data[11]
.sym 53570 controller.i_sccb.pr_sccb_st[0]
.sym 53695 orig_img_addr[2]
.sym 54042 controller.i_sccb.pr_sccb_st[0]
.sym 54048 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 54053 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 54059 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 54065 cam_fb.ram.0.0.0_RCLKE
.sym 54066 controller.i_sccb.pr_sccb_st[0]
.sym 54080 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54083 controller.i_sccb.send_rg[19]
.sym 54085 controller.i_sccb.clr_datarg
.sym 54088 controller.i_sccb.send_rg[20]
.sym 54102 controller.i_sccb.send_rg[21]
.sym 54116 controller.i_sccb.clr_datarg
.sym 54117 controller.i_sccb.send_rg[21]
.sym 54118 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54121 controller.i_sccb.clr_datarg
.sym 54122 controller.i_sccb.send_rg[20]
.sym 54123 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54133 controller.i_sccb.clr_datarg
.sym 54134 controller.i_sccb.send_rg[19]
.sym 54135 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 54155 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 54156 clk50mhz_$glb_clk
.sym 54157 rst$SB_IO_IN_$glb_sr
.sym 54159 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 54165 controller.i_sccb.send_rg[23]
.sym 54171 controller.i_sccb.clr_datarg
.sym 54175 controller.i_sccb.pr_sccb_st[0]
.sym 54183 cam_fb.ram.0.2.0_RCLKE
.sym 54187 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 54193 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 54284 proc_fb.dina_SB_LUT4_O_5_I0
.sym 54288 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 54292 capture_data[11]
.sym 54298 controller.i_sccb.send_rg[23]
.sym 54303 controller.i_sccb.clr_datarg
.sym 54304 controller.i_sccb.pr_sccb_st[2]
.sym 54310 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 54313 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 54326 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 54330 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 54337 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 54345 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 54355 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 54356 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 54357 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 54358 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 54416 $PACKER_VCC_NET
.sym 54421 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 54475 cam_fb.ram.0.1.0_RCLKE
.sym 54479 cam_fb.ram.0.1.0_RCLKE
.sym 54525 clk50mhz_$glb_clk
.sym 54536 capture_data[7]
.sym 54539 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 54540 capture_data[7]
.sym 54545 orig_img_addr[2]
.sym 54547 orig_img_addr[3]
.sym 54662 orig_img_addr[8]
.sym 54664 orig_img_addr[9]
.sym 54669 orig_img_addr[1]
.sym 54679 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 54702 capture.red_SB_DFFER_Q_E
.sym 54717 capture.data_rg3[3]
.sym 54725 capture.data_rg3[3]
.sym 54770 capture.red_SB_DFFER_Q_E
.sym 54771 clk50mhz_$glb_clk
.sym 54772 rst$SB_IO_IN_$glb_sr
.sym 54787 cam_fb.ram.0.4.0_RCLKE
.sym 54789 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 54790 cam_fb.ram.0.1.0_RDATA_3
.sym 54795 cam_fb.ram.0.2.0_RCLKE
.sym 54801 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 54911 $PACKER_VCC_NET
.sym 54913 orig_img_addr[3]
.sym 54915 $PACKER_VCC_NET
.sym 54916 capture.red_SB_DFFER_Q_E
.sym 55042 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 55151 proc_fb.dina_SB_LUT4_O_3_I0
.sym 55154 capture_data[2]
.sym 55273 cam_fb.ram.0.3.0_WCLKE
.sym 55396 cam_fb.ram.0.1.0_WCLKE
.sym 55402 capture.red_SB_DFFER_Q_E
.sym 55429 capture.vsync_rg1
.sym 55443 ov7670_vsync$SB_IO_IN
.sym 55450 capture.vsync_rg2
.sym 55460 capture.vsync_rg3
.sym 55465 ov7670_vsync$SB_IO_IN
.sym 55486 capture.vsync_rg1
.sym 55487 ov7670_vsync$SB_IO_IN
.sym 55488 capture.vsync_rg3
.sym 55489 capture.vsync_rg2
.sym 55493 capture.vsync_rg1
.sym 55504 capture.vsync_rg2
.sym 55509 clk50mhz_$glb_clk
.sym 55510 rst$SB_IO_IN_$glb_sr
.sym 55534 capture_addr[2]
.sym 55659 $PACKER_GND_NET
.sym 55765 capture_data[11]
.sym 55880 $PACKER_GND_NET
.sym 56022 $PACKER_GND_NET
.sym 56416 clk$SB_IO_IN
.sym 56431 clk$SB_IO_IN
.sym 56649 $PACKER_VCC_NET
.sym 56787 $PACKER_VCC_NET
.sym 57158 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57259 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 57262 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 57531 $PACKER_VCC_NET
.sym 57643 orig_img_addr[2]
.sym 57646 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 57775 $PACKER_VCC_NET
.sym 58001 cam_fb.ram.0.0.0_RCLKE
.sym 58002 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 58004 $PACKER_VCC_NET
.sym 58007 $PACKER_VCC_NET
.sym 58015 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58016 controller.i_sccb.pr_sccb_st[0]
.sym 58024 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 58121 capture_addr[2]
.sym 58122 capture_addr[2]
.sym 58126 orig_img_addr[2]
.sym 58129 orig_img_addr[3]
.sym 58133 orig_img_addr[5]
.sym 58146 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58160 controller.i_sccb.pr_sccb_st[0]
.sym 58165 controller.i_sccb.clr_datarg
.sym 58175 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58178 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58228 controller.i_sccb.clr_datarg
.sym 58229 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58230 controller.i_sccb.pr_sccb_st[0]
.sym 58231 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58233 clk50mhz_$glb_clk
.sym 58234 rst$SB_IO_IN_$glb_sr
.sym 58236 controller.i_sccb.cnt_8bits[1]
.sym 58237 controller.i_sccb.cnt_8bits[2]
.sym 58238 controller.i_sccb.cnt_8bits[0]
.sym 58240 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 58241 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 58253 orig_img_addr[1]
.sym 58254 orig_img_addr[6]
.sym 58256 orig_img_addr[7]
.sym 58262 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 58264 cam_fb.ram.1.4.0_RDATA_1
.sym 58268 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 58280 controller.i_sccb.pr_sccb_st[2]
.sym 58281 controller.i_sccb.clr_datarg
.sym 58287 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58301 controller.i_sccb.send_rg[22]
.sym 58306 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58315 controller.i_sccb.clr_datarg
.sym 58316 controller.i_sccb.pr_sccb_st[2]
.sym 58317 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58318 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58351 controller.i_sccb.clr_datarg
.sym 58352 controller.i_sccb.send_rg[22]
.sym 58353 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 58355 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 58356 clk50mhz_$glb_clk
.sym 58357 rst$SB_IO_IN_$glb_sr
.sym 58362 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 58370 orig_img_addr[1]
.sym 58377 orig_img_addr[6]
.sym 58380 orig_img_addr[7]
.sym 58400 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 58407 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 58412 cam_fb.ram.0.2.0_RCLKE
.sym 58419 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 58424 cam_fb.ram.1.4.0_RDATA_1
.sym 58450 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 58451 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 58452 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 58453 cam_fb.ram.1.4.0_RDATA_1
.sym 58477 cam_fb.ram.0.2.0_RCLKE
.sym 58479 clk50mhz_$glb_clk
.sym 58490 sdat_on
.sym 58498 capture_data[5]
.sym 58504 cam_fb.ram.1.2.0_RDATA_1
.sym 58516 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 58619 orig_img_addr[0]
.sym 58621 cam_fb.ram.0.1.0_RCLKE
.sym 58622 capture_addr[2]
.sym 58625 cam_fb.ram.0.0.0_RCLKE
.sym 58627 cam_fb.ram.0.3.0_RCLKE
.sym 58862 $PACKER_VCC_NET
.sym 58863 capture_data[3]
.sym 58873 orig_img_addr[1]
.sym 58985 capture.blue_SB_DFFER_Q_E
.sym 58992 cam_fb.ram.0.2.0_RDATA_2
.sym 58995 orig_img_addr[2]
.sym 59108 capture_addr[2]
.sym 59113 cam_fb.ram.0.3.0_RCLKE
.sym 59115 cam_fb.ram.0.2.0_RDATA_3
.sym 59117 $PACKER_VCC_NET
.sym 59119 cam_fb.ram.0.4.0_RDATA_1
.sym 59221 capture_data[1]
.sym 59227 proc_fb.dina_SB_LUT4_O_2_I0
.sym 59234 cam_fb.ram.0.4.0_RDATA_3
.sym 59243 $PACKER_GND_NET
.sym 59355 cam_fb.ram.0.3.0_WCLKE
.sym 59364 $PACKER_VCC_NET
.sym 59365 capture_data[1]
.sym 59474 capture_addr[5]
.sym 59486 cam_fb.ram.0.2.0_WCLKE
.sym 59723 capture_addr[9]
.sym 59735 $PACKER_GND_NET
.sym 59739 $PACKER_VCC_NET
.sym 59842 capture_addr[3]
.sym 59849 capture_addr[3]
.sym 59853 capture_addr[8]
.sym 59989 $PACKER_GND_NET
.sym 60092 $PACKER_GND_NET
.sym 60563 $PACKER_VCC_NET
.sym 60675 clk$SB_IO_IN
.sym 61216 cam_fb.ram.1.1.0_RDATA_1
.sym 61235 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61584 $PACKER_VCC_NET
.sym 61705 cam_fb.ram.1.4.0_RDATA_1
.sym 61708 cam_fb.ram.1.4.0_RDATA_1
.sym 61723 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 61834 capture_data[5]
.sym 62066 controller.i_sccb.cnt_phases[0]
.sym 62067 controller.i_sccb.cnt_phases[1]
.sym 62068 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 62070 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 62079 capture_data[5]
.sym 62191 controller.i_sccb.clr_datarg
.sym 62196 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 62198 capture_addr[7]
.sym 62199 capture_addr[7]
.sym 62217 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 62220 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 62312 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 62313 controller.i_sccb.pr_sccb_st[3]
.sym 62314 controller.i_sccb.pr_sccb_st[4]
.sym 62317 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 62318 controller.i_sccb.pr_sccb_st[2]
.sym 62326 capture_data[5]
.sym 62355 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 62356 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62363 controller.i_sccb.cnt_8bits[2]
.sym 62371 controller.i_sccb.cnt_8bits[2]
.sym 62374 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 62375 controller.i_sccb.pr_sccb_st[2]
.sym 62378 controller.i_sccb.cnt_8bits[1]
.sym 62379 $PACKER_VCC_NET
.sym 62380 controller.i_sccb.cnt_8bits[0]
.sym 62385 $nextpnr_ICESTORM_LC_5$O
.sym 62388 controller.i_sccb.cnt_8bits[0]
.sym 62391 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 62392 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 62393 controller.i_sccb.cnt_8bits[1]
.sym 62394 $PACKER_VCC_NET
.sym 62395 controller.i_sccb.cnt_8bits[0]
.sym 62399 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 62400 controller.i_sccb.cnt_8bits[2]
.sym 62401 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 62405 controller.i_sccb.cnt_8bits[0]
.sym 62407 controller.i_sccb.pr_sccb_st[2]
.sym 62417 controller.i_sccb.pr_sccb_st[2]
.sym 62418 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62422 controller.i_sccb.cnt_8bits[0]
.sym 62423 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62424 controller.i_sccb.cnt_8bits[1]
.sym 62425 controller.i_sccb.cnt_8bits[2]
.sym 62432 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 62433 clk50mhz_$glb_clk
.sym 62434 rst$SB_IO_IN_$glb_sr
.sym 62443 proc_fb.dina_SB_LUT4_O_7_I0
.sym 62449 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62457 controller.i_sccb.pr_sccb_st[0]
.sym 62481 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 62488 cam_fb.ram.1.2.0_RDATA_1
.sym 62491 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 62503 cam_fb.ram.1.1.0_RDATA_1
.sym 62533 cam_fb.ram.1.1.0_RDATA_1
.sym 62534 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 62535 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 62536 cam_fb.ram.1.2.0_RDATA_1
.sym 62573 capture_addr[9]
.sym 62689 cam_fb.ram.1.1.0_RDATA_1
.sym 62697 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 62701 $PACKER_VCC_NET
.sym 62821 capture_data[5]
.sym 62942 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 62945 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 63059 $PACKER_VCC_NET
.sym 63060 $PACKER_VCC_NET
.sym 63063 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 63065 $PACKER_VCC_NET
.sym 63070 $PACKER_VCC_NET
.sym 63186 $PACKER_VCC_NET
.sym 63190 capture.red_SB_DFFER_Q_E
.sym 63193 capture.red_SB_DFFER_Q_E
.sym 63204 capture.blue_SB_DFFER_Q_E
.sym 63206 capture_data[1]
.sym 63304 cam_fb.ram.0.3.0_RDATA_3
.sym 63312 capture.blue_SB_DFFER_Q_E
.sym 63354 $PACKER_GND_NET
.sym 63364 capture.blue_SB_DFFER_Q_E
.sym 63385 $PACKER_GND_NET
.sym 63416 capture.blue_SB_DFFER_Q_E
.sym 63417 clk50mhz_$glb_clk
.sym 63418 rst$SB_IO_IN_$glb_sr
.sym 63427 cam_fb.ram.0.2.0_RDATA_1
.sym 63444 capture_data[1]
.sym 63559 $PACKER_VCC_NET
.sym 63674 capture_addr[7]
.sym 63678 $PACKER_GND_NET
.sym 63801 capture.href_rg2
.sym 63820 capture.href_rg2
.sym 63929 capture.href_rg2
.sym 64063 clk$SB_IO_IN
.sym 64420 $PACKER_GND_NET
.sym 64528 clk50mhz
.sym 64552 clk$SB_IO_IN
.sym 64646 clk$SB_IO_IN
.sym 64753 ov7670_rst_n$SB_IO_OUT
.sym 65190 capture_addr[1]
.sym 65562 capture_addr[6]
.sym 65923 capture_addr[1]
.sym 66030 clk$SB_IO_IN
.sym 66039 $PACKER_VCC_NET
.sym 66045 controller.i_sccb.pr_sccb_st[0]
.sym 66054 capture_addr[6]
.sym 66151 capture_addr[4]
.sym 66152 capture_addr[4]
.sym 66166 capture_addr[0]
.sym 66175 controller.i_sccb.clr_datarg
.sym 66185 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 66190 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 66192 controller.i_sccb.cnt_phases[1]
.sym 66205 controller.i_sccb.pr_sccb_st[0]
.sym 66207 controller.i_sccb.cnt_phases[0]
.sym 66216 controller.i_sccb.pr_sccb_st[0]
.sym 66217 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 66218 controller.i_sccb.cnt_phases[1]
.sym 66219 controller.i_sccb.cnt_phases[0]
.sym 66222 controller.i_sccb.cnt_phases[0]
.sym 66223 controller.i_sccb.pr_sccb_st[0]
.sym 66224 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 66225 controller.i_sccb.cnt_phases[1]
.sym 66230 controller.i_sccb.pr_sccb_st[0]
.sym 66231 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 66241 controller.i_sccb.cnt_phases[0]
.sym 66242 controller.i_sccb.cnt_phases[1]
.sym 66262 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 66263 clk50mhz_$glb_clk
.sym 66264 rst$SB_IO_IN_$glb_sr
.sym 66277 orig_img_addr[0]
.sym 66308 controller.i_sccb.pr_sccb_st[4]
.sym 66310 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66316 controller.i_sccb.pr_sccb_st[4]
.sym 66331 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66332 controller.i_sccb.clr_datarg
.sym 66351 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66352 controller.i_sccb.pr_sccb_st[4]
.sym 66353 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66354 controller.i_sccb.clr_datarg
.sym 66382 controller.i_sccb.pr_sccb_st[4]
.sym 66384 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66386 clk50mhz_$glb_clk
.sym 66387 rst$SB_IO_IN_$glb_sr
.sym 66388 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 66389 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66391 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 66392 controller.i_sccb.cnt_4sclk[0]
.sym 66393 controller.i_sccb.cnt_4sclk[1]
.sym 66394 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66395 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 66406 controller.i_sccb.clr_datarg
.sym 66413 controller.i_sccb.clr_datarg
.sym 66422 capture_addr[1]
.sym 66429 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66432 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 66437 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66438 controller.i_sccb.pr_sccb_st[3]
.sym 66443 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66446 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66447 controller.i_sccb.pr_sccb_st[4]
.sym 66450 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66451 controller.i_sccb.pr_sccb_st[2]
.sym 66462 controller.i_sccb.pr_sccb_st[3]
.sym 66464 controller.i_sccb.pr_sccb_st[4]
.sym 66465 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66468 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66470 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 66471 controller.i_sccb.pr_sccb_st[3]
.sym 66474 controller.i_sccb.pr_sccb_st[4]
.sym 66475 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66476 controller.i_sccb.pr_sccb_st[2]
.sym 66477 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66492 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66493 controller.i_sccb.pr_sccb_st[2]
.sym 66499 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66500 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66501 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66509 clk50mhz_$glb_clk
.sym 66510 rst$SB_IO_IN_$glb_sr
.sym 66512 ov7670_sioc_SB_LUT4_O_I1
.sym 66513 ov7670_sioc$SB_IO_OUT
.sym 66515 sdat_out_SB_LUT4_O_I3
.sym 66518 sdat_on
.sym 66524 proc_fb.dina_SB_LUT4_O_7_I0
.sym 66653 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 66669 capture_addr[0]
.sym 66770 capture.data_rg3[6]
.sym 66778 proc_fb.dina_SB_LUT4_O_6_I0
.sym 66885 capture_data[2]
.sym 66894 capture_addr[8]
.sym 66896 proc_fb.dina_SB_LUT4_O_6_I0
.sym 67012 capture_data[2]
.sym 67018 cam_fb.ram.0.0.0_RCLKE
.sym 67020 capture.data_rg3[2]
.sym 67033 capture_data[2]
.sym 67141 cam_fb.ram.0.0.0_WCLKE
.sym 67144 cam_fb.ram.0.2.0_WCLKE
.sym 67148 capture_data[1]
.sym 67255 capture_data[0]
.sym 67261 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 67385 capture_data[0]
.sym 67405 $PACKER_GND_NET
.sym 67503 proc_fb.dina_SB_LUT4_O_1_I0
.sym 67506 clk$SB_IO_IN
.sym 67627 capture_addr[4]
.sym 67640 capture_data[1]
.sym 67756 ov7670_vsync$SB_IO_IN
.sym 67876 capture_data[1]
.sym 67883 capture_addr[0]
.sym 67892 $PACKER_GND_NET
.sym 68248 capture.pclk_rg1
.sym 68256 capture.href_rg2
.sym 68634 clk50mhz
.sym 68646 clk50mhz
.sym 68668 clk50mhz
.sym 68907 controller.i_regs.pr_ctrl_st[0]
.sym 68942 controller.i_regs.pr_ctrl_st[0]
.sym 68999 capture_addr[1]
.sym 69001 ov7670_rst_n$SB_IO_OUT
.sym 69011 controller.i_regs.pr_ctrl_st[0]
.sym 69147 capture_addr[9]
.sym 69366 capture_addr[0]
.sym 69369 capture_addr[0]
.sym 69392 orig_img_addr[7]
.sym 69495 capture_addr[6]
.sym 69621 capture_addr[1]
.sym 69626 orig_img_addr[9]
.sym 69635 capture_addr[9]
.sym 69749 orig_img_addr[3]
.sym 69750 orig_img_addr[1]
.sym 69866 capture_addr[1]
.sym 69879 capture_addr[9]
.sym 69990 capture_addr[6]
.sym 69997 orig_img_addr[5]
.sym 70000 capture_addr[3]
.sym 70003 capture_addr[8]
.sym 70109 capture_addr[0]
.sym 70227 capture_addr[6]
.sym 70228 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 70230 capture_addr[6]
.sym 70254 cam_fb.ram.0.4.0_WCLKE
.sym 70355 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 70356 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 70360 capture_addr[1]
.sym 70466 controller.i_sccb.cnt_sclk_div4[1]
.sym 70467 controller.i_sccb.cnt_sclk_div4[2]
.sym 70468 controller.i_sccb.cnt_sclk_div4[3]
.sym 70469 controller.i_sccb.cnt_sclk_div4[4]
.sym 70470 controller.i_sccb.cnt_sclk_div4[5]
.sym 70471 controller.i_sccb.cnt_sclk_div4[6]
.sym 70472 controller.i_sccb.cnt_sclk_div4[0]
.sym 70474 capture_addr[1]
.sym 70475 capture_addr[1]
.sym 70476 ov7670_sioc$SB_IO_OUT
.sym 70479 cam_fb.ram.0.0.0_WCLKE
.sym 70483 capture_addr[6]
.sym 70497 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 70508 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 70509 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 70510 controller.i_sccb.cnt_4sclk[0]
.sym 70512 controller.i_sccb.send_rg[23]
.sym 70520 controller.i_sccb.pr_sccb_st[2]
.sym 70521 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 70522 controller.i_sccb.pr_sccb_st[0]
.sym 70524 controller.i_sccb.clr_datarg
.sym 70525 controller.i_sccb.cnt_sclk_div4[3]
.sym 70526 controller.i_sccb.cnt_sclk_div4[4]
.sym 70527 controller.i_sccb.cnt_4sclk[1]
.sym 70531 controller.i_sccb.cnt_sclk_div4[1]
.sym 70532 controller.i_sccb.cnt_sclk_div4[2]
.sym 70535 controller.i_sccb.cnt_sclk_div4[5]
.sym 70536 controller.i_sccb.cnt_sclk_div4[6]
.sym 70537 controller.i_sccb.cnt_sclk_div4[0]
.sym 70539 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 70541 controller.i_sccb.pr_sccb_st[0]
.sym 70546 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 70547 controller.i_sccb.cnt_4sclk[1]
.sym 70548 controller.i_sccb.cnt_4sclk[0]
.sym 70557 controller.i_sccb.cnt_sclk_div4[3]
.sym 70558 controller.i_sccb.cnt_sclk_div4[1]
.sym 70559 controller.i_sccb.cnt_sclk_div4[2]
.sym 70560 controller.i_sccb.cnt_sclk_div4[0]
.sym 70563 controller.i_sccb.pr_sccb_st[0]
.sym 70565 controller.i_sccb.cnt_4sclk[0]
.sym 70569 controller.i_sccb.cnt_4sclk[1]
.sym 70570 controller.i_sccb.cnt_4sclk[0]
.sym 70572 controller.i_sccb.pr_sccb_st[0]
.sym 70575 controller.i_sccb.send_rg[23]
.sym 70576 controller.i_sccb.cnt_4sclk[1]
.sym 70577 controller.i_sccb.clr_datarg
.sym 70578 controller.i_sccb.pr_sccb_st[2]
.sym 70581 controller.i_sccb.cnt_sclk_div4[6]
.sym 70582 controller.i_sccb.cnt_sclk_div4[5]
.sym 70583 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 70584 controller.i_sccb.cnt_sclk_div4[4]
.sym 70585 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 70586 clk50mhz_$glb_clk
.sym 70587 rst$SB_IO_IN_$glb_sr
.sym 70602 capture_addr[0]
.sym 70608 controller.i_sccb.send_rg[23]
.sym 70633 controller.i_sccb.cnt_4sclk[0]
.sym 70634 controller.i_sccb.clr_datarg
.sym 70638 ov7670_sioc_SB_LUT4_O_I1
.sym 70642 controller.i_sccb.cnt_4sclk[1]
.sym 70643 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70646 controller.i_sccb.pr_sccb_st[3]
.sym 70651 controller.i_sccb.pr_sccb_st[2]
.sym 70655 controller.i_sccb.pr_sccb_st[4]
.sym 70660 sdat_on
.sym 70668 controller.i_sccb.clr_datarg
.sym 70669 controller.i_sccb.cnt_4sclk[1]
.sym 70670 controller.i_sccb.pr_sccb_st[3]
.sym 70671 controller.i_sccb.cnt_4sclk[0]
.sym 70674 ov7670_sioc_SB_LUT4_O_I1
.sym 70676 sdat_on
.sym 70677 controller.i_sccb.pr_sccb_st[4]
.sym 70686 controller.i_sccb.cnt_4sclk[1]
.sym 70687 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70688 controller.i_sccb.cnt_4sclk[0]
.sym 70689 controller.i_sccb.pr_sccb_st[3]
.sym 70704 controller.i_sccb.pr_sccb_st[3]
.sym 70706 controller.i_sccb.clr_datarg
.sym 70707 controller.i_sccb.pr_sccb_st[2]
.sym 70712 sdat_out
.sym 70720 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 70726 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 70729 $PACKER_VCC_NET
.sym 70842 capture_addr[0]
.sym 70845 capture_addr[0]
.sym 70846 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 70850 orig_img_addr[3]
.sym 70852 orig_img_addr[2]
.sym 70853 capture_addr[1]
.sym 70854 orig_img_addr[3]
.sym 70857 capture_data[7]
.sym 70865 capture.blue_SB_DFFER_Q_E
.sym 70964 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 70968 orig_img_addr[8]
.sym 70969 orig_img_addr[8]
.sym 70976 orig_img_addr[1]
.sym 70977 orig_img_addr[9]
.sym 71004 capture.data_rg3[2]
.sym 71025 capture.blue_SB_DFFER_Q_E
.sym 71062 capture.data_rg3[2]
.sym 71077 capture.blue_SB_DFFER_Q_E
.sym 71078 clk50mhz_$glb_clk
.sym 71079 rst$SB_IO_IN_$glb_sr
.sym 71094 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 71095 cam_fb.ram.0.2.0_RCLKE
.sym 71097 cam_fb.ram.0.1.0_RDATA_3
.sym 71100 cam_fb.ram.0.4.0_RCLKE
.sym 71111 capture_data[2]
.sym 71212 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 71218 $PACKER_VCC_NET
.sym 71219 $PACKER_VCC_NET
.sym 71223 orig_img_addr[3]
.sym 71226 capture.red_SB_DFFER_Q_E
.sym 71349 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 71354 capture_data[0]
.sym 71385 capture.blue_SB_DFFER_Q_E
.sym 71396 $PACKER_GND_NET
.sym 71438 $PACKER_GND_NET
.sym 71446 capture.blue_SB_DFFER_Q_E
.sym 71447 clk50mhz_$glb_clk
.sym 71448 rst$SB_IO_IN_$glb_sr
.sym 71703 capture_addr[6]
.sym 71715 capture.red_SB_DFFER_Q_E
.sym 71717 orig_img_addr[7]
.sym 71837 capture_addr[2]
.sym 71949 ov7670_sioc$SB_IO_OUT
.sym 71950 capture_addr[1]
.sym 72086 orig_img_addr[9]
.sym 72209 orig_img_addr[3]
.sym 72210 orig_img_addr[1]
.sym 72318 capture_addr[0]
.sym 72323 $PACKER_GND_NET
.sym 72328 ov7670_pclk$SB_IO_IN
.sym 72441 orig_img_addr[8]
.sym 72565 capture_addr[5]
.sym 73196 capture_addr[3]
.sym 73199 capture_addr[3]
.sym 73322 capture_addr[9]
.sym 73443 orig_img_addr[7]
.sym 73444 orig_img_addr[7]
.sym 73566 capture_addr[8]
.sym 73567 capture_addr[8]
.sym 73571 capture_addr[9]
.sym 73572 orig_img_addr[8]
.sym 73689 cam_fb.ram.0.0.0_RCLKE
.sym 73690 cam_fb.ram.0.0.0_RCLKE
.sym 73822 orig_img_addr[7]
.sym 73826 capture_addr[9]
.sym 73834 orig_img_addr[6]
.sym 73938 capture_addr[8]
.sym 73945 orig_img_addr[2]
.sym 73946 orig_img_addr[5]
.sym 73947 capture_addr[3]
.sym 74061 capture_addr[9]
.sym 74078 orig_img_addr[6]
.sym 74186 cam_fb.ram.0.4.0_WCLKE
.sym 74307 cam_fb.ram.0.0.0_RCLKE
.sym 74308 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 74317 $PACKER_VCC_NET
.sym 74429 cam_fb.ram.0.4.0_WCLKE
.sym 74431 orig_img_addr[2]
.sym 74433 orig_img_addr[3]
.sym 74435 orig_img_addr[5]
.sym 74452 capture_addr[9]
.sym 74551 sdat_out
.sym 74559 orig_img_addr[1]
.sym 74562 orig_img_addr[7]
.sym 74563 orig_img_addr[6]
.sym 74582 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74590 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74592 controller.i_sccb.cnt_sclk_div4[2]
.sym 74594 controller.i_sccb.cnt_sclk_div4[4]
.sym 74599 controller.i_sccb.cnt_sclk_div4[1]
.sym 74601 controller.i_sccb.cnt_sclk_div4[3]
.sym 74603 controller.i_sccb.cnt_sclk_div4[5]
.sym 74612 controller.i_sccb.cnt_sclk_div4[6]
.sym 74613 controller.i_sccb.cnt_sclk_div4[0]
.sym 74614 $nextpnr_ICESTORM_LC_6$O
.sym 74617 controller.i_sccb.cnt_sclk_div4[0]
.sym 74620 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 74621 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74623 controller.i_sccb.cnt_sclk_div4[1]
.sym 74624 controller.i_sccb.cnt_sclk_div4[0]
.sym 74626 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 74627 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74628 controller.i_sccb.cnt_sclk_div4[2]
.sym 74630 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 74632 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 74633 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74635 controller.i_sccb.cnt_sclk_div4[3]
.sym 74636 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 74638 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 74639 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74640 controller.i_sccb.cnt_sclk_div4[4]
.sym 74642 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 74644 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 74645 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74647 controller.i_sccb.cnt_sclk_div4[5]
.sym 74648 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 74651 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74652 controller.i_sccb.cnt_sclk_div4[6]
.sym 74654 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 74658 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 74660 controller.i_sccb.cnt_sclk_div4[0]
.sym 74662 clk50mhz_$glb_clk
.sym 74663 rst$SB_IO_IN_$glb_sr
.sym 74672 capture_addr[3]
.sym 74681 orig_img_addr[1]
.sym 74682 orig_img_addr[7]
.sym 74686 orig_img_addr[6]
.sym 74795 capture_addr[9]
.sym 74800 cam_fb.ram.1.2.0_RDATA_1
.sym 74807 capture_data[5]
.sym 74848 sdat_out_SB_LUT4_O_I3
.sym 74859 sdat_on
.sym 74868 sdat_on
.sym 74870 sdat_out_SB_LUT4_O_I3
.sym 74919 orig_img_addr[7]
.sym 74922 capture_addr[2]
.sym 74923 cam_fb.ram.1.2.0_RDATA_2
.sym 74924 orig_img_addr[5]
.sym 74925 orig_img_addr[4]
.sym 74926 orig_img_addr[0]
.sym 74927 cam_fb.ram.0.1.0_RCLKE
.sym 74931 cam_fb.ram.0.0.0_RCLKE
.sym 74933 cam_fb.ram.0.3.0_RCLKE
.sym 74934 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 74935 cam_fb.ram.0.0.0_RDATA_3
.sym 75042 capture_addr[8]
.sym 75064 capture.red_SB_DFFER_Q_E
.sym 75088 cam_fb.ram.0.1.0_RDATA_3
.sym 75089 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 75094 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 75095 cam_fb.ram.0.0.0_RDATA_3
.sym 75149 cam_fb.ram.0.1.0_RDATA_3
.sym 75150 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 75151 cam_fb.ram.0.0.0_RDATA_3
.sym 75152 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 75174 capture_data[3]
.sym 75175 orig_img_addr[1]
.sym 75179 $PACKER_VCC_NET
.sym 75295 cam_fb.ram.0.2.0_RDATA_2
.sym 75297 orig_img_addr[2]
.sym 75298 capture_data[0]
.sym 75414 capture_addr[2]
.sym 75417 cam_fb.ram.0.3.0_RCLKE
.sym 75418 cam_fb.ram.0.2.0_RDATA_3
.sym 75420 $PACKER_VCC_NET
.sym 75425 cam_fb.ram.0.4.0_RDATA_1
.sym 75428 $PACKER_VCC_NET
.sym 75545 capture_data[2]
.sym 75547 cam_fb.ram.0.4.0_RDATA_3
.sym 75667 capture_data[1]
.sym 75670 $PACKER_VCC_NET
.sym 75671 cam_fb.ram.0.3.0_WCLKE
.sym 75788 cam_fb.ram.0.2.0_WCLKE
.sym 75790 capture_data[0]
.sym 75798 orig_img_addr[6]
.sym 75902 cam_fb.ram.0.4.0_WCLKE
.sym 76026 sdat_out
.sym 76029 capture_addr[9]
.sym 76042 orig_img_addr[6]
.sym 76155 orig_img_addr[2]
.sym 76156 capture_addr[3]
.sym 76162 capture_addr[8]
.sym 76164 capture.href_rg2
.sym 76269 capture.href_rg2
.sym 76270 capture.pclk_rg1
.sym 76292 capture.href_rg2
.sym 76784 $PACKER_GND_NET
.sym 77519 orig_img_addr[6]
.sym 77522 orig_img_addr[6]
.sym 77777 orig_img_addr[6]
.sym 78011 cam_fb.ram.1.4.0_RDATA
.sym 78021 orig_img_addr[6]
.sym 78146 capture_data[5]
.sym 78269 orig_img_addr[6]
.sym 78385 capture_data[5]
.sym 78390 capture_addr[9]
.sym 78632 capture_data[5]
.sym 78773 proc_fb.dina_SB_LUT4_O_6_I0
.sym 78776 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 78864 capture_data[6]
.sym 78866 proc_fb.dina_SB_LUT4_O_6_I0
.sym 78867 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 78885 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 78995 orig_img_addr[6]
.sym 78998 orig_img_addr[6]
.sym 79001 $PACKER_VCC_NET
.sym 79005 $PACKER_VCC_NET
.sym 79006 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 79007 capture.red_SB_DFFER_Q_E
.sym 79016 cam_fb.ram.0.2.0_WCLKE
.sym 79022 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 79125 capture_data[5]
.sym 79245 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 79364 cam_fb.ram.0.0.0_RDATA_2
.sym 79373 $PACKER_VCC_NET
.sym 79377 cam_fb.ram.0.0.0_RDATA_3
.sym 79493 $PACKER_VCC_NET
.sym 79496 capture.red_SB_DFFER_Q_E
.sym 79610 cam_fb.ram.0.3.0_RDATA_2
.sym 79733 cam_fb.ram.0.2.0_RDATA
.sym 79741 orig_img_addr[6]
.sym 79979 cam_fb.ram.0.4.0_RDATA
.sym 79985 cam_fb.ram.0.1.0_RCLKE
.sym 79989 $PACKER_GND_NET
.sym 79990 orig_img_addr[6]
.sym 80102 cam_fb.ram.0.4.0_RDATA_2
.sym 80231 orig_img_addr[9]
.sym 80233 orig_img_addr[6]
.sym 80396 capture.href_rg1
.sym 80409 ov7670_pclk$SB_IO_IN
.sym 80452 capture.href_rg1
.sym 80458 ov7670_pclk$SB_IO_IN
.sym 80461 clk50mhz_$glb_clk
.sym 80462 rst$SB_IO_IN_$glb_sr
.sym 80471 orig_img_addr[6]
.sym 80484 capture.href_rg1
.sym 80717 cam_fb.ram.2.4.0_RDATA
.sym 80876 $PACKER_GND_NET
.sym 80894 $PACKER_GND_NET
.sym 80902 $PACKER_VCC_NET
.sym 81500 orig_img_addr[4]
.sym 81597 orig_img_addr[5]
.sym 81598 orig_img_addr[5]
.sym 82232 orig_img_addr[4]
.sym 82235 capture_data[6]
.sym 82476 orig_img_addr[4]
.sym 82589 orig_img_addr[0]
.sym 82713 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 82719 capture_data[6]
.sym 82725 cam_fb.ram.1.4.0_RDATA_2
.sym 82837 proc_fb.dina_SB_LUT4_O_7_I0
.sym 82846 cam_fb.ram.1.1.0_RDATA_2
.sym 82959 cam_fb.ram.0.2.0_WCLKE
.sym 82963 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 82973 capture_data[6]
.sym 82983 capture.data_rg3[6]
.sym 82989 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 82990 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 82993 capture.red_SB_DFFER_Q_E
.sym 82997 cam_fb.ram.1.4.0_RDATA_2
.sym 83001 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 83006 cam_fb.ram.1.1.0_RDATA_2
.sym 83007 cam_fb.ram.1.2.0_RDATA_2
.sym 83011 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 83013 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 83016 capture.data_rg3[6]
.sym 83027 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 83028 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 83029 cam_fb.ram.1.4.0_RDATA_2
.sym 83030 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 83033 cam_fb.ram.1.1.0_RDATA_2
.sym 83034 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 83035 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 83036 cam_fb.ram.1.2.0_RDATA_2
.sym 83061 capture.red_SB_DFFER_Q_E
.sym 83062 clk50mhz_$glb_clk
.sym 83063 rst$SB_IO_IN_$glb_sr
.sym 83073 orig_img_addr[5]
.sym 83074 orig_img_addr[5]
.sym 83076 capture_data[6]
.sym 83077 capture.data_rg3[6]
.sym 83082 proc_fb.dina_SB_LUT4_O_6_I0
.sym 83093 $PACKER_VCC_NET
.sym 83200 capture_addr[8]
.sym 83322 capture.data_rg3[2]
.sym 83331 cam_fb.ram.0.0.0_RCLKE
.sym 83454 cam_fb.ram.0.0.0_WCLKE
.sym 83455 capture_data[1]
.sym 83568 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 83697 capture_data[0]
.sym 83940 capture_data[1]
.sym 83952 orig_img_addr[4]
.sym 84065 ov7670_vsync$SB_IO_IN
.sym 84184 capture_addr[0]
.sym 84193 capture_data[1]
.sym 84195 $PACKER_GND_NET
.sym 84196 orig_img_addr[4]
.sym 84549 orig_img_addr[5]
.sym 84953 $PACKER_VCC_NET
.sym 84975 $PACKER_VCC_NET
.sym 85308 ov7670_rst_n$SB_IO_OUT
.sym 85673 orig_img_addr[4]
.sym 85676 orig_img_addr[4]
.sym 85801 capture_addr[6]
.sym 85812 cam_fb.ram.0.3.0_RCLKE
.sym 85814 $PACKER_VCC_NET
.sym 85816 orig_img_addr[2]
.sym 85920 orig_img_addr[9]
.sym 85925 orig_img_addr[4]
.sym 85926 capture_addr[1]
.sym 85929 orig_img_addr[9]
.sym 85941 $PACKER_VCC_NET
.sym 86048 orig_img_addr[0]
.sym 86049 orig_img_addr[3]
.sym 86056 orig_img_addr[3]
.sym 86057 orig_img_addr[1]
.sym 86171 capture_addr[1]
.sym 86175 orig_img_addr[4]
.sym 86180 capture_data[6]
.sym 86184 $PACKER_VCC_NET
.sym 86297 capture_addr[6]
.sym 86308 cam_fb.ram.0.3.0_RCLKE
.sym 86310 $PACKER_VCC_NET
.sym 86416 capture_addr[0]
.sym 86419 orig_img_addr[4]
.sym 86437 $PACKER_VCC_NET
.sym 86662 cam_fb.ram.1.4.0_RDATA_2
.sym 86663 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 86665 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 86667 capture_addr[1]
.sym 86669 capture_data[6]
.sym 86676 $PACKER_VCC_NET
.sym 86786 cam_fb.ram.0.0.0_WCLKE
.sym 86790 capture_addr[6]
.sym 86797 capture_addr[2]
.sym 86800 orig_img_addr[4]
.sym 86802 cam_fb.ram.0.0.0_RCLKE
.sym 86804 cam_fb.ram.0.3.0_RCLKE
.sym 86806 $PACKER_VCC_NET
.sym 86908 capture_addr[0]
.sym 86918 capture_data[6]
.sym 87034 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 87149 orig_img_addr[4]
.sym 87152 orig_img_addr[4]
.sym 87153 capture_data[7]
.sym 87155 orig_img_addr[3]
.sym 87158 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 87159 orig_img_addr[2]
.sym 87160 capture_addr[1]
.sym 87161 orig_img_addr[3]
.sym 87172 $PACKER_VCC_NET
.sym 87276 cam_fb.ram.1.1.0_RDATA_2
.sym 87277 orig_img_addr[1]
.sym 87280 orig_img_addr[9]
.sym 87281 orig_img_addr[8]
.sym 87298 $PACKER_VCC_NET
.sym 87390 $PACKER_VCC_NET
.sym 87400 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 87403 cam_fb.ram.0.2.0_RCLKE
.sym 87407 cam_fb.ram.0.4.0_RCLKE
.sym 87522 capture.red_SB_DFFER_Q_E
.sym 87524 orig_img_addr[0]
.sym 87525 $PACKER_VCC_NET
.sym 87533 orig_img_addr[3]
.sym 87536 $PACKER_VCC_NET
.sym 87656 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 87788 cam_fb.ram.0.4.0_RDATA_1
.sym 87895 orig_img_addr[4]
.sym 87906 cam_fb.ram.0.4.0_RDATA_3
.sym 88019 capture_data[9]
.sym 88022 capture.red_SB_DFFER_Q_E
.sym 88024 orig_img_addr[7]
.sym 88029 capture_addr[3]
.sym 88035 capture_addr[8]
.sym 88137 orig_img_addr[4]
.sym 88138 $PACKER_GND_NET
.sym 88147 capture_addr[2]
.sym 88379 orig_img_addr[2]
.sym 88380 orig_img_addr[9]
.sym 88386 orig_img_addr[9]
.sym 88393 orig_img_addr[4]
.sym 88499 capture.href_rg1
.sym 88506 orig_img_addr[1]
.sym 88508 orig_img_addr[0]
.sym 88509 orig_img_addr[3]
.sym 88513 orig_img_addr[1]
.sym 88517 orig_img_addr[1]
.sym 88625 orig_img_addr[4]
.sym 88629 ov7670_href$SB_IO_IN
.sym 88635 ov7670_pclk$SB_IO_IN
.sym 89761 orig_img_addr[2]
.sym 89762 cam_fb.ram.0.3.0_RCLKE
.sym 89764 $PACKER_VCC_NET
.sym 89877 $PACKER_VCC_NET
.sym 89878 capture_addr[9]
.sym 89881 orig_img_addr[8]
.sym 90123 capture_addr[9]
.sym 90132 $PACKER_VCC_NET
.sym 90133 orig_img_addr[7]
.sym 90246 capture_addr[8]
.sym 90250 orig_img_addr[5]
.sym 90251 capture_addr[3]
.sym 90253 orig_img_addr[2]
.sym 90255 $PACKER_VCC_NET
.sym 90369 capture_addr[9]
.sym 90490 $PACKER_VCC_NET
.sym 90500 cam_fb.ram.0.4.0_WCLKE
.sym 90604 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 90608 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 90615 cam_fb.ram.0.0.0_RCLKE
.sym 90617 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 90738 cam_fb.ram.0.0.0_RCLKE
.sym 90739 orig_img_addr[2]
.sym 90740 orig_img_addr[4]
.sym 90741 orig_img_addr[3]
.sym 90742 cam_fb.ram.0.3.0_RCLKE
.sym 90745 capture_addr[2]
.sym 90746 orig_img_addr[5]
.sym 90748 capture_addr[2]
.sym 90749 cam_fb.ram.0.3.0_RCLKE
.sym 90756 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 90853 proc_fb.dina_SB_LUT4_O_7_I0
.sym 90863 orig_img_addr[7]
.sym 90864 orig_img_addr[6]
.sym 90870 orig_img_addr[1]
.sym 90984 orig_img_addr[7]
.sym 90987 orig_img_addr[6]
.sym 90989 orig_img_addr[1]
.sym 90994 cam_fb.ram.1.4.0_RDATA_3
.sym 91114 cam_fb.ram.1.2.0_RDATA_1
.sym 91118 capture_data[5]
.sym 91231 cam_fb.ram.1.2.0_RDATA_2
.sym 91232 orig_img_addr[5]
.sym 91233 orig_img_addr[4]
.sym 91234 orig_img_addr[0]
.sym 91238 cam_fb.ram.0.1.0_RCLKE
.sym 91359 capture_addr[8]
.sym 91369 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 91376 $PACKER_VCC_NET
.sym 91474 $PACKER_VCC_NET
.sym 91476 capture_data[3]
.sym 91477 orig_img_addr[1]
.sym 91484 capture_data[10]
.sym 91485 capture_data[3]
.sym 91599 orig_img_addr[2]
.sym 91602 cam_fb.ram.0.2.0_RDATA_2
.sym 91605 orig_img_addr[2]
.sym 91606 capture_data[0]
.sym 91607 $PACKER_VCC_NET
.sym 91612 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 91722 capture_addr[2]
.sym 91728 cam_fb.ram.2.2.0_RDATA_2
.sym 91729 $PACKER_VCC_NET
.sym 91730 cam_fb.ram.0.2.0_RDATA_3
.sym 91731 cam_fb.ram.0.3.0_RCLKE
.sym 91853 capture_data[2]
.sym 91856 capture_data[2]
.sym 91862 $PACKER_GND_NET
.sym 91868 $PACKER_VCC_NET
.sym 91968 cam_fb.ram.0.3.0_WCLKE
.sym 91972 capture_addr[3]
.sym 91973 $PACKER_VCC_NET
.sym 91975 capture_data[1]
.sym 91978 capture_addr[8]
.sym 91979 $PACKER_VCC_NET
.sym 92094 cam_fb.ram.0.1.0_WCLKE
.sym 92096 cam_fb.ram.0.2.0_WCLKE
.sym 92098 capture_data[0]
.sym 92099 cam_fb.ram.0.2.0_WCLKE
.sym 92100 capture_addr[6]
.sym 92101 capture_addr[5]
.sym 92225 cam_fb.ram.0.4.0_RDATA_1
.sym 92342 capture_addr[9]
.sym 92348 cam_fb.ram.0.4.0_RDATA_3
.sym 92351 cam_fb.ram.0.1.0_RCLKE
.sym 92360 $PACKER_VCC_NET
.sym 92462 capture_addr[3]
.sym 92466 capture_addr[8]
.sym 92467 capture_addr[3]
.sym 92469 orig_img_addr[2]
.sym 92470 capture_addr[8]
.sym 92597 orig_img_addr[9]
.sym 92625 ov7670_href$SB_IO_IN
.sym 92678 ov7670_href$SB_IO_IN
.sym 92692 clk50mhz_$glb_clk
.sym 92693 rst$SB_IO_IN_$glb_sr
.sym 92713 orig_img_addr[6]
.sym 92838 orig_img_addr[8]
.sym 92841 $PACKER_VCC_NET
.sym 93607 capture_data[9]
.sym 93819 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 93825 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 93851 capture_data[9]
.sym 93968 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 93969 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94085 orig_img_addr[6]
.sym 94189 capture.data_rg2[2]
.sym 94326 capture.data_rg1[2]
.sym 94329 orig_img_addr[6]
.sym 94444 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 94454 capture_data[5]
.sym 94460 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 94468 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94558 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 94560 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 94563 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 94573 orig_img_addr[6]
.sym 94586 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 94692 capture_addr[9]
.sym 94693 capture_data[5]
.sym 94734 cam_fb.ram.0.0.0_RCLKE
.sym 94736 cam_fb.ram.0.3.0_RCLKE
.sym 94761 cam_fb.ram.0.3.0_RCLKE
.sym 94787 cam_fb.ram.0.0.0_RCLKE
.sym 94801 clk50mhz_$glb_clk
.sym 94803 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 94834 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94836 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 94939 capture_data[5]
.sym 94967 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 94972 cam_fb.ram.1.4.0_RDATA_3
.sym 94988 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 94996 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 95024 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 95025 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 95026 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 95027 cam_fb.ram.1.4.0_RDATA_3
.sym 95052 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 95054 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 95073 capture_addr[8]
.sym 95202 capture.data_rg3[2]
.sym 95296 capture.data_rg3[2]
.sym 95313 $PACKER_VCC_NET
.sym 95327 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 95328 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 95425 capture_data[10]
.sym 95433 capture_data[5]
.sym 95541 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 95544 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 95664 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 95666 capture_data[4]
.sym 95669 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 95682 cam_fb.ram.0.0.0_RDATA_3
.sym 95789 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 95790 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 95793 proc_fb.dina_SB_LUT4_O_2_I0
.sym 95794 proc_fb.dina_SB_LUT4_O_3_I0
.sym 95802 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95805 $PACKER_VCC_NET
.sym 95807 capture.red_SB_DFFER_Q_E
.sym 95810 $PACKER_GND_NET
.sym 95813 capture_addr[5]
.sym 95816 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 95914 proc_fb.dina_SB_LUT4_O_1_I0
.sym 95916 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 95917 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 95919 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 95941 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 96036 capture_data[9]
.sym 96038 capture_data[8]
.sym 96045 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96052 orig_img_addr[6]
.sym 96057 capture_addr[0]
.sym 96062 capture_data[0]
.sym 96064 cam_fb.ram.2.1.0_RDATA_3
.sym 96159 capture_addr[0]
.sym 96180 cam_fb.ram.2.2.0_RDATA_1
.sym 96287 capture_data[3]
.sym 96292 orig_img_addr[6]
.sym 96544 orig_img_addr[6]
.sym 96556 cam_fb.ram.2.1.0_RDATA_3
.sym 96788 cam_fb.ram.0.1.0_RCLKE
.sym 97034 orig_img_addr[9]
.sym 97538 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 97660 capture_data[9]
.sym 97775 cam_fb.ram.2.3.0_RDATA
.sym 97779 cam_fb.ram.2.3.0_RDATA_1
.sym 97805 capture_addr[3]
.sym 97807 capture_addr[1]
.sym 97808 orig_img_addr[9]
.sym 97898 cam_fb.ram.2.3.0_RDATA_2
.sym 97902 cam_fb.ram.2.3.0_RDATA_3
.sym 97923 capture_data[8]
.sym 97925 orig_img_addr[0]
.sym 97928 orig_img_addr[1]
.sym 97930 orig_img_addr[3]
.sym 97943 cam_fb.ram.2.3.0_RDATA_1
.sym 97947 cam_fb.ram.2.3.0_RDATA
.sym 97955 cam_fb.ram.2.0.0_RDATA
.sym 97959 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 97960 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 97967 cam_fb.ram.2.0.0_RDATA_1
.sym 97970 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 97971 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 97972 cam_fb.ram.2.3.0_RDATA_1
.sym 97973 cam_fb.ram.2.0.0_RDATA_1
.sym 98006 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98007 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98008 cam_fb.ram.2.0.0_RDATA
.sym 98009 cam_fb.ram.2.3.0_RDATA
.sym 98021 cam_fb.ram.2.0.0_RDATA
.sym 98025 cam_fb.ram.2.0.0_RDATA_1
.sym 98029 capture.data_rg2[2]
.sym 98038 capture_data[9]
.sym 98045 capture_data[10]
.sym 98051 cam_fb.ram.2.0.0_RDATA_2
.sym 98053 capture_addr[7]
.sym 98054 capture_addr[1]
.sym 98144 cam_fb.ram.2.0.0_RDATA_2
.sym 98148 cam_fb.ram.2.0.0_RDATA_3
.sym 98162 cam_fb.ram.0.0.0_RCLKE
.sym 98168 capture_addr[6]
.sym 98171 cam_fb.ram.2.0.0_RDATA_3
.sym 98177 cam_fb.ram.0.0.0_WCLKE
.sym 98267 cam_fb.ram.1.4.0_RDATA
.sym 98271 cam_fb.ram.1.4.0_RDATA_1
.sym 98288 capture_data[9]
.sym 98289 capture_addr[0]
.sym 98292 cam_fb.ram.0.4.0_RCLKE
.sym 98297 orig_img_addr[9]
.sym 98300 capture_addr[3]
.sym 98312 capture.data_rg1[2]
.sym 98348 capture.data_rg1[2]
.sym 98386 clk50mhz_$glb_clk
.sym 98387 rst$SB_IO_IN_$glb_sr
.sym 98390 cam_fb.ram.1.4.0_RDATA_2
.sym 98394 cam_fb.ram.1.4.0_RDATA_3
.sym 98412 orig_img_addr[3]
.sym 98414 orig_img_addr[0]
.sym 98415 orig_img_addr[1]
.sym 98417 $PACKER_VCC_NET
.sym 98419 capture_data[8]
.sym 98420 orig_img_addr[1]
.sym 98421 $PACKER_VCC_NET
.sym 98422 orig_img_addr[3]
.sym 98513 cam_fb.ram.1.0.0_RDATA
.sym 98517 cam_fb.ram.1.0.0_RDATA_1
.sym 98535 cam_fb.ram.1.4.0_RDATA_2
.sym 98536 capture_data[6]
.sym 98537 capture_addr[7]
.sym 98539 cam_fb.ram.2.0.0_RDATA_2
.sym 98541 capture_data[10]
.sym 98546 capture_addr[1]
.sym 98636 cam_fb.ram.1.0.0_RDATA_2
.sym 98640 cam_fb.ram.1.0.0_RDATA_3
.sym 98659 cam_fb.ram.2.0.0_RDATA_3
.sym 98660 orig_img_addr[8]
.sym 98662 orig_img_addr[9]
.sym 98663 cam_fb.ram.1.3.0_RDATA_2
.sym 98664 capture_data[4]
.sym 98669 cam_fb.ram.0.0.0_WCLKE
.sym 98679 cam_fb.ram.1.3.0_RDATA_2
.sym 98681 cam_fb.ram.1.0.0_RDATA_1
.sym 98685 cam_fb.ram.1.0.0_RDATA
.sym 98692 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98693 cam_fb.ram.1.3.0_RDATA
.sym 98701 cam_fb.ram.1.0.0_RDATA_2
.sym 98704 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98705 cam_fb.ram.1.3.0_RDATA_1
.sym 98714 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98715 cam_fb.ram.1.0.0_RDATA_1
.sym 98716 cam_fb.ram.1.3.0_RDATA_1
.sym 98717 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98726 cam_fb.ram.1.0.0_RDATA
.sym 98727 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98728 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98729 cam_fb.ram.1.3.0_RDATA
.sym 98744 cam_fb.ram.1.3.0_RDATA_2
.sym 98745 cam_fb.ram.1.0.0_RDATA_2
.sym 98746 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98747 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98759 cam_fb.ram.1.3.0_RDATA
.sym 98763 cam_fb.ram.1.3.0_RDATA_1
.sym 98784 capture_addr[3]
.sym 98787 capture_addr[0]
.sym 98788 cam_fb.ram.0.4.0_RCLKE
.sym 98789 cam_fb.ram.1.0.0_RDATA_3
.sym 98882 cam_fb.ram.1.3.0_RDATA_2
.sym 98886 cam_fb.ram.1.3.0_RDATA_3
.sym 98900 orig_img_addr[0]
.sym 98907 capture_addr[9]
.sym 98908 $PACKER_VCC_NET
.sym 98913 $PACKER_VCC_NET
.sym 98915 capture_data[8]
.sym 98938 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98943 cam_fb.ram.1.3.0_RDATA_3
.sym 98949 cam_fb.ram.1.0.0_RDATA_3
.sym 98950 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98954 cam_fb.ram.1.3.0_RDATA_3
.sym 98955 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98956 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98957 cam_fb.ram.1.0.0_RDATA_3
.sym 99005 cam_fb.ram.1.2.0_RDATA
.sym 99009 cam_fb.ram.1.2.0_RDATA_1
.sym 99014 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 99023 capture_addr[8]
.sym 99027 cam_fb.ram.2.0.0_RDATA_2
.sym 99029 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99030 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99031 capture_addr[1]
.sym 99032 capture_addr[7]
.sym 99033 capture_data[10]
.sym 99035 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99038 orig_img_addr[3]
.sym 99128 cam_fb.ram.1.2.0_RDATA_2
.sym 99132 cam_fb.ram.1.2.0_RDATA_3
.sym 99136 capture_data[9]
.sym 99150 orig_img_addr[1]
.sym 99151 cam_fb.ram.2.0.0_RDATA_3
.sym 99152 orig_img_addr[8]
.sym 99153 orig_img_addr[9]
.sym 99158 orig_img_addr[8]
.sym 99159 capture_addr[1]
.sym 99160 capture_data[4]
.sym 99169 cam_fb.ram.1.2.0_RDATA
.sym 99185 cam_fb.ram.1.1.0_RDATA
.sym 99187 cam_fb.ram.1.1.0_RDATA_3
.sym 99189 cam_fb.ram.1.2.0_RDATA_3
.sym 99190 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99195 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99218 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99219 cam_fb.ram.1.2.0_RDATA
.sym 99220 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99221 cam_fb.ram.1.1.0_RDATA
.sym 99230 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99231 cam_fb.ram.1.2.0_RDATA_3
.sym 99232 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99233 cam_fb.ram.1.1.0_RDATA_3
.sym 99251 cam_fb.ram.1.1.0_RDATA
.sym 99255 cam_fb.ram.1.1.0_RDATA_1
.sym 99270 cam_fb.ram.0.2.0_WCLKE
.sym 99273 cam_fb.ram.1.1.0_RDATA_3
.sym 99275 capture_addr[3]
.sym 99276 cam_fb.ram.0.2.0_RCLKE
.sym 99280 cam_fb.ram.0.4.0_RCLKE
.sym 99374 cam_fb.ram.1.1.0_RDATA_2
.sym 99378 cam_fb.ram.1.1.0_RDATA_3
.sym 99384 capture_data[6]
.sym 99397 $PACKER_VCC_NET
.sym 99398 orig_img_addr[3]
.sym 99399 capture_data[8]
.sym 99400 $PACKER_VCC_NET
.sym 99403 capture.red_SB_DFFER_Q_E
.sym 99404 capture_addr[9]
.sym 99430 capture.data_rg2[2]
.sym 99454 capture.data_rg2[2]
.sym 99493 clk50mhz_$glb_clk
.sym 99494 rst$SB_IO_IN_$glb_sr
.sym 99497 cam_fb.ram.0.0.0_RDATA
.sym 99501 cam_fb.ram.0.0.0_RDATA_1
.sym 99519 capture_addr[7]
.sym 99520 cam_fb.ram.2.2.0_RDATA_3
.sym 99523 capture_addr[1]
.sym 99524 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 99525 capture_data[10]
.sym 99526 orig_img_addr[3]
.sym 99527 cam_fb.ram.2.0.0_RDATA_2
.sym 99529 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99530 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99545 capture.data_rg3[2]
.sym 99563 capture.red_SB_DFFER_Q_E
.sym 99614 capture.data_rg3[2]
.sym 99615 capture.red_SB_DFFER_Q_E
.sym 99616 clk50mhz_$glb_clk
.sym 99617 rst$SB_IO_IN_$glb_sr
.sym 99620 cam_fb.ram.0.0.0_RDATA_2
.sym 99624 cam_fb.ram.0.0.0_RDATA_3
.sym 99639 cam_fb.ram.0.0.0_RCLKE
.sym 99642 orig_img_addr[1]
.sym 99643 cam_fb.ram.2.0.0_RDATA_3
.sym 99644 orig_img_addr[8]
.sym 99645 cam_fb.ram.2.3.0_RDATA_3
.sym 99647 cam_fb.ram.2.1.0_RDATA_2
.sym 99648 orig_img_addr[9]
.sym 99649 cam_fb.ram.2.3.0_RDATA_2
.sym 99651 capture_data[4]
.sym 99668 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99669 cam_fb.ram.0.0.0_RDATA
.sym 99673 cam_fb.ram.0.0.0_RDATA_1
.sym 99677 cam_fb.ram.0.3.0_RDATA
.sym 99681 cam_fb.ram.0.3.0_RDATA_1
.sym 99689 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99692 cam_fb.ram.0.3.0_RDATA_1
.sym 99693 cam_fb.ram.0.0.0_RDATA_1
.sym 99694 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99695 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99710 cam_fb.ram.0.0.0_RDATA
.sym 99711 cam_fb.ram.0.3.0_RDATA
.sym 99712 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99713 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99743 cam_fb.ram.0.3.0_RDATA
.sym 99747 cam_fb.ram.0.3.0_RDATA_1
.sym 99758 capture_addr[5]
.sym 99762 cam_fb.ram.0.0.0_WCLKE
.sym 99763 capture_data[1]
.sym 99768 cam_fb.ram.0.2.0_RCLKE
.sym 99771 cam_fb.ram.2.2.0_RDATA
.sym 99772 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99775 cam_fb.ram.0.4.0_RCLKE
.sym 99788 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99790 cam_fb.ram.2.2.0_RDATA_3
.sym 99793 capture.red_SB_DFFER_Q_E
.sym 99794 $PACKER_GND_NET
.sym 99799 cam_fb.ram.2.0.0_RDATA_2
.sym 99800 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99803 cam_fb.ram.2.0.0_RDATA_3
.sym 99810 cam_fb.ram.2.2.0_RDATA_2
.sym 99815 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99816 cam_fb.ram.2.0.0_RDATA_2
.sym 99817 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99818 cam_fb.ram.2.2.0_RDATA_2
.sym 99830 $PACKER_GND_NET
.sym 99845 cam_fb.ram.2.2.0_RDATA_3
.sym 99846 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99847 cam_fb.ram.2.0.0_RDATA_3
.sym 99848 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99861 capture.red_SB_DFFER_Q_E
.sym 99862 clk50mhz_$glb_clk
.sym 99863 rst$SB_IO_IN_$glb_sr
.sym 99866 cam_fb.ram.0.3.0_RDATA_2
.sym 99870 cam_fb.ram.0.3.0_RDATA_3
.sym 99889 cam_fb.ram.2.4.0_RDATA_1
.sym 99890 orig_img_addr[0]
.sym 99891 orig_img_addr[7]
.sym 99893 $PACKER_VCC_NET
.sym 99896 orig_img_addr[3]
.sym 99898 capture_data[8]
.sym 99899 cam_fb.ram.2.4.0_RDATA_2
.sym 99905 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 99906 cam_fb.ram.2.4.0_RDATA_2
.sym 99907 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99908 cam_fb.ram.2.1.0_RDATA_3
.sym 99910 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 99915 cam_fb.ram.2.3.0_RDATA_3
.sym 99917 cam_fb.ram.2.1.0_RDATA_2
.sym 99919 cam_fb.ram.2.3.0_RDATA_2
.sym 99923 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 99924 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 99925 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99929 cam_fb.ram.2.4.0_RDATA_3
.sym 99932 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99950 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99951 cam_fb.ram.2.3.0_RDATA_3
.sym 99952 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99953 cam_fb.ram.2.1.0_RDATA_3
.sym 99956 cam_fb.ram.2.1.0_RDATA_2
.sym 99957 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99958 cam_fb.ram.2.3.0_RDATA_2
.sym 99959 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99974 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99975 cam_fb.ram.2.4.0_RDATA_2
.sym 99976 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 99977 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 99980 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 99981 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 99982 cam_fb.ram.2.4.0_RDATA_3
.sym 99983 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99989 cam_fb.ram.0.2.0_RDATA
.sym 99993 cam_fb.ram.0.2.0_RDATA_1
.sym 99999 capture_data[0]
.sym 100000 capture_addr[0]
.sym 100002 cam_fb.ram.2.1.0_RDATA_3
.sym 100012 cam_fb.ram.2.1.0_RDATA
.sym 100013 capture_data[10]
.sym 100015 cam_fb.ram.2.4.0_RDATA_3
.sym 100016 cam_fb.ram.2.2.0_RDATA_3
.sym 100017 $PACKER_GND_NET
.sym 100020 capture_addr[2]
.sym 100022 capture_addr[7]
.sym 100034 cam_fb.ram.2.2.0_RDATA_1
.sym 100036 cam_fb.ram.2.1.0_RDATA
.sym 100037 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100041 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100042 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100043 cam_fb.ram.2.2.0_RDATA
.sym 100049 cam_fb.ram.2.4.0_RDATA_1
.sym 100056 cam_fb.ram.2.1.0_RDATA_1
.sym 100058 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 100059 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 100085 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 100086 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 100087 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 100088 cam_fb.ram.2.4.0_RDATA_1
.sym 100097 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100098 cam_fb.ram.2.1.0_RDATA_1
.sym 100099 cam_fb.ram.2.2.0_RDATA_1
.sym 100100 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100103 cam_fb.ram.2.1.0_RDATA
.sym 100104 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 100105 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 100106 cam_fb.ram.2.2.0_RDATA
.sym 100112 cam_fb.ram.0.2.0_RDATA_2
.sym 100116 cam_fb.ram.0.2.0_RDATA_3
.sym 100130 cam_fb.ram.2.2.0_RDATA_1
.sym 100134 orig_img_addr[1]
.sym 100139 cam_fb.ram.2.1.0_RDATA_2
.sym 100140 orig_img_addr[9]
.sym 100142 cam_fb.ram.2.1.0_RDATA_1
.sym 100143 capture_addr[1]
.sym 100144 orig_img_addr[8]
.sym 100177 $PACKER_GND_NET
.sym 100178 capture.red_SB_DFFER_Q_E
.sym 100204 $PACKER_GND_NET
.sym 100214 $PACKER_GND_NET
.sym 100230 capture.red_SB_DFFER_Q_E
.sym 100231 clk50mhz_$glb_clk
.sym 100232 rst$SB_IO_IN_$glb_sr
.sym 100235 cam_fb.ram.0.4.0_RDATA
.sym 100239 cam_fb.ram.0.4.0_RDATA_1
.sym 100247 capture_addr[5]
.sym 100249 capture_data[1]
.sym 100260 capture_data[9]
.sym 100262 cam_fb.ram.2.2.0_RDATA
.sym 100263 cam_fb.ram.0.4.0_RCLKE
.sym 100264 capture_data[8]
.sym 100267 cam_fb.ram.0.4.0_RCLKE
.sym 100268 cam_fb.ram.0.2.0_RCLKE
.sym 100278 capture_addr[0]
.sym 100326 capture_addr[0]
.sym 100358 cam_fb.ram.0.4.0_RDATA_2
.sym 100362 cam_fb.ram.0.4.0_RDATA_3
.sym 100377 ov7670_vsync$SB_IO_IN
.sym 100380 orig_img_addr[7]
.sym 100381 $PACKER_VCC_NET
.sym 100382 capture_data[9]
.sym 100384 orig_img_addr[3]
.sym 100385 $PACKER_VCC_NET
.sym 100386 capture_data[8]
.sym 100388 cam_fb.ram.2.4.0_RDATA_1
.sym 100389 orig_img_addr[7]
.sym 100390 orig_img_addr[1]
.sym 100391 orig_img_addr[0]
.sym 100481 cam_fb.ram.2.2.0_RDATA
.sym 100485 cam_fb.ram.2.2.0_RDATA_1
.sym 100493 capture_data[0]
.sym 100494 capture_data[1]
.sym 100497 capture_addr[0]
.sym 100503 cam_fb.ram.2.2.0_RDATA_3
.sym 100505 cam_fb.ram.0.4.0_WCLKE
.sym 100508 cam_fb.ram.2.1.0_RDATA
.sym 100511 cam_fb.ram.2.4.0_RDATA_3
.sym 100512 capture_addr[2]
.sym 100513 capture_data[10]
.sym 100514 capture_addr[7]
.sym 100604 cam_fb.ram.2.2.0_RDATA_2
.sym 100608 cam_fb.ram.2.2.0_RDATA_3
.sym 100615 cam_fb.ram.2.2.0_RDATA_1
.sym 100626 cam_fb.ram.2.1.0_RDATA_1
.sym 100629 capture_addr[1]
.sym 100631 cam_fb.ram.2.1.0_RDATA_2
.sym 100632 orig_img_addr[8]
.sym 100635 capture_addr[1]
.sym 100727 cam_fb.ram.2.1.0_RDATA
.sym 100731 cam_fb.ram.2.1.0_RDATA_1
.sym 100749 orig_img_addr[4]
.sym 100751 cam_fb.ram.0.4.0_RCLKE
.sym 100752 capture_data[8]
.sym 100754 orig_img_addr[9]
.sym 100757 capture_data[8]
.sym 100758 capture_addr[5]
.sym 100760 capture_data[9]
.sym 100850 cam_fb.ram.2.1.0_RDATA_2
.sym 100854 cam_fb.ram.2.1.0_RDATA_3
.sym 100872 cam_fb.ram.2.4.0_RDATA_1
.sym 100873 orig_img_addr[1]
.sym 100874 capture_data[9]
.sym 100877 orig_img_addr[3]
.sym 100880 orig_img_addr[1]
.sym 100881 $PACKER_VCC_NET
.sym 100882 orig_img_addr[7]
.sym 100883 orig_img_addr[0]
.sym 100973 cam_fb.ram.2.4.0_RDATA
.sym 100977 cam_fb.ram.2.4.0_RDATA_1
.sym 100984 cam_fb.ram.2.1.0_RDATA_3
.sym 100995 cam_fb.ram.2.4.0_RDATA_3
.sym 101002 cam_fb.ram.0.4.0_WCLKE
.sym 101004 capture_addr[2]
.sym 101006 capture_addr[7]
.sym 101096 cam_fb.ram.2.4.0_RDATA_2
.sym 101100 cam_fb.ram.2.4.0_RDATA_3
.sym 101123 capture_addr[1]
.sym 101240 capture_addr[5]
.sym 101248 capture_data[8]
.sym 101329 capture_data[11]
.sym 101338 cam_fb.ram.0.3.0_WCLKE
.sym 101341 cam_fb.ram.2.3.0_RDATA_3
.sym 101583 ov7670_rst_n$SB_IO_OUT
.sym 101686 capture_addr[3]
.sym 101690 orig_img_addr[8]
.sym 101695 capture_addr[2]
.sym 101742 capture_addr[0]
.sym 101776 cam_fb.ram.2.3.0_RDATA_2
.sym 101800 capture_addr[5]
.sym 101807 orig_img_addr[5]
.sym 101808 capture_data[10]
.sym 101811 orig_img_addr[7]
.sym 101813 orig_img_addr[4]
.sym 101817 orig_img_addr[6]
.sym 101822 orig_img_addr[0]
.sym 101823 orig_img_addr[9]
.sym 101825 orig_img_addr[1]
.sym 101827 orig_img_addr[3]
.sym 101828 orig_img_addr[8]
.sym 101829 orig_img_addr[2]
.sym 101832 cam_fb.ram.0.3.0_RCLKE
.sym 101833 capture_data[11]
.sym 101834 $PACKER_VCC_NET
.sym 101853 orig_img_addr[0]
.sym 101854 orig_img_addr[1]
.sym 101856 orig_img_addr[2]
.sym 101857 orig_img_addr[3]
.sym 101858 orig_img_addr[4]
.sym 101859 orig_img_addr[5]
.sym 101860 orig_img_addr[6]
.sym 101861 orig_img_addr[7]
.sym 101862 orig_img_addr[8]
.sym 101863 orig_img_addr[9]
.sym 101864 clk50mhz_$glb_clk
.sym 101865 cam_fb.ram.0.3.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101870 capture_data[11]
.sym 101874 capture_data[10]
.sym 101877 capture_data[7]
.sym 101884 capture_data[10]
.sym 101891 $PACKER_VCC_NET
.sym 101898 capture_addr[4]
.sym 101900 orig_img_addr[7]
.sym 101902 capture_addr[4]
.sym 101908 capture_addr[4]
.sym 101911 capture_addr[3]
.sym 101913 capture_addr[1]
.sym 101914 capture_addr[0]
.sym 101915 capture_data[9]
.sym 101919 capture_addr[6]
.sym 101921 capture_addr[8]
.sym 101924 capture_addr[2]
.sym 101927 capture_addr[9]
.sym 101929 capture_addr[7]
.sym 101933 capture_data[8]
.sym 101934 cam_fb.ram.0.3.0_WCLKE
.sym 101936 $PACKER_VCC_NET
.sym 101938 capture_addr[5]
.sym 101955 capture_addr[0]
.sym 101956 capture_addr[1]
.sym 101958 capture_addr[2]
.sym 101959 capture_addr[3]
.sym 101960 capture_addr[4]
.sym 101961 capture_addr[5]
.sym 101962 capture_addr[6]
.sym 101963 capture_addr[7]
.sym 101964 capture_addr[8]
.sym 101965 capture_addr[9]
.sym 101966 clk50mhz_$glb_clk
.sym 101967 cam_fb.ram.0.3.0_WCLKE
.sym 101969 capture_data[8]
.sym 101973 capture_data[9]
.sym 101976 $PACKER_VCC_NET
.sym 101987 capture_addr[6]
.sym 101993 $PACKER_VCC_NET
.sym 101994 capture_addr[8]
.sym 101995 capture_addr[3]
.sym 101996 orig_img_addr[5]
.sym 101997 orig_img_addr[2]
.sym 102002 orig_img_addr[7]
.sym 102003 capture_addr[0]
.sym 102010 orig_img_addr[0]
.sym 102011 orig_img_addr[5]
.sym 102013 orig_img_addr[1]
.sym 102014 orig_img_addr[2]
.sym 102015 orig_img_addr[3]
.sym 102018 orig_img_addr[9]
.sym 102019 orig_img_addr[4]
.sym 102020 cam_fb.ram.0.0.0_RCLKE
.sym 102028 capture_data[10]
.sym 102029 $PACKER_VCC_NET
.sym 102033 capture_data[11]
.sym 102035 orig_img_addr[8]
.sym 102038 orig_img_addr[7]
.sym 102039 orig_img_addr[6]
.sym 102057 orig_img_addr[0]
.sym 102058 orig_img_addr[1]
.sym 102060 orig_img_addr[2]
.sym 102061 orig_img_addr[3]
.sym 102062 orig_img_addr[4]
.sym 102063 orig_img_addr[5]
.sym 102064 orig_img_addr[6]
.sym 102065 orig_img_addr[7]
.sym 102066 orig_img_addr[8]
.sym 102067 orig_img_addr[9]
.sym 102068 clk50mhz_$glb_clk
.sym 102069 cam_fb.ram.0.0.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102074 capture_data[11]
.sym 102078 capture_data[10]
.sym 102085 orig_img_addr[4]
.sym 102098 capture_addr[8]
.sym 102099 capture_addr[2]
.sym 102101 orig_img_addr[8]
.sym 102116 capture_addr[2]
.sym 102117 capture_addr[7]
.sym 102121 capture_data[8]
.sym 102123 capture_data[9]
.sym 102125 capture_addr[4]
.sym 102126 capture_addr[1]
.sym 102129 cam_fb.ram.0.0.0_WCLKE
.sym 102130 capture_addr[6]
.sym 102131 $PACKER_VCC_NET
.sym 102132 capture_addr[8]
.sym 102133 capture_addr[3]
.sym 102136 capture_addr[5]
.sym 102140 capture_addr[9]
.sym 102141 capture_addr[0]
.sym 102159 capture_addr[0]
.sym 102160 capture_addr[1]
.sym 102162 capture_addr[2]
.sym 102163 capture_addr[3]
.sym 102164 capture_addr[4]
.sym 102165 capture_addr[5]
.sym 102166 capture_addr[6]
.sym 102167 capture_addr[7]
.sym 102168 capture_addr[8]
.sym 102169 capture_addr[9]
.sym 102170 clk50mhz_$glb_clk
.sym 102171 cam_fb.ram.0.0.0_WCLKE
.sym 102173 capture_data[8]
.sym 102177 capture_data[9]
.sym 102180 $PACKER_VCC_NET
.sym 102192 ov7670_d[2]
.sym 102198 cam_fb.ram.1.4.0_RDATA_3
.sym 102202 capture_addr[5]
.sym 102203 capture_addr[5]
.sym 102204 cam_fb.ram.0.4.0_WCLKE
.sym 102214 capture_data[6]
.sym 102225 orig_img_addr[4]
.sym 102229 orig_img_addr[7]
.sym 102230 capture_data[7]
.sym 102231 cam_fb.ram.0.4.0_RCLKE
.sym 102233 orig_img_addr[1]
.sym 102235 orig_img_addr[3]
.sym 102237 orig_img_addr[2]
.sym 102238 orig_img_addr[9]
.sym 102239 orig_img_addr[8]
.sym 102241 orig_img_addr[6]
.sym 102242 $PACKER_VCC_NET
.sym 102243 orig_img_addr[0]
.sym 102244 orig_img_addr[5]
.sym 102261 orig_img_addr[0]
.sym 102262 orig_img_addr[1]
.sym 102264 orig_img_addr[2]
.sym 102265 orig_img_addr[3]
.sym 102266 orig_img_addr[4]
.sym 102267 orig_img_addr[5]
.sym 102268 orig_img_addr[6]
.sym 102269 orig_img_addr[7]
.sym 102270 orig_img_addr[8]
.sym 102271 orig_img_addr[9]
.sym 102272 clk50mhz_$glb_clk
.sym 102273 cam_fb.ram.0.4.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102278 capture_data[7]
.sym 102282 capture_data[6]
.sym 102293 orig_img_addr[4]
.sym 102298 capture_data[6]
.sym 102306 cam_fb.ram.0.0.0_RCLKE
.sym 102308 orig_img_addr[7]
.sym 102310 capture_addr[4]
.sym 102316 capture_addr[4]
.sym 102318 capture_addr[6]
.sym 102322 capture_data[4]
.sym 102325 capture_addr[8]
.sym 102327 capture_addr[0]
.sym 102330 capture_addr[3]
.sym 102335 $PACKER_VCC_NET
.sym 102337 capture_addr[7]
.sym 102338 capture_addr[2]
.sym 102340 capture_addr[5]
.sym 102342 cam_fb.ram.0.4.0_WCLKE
.sym 102344 capture_addr[9]
.sym 102345 capture_data[5]
.sym 102346 capture_addr[1]
.sym 102363 capture_addr[0]
.sym 102364 capture_addr[1]
.sym 102366 capture_addr[2]
.sym 102367 capture_addr[3]
.sym 102368 capture_addr[4]
.sym 102369 capture_addr[5]
.sym 102370 capture_addr[6]
.sym 102371 capture_addr[7]
.sym 102372 capture_addr[8]
.sym 102373 capture_addr[9]
.sym 102374 clk50mhz_$glb_clk
.sym 102375 cam_fb.ram.0.4.0_WCLKE
.sym 102377 capture_data[4]
.sym 102381 capture_data[5]
.sym 102384 $PACKER_VCC_NET
.sym 102394 capture_addr[6]
.sym 102398 capture_data[4]
.sym 102402 capture_addr[8]
.sym 102403 cam_fb.ram.0.3.0_RCLKE
.sym 102404 capture_addr[2]
.sym 102405 capture_addr[2]
.sym 102407 orig_img_addr[2]
.sym 102408 orig_img_addr[5]
.sym 102421 orig_img_addr[3]
.sym 102422 orig_img_addr[4]
.sym 102423 orig_img_addr[5]
.sym 102424 orig_img_addr[2]
.sym 102426 orig_img_addr[9]
.sym 102430 $PACKER_VCC_NET
.sym 102431 orig_img_addr[0]
.sym 102432 orig_img_addr[1]
.sym 102438 capture_data[7]
.sym 102441 capture_data[6]
.sym 102443 orig_img_addr[6]
.sym 102444 cam_fb.ram.0.0.0_RCLKE
.sym 102446 orig_img_addr[7]
.sym 102447 orig_img_addr[8]
.sym 102465 orig_img_addr[0]
.sym 102466 orig_img_addr[1]
.sym 102468 orig_img_addr[2]
.sym 102469 orig_img_addr[3]
.sym 102470 orig_img_addr[4]
.sym 102471 orig_img_addr[5]
.sym 102472 orig_img_addr[6]
.sym 102473 orig_img_addr[7]
.sym 102474 orig_img_addr[8]
.sym 102475 orig_img_addr[9]
.sym 102476 clk50mhz_$glb_clk
.sym 102477 cam_fb.ram.0.0.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102482 capture_data[7]
.sym 102486 capture_data[6]
.sym 102490 cam_fb.ram.0.3.0_WCLKE
.sym 102498 orig_img_addr[4]
.sym 102503 orig_img_addr[1]
.sym 102507 orig_img_addr[6]
.sym 102508 orig_img_addr[7]
.sym 102523 $PACKER_VCC_NET
.sym 102525 capture_addr[7]
.sym 102527 capture_addr[6]
.sym 102529 capture_addr[4]
.sym 102534 capture_addr[1]
.sym 102535 capture_addr[9]
.sym 102536 capture_data[5]
.sym 102537 cam_fb.ram.0.0.0_WCLKE
.sym 102540 capture_addr[8]
.sym 102542 capture_data[4]
.sym 102543 capture_addr[2]
.sym 102545 capture_addr[0]
.sym 102548 capture_addr[5]
.sym 102550 capture_addr[3]
.sym 102556 capture_addr[5]
.sym 102567 capture_addr[0]
.sym 102568 capture_addr[1]
.sym 102570 capture_addr[2]
.sym 102571 capture_addr[3]
.sym 102572 capture_addr[4]
.sym 102573 capture_addr[5]
.sym 102574 capture_addr[6]
.sym 102575 capture_addr[7]
.sym 102576 capture_addr[8]
.sym 102577 capture_addr[9]
.sym 102578 clk50mhz_$glb_clk
.sym 102579 cam_fb.ram.0.0.0_WCLKE
.sym 102581 capture_data[4]
.sym 102585 capture_data[5]
.sym 102588 $PACKER_VCC_NET
.sym 102592 cam_fb.ram.2.3.0_RDATA_3
.sym 102607 cam_fb.ram.1.4.0_RDATA_3
.sym 102615 capture_addr[5]
.sym 102621 orig_img_addr[9]
.sym 102624 orig_img_addr[0]
.sym 102629 capture_data[6]
.sym 102632 cam_fb.ram.0.3.0_RCLKE
.sym 102635 orig_img_addr[8]
.sym 102638 capture_data[7]
.sym 102641 orig_img_addr[1]
.sym 102643 orig_img_addr[3]
.sym 102644 orig_img_addr[4]
.sym 102645 orig_img_addr[6]
.sym 102646 orig_img_addr[7]
.sym 102648 orig_img_addr[5]
.sym 102649 orig_img_addr[2]
.sym 102650 $PACKER_VCC_NET
.sym 102669 orig_img_addr[0]
.sym 102670 orig_img_addr[1]
.sym 102672 orig_img_addr[2]
.sym 102673 orig_img_addr[3]
.sym 102674 orig_img_addr[4]
.sym 102675 orig_img_addr[5]
.sym 102676 orig_img_addr[6]
.sym 102677 orig_img_addr[7]
.sym 102678 orig_img_addr[8]
.sym 102679 orig_img_addr[9]
.sym 102680 clk50mhz_$glb_clk
.sym 102681 cam_fb.ram.0.3.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102686 capture_data[7]
.sym 102690 capture_data[6]
.sym 102697 capture_addr[7]
.sym 102708 cam_fb.ram.1.2.0_RDATA_1
.sym 102712 capture_addr[4]
.sym 102718 capture_addr[4]
.sym 102724 capture_addr[4]
.sym 102726 capture_addr[8]
.sym 102730 capture_data[4]
.sym 102731 capture_addr[6]
.sym 102732 capture_addr[1]
.sym 102733 capture_addr[0]
.sym 102736 capture_addr[5]
.sym 102738 capture_addr[3]
.sym 102740 capture_data[5]
.sym 102741 capture_addr[9]
.sym 102744 capture_addr[2]
.sym 102748 capture_addr[7]
.sym 102750 cam_fb.ram.0.3.0_WCLKE
.sym 102752 $PACKER_VCC_NET
.sym 102771 capture_addr[0]
.sym 102772 capture_addr[1]
.sym 102774 capture_addr[2]
.sym 102775 capture_addr[3]
.sym 102776 capture_addr[4]
.sym 102777 capture_addr[5]
.sym 102778 capture_addr[6]
.sym 102779 capture_addr[7]
.sym 102780 capture_addr[8]
.sym 102781 capture_addr[9]
.sym 102782 clk50mhz_$glb_clk
.sym 102783 cam_fb.ram.0.3.0_WCLKE
.sym 102785 capture_data[4]
.sym 102789 capture_data[5]
.sym 102792 $PACKER_VCC_NET
.sym 102797 capture_addr[6]
.sym 102807 capture_addr[1]
.sym 102809 capture_addr[5]
.sym 102810 capture_addr[2]
.sym 102812 orig_img_addr[0]
.sym 102813 orig_img_addr[4]
.sym 102814 orig_img_addr[5]
.sym 102816 orig_img_addr[2]
.sym 102818 cam_fb.ram.1.2.0_RDATA_2
.sym 102819 capture_addr[0]
.sym 102827 cam_fb.ram.0.2.0_RCLKE
.sym 102829 orig_img_addr[5]
.sym 102830 orig_img_addr[4]
.sym 102833 capture_data[6]
.sym 102835 orig_img_addr[0]
.sym 102838 $PACKER_VCC_NET
.sym 102839 orig_img_addr[2]
.sym 102843 orig_img_addr[3]
.sym 102846 capture_data[7]
.sym 102847 orig_img_addr[1]
.sym 102853 orig_img_addr[8]
.sym 102854 orig_img_addr[7]
.sym 102855 orig_img_addr[6]
.sym 102856 orig_img_addr[9]
.sym 102873 orig_img_addr[0]
.sym 102874 orig_img_addr[1]
.sym 102876 orig_img_addr[2]
.sym 102877 orig_img_addr[3]
.sym 102878 orig_img_addr[4]
.sym 102879 orig_img_addr[5]
.sym 102880 orig_img_addr[6]
.sym 102881 orig_img_addr[7]
.sym 102882 orig_img_addr[8]
.sym 102883 orig_img_addr[9]
.sym 102884 clk50mhz_$glb_clk
.sym 102885 cam_fb.ram.0.2.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102890 capture_data[7]
.sym 102894 capture_data[6]
.sym 102898 capture_data[11]
.sym 102899 capture_data[6]
.sym 102903 cam_fb.ram.0.2.0_RCLKE
.sym 102910 capture_addr[3]
.sym 102922 capture_addr[8]
.sym 102927 capture_addr[1]
.sym 102928 capture_addr[8]
.sym 102929 cam_fb.ram.0.2.0_WCLKE
.sym 102935 capture_addr[6]
.sym 102936 capture_addr[7]
.sym 102939 capture_addr[4]
.sym 102940 $PACKER_VCC_NET
.sym 102942 capture_addr[9]
.sym 102946 capture_data[4]
.sym 102947 capture_addr[5]
.sym 102948 capture_addr[2]
.sym 102955 capture_data[5]
.sym 102956 capture_addr[3]
.sym 102957 capture_addr[0]
.sym 102962 capture_addr[0]
.sym 102966 capture_addr[5]
.sym 102975 capture_addr[0]
.sym 102976 capture_addr[1]
.sym 102978 capture_addr[2]
.sym 102979 capture_addr[3]
.sym 102980 capture_addr[4]
.sym 102981 capture_addr[5]
.sym 102982 capture_addr[6]
.sym 102983 capture_addr[7]
.sym 102984 capture_addr[8]
.sym 102985 capture_addr[9]
.sym 102986 clk50mhz_$glb_clk
.sym 102987 cam_fb.ram.0.2.0_WCLKE
.sym 102989 capture_data[4]
.sym 102993 capture_data[5]
.sym 102996 $PACKER_VCC_NET
.sym 103000 cam_fb.ram.2.3.0_RDATA_2
.sym 103008 $PACKER_VCC_NET
.sym 103011 capture_addr[6]
.sym 103012 capture_addr[9]
.sym 103022 capture_addr[3]
.sym 103031 orig_img_addr[5]
.sym 103032 capture_data[7]
.sym 103033 orig_img_addr[1]
.sym 103034 capture_data[6]
.sym 103035 orig_img_addr[7]
.sym 103036 orig_img_addr[2]
.sym 103037 orig_img_addr[4]
.sym 103038 orig_img_addr[3]
.sym 103041 orig_img_addr[6]
.sym 103043 orig_img_addr[8]
.sym 103044 orig_img_addr[9]
.sym 103049 $PACKER_VCC_NET
.sym 103052 orig_img_addr[0]
.sym 103056 cam_fb.ram.0.1.0_RCLKE
.sym 103077 orig_img_addr[0]
.sym 103078 orig_img_addr[1]
.sym 103080 orig_img_addr[2]
.sym 103081 orig_img_addr[3]
.sym 103082 orig_img_addr[4]
.sym 103083 orig_img_addr[5]
.sym 103084 orig_img_addr[6]
.sym 103085 orig_img_addr[7]
.sym 103086 orig_img_addr[8]
.sym 103087 orig_img_addr[9]
.sym 103088 clk50mhz_$glb_clk
.sym 103089 cam_fb.ram.0.1.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103094 capture_data[7]
.sym 103098 capture_data[6]
.sym 103104 orig_img_addr[3]
.sym 103108 capture_data[7]
.sym 103112 orig_img_addr[2]
.sym 103116 orig_img_addr[2]
.sym 103118 cam_fb.ram.0.1.0_WCLKE
.sym 103120 capture_addr[6]
.sym 103122 capture_addr[4]
.sym 103123 capture_addr[6]
.sym 103126 capture_addr[4]
.sym 103131 capture_addr[1]
.sym 103132 capture_addr[4]
.sym 103133 cam_fb.ram.0.1.0_WCLKE
.sym 103134 capture_addr[0]
.sym 103137 capture_addr[3]
.sym 103139 capture_data[4]
.sym 103143 capture_addr[6]
.sym 103145 capture_addr[8]
.sym 103146 capture_addr[5]
.sym 103150 capture_data[5]
.sym 103151 capture_addr[7]
.sym 103152 capture_addr[2]
.sym 103156 capture_addr[9]
.sym 103160 $PACKER_VCC_NET
.sym 103179 capture_addr[0]
.sym 103180 capture_addr[1]
.sym 103182 capture_addr[2]
.sym 103183 capture_addr[3]
.sym 103184 capture_addr[4]
.sym 103185 capture_addr[5]
.sym 103186 capture_addr[6]
.sym 103187 capture_addr[7]
.sym 103188 capture_addr[8]
.sym 103189 capture_addr[9]
.sym 103190 clk50mhz_$glb_clk
.sym 103191 cam_fb.ram.0.1.0_WCLKE
.sym 103193 capture_data[4]
.sym 103197 capture_data[5]
.sym 103200 $PACKER_VCC_NET
.sym 103211 cam_fb.ram.1.1.0_RDATA_2
.sym 103215 capture_data[4]
.sym 103218 capture_addr[2]
.sym 103219 orig_img_addr[5]
.sym 103220 orig_img_addr[0]
.sym 103221 capture_addr[5]
.sym 103222 orig_img_addr[4]
.sym 103223 orig_img_addr[0]
.sym 103224 capture_addr[3]
.sym 103225 orig_img_addr[6]
.sym 103226 orig_img_addr[7]
.sym 103227 capture_addr[0]
.sym 103235 cam_fb.ram.0.0.0_RCLKE
.sym 103239 orig_img_addr[3]
.sym 103240 orig_img_addr[0]
.sym 103243 capture_data[2]
.sym 103244 orig_img_addr[5]
.sym 103245 orig_img_addr[4]
.sym 103246 $PACKER_VCC_NET
.sym 103249 orig_img_addr[7]
.sym 103250 orig_img_addr[6]
.sym 103251 orig_img_addr[9]
.sym 103253 orig_img_addr[1]
.sym 103254 orig_img_addr[2]
.sym 103259 capture_data[3]
.sym 103263 orig_img_addr[8]
.sym 103281 orig_img_addr[0]
.sym 103282 orig_img_addr[1]
.sym 103284 orig_img_addr[2]
.sym 103285 orig_img_addr[3]
.sym 103286 orig_img_addr[4]
.sym 103287 orig_img_addr[5]
.sym 103288 orig_img_addr[6]
.sym 103289 orig_img_addr[7]
.sym 103290 orig_img_addr[8]
.sym 103291 orig_img_addr[9]
.sym 103292 clk50mhz_$glb_clk
.sym 103293 cam_fb.ram.0.0.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103298 capture_data[3]
.sym 103302 capture_data[2]
.sym 103320 capture_data[2]
.sym 103321 capture_addr[9]
.sym 103324 capture_addr[8]
.sym 103335 capture_addr[1]
.sym 103337 cam_fb.ram.0.0.0_WCLKE
.sym 103339 capture_addr[7]
.sym 103340 capture_data[1]
.sym 103341 capture_addr[5]
.sym 103346 capture_addr[9]
.sym 103347 capture_addr[8]
.sym 103348 $PACKER_VCC_NET
.sym 103349 capture_addr[4]
.sym 103352 capture_addr[6]
.sym 103356 capture_addr[2]
.sym 103359 capture_data[0]
.sym 103362 capture_addr[3]
.sym 103365 capture_addr[0]
.sym 103383 capture_addr[0]
.sym 103384 capture_addr[1]
.sym 103386 capture_addr[2]
.sym 103387 capture_addr[3]
.sym 103388 capture_addr[4]
.sym 103389 capture_addr[5]
.sym 103390 capture_addr[6]
.sym 103391 capture_addr[7]
.sym 103392 capture_addr[8]
.sym 103393 capture_addr[9]
.sym 103394 clk50mhz_$glb_clk
.sym 103395 cam_fb.ram.0.0.0_WCLKE
.sym 103397 capture_data[0]
.sym 103401 capture_data[1]
.sym 103404 $PACKER_VCC_NET
.sym 103418 $PACKER_VCC_NET
.sym 103421 orig_img_addr[1]
.sym 103422 capture_data[3]
.sym 103423 capture_addr[5]
.sym 103424 capture_addr[8]
.sym 103425 capture_data[1]
.sym 103426 capture_data[2]
.sym 103428 cam_fb.ram.0.3.0_WCLKE
.sym 103430 capture_addr[3]
.sym 103431 capture_data[10]
.sym 103439 orig_img_addr[9]
.sym 103443 orig_img_addr[3]
.sym 103445 capture_data[3]
.sym 103446 orig_img_addr[1]
.sym 103447 orig_img_addr[0]
.sym 103448 orig_img_addr[5]
.sym 103449 orig_img_addr[4]
.sym 103451 orig_img_addr[8]
.sym 103453 orig_img_addr[7]
.sym 103454 orig_img_addr[6]
.sym 103455 cam_fb.ram.0.3.0_RCLKE
.sym 103457 $PACKER_VCC_NET
.sym 103458 capture_data[2]
.sym 103465 orig_img_addr[2]
.sym 103485 orig_img_addr[0]
.sym 103486 orig_img_addr[1]
.sym 103488 orig_img_addr[2]
.sym 103489 orig_img_addr[3]
.sym 103490 orig_img_addr[4]
.sym 103491 orig_img_addr[5]
.sym 103492 orig_img_addr[6]
.sym 103493 orig_img_addr[7]
.sym 103494 orig_img_addr[8]
.sym 103495 orig_img_addr[9]
.sym 103496 clk50mhz_$glb_clk
.sym 103497 cam_fb.ram.0.3.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103502 capture_data[3]
.sym 103506 capture_data[2]
.sym 103523 capture_addr[6]
.sym 103527 cam_fb.ram.0.2.0_RDATA_2
.sym 103529 capture_addr[6]
.sym 103530 $PACKER_VCC_NET
.sym 103531 orig_img_addr[2]
.sym 103533 cam_fb.ram.0.1.0_WCLKE
.sym 103534 capture_addr[4]
.sym 103539 capture_addr[1]
.sym 103540 capture_addr[4]
.sym 103544 capture_data[0]
.sym 103546 capture_addr[6]
.sym 103550 capture_addr[9]
.sym 103551 capture_addr[0]
.sym 103559 $PACKER_VCC_NET
.sym 103560 capture_addr[2]
.sym 103561 capture_addr[5]
.sym 103562 capture_addr[8]
.sym 103563 capture_data[1]
.sym 103566 cam_fb.ram.0.3.0_WCLKE
.sym 103568 capture_addr[3]
.sym 103570 capture_addr[7]
.sym 103587 capture_addr[0]
.sym 103588 capture_addr[1]
.sym 103590 capture_addr[2]
.sym 103591 capture_addr[3]
.sym 103592 capture_addr[4]
.sym 103593 capture_addr[5]
.sym 103594 capture_addr[6]
.sym 103595 capture_addr[7]
.sym 103596 capture_addr[8]
.sym 103597 capture_addr[9]
.sym 103598 clk50mhz_$glb_clk
.sym 103599 cam_fb.ram.0.3.0_WCLKE
.sym 103601 capture_data[0]
.sym 103605 capture_data[1]
.sym 103608 $PACKER_VCC_NET
.sym 103612 cam_fb.ram.2.4.0_RDATA_2
.sym 103623 capture_addr[1]
.sym 103626 cam_fb.ram.0.2.0_RDATA_3
.sym 103627 orig_img_addr[5]
.sym 103629 $PACKER_VCC_NET
.sym 103630 cam_fb.ram.2.2.0_RDATA_2
.sym 103643 cam_fb.ram.0.2.0_RCLKE
.sym 103645 orig_img_addr[3]
.sym 103646 orig_img_addr[4]
.sym 103649 capture_data[3]
.sym 103650 orig_img_addr[1]
.sym 103652 orig_img_addr[5]
.sym 103653 capture_data[2]
.sym 103655 orig_img_addr[0]
.sym 103656 orig_img_addr[7]
.sym 103659 orig_img_addr[9]
.sym 103661 $PACKER_VCC_NET
.sym 103662 orig_img_addr[6]
.sym 103669 orig_img_addr[2]
.sym 103671 orig_img_addr[8]
.sym 103689 orig_img_addr[0]
.sym 103690 orig_img_addr[1]
.sym 103692 orig_img_addr[2]
.sym 103693 orig_img_addr[3]
.sym 103694 orig_img_addr[4]
.sym 103695 orig_img_addr[5]
.sym 103696 orig_img_addr[6]
.sym 103697 orig_img_addr[7]
.sym 103698 orig_img_addr[8]
.sym 103699 orig_img_addr[9]
.sym 103700 clk50mhz_$glb_clk
.sym 103701 cam_fb.ram.0.2.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103706 capture_data[3]
.sym 103710 capture_data[2]
.sym 103722 orig_img_addr[4]
.sym 103729 capture_addr[9]
.sym 103735 capture_data[2]
.sym 103747 $PACKER_VCC_NET
.sym 103748 capture_addr[2]
.sym 103749 capture_addr[5]
.sym 103750 capture_data[1]
.sym 103751 capture_addr[6]
.sym 103753 capture_addr[4]
.sym 103754 capture_addr[9]
.sym 103758 capture_addr[7]
.sym 103759 capture_addr[1]
.sym 103762 capture_addr[0]
.sym 103766 capture_addr[8]
.sym 103767 capture_data[0]
.sym 103768 capture_addr[3]
.sym 103770 cam_fb.ram.0.2.0_WCLKE
.sym 103778 cam_fb.ram.0.4.0_WCLKE
.sym 103791 capture_addr[0]
.sym 103792 capture_addr[1]
.sym 103794 capture_addr[2]
.sym 103795 capture_addr[3]
.sym 103796 capture_addr[4]
.sym 103797 capture_addr[5]
.sym 103798 capture_addr[6]
.sym 103799 capture_addr[7]
.sym 103800 capture_addr[8]
.sym 103801 capture_addr[9]
.sym 103802 clk50mhz_$glb_clk
.sym 103803 cam_fb.ram.0.2.0_WCLKE
.sym 103805 capture_data[0]
.sym 103809 capture_data[1]
.sym 103812 $PACKER_VCC_NET
.sym 103829 orig_img_addr[2]
.sym 103832 capture_addr[8]
.sym 103834 capture_addr[3]
.sym 103838 $PACKER_VCC_NET
.sym 103839 capture_data[10]
.sym 103846 orig_img_addr[2]
.sym 103847 orig_img_addr[9]
.sym 103848 orig_img_addr[4]
.sym 103849 orig_img_addr[1]
.sym 103856 orig_img_addr[5]
.sym 103857 capture_data[3]
.sym 103858 $PACKER_VCC_NET
.sym 103859 orig_img_addr[8]
.sym 103861 orig_img_addr[3]
.sym 103862 orig_img_addr[6]
.sym 103868 orig_img_addr[0]
.sym 103872 cam_fb.ram.0.4.0_RCLKE
.sym 103873 capture_data[2]
.sym 103874 orig_img_addr[7]
.sym 103893 orig_img_addr[0]
.sym 103894 orig_img_addr[1]
.sym 103896 orig_img_addr[2]
.sym 103897 orig_img_addr[3]
.sym 103898 orig_img_addr[4]
.sym 103899 orig_img_addr[5]
.sym 103900 orig_img_addr[6]
.sym 103901 orig_img_addr[7]
.sym 103902 orig_img_addr[8]
.sym 103903 orig_img_addr[9]
.sym 103904 clk50mhz_$glb_clk
.sym 103905 cam_fb.ram.0.4.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103910 capture_data[3]
.sym 103914 capture_data[2]
.sym 103921 capture_addr[7]
.sym 103924 orig_img_addr[4]
.sym 103930 cam_fb.ram.0.4.0_WCLKE
.sym 103931 capture_addr[5]
.sym 103932 capture_addr[6]
.sym 103933 cam_fb.ram.0.2.0_WCLKE
.sym 103936 capture_addr[4]
.sym 103939 $PACKER_VCC_NET
.sym 103940 capture_addr[5]
.sym 103941 cam_fb.ram.0.1.0_WCLKE
.sym 103942 capture_addr[4]
.sym 103948 capture_addr[0]
.sym 103954 capture_data[0]
.sym 103955 capture_addr[6]
.sym 103956 capture_addr[1]
.sym 103958 cam_fb.ram.0.4.0_WCLKE
.sym 103959 capture_addr[4]
.sym 103961 capture_data[1]
.sym 103963 capture_addr[5]
.sym 103968 capture_addr[2]
.sym 103969 capture_addr[9]
.sym 103970 capture_addr[8]
.sym 103972 capture_addr[3]
.sym 103976 $PACKER_VCC_NET
.sym 103978 capture_addr[7]
.sym 103995 capture_addr[0]
.sym 103996 capture_addr[1]
.sym 103998 capture_addr[2]
.sym 103999 capture_addr[3]
.sym 104000 capture_addr[4]
.sym 104001 capture_addr[5]
.sym 104002 capture_addr[6]
.sym 104003 capture_addr[7]
.sym 104004 capture_addr[8]
.sym 104005 capture_addr[9]
.sym 104006 clk50mhz_$glb_clk
.sym 104007 cam_fb.ram.0.4.0_WCLKE
.sym 104009 capture_data[0]
.sym 104013 capture_data[1]
.sym 104016 $PACKER_VCC_NET
.sym 104031 capture_addr[1]
.sym 104033 sdat_on
.sym 104035 orig_img_addr[5]
.sym 104037 $PACKER_VCC_NET
.sym 104042 cam_fb.ram.2.2.0_RDATA_2
.sym 104043 capture_addr[0]
.sym 104049 orig_img_addr[3]
.sym 104051 cam_fb.ram.0.2.0_RCLKE
.sym 104052 orig_img_addr[4]
.sym 104053 orig_img_addr[7]
.sym 104055 orig_img_addr[1]
.sym 104056 orig_img_addr[0]
.sym 104057 orig_img_addr[2]
.sym 104058 orig_img_addr[9]
.sym 104060 orig_img_addr[5]
.sym 104062 $PACKER_VCC_NET
.sym 104068 capture_data[10]
.sym 104070 orig_img_addr[6]
.sym 104073 capture_data[11]
.sym 104075 orig_img_addr[8]
.sym 104097 orig_img_addr[0]
.sym 104098 orig_img_addr[1]
.sym 104100 orig_img_addr[2]
.sym 104101 orig_img_addr[3]
.sym 104102 orig_img_addr[4]
.sym 104103 orig_img_addr[5]
.sym 104104 orig_img_addr[6]
.sym 104105 orig_img_addr[7]
.sym 104106 orig_img_addr[8]
.sym 104107 orig_img_addr[9]
.sym 104108 clk50mhz_$glb_clk
.sym 104109 cam_fb.ram.0.2.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104114 capture_data[11]
.sym 104118 capture_data[10]
.sym 104122 capture_data[11]
.sym 104126 orig_img_addr[4]
.sym 104137 capture_addr[9]
.sym 104144 capture_addr[9]
.sym 104145 ov7670_sioc$SB_IO_OUT
.sym 104154 capture_data[9]
.sym 104155 $PACKER_VCC_NET
.sym 104156 capture_addr[2]
.sym 104158 capture_data[8]
.sym 104159 capture_addr[6]
.sym 104160 capture_addr[5]
.sym 104162 cam_fb.ram.0.2.0_WCLKE
.sym 104163 capture_addr[4]
.sym 104166 capture_addr[7]
.sym 104167 capture_addr[9]
.sym 104169 capture_addr[1]
.sym 104173 capture_addr[3]
.sym 104179 capture_addr[8]
.sym 104181 capture_addr[0]
.sym 104186 capture_addr[0]
.sym 104199 capture_addr[0]
.sym 104200 capture_addr[1]
.sym 104202 capture_addr[2]
.sym 104203 capture_addr[3]
.sym 104204 capture_addr[4]
.sym 104205 capture_addr[5]
.sym 104206 capture_addr[6]
.sym 104207 capture_addr[7]
.sym 104208 capture_addr[8]
.sym 104209 capture_addr[9]
.sym 104210 clk50mhz_$glb_clk
.sym 104211 cam_fb.ram.0.2.0_WCLKE
.sym 104213 capture_data[8]
.sym 104217 capture_data[9]
.sym 104220 $PACKER_VCC_NET
.sym 104237 capture_addr[8]
.sym 104238 orig_img_addr[2]
.sym 104239 capture_addr[3]
.sym 104243 orig_img_addr[2]
.sym 104245 capture_addr[8]
.sym 104246 $PACKER_VCC_NET
.sym 104247 capture_data[10]
.sym 104248 capture_addr[3]
.sym 104255 orig_img_addr[5]
.sym 104256 capture_data[10]
.sym 104260 orig_img_addr[2]
.sym 104261 orig_img_addr[4]
.sym 104263 orig_img_addr[8]
.sym 104265 orig_img_addr[6]
.sym 104266 $PACKER_VCC_NET
.sym 104273 orig_img_addr[9]
.sym 104275 orig_img_addr[7]
.sym 104276 orig_img_addr[0]
.sym 104278 orig_img_addr[3]
.sym 104280 cam_fb.ram.0.1.0_RCLKE
.sym 104281 capture_data[11]
.sym 104282 orig_img_addr[1]
.sym 104301 orig_img_addr[0]
.sym 104302 orig_img_addr[1]
.sym 104304 orig_img_addr[2]
.sym 104305 orig_img_addr[3]
.sym 104306 orig_img_addr[4]
.sym 104307 orig_img_addr[5]
.sym 104308 orig_img_addr[6]
.sym 104309 orig_img_addr[7]
.sym 104310 orig_img_addr[8]
.sym 104311 orig_img_addr[9]
.sym 104312 clk50mhz_$glb_clk
.sym 104313 cam_fb.ram.0.1.0_RCLKE
.sym 104314 $PACKER_VCC_NET
.sym 104318 capture_data[11]
.sym 104322 capture_data[10]
.sym 104327 ov7670_href$SB_IO_IN
.sym 104333 ov7670_pclk$SB_IO_IN
.sym 104340 capture_addr[6]
.sym 104342 cam_fb.ram.0.1.0_WCLKE
.sym 104343 $PACKER_VCC_NET
.sym 104346 capture_addr[4]
.sym 104355 capture_addr[1]
.sym 104357 cam_fb.ram.0.1.0_WCLKE
.sym 104358 capture_addr[0]
.sym 104362 capture_data[9]
.sym 104363 capture_addr[6]
.sym 104366 capture_addr[9]
.sym 104367 capture_data[8]
.sym 104368 capture_addr[5]
.sym 104369 capture_addr[4]
.sym 104376 capture_addr[2]
.sym 104377 capture_addr[3]
.sym 104383 capture_addr[8]
.sym 104384 $PACKER_VCC_NET
.sym 104386 capture_addr[7]
.sym 104403 capture_addr[0]
.sym 104404 capture_addr[1]
.sym 104406 capture_addr[2]
.sym 104407 capture_addr[3]
.sym 104408 capture_addr[4]
.sym 104409 capture_addr[5]
.sym 104410 capture_addr[6]
.sym 104411 capture_addr[7]
.sym 104412 capture_addr[8]
.sym 104413 capture_addr[9]
.sym 104414 clk50mhz_$glb_clk
.sym 104415 cam_fb.ram.0.1.0_WCLKE
.sym 104417 capture_data[8]
.sym 104421 capture_data[9]
.sym 104424 $PACKER_VCC_NET
.sym 104441 sdat_on
.sym 104442 orig_img_addr[5]
.sym 104445 orig_img_addr[6]
.sym 104451 capture_addr[0]
.sym 104457 orig_img_addr[5]
.sym 104458 orig_img_addr[4]
.sym 104461 orig_img_addr[1]
.sym 104462 orig_img_addr[6]
.sym 104463 orig_img_addr[7]
.sym 104464 orig_img_addr[0]
.sym 104465 orig_img_addr[2]
.sym 104466 orig_img_addr[3]
.sym 104468 cam_fb.ram.0.4.0_RCLKE
.sym 104470 $PACKER_VCC_NET
.sym 104476 capture_data[10]
.sym 104478 orig_img_addr[8]
.sym 104481 capture_data[11]
.sym 104484 orig_img_addr[9]
.sym 104505 orig_img_addr[0]
.sym 104506 orig_img_addr[1]
.sym 104508 orig_img_addr[2]
.sym 104509 orig_img_addr[3]
.sym 104510 orig_img_addr[4]
.sym 104511 orig_img_addr[5]
.sym 104512 orig_img_addr[6]
.sym 104513 orig_img_addr[7]
.sym 104514 orig_img_addr[8]
.sym 104515 orig_img_addr[9]
.sym 104516 clk50mhz_$glb_clk
.sym 104517 cam_fb.ram.0.4.0_RCLKE
.sym 104518 $PACKER_VCC_NET
.sym 104522 capture_data[11]
.sym 104526 capture_data[10]
.sym 104541 capture_addr[5]
.sym 104544 orig_img_addr[8]
.sym 104549 ov7670_sioc$SB_IO_OUT
.sym 104553 capture_addr[9]
.sym 104559 capture_addr[9]
.sym 104562 capture_data[9]
.sym 104564 capture_addr[2]
.sym 104567 capture_addr[6]
.sym 104570 cam_fb.ram.0.4.0_WCLKE
.sym 104572 $PACKER_VCC_NET
.sym 104573 capture_addr[4]
.sym 104574 capture_addr[7]
.sym 104579 capture_addr[1]
.sym 104582 capture_data[8]
.sym 104586 capture_addr[3]
.sym 104587 capture_addr[8]
.sym 104589 capture_addr[0]
.sym 104590 capture_addr[5]
.sym 104603 capture_addr[0]
.sym 104604 capture_addr[1]
.sym 104606 capture_addr[2]
.sym 104607 capture_addr[3]
.sym 104608 capture_addr[4]
.sym 104609 capture_addr[5]
.sym 104610 capture_addr[6]
.sym 104611 capture_addr[7]
.sym 104612 capture_addr[8]
.sym 104613 capture_addr[9]
.sym 104614 clk50mhz_$glb_clk
.sym 104615 cam_fb.ram.0.4.0_WCLKE
.sym 104617 capture_data[8]
.sym 104621 capture_data[9]
.sym 104624 $PACKER_VCC_NET
.sym 104648 capture_addr[3]
.sym 104649 capture_addr[8]
.sym 104859 capture_addr[2]
.sym 105306 capture_addr[0]
.sym 105371 capture_addr[0]
.sym 105392 capture_addr[0]
.sym 105399 orig_img_addr[7]
.sym 105522 capture_addr[8]
.sym 105534 capture.data_rg1[2]
.sym 105626 capture.data_rg1[2]
.sym 106130 capture_addr[5]
.sym 106248 capture_addr[5]
.sym 106252 capture_addr[4]
.sym 106301 capture_addr[5]
.sym 106343 capture_addr[5]
.sym 106618 capture_addr[3]
.sym 106740 sdat_on
.sym 106774 capture_addr[0]
.sym 106801 capture_addr[5]
.sym 106824 capture_addr[0]
.sym 106848 capture_addr[5]
.sym 106868 capture_addr[0]
.sym 106875 orig_img_addr[7]
.sym 106876 orig_img_addr[6]
.sym 107113 capture_data[2]
.sym 107728 capture_addr[4]
.sym 107763 cam_fb.ram.0.4.0_WCLKE
.sym 107808 cam_fb.ram.0.4.0_WCLKE
.sym 107975 ov7670_sioc$SB_IO_OUT
.sym 108258 capture_addr[0]
.sym 108299 capture_addr[0]
.sym 108344 capture_addr[0]
.sym 108349 orig_img_addr[5]
.sym 108746 ov7670_sioc$SB_IO_OUT
.sym 108762 ov7670_sioc$SB_IO_OUT
.sym 108768 sdat_on
.sym 108769 sdat_out
.sym 109762 ov7670_d[2]
.sym 109794 ov7670_d[2]
.sym 109821 clk50mhz_$glb_clk
.sym 109822 rst$SB_IO_IN_$glb_sr
.sym 112067 ov7670_vsync$SB_IO_IN
.sym 112558 ov7670_vsync$SB_IO_IN
.sym 112777 ov7670_vsync$SB_IO_IN
.sym 112820 sdat_out
.sym 112822 sdat_on
.sym 112841 sdat_on
.sym 112842 sdat_out
.sym 112999 ov7670_d[2]
.sym 113034 ov7670_rst_n$SB_IO_OUT
.sym 113062 ov7670_d[2]
.sym 113559 ov7670_d[2]
.sym 114548 capture_addr[6]
.sym 116631 ov7670_href$SB_IO_IN
.sym 116635 ov7670_pclk$SB_IO_IN
.sym 116731 controller.i_regs.cnt_cam_clk[2]
.sym 116733 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 116734 ov7670_xclk$SB_IO_OUT
.sym 116852 ov7670_href$SB_IO_IN
.sym 116854 ov7670_pclk$SB_IO_IN
.sym 116930 ov7670_rst_n$SB_IO_OUT
.sym 116943 ov7670_rst_n$SB_IO_OUT
.sym 118480 capture_addr[6]
.sym 120713 sdat_out
.sym 120849 controller.i_regs.cnt_cam_clk[2]
.sym 120851 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120868 ov7670_xclk$SB_IO_OUT
.sym 120875 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120879 $nextpnr_ICESTORM_LC_22$O
.sym 120881 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120885 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120888 ov7670_xclk$SB_IO_OUT
.sym 120892 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120893 ov7670_xclk$SB_IO_OUT
.sym 120894 controller.i_regs.cnt_cam_clk[2]
.sym 120895 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120906 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120910 ov7670_xclk$SB_IO_OUT
.sym 120911 controller.i_regs.cnt_cam_clk[2]
.sym 120912 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120927 clk50mhz_$glb_clk
.sym 120928 rst$SB_IO_IN_$glb_sr
.sym 124278 sdat_out
.sym 125051 ov7670_xclk$SB_IO_OUT
.sym 125073 ov7670_xclk$SB_IO_OUT
.sym 135175 img_proc.colorpxls_bin67[0]
.sym 135180 img_proc.colorpxls_bin67[1]
.sym 135182 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135184 img_proc.colorpxls_bin67[2]
.sym 135185 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135186 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135188 img_proc.colorpxls_bin67[3]
.sym 135189 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 135190 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135192 img_proc.colorpxls_bin67[4]
.sym 135193 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 135194 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135196 img_proc.colorpxls_bin67[5]
.sym 135197 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 135198 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135200 img_proc.colorpxls_bin67[6]
.sym 135201 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 135202 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135204 img_proc.colorpxls_bin67[7]
.sym 135205 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 135206 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135208 img_proc.colorpxls_bin67[8]
.sym 135209 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 135210 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135212 img_proc.colorpxls_bin67[9]
.sym 135213 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 135215 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135216 img_proc.colorpxls_bin67[10]
.sym 135217 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 135218 img_proc.colorpxls[11]
.sym 135219 img_proc.colorpxls_bin67[10]
.sym 135220 img_proc.colorpxls_bin67[2]
.sym 135221 img_proc.colorpxls[3]
.sym 135225 img_proc.colorpxls_bin67[2]
.sym 135229 img_proc.colorpxls_bin67[5]
.sym 135233 img_proc.colorpxls_bin67[3]
.sym 135237 img_proc.colorpxls_bin67[4]
.sym 135239 img_proc.colorpxls[1]
.sym 135240 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 135243 img_proc.colorpxls[2]
.sym 135244 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 135247 img_proc.colorpxls[3]
.sym 135248 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135251 img_proc.colorpxls[4]
.sym 135252 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135255 img_proc.colorpxls[5]
.sym 135256 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 135259 img_proc.colorpxls[6]
.sym 135260 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135263 img_proc.colorpxls[7]
.sym 135264 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135267 img_proc.colorpxls[8]
.sym 135268 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135271 img_proc.colorpxls[9]
.sym 135272 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135275 img_proc.colorpxls[10]
.sym 135276 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135279 img_proc.colorpxls[11]
.sym 135280 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135285 $nextpnr_ICESTORM_LC_25$I3
.sym 135289 img_proc.colorpxls_bin567[0]
.sym 135293 img_proc.colorpxls_bin67[10]
.sym 135297 img_proc.colorpxls_bin567[1]
.sym 135301 img_proc.colorpxls_bin567[3]
.sym 135305 img_proc.colorpxls_bin567[5]
.sym 135306 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 135307 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 135308 img_proc.colorpxls[11]
.sym 135309 img_proc.colorpxls_bin567[10]
.sym 135310 img_proc.colorpxls[6]
.sym 135311 img_proc.colorpxls_bin567[5]
.sym 135312 img_proc.colorpxls[1]
.sym 135313 img_proc.colorpxls_bin567[0]
.sym 135314 img_proc.colorpxls[7]
.sym 135315 img_proc.colorpxls_bin567[6]
.sym 135316 img_proc.colorpxls[8]
.sym 135317 img_proc.colorpxls_bin567[7]
.sym 135318 img_proc.colorpxls[9]
.sym 135319 img_proc.colorpxls_bin567[8]
.sym 135320 img_proc.colorpxls_bin567[4]
.sym 135321 img_proc.colorpxls[5]
.sym 135322 img_proc.colorpxls_bin567[3]
.sym 135323 img_proc.colorpxls[4]
.sym 135324 img_proc.colorpxls_bin567[2]
.sym 135325 img_proc.colorpxls[3]
.sym 135329 img_proc.colorpxls_bin567[7]
.sym 135330 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135331 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135332 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135333 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135335 img_proc.colorpxls_bin567[0]
.sym 135340 img_proc.colorpxls_bin567[1]
.sym 135342 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135344 img_proc.colorpxls_bin567[2]
.sym 135345 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135346 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135348 img_proc.colorpxls_bin567[3]
.sym 135349 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 135350 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135352 img_proc.colorpxls_bin567[4]
.sym 135353 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 135354 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135356 img_proc.colorpxls_bin567[5]
.sym 135357 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 135358 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135360 img_proc.colorpxls_bin567[6]
.sym 135361 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 135362 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135364 img_proc.colorpxls_bin567[7]
.sym 135365 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 135366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135368 img_proc.colorpxls_bin567[8]
.sym 135369 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 135370 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135372 img_proc.colorpxls_bin567[9]
.sym 135373 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 135375 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135376 img_proc.colorpxls_bin567[10]
.sym 135377 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 135378 img_proc.colorpxls_bin567[9]
.sym 135379 img_proc.colorpxls[10]
.sym 135380 img_proc.colorpxls_bin567[1]
.sym 135381 img_proc.colorpxls[2]
.sym 135384 img_proc.colorpxls_bin567[0]
.sym 135385 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135389 img_proc.col_rg[5]
.sym 135393 img_proc.col_rg[3]
.sym 135394 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 135396 img_proc.colorpxls_bin567[1]
.sym 135397 img_proc.colorpxls_bin567[0]
.sym 135399 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 135404 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 135408 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135411 $PACKER_VCC_NET
.sym 135412 img_proc.col_inframe[3]
.sym 135416 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135420 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135424 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135429 $nextpnr_ICESTORM_LC_36$I3
.sym 135430 img_proc.col[1]
.sym 135431 img_proc.col[0]
.sym 135432 img_proc.col[5]
.sym 135433 img_proc.col[4]
.sym 135434 img_proc.col[2]
.sym 135441 img_proc.col_inframe[1]
.sym 135442 img_proc.col[0]
.sym 135449 img_proc.col[0]
.sym 135450 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135451 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135452 img_proc.col_rg[5]
.sym 135453 img_proc.col_rg[4]
.sym 135454 img_proc.col[1]
.sym 135458 img_proc.col_rg[6]
.sym 135459 img_proc.col_inframe[1]
.sym 135460 img_proc.col_inframe[2]
.sym 135461 img_proc.col_rg[3]
.sym 135463 img_proc.col[0]
.sym 135466 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135468 img_proc.col[1]
.sym 135469 img_proc.col[0]
.sym 135470 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135472 img_proc.col[2]
.sym 135473 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 135474 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135476 img_proc.col[3]
.sym 135477 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 135478 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135480 img_proc.col[4]
.sym 135481 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 135482 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135484 img_proc.col[5]
.sym 135485 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 135487 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 135488 img_proc.col[6]
.sym 135489 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 135491 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 135492 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 135493 img_proc.col_inframe[0]
.sym 135495 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 135499 $PACKER_VCC_NET
.sym 135500 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135504 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135507 $PACKER_VCC_NET
.sym 135508 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135511 $PACKER_VCC_NET
.sym 135512 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135517 $nextpnr_ICESTORM_LC_40$I3
.sym 135521 img_proc.row_num[2]
.sym 135525 img_proc.row_num[1]
.sym 135527 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 135531 $PACKER_VCC_NET
.sym 135532 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 135535 $PACKER_VCC_NET
.sym 135536 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135540 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135544 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135548 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135553 $nextpnr_ICESTORM_LC_42$I3
.sym 135557 img_proc.row_num[4]
.sym 135577 img_proc.row_num[0]
.sym 135690 ov7670_d[6]
.sym 135719 vga_col[4]
.sym 135723 vga_col[5]
.sym 135724 $PACKER_VCC_NET
.sym 135727 vga_col[6]
.sym 135728 $PACKER_VCC_NET
.sym 135731 vga_col[7]
.sym 135735 vga_col[8]
.sym 135736 $PACKER_VCC_NET
.sym 135739 vga_col[9]
.sym 135745 $nextpnr_ICESTORM_LC_46$I3
.sym 135751 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 135756 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 135759 $PACKER_VCC_NET
.sym 135760 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 135764 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 135767 $PACKER_VCC_NET
.sym 135768 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 135771 $PACKER_VCC_NET
.sym 135772 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 135775 $PACKER_VCC_NET
.sym 135776 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 135779 $PACKER_VCC_NET
.sym 135780 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135784 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135789 $nextpnr_ICESTORM_LC_58$I3
.sym 135794 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 135795 vga_row[0]
.sym 135796 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 135797 vga_row[1]
.sym 135806 vga_vsync_SB_LUT4_O_I0
.sym 135807 vga_vsync_SB_LUT4_O_I1
.sym 135808 vga_vsync_SB_LUT4_O_I2
.sym 135809 rst$SB_IO_IN
.sym 135815 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 135820 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 135824 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 135828 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 135832 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 135835 $PACKER_VCC_NET
.sym 135836 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 135839 $PACKER_VCC_NET
.sym 135840 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 135843 $PACKER_VCC_NET
.sym 135844 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 135847 $PACKER_VCC_NET
.sym 135848 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135852 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135857 $nextpnr_ICESTORM_LC_62$I3
.sym 135859 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135860 vga_row[3]
.sym 135861 vga_row[2]
.sym 135871 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135872 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135873 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135879 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 135884 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135888 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135893 $nextpnr_ICESTORM_LC_70$I3
.sym 135897 vga_row[9]
.sym 135901 vga_row[7]
.sym 135905 vga_row[0]
.sym 135911 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 135916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 135920 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 135924 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 135928 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 135932 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 135936 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 135939 $PACKER_VCC_NET
.sym 135940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 135943 $PACKER_VCC_NET
.sym 135944 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135948 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135953 $nextpnr_ICESTORM_LC_64$I3
.sym 135957 vga_row[6]
.sym 135961 vga_row[5]
.sym 135966 vga_row[0]
.sym 135967 vga_row[1]
.sym 135968 vga_row[2]
.sym 135969 vga_row[3]
.sym 135971 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 135972 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 135973 vga_col[9]
.sym 135974 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 135975 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 135976 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135977 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135979 vga_row[7]
.sym 135980 vga_row[6]
.sym 135981 vga_row[4]
.sym 135984 vga_row[8]
.sym 135985 vga_row[9]
.sym 135986 vga_row[7]
.sym 135987 vga_row[6]
.sym 135988 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135989 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 135991 vga_row[5]
.sym 135992 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135993 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135997 vga_row[8]
.sym 136000 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136001 vga_col[6]
.sym 136002 vga_row[7]
.sym 136003 vga_row[6]
.sym 136004 vga_row[5]
.sym 136005 vga_row[4]
.sym 136007 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 136008 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136009 vga_col[5]
.sym 136011 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 136012 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136013 vga_row[5]
.sym 136014 vga_green_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136015 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 136016 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 136017 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136018 vga_blue_2b_SB_LUT4_O_I0
.sym 136019 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 136020 vga_blue_2b_SB_LUT4_O_I2
.sym 136021 vga_blue_2b_SB_LUT4_O_I3
.sym 136022 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136023 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 136024 vga_green_2b_SB_LUT4_O_I2
.sym 136025 vga_green_2b_SB_LUT4_O_I3
.sym 136027 vga_blue_2b_SB_LUT4_O_1_I1
.sym 136028 vga_red_2b_SB_LUT4_O_1_I2
.sym 136029 vga_blue_2b_SB_LUT4_O_1_I3
.sym 136032 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136033 vga_row[6]
.sym 136035 vga_green_2b_SB_LUT4_O_1_I1
.sym 136036 vga_red_2b_SB_LUT4_O_1_I2
.sym 136037 vga_green_2b_SB_LUT4_O_1_I3
.sym 136039 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 136040 vga_red_2b_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 136041 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136048 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136049 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136054 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136055 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136056 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 136057 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136059 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 136060 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136061 vga_col[7]
.sym 136063 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 136064 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136065 vga_col[8]
.sym 136066 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136067 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136068 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 136069 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136079 vga_red_2b_SB_LUT4_O_1_I1
.sym 136080 vga_red_2b_SB_LUT4_O_1_I2
.sym 136081 vga_red_2b_SB_LUT4_O_1_I3
.sym 136095 vga_red_2b_SB_LUT4_O_I1
.sym 136096 vga_red_2b_SB_LUT4_O_I2
.sym 136097 vga_red_2b_SB_LUT4_O_I3
.sym 136199 img_proc.colorpxls[0]
.sym 136204 img_proc.colorpxls[1]
.sym 136206 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136208 img_proc.colorpxls[2]
.sym 136209 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 136210 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136212 img_proc.colorpxls[3]
.sym 136213 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 136214 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136216 img_proc.colorpxls[4]
.sym 136217 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 136218 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136220 img_proc.colorpxls[5]
.sym 136221 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 136222 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136224 img_proc.colorpxls[6]
.sym 136225 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 136226 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136228 img_proc.colorpxls[7]
.sym 136229 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 136230 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136232 img_proc.colorpxls[8]
.sym 136233 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 136234 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136236 img_proc.colorpxls[9]
.sym 136237 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 136238 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136240 img_proc.colorpxls[10]
.sym 136241 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 136243 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136244 img_proc.colorpxls[11]
.sym 136245 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 136246 img_proc.colorpxls[6]
.sym 136247 img_proc.colorpxls_bin67[5]
.sym 136248 img_proc.colorpxls_bin67[3]
.sym 136249 img_proc.colorpxls[4]
.sym 136250 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136251 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136252 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136253 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136254 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136255 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 136256 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 136257 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 136260 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136261 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 136265 img_proc.colorpxls_bin67[7]
.sym 136269 img_proc.colorpxls_bin67[8]
.sym 136270 img_proc.colorpxls[8]
.sym 136271 img_proc.colorpxls_bin67[7]
.sym 136272 img_proc.colorpxls_bin67[1]
.sym 136273 img_proc.colorpxls[2]
.sym 136277 img_proc.colorpxls_bin67[1]
.sym 136281 img_proc.colorpxls_bin67[0]
.sym 136282 img_proc.colorpxls[9]
.sym 136283 img_proc.colorpxls_bin67[8]
.sym 136284 img_proc.colorpxls[1]
.sym 136285 img_proc.colorpxls_bin67[0]
.sym 136288 img_proc.colorpxls_bin67[0]
.sym 136289 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136290 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136292 img_proc.colorpxls_bin67[1]
.sym 136293 img_proc.colorpxls_bin67[0]
.sym 136295 img_proc.colorpxls[1]
.sym 136296 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 136299 img_proc.colorpxls[2]
.sym 136300 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 136303 img_proc.colorpxls[3]
.sym 136304 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136307 img_proc.colorpxls[4]
.sym 136308 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136311 img_proc.colorpxls[5]
.sym 136312 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 136315 img_proc.colorpxls[6]
.sym 136316 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 136319 img_proc.colorpxls[7]
.sym 136320 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136323 img_proc.colorpxls[8]
.sym 136324 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136327 img_proc.colorpxls[9]
.sym 136328 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136331 img_proc.colorpxls[10]
.sym 136332 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136335 img_proc.colorpxls[11]
.sym 136336 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 136341 $nextpnr_ICESTORM_LC_26$I3
.sym 136345 img_proc.colorpxls_bin567[6]
.sym 136348 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 136349 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 136353 img_proc.colorpxls_bin567[2]
.sym 136357 img_proc.colorpxls_bin567[4]
.sym 136366 proc_ctrl$SB_IO_IN
.sym 136373 img_proc.colorpxls_bin567[10]
.sym 136377 img_proc.colorpxls_bin567[9]
.sym 136381 img_proc.colorpxls_bin567[8]
.sym 136384 img_proc.colorpxls_bin67_SB_DFFER_Q_E
.sym 136385 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 136394 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 136422 img_proc.col[4]
.sym 136426 img_proc.col[3]
.sym 136430 img_proc.col[6]
.sym 136437 img_proc.col_rg[4]
.sym 136441 img_proc.col_rg[6]
.sym 136442 img_proc.col[5]
.sym 136449 img_proc.col_inframe[2]
.sym 136453 img_proc.col_inframe[0]
.sym 136455 img_proc.col_inframe[0]
.sym 136459 img_proc.col_inframe[1]
.sym 136463 img_proc.col_inframe[2]
.sym 136467 img_proc.col_rg[3]
.sym 136468 $PACKER_VCC_NET
.sym 136471 img_proc.col_rg[4]
.sym 136472 $PACKER_VCC_NET
.sym 136475 img_proc.col_rg[5]
.sym 136476 $PACKER_VCC_NET
.sym 136479 img_proc.col_rg[6]
.sym 136485 $nextpnr_ICESTORM_LC_38$I3
.sym 136486 img_proc.col_rg[5]
.sym 136487 img_proc.col_rg[4]
.sym 136488 img_proc.col_inframe[2]
.sym 136489 img_proc.col_rg[6]
.sym 136490 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 136497 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 136499 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136500 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136501 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136507 img_proc.col_rg[3]
.sym 136508 img_proc.col_inframe[0]
.sym 136509 img_proc.col_inframe[1]
.sym 136514 img_proc.col[6]
.sym 136515 img_proc.col[3]
.sym 136516 img_proc.col[2]
.sym 136517 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136521 img_proc.row_num[3]
.sym 136522 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I0
.sym 136523 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 136524 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 136525 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3
.sym 136529 img_proc.row_num[5]
.sym 136530 img_proc.row_num[5]
.sym 136531 img_proc.row_num[4]
.sym 136532 img_proc.row_num[0]
.sym 136533 img_proc.row_num[1]
.sym 136536 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 136537 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136538 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 136546 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136547 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136548 img_proc.row_num[2]
.sym 136549 img_proc.row_num[3]
.sym 136551 img_proc.row_num[0]
.sym 136554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136556 img_proc.row_num[1]
.sym 136557 img_proc.row_num[0]
.sym 136558 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136560 img_proc.row_num[2]
.sym 136561 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 136562 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136564 img_proc.row_num[3]
.sym 136565 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 136566 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136568 img_proc.row_num[4]
.sym 136569 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 136571 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136572 img_proc.row_num[5]
.sym 136573 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 136574 img_proc.row_num[1]
.sym 136575 img_proc.row_num[5]
.sym 136576 img_proc.row_num[4]
.sym 136577 img_proc.row_num[0]
.sym 136578 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136579 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136580 img_proc.row_num[2]
.sym 136581 img_proc.row_num[3]
.sym 136592 img_proc.row_num[0]
.sym 136593 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 136718 ov7670_d[7]
.sym 136730 capture.data_rg1[6]
.sym 136743 vga_col[4]
.sym 136747 vga_col[5]
.sym 136751 vga_col[6]
.sym 136755 vga_col[7]
.sym 136759 vga_col[8]
.sym 136760 $PACKER_VCC_NET
.sym 136763 vga_col[9]
.sym 136769 $nextpnr_ICESTORM_LC_50$I3
.sym 136770 vga_hsync_SB_LUT4_O_I0
.sym 136771 vga_hsync_SB_LUT4_O_I1
.sym 136772 vga_hsync_SB_LUT4_O_I2
.sym 136773 rst$SB_IO_IN
.sym 136775 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136780 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 136783 $PACKER_VCC_NET
.sym 136784 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 136787 $PACKER_VCC_NET
.sym 136788 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 136791 $PACKER_VCC_NET
.sym 136792 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 136795 $PACKER_VCC_NET
.sym 136796 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 136800 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 136804 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 136808 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136812 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136817 $nextpnr_ICESTORM_LC_52$I3
.sym 136833 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136839 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 136844 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 136848 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136852 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136856 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136860 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136864 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136868 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 136869 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 136871 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136876 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 136880 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 136884 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 136888 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 136892 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 136896 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 136900 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 136903 $PACKER_VCC_NET
.sym 136904 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136908 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136913 $nextpnr_ICESTORM_LC_66$I3
.sym 136917 vga_row[2]
.sym 136921 vga_row[1]
.sym 136929 vga_row[3]
.sym 136935 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_1_CO[1]
.sym 136940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_5_CO[2]
.sym 136944 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 136947 $PACKER_VCC_NET
.sym 136948 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 136952 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 136956 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 136960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 136963 $PACKER_VCC_NET
.sym 136964 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 136968 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136972 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136977 $nextpnr_ICESTORM_LC_68$I3
.sym 136978 vga_col[5]
.sym 136979 vga_col[7]
.sym 136980 vga_col[4]
.sym 136981 vga_col[6]
.sym 136982 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136983 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136984 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2
.sym 136985 vga_col[8]
.sym 136987 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I1
.sym 136988 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 136989 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O
.sym 136993 vga_row[4]
.sym 136996 vga_row[6]
.sym 136997 vga_row[7]
.sym 136999 vga_row[0]
.sym 137002 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137004 vga_row[1]
.sym 137005 vga_row[0]
.sym 137006 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137008 vga_row[2]
.sym 137009 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137010 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137012 vga_row[3]
.sym 137013 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 137014 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137016 vga_row[4]
.sym 137017 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 137018 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137020 vga_row[5]
.sym 137021 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 137022 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137024 vga_row[6]
.sym 137025 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 137026 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137028 vga_row[7]
.sym 137029 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 137030 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137032 vga_row[8]
.sym 137033 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 137035 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137036 vga_row[9]
.sym 137037 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 137040 vga_row[7]
.sym 137041 vga_row[6]
.sym 137043 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 137044 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 137045 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137050 vga_row[5]
.sym 137051 vga_row[4]
.sym 137052 vga_row[9]
.sym 137053 vga_row[8]
.sym 137054 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 137055 vga_row[5]
.sym 137056 vga_row[4]
.sym 137057 vga_row[3]
.sym 137058 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 137059 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 137060 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 137061 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 137223 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137224 img_proc.colorpxls[2]
.sym 137225 img_proc.colorpxls[0]
.sym 137227 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 137228 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 137229 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 137230 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 137232 img_proc.colorpxls[1]
.sym 137233 img_proc.colorpxls[0]
.sym 137236 img_proc.colorpxls[0]
.sym 137237 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 137241 img_proc.colorpxls[0]
.sym 137245 img_proc.colorpxls_bin67[6]
.sym 137246 img_proc.colorpxls_bin67[6]
.sym 137247 img_proc.colorpxls[7]
.sym 137248 img_proc.colorpxls_bin67[4]
.sym 137249 img_proc.colorpxls[5]
.sym 137251 img_proc.centroid_tmp_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137252 img_proc.colorpxls_bin67[9]
.sym 137253 img_proc.colorpxls[10]
.sym 137255 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 137260 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 137264 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 137268 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137272 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137275 $PACKER_VCC_NET
.sym 137276 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137280 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137284 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137288 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137292 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137296 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137300 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 137305 $nextpnr_ICESTORM_LC_30$I3
.sym 137309 img_proc.colorpxls[8]
.sym 137313 img_proc.colorpxls[10]
.sym 137317 img_proc.colorpxls_bin67[9]
.sym 137319 img_proc.histogram[7][0]
.sym 137320 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 137323 img_proc.histogram[7][1]
.sym 137324 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 137327 img_proc.histogram[7][2]
.sym 137328 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137331 img_proc.histogram[7][3]
.sym 137332 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137335 img_proc.histogram[7][4]
.sym 137336 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 137339 img_proc.histogram[7][5]
.sym 137340 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 137343 img_proc.histogram[7][6]
.sym 137344 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137347 img_proc.histogram[7][7]
.sym 137348 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137351 img_proc.histogram[7][8]
.sym 137352 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137356 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137360 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 137365 $nextpnr_ICESTORM_LC_34$I3
.sym 137366 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137367 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137368 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137369 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137370 img_proc.histogram[7][2]
.sym 137371 img_proc.colorpxls[3]
.sym 137372 img_proc.histogram[7][1]
.sym 137373 img_proc.colorpxls[2]
.sym 137374 img_proc.histogram[7][7]
.sym 137375 img_proc.colorpxls[8]
.sym 137376 img_proc.histogram[7][6]
.sym 137377 img_proc.colorpxls[7]
.sym 137378 img_proc.colorpxls[4]
.sym 137379 img_proc.histogram[7][3]
.sym 137380 img_proc.histogram[7][4]
.sym 137381 img_proc.colorpxls[5]
.sym 137384 img_proc.colorpxls[11]
.sym 137385 img_proc.colorpxls[10]
.sym 137386 img_proc.histogram[0][7]
.sym 137387 img_proc.colorpxls[8]
.sym 137388 img_proc.colorpxls[11]
.sym 137389 img_proc.colorpxls[10]
.sym 137390 img_proc.histogram[0][4]
.sym 137391 img_proc.colorpxls[5]
.sym 137392 img_proc.colorpxls[1]
.sym 137393 img_proc.histogram[0][0]
.sym 137394 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137395 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137396 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137397 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137398 img_proc.colorpxls[4]
.sym 137399 img_proc.histogram[0][3]
.sym 137400 img_proc.colorpxls[3]
.sym 137401 img_proc.histogram[0][2]
.sym 137402 img_proc.colorpxls[9]
.sym 137403 img_proc.histogram[0][8]
.sym 137404 img_proc.colorpxls[7]
.sym 137405 img_proc.histogram[0][6]
.sym 137406 img_proc.histogram[7][5]
.sym 137407 img_proc.colorpxls[6]
.sym 137408 img_proc.histogram[7][0]
.sym 137409 img_proc.colorpxls[1]
.sym 137410 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137411 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137412 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137413 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137415 img_proc.col_rg[3]
.sym 137419 img_proc.col_rg[4]
.sym 137420 $PACKER_VCC_NET
.sym 137423 img_proc.col_rg[5]
.sym 137424 $PACKER_VCC_NET
.sym 137425 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 137428 img_proc.histogram[7][8]
.sym 137429 img_proc.colorpxls[9]
.sym 137437 img_proc.col_rg[3]
.sym 137438 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137444 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137445 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 137447 img_proc.col_rg[4]
.sym 137448 $PACKER_VCC_NET
.sym 137449 img_proc.col_rg[3]
.sym 137450 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 137454 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 137459 img_proc.col_rg[3]
.sym 137460 img_proc.col_inframe[5]
.sym 137461 img_proc.col_inframe[4]
.sym 137468 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 137469 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 137470 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 137479 img_proc.col_rg[3]
.sym 137480 img_proc.col_inframe[4]
.sym 137481 img_proc.col_inframe[5]
.sym 137482 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137486 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137490 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 137494 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 137498 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 137503 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 137504 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137505 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 137506 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 137510 img_proc.col_inframe[4]
.sym 137511 img_proc.col_inframe[5]
.sym 137512 img_proc.histogram[6][2]
.sym 137513 img_proc.histogram[4][2]
.sym 137514 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 137518 img_proc.histogram[3][0]
.sym 137519 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137520 img_proc.histogram[2][0]
.sym 137521 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137522 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137526 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 137530 img_proc.histogram[7][4]
.sym 137531 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137532 img_proc.histogram[1][4]
.sym 137533 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137534 img_proc.histogram[7][6]
.sym 137535 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137536 img_proc.histogram[2][6]
.sym 137537 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137538 img_proc.histogram[5][4]
.sym 137539 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137540 img_proc.histogram[2][4]
.sym 137541 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137542 img_proc.histogram[7][8]
.sym 137543 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137544 img_proc.histogram[3][8]
.sym 137545 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137550 img_proc.histogram[4][6]
.sym 137551 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137552 img_proc.histogram[1][6]
.sym 137553 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137554 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 137559 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 137560 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137561 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 137562 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137563 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137564 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137565 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137566 img_proc.col_inframe[4]
.sym 137567 img_proc.col_inframe[5]
.sym 137568 img_proc.histogram[0][8]
.sym 137569 img_proc.histogram[2][8]
.sym 137570 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 137574 img_proc.histogram[4][3]
.sym 137575 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137576 img_proc.histogram[2][3]
.sym 137577 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 137582 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 137589 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 137590 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137594 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 137598 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 137610 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 137614 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 137621 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 137634 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137638 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 137646 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 137702 ov7670_d[3]
.sym 137767 vga_col[7]
.sym 137771 vga_col[8]
.sym 137772 $PACKER_VCC_NET
.sym 137775 vga_col[9]
.sym 137781 $nextpnr_ICESTORM_LC_48$I3
.sym 137799 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_6_CO[3]
.sym 137803 $PACKER_VCC_NET
.sym 137804 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 137808 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 137811 $PACKER_VCC_NET
.sym 137812 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 137815 $PACKER_VCC_NET
.sym 137816 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 137819 $PACKER_VCC_NET
.sym 137820 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 137823 $PACKER_VCC_NET
.sym 137824 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137828 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137833 $nextpnr_ICESTORM_LC_60$I3
.sym 137837 vga_col[0]
.sym 137841 vga_col[3]
.sym 137845 vga_col[4]
.sym 137856 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 137857 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137863 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 137868 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 137872 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 137876 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 137879 $PACKER_VCC_NET
.sym 137880 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 137884 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137888 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137892 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137896 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137900 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137905 $nextpnr_ICESTORM_LC_54$I3
.sym 137909 vga_col[9]
.sym 137913 vga_col[1]
.sym 137917 vga_col[7]
.sym 137921 vga_col[6]
.sym 137925 vga_col[5]
.sym 137927 vga_col[0]
.sym 137930 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137932 vga_col[1]
.sym 137933 vga_col[0]
.sym 137934 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137936 vga_col[2]
.sym 137937 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 137938 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137940 vga_col[3]
.sym 137941 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 137942 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137944 vga_col[4]
.sym 137945 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 137946 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137948 vga_col[5]
.sym 137949 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 137950 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137952 vga_col[6]
.sym 137953 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 137954 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137956 vga_col[7]
.sym 137957 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 137958 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137960 vga_col[8]
.sym 137961 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 137963 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137964 vga_col[9]
.sym 137965 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 137967 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137968 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 137969 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 137970 vga_col[3]
.sym 137971 vga_col[2]
.sym 137972 vga_col[1]
.sym 137973 vga_col[0]
.sym 137974 vga_col[4]
.sym 137975 vga_col[8]
.sym 137976 vga_col[9]
.sym 137977 vga_col[5]
.sym 137978 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 137979 vga_col[9]
.sym 137980 vga_col[4]
.sym 137981 vga_col[5]
.sym 137984 vga_col[6]
.sym 137985 vga_col[7]
.sym 137986 vga_col[8]
.sym 137987 vga_col[3]
.sym 137988 vga_col[2]
.sym 137989 vga_col[1]
.sym 137992 vga_col[8]
.sym 137993 vga_col[9]
.sym 137998 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137999 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138000 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138001 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138002 vga_col[4]
.sym 138003 vga_col[7]
.sym 138004 vga_col[6]
.sym 138005 vga_col[5]
.sym 138006 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0
.sym 138007 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 138008 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138009 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138012 vga_new_pxl
.sym 138013 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 138014 vga_col[0]
.sym 138015 vga_col[9]
.sym 138016 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 138017 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 138023 vga_row[3]
.sym 138024 vga_row[9]
.sym 138025 vga_row[8]
.sym 138029 vga_row[0]
.sym 138030 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 138031 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138032 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 138033 vga_col[3]
.sym 138034 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 138035 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138036 vga_col[0]
.sym 138037 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 138038 vga_row[0]
.sym 138039 vga_row[2]
.sym 138040 vga_row[1]
.sym 138041 vga_col[2]
.sym 138043 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1_SB_LUT4_I2_I1
.sym 138044 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 138045 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138047 vga_row[0]
.sym 138048 vga_row[1]
.sym 138049 vga_row[2]
.sym 138050 vga_row[3]
.sym 138051 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138052 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138053 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 138063 vga_col[1]
.sym 138064 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138065 vga_col[2]
.sym 138066 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 138067 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138068 vga_col[2]
.sym 138069 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 138070 vga_row[3]
.sym 138071 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138072 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138073 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 138075 vga_row[2]
.sym 138076 vga_row[0]
.sym 138077 vga_row[1]
.sym 138079 vga_row[0]
.sym 138080 vga_row[1]
.sym 138081 vga_row[2]
.sym 138082 vga_row[9]
.sym 138083 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138084 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 138085 vga_row[8]
.sym 138249 img_proc.colorpxls[4]
.sym 138250 img_proc.colorpxls[5]
.sym 138251 img_proc.colorpxls[7]
.sym 138252 img_proc.colorpxls[4]
.sym 138253 img_proc.colorpxls[3]
.sym 138256 centroid[6]
.sym 138257 led_SB_LUT4_O_I1
.sym 138260 centroid[7]
.sym 138261 led_SB_LUT4_O_I1
.sym 138263 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 138264 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 138265 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 138266 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 138267 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 138268 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 138269 img_proc.centroid_tmp_SB_LUT4_O_1_I3
.sym 138270 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 138271 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 138272 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 138273 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 138275 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 138276 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 138277 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 138279 img_proc.colorpxls[1]
.sym 138280 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138283 img_proc.colorpxls[2]
.sym 138284 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138287 img_proc.colorpxls[3]
.sym 138288 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138291 img_proc.colorpxls[4]
.sym 138292 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138295 img_proc.colorpxls[5]
.sym 138296 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138299 img_proc.colorpxls[6]
.sym 138300 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138303 img_proc.colorpxls[7]
.sym 138304 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138307 img_proc.colorpxls[8]
.sym 138308 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138311 img_proc.colorpxls[9]
.sym 138312 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138315 img_proc.colorpxls[10]
.sym 138316 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138319 img_proc.colorpxls[11]
.sym 138320 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 138322 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 138323 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 138324 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 138325 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 138329 img_proc.colorpxls[6]
.sym 138333 img_proc.colorpxls[1]
.sym 138336 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 138337 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 138341 img_proc.colorpxls[7]
.sym 138343 img_proc.histogram[0][0]
.sym 138344 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 138347 img_proc.histogram[0][1]
.sym 138348 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 138351 img_proc.histogram[0][2]
.sym 138352 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138355 img_proc.histogram[0][3]
.sym 138356 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138359 img_proc.histogram[0][4]
.sym 138360 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 138363 img_proc.histogram[0][5]
.sym 138364 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 138367 img_proc.histogram[0][6]
.sym 138368 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138371 img_proc.histogram[0][7]
.sym 138372 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138375 img_proc.histogram[0][8]
.sym 138376 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138380 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138384 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138389 $nextpnr_ICESTORM_LC_33$I3
.sym 138391 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 138392 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 138393 img_proc.centroid_tmp_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 138397 img_proc.colorpxls[11]
.sym 138401 img_proc.colorpxls[9]
.sym 138405 img_proc.colorpxls[5]
.sym 138407 img_proc.colorpxls_bin012[0]
.sym 138412 img_proc.colorpxls_bin012[1]
.sym 138414 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138416 img_proc.colorpxls_bin012[2]
.sym 138417 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 138418 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138420 img_proc.colorpxls_bin012[3]
.sym 138421 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 138422 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138424 img_proc.colorpxls_bin012[4]
.sym 138425 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 138426 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138428 img_proc.colorpxls_bin012[5]
.sym 138429 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 138430 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138432 img_proc.colorpxls_bin012[6]
.sym 138433 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 138434 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138436 img_proc.colorpxls_bin012[7]
.sym 138437 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 138438 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138440 img_proc.colorpxls_bin012[8]
.sym 138441 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 138442 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138444 img_proc.colorpxls_bin012[9]
.sym 138445 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 138447 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138448 img_proc.colorpxls_bin012[10]
.sym 138449 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 138453 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 138455 img_proc.col_inframe[5]
.sym 138456 img_proc.col_inframe[4]
.sym 138457 img_proc.col_rg[3]
.sym 138458 img_proc.histogram[7][5]
.sym 138459 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138460 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138461 img_proc.histogram[0][5]
.sym 138465 img_proc.histogram[0][2]
.sym 138469 img_proc.histogram[0][0]
.sym 138471 img_proc.col_rg[3]
.sym 138472 img_proc.col_inframe[4]
.sym 138473 img_proc.col_inframe[5]
.sym 138474 img_proc.histogram[6][0]
.sym 138475 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138476 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138477 img_proc.histogram[0][0]
.sym 138478 img_proc.col_rg[3]
.sym 138479 img_proc.col_inframe[5]
.sym 138480 img_proc.histogram[4][8]
.sym 138481 img_proc.histogram[5][8]
.sym 138482 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 138486 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 138491 img_proc.col_inframe[5]
.sym 138492 img_proc.col_rg[3]
.sym 138493 img_proc.col_inframe[4]
.sym 138495 img_proc.col_rg[3]
.sym 138496 img_proc.col_inframe[4]
.sym 138497 img_proc.col_inframe[5]
.sym 138498 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 138502 img_proc.histogram[5][0]
.sym 138503 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138504 img_proc.histogram[1][0]
.sym 138505 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138506 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 138510 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 138514 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 138518 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138519 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138520 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138521 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138524 img_proc.histogram[5][3]
.sym 138525 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138526 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 138530 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 138535 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 138538 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138540 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 138541 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 138542 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138544 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 138545 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 138546 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138548 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 138549 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 138550 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138552 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 138553 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 138554 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138556 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 138557 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 138558 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138560 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 138561 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 138562 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138564 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 138565 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 138567 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138568 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 138569 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 138570 img_proc.histogram[3][6]
.sym 138571 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138572 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138573 img_proc.histogram[0][6]
.sym 138574 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138575 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138576 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138577 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138578 img_proc.histogram[7][7]
.sym 138579 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138580 img_proc.histogram[1][7]
.sym 138581 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138582 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138583 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138584 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138585 img_proc.histogram[7][3]
.sym 138586 img_proc.histogram[6][6]
.sym 138587 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138588 img_proc.histogram[5][6]
.sym 138589 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138591 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138592 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138593 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 138594 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 138598 img_proc.histogram[6][8]
.sym 138599 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138600 img_proc.histogram[1][8]
.sym 138601 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138603 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138604 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138605 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138606 img_proc.histogram[6][3]
.sym 138607 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138608 img_proc.histogram[1][3]
.sym 138609 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138612 img_proc.histogram[5][5]
.sym 138613 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138614 img_proc.histogram[3][3]
.sym 138615 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138616 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138617 img_proc.histogram[0][3]
.sym 138619 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138620 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138621 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 138622 img_proc.histogram[6][5]
.sym 138623 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138624 img_proc.histogram[1][5]
.sym 138625 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138626 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 138630 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 138634 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 138638 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 138643 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 138644 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138645 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 138646 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138647 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138648 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 138649 img_proc.histogram[3][5]
.sym 138650 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 138654 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 138659 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138660 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138661 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138670 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 138677 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 138682 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 138734 ov7670_d[5]
.sym 138758 capture.data_rg2[7]
.sym 138770 capture.data_rg1[7]
.sym 138794 capture.data_rg1[3]
.sym 138855 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 138860 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 138864 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 138868 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 138871 $PACKER_VCC_NET
.sym 138872 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 138876 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138879 $PACKER_VCC_NET
.sym 138880 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138884 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138888 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138892 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138897 $nextpnr_ICESTORM_LC_44$I3
.sym 138900 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 138901 vga_blue_2b_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138902 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 138903 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 138904 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138905 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 138913 vga_col[2]
.sym 138917 vga_col[0]
.sym 138919 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO[1]
.sym 138924 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_2_I1
.sym 138928 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_3_CO_SB_CARRY_CO_1_I1
.sym 138931 $PACKER_VCC_NET
.sym 138932 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 138935 $PACKER_VCC_NET
.sym 138936 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 138940 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138944 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138948 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138952 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138956 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138961 $nextpnr_ICESTORM_LC_56$I3
.sym 138963 vga_vsync_SB_LUT4_O_I2
.sym 138964 vga_hsync_SB_LUT4_O_I1
.sym 138965 rst$SB_IO_IN
.sym 138969 vga_col[8]
.sym 138970 vga_row[1]
.sym 138971 vga_col[1]
.sym 138972 vga_col[2]
.sym 138973 vga_row[2]
.sym 138974 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 138975 vga_col[0]
.sym 138976 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 138977 vga_row[0]
.sym 138983 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI[5]
.sym 138988 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138992 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138996 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139000 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139004 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 139007 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 139008 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 139009 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 139033 capture.href_rg2
.sym 139034 capture.href_rg2
.sym 139035 capture.vsync_3up
.sym 139036 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 139037 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139058 vga_row[0]
.sym 139059 vga_row[1]
.sym 139060 vga_col[2]
.sym 139061 vga_row[2]
.sym 139066 vga_col[1]
.sym 139067 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 139068 vga_col[0]
.sym 139069 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 139070 capture.href_rg2
.sym 139071 capture.vsync_3up
.sym 139072 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 139073 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 139074 vga_row[0]
.sym 139075 vga_col[2]
.sym 139076 vga_row[1]
.sym 139077 vga_row[2]
.sym 139083 vga_col[0]
.sym 139084 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_I2
.sym 139085 vga_col[1]
.sym 139090 vga_col[2]
.sym 139091 vga_row[1]
.sym 139092 vga_row[0]
.sym 139093 vga_row[2]
.sym 139096 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 139097 capture.vsync_3up
.sym 139100 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139101 capture.vsync_3up
.sym 139104 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 139105 capture.vsync_3up
.sym 139108 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139109 capture.vsync_3up
.sym 139270 img_proc.colorpxls[9]
.sym 139271 img_proc.colorpxls[8]
.sym 139272 img_proc.colorpxls[6]
.sym 139273 img_proc.colorpxls[1]
.sym 139274 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I0
.sym 139275 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 139276 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 139277 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 139281 img_proc.colorpxls[2]
.sym 139284 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 139285 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 139291 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 139292 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 139293 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 139294 img_proc.centroid_tmp_SB_LUT4_O_4_I2
.sym 139295 img_proc.centroid_tmp_SB_LUT4_O_3_I1
.sym 139296 img_proc.centroid_tmp_SB_LUT4_O_3_I2
.sym 139297 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 139299 led_SB_LUT4_O_I1
.sym 139300 centroid[5]
.sym 139301 camera_config_steps[5]
.sym 139303 img_proc.colorpxls_rght[0]
.sym 139304 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 139307 img_proc.colorpxls_rght[1]
.sym 139308 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 139311 img_proc.colorpxls_rght[2]
.sym 139312 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139315 img_proc.colorpxls_rght[3]
.sym 139316 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139319 img_proc.colorpxls_rght[4]
.sym 139320 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 139323 img_proc.colorpxls_rght[5]
.sym 139324 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 139327 img_proc.colorpxls_rght[6]
.sym 139328 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139331 img_proc.colorpxls_rght[7]
.sym 139332 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139335 img_proc.colorpxls_rght[8]
.sym 139336 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139339 img_proc.colorpxls_rght[9]
.sym 139340 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139343 img_proc.colorpxls_rght[10]
.sym 139344 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139349 $nextpnr_ICESTORM_LC_28$I3
.sym 139353 img_proc.colorpxls[4]
.sym 139355 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139356 img_proc.colorpxls_bin012[6]
.sym 139357 img_proc.colorpxls[7]
.sym 139359 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139360 img_proc.col_inframe[5]
.sym 139361 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 139363 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 139364 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 139365 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 139367 img_proc.colorpxls_bin012[0]
.sym 139368 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 139371 img_proc.colorpxls_bin012[1]
.sym 139372 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 139375 img_proc.colorpxls_bin012[2]
.sym 139376 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139379 img_proc.colorpxls_bin012[3]
.sym 139380 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139383 img_proc.colorpxls_bin012[4]
.sym 139384 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 139387 img_proc.colorpxls_bin012[5]
.sym 139388 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 139391 img_proc.colorpxls_bin012[6]
.sym 139392 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139395 img_proc.colorpxls_bin012[7]
.sym 139396 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139399 img_proc.colorpxls_bin012[8]
.sym 139400 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139403 img_proc.colorpxls_bin012[9]
.sym 139404 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139407 img_proc.colorpxls_bin012[10]
.sym 139408 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139413 $nextpnr_ICESTORM_LC_31$I3
.sym 139414 img_proc.colorpxls[6]
.sym 139415 img_proc.histogram[0][5]
.sym 139416 img_proc.colorpxls[2]
.sym 139417 img_proc.histogram[0][1]
.sym 139420 img_proc.colorpxls_bin012[0]
.sym 139421 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139422 img_proc.colorpxls_bin012[7]
.sym 139423 img_proc.colorpxls[8]
.sym 139424 img_proc.colorpxls_bin012[3]
.sym 139425 img_proc.colorpxls[4]
.sym 139426 img_proc.colorpxls_bin012[4]
.sym 139427 img_proc.colorpxls[5]
.sym 139428 img_proc.colorpxls_bin012[2]
.sym 139429 img_proc.colorpxls[3]
.sym 139434 img_proc.colorpxls_bin012[9]
.sym 139435 img_proc.colorpxls[10]
.sym 139436 img_proc.colorpxls[1]
.sym 139437 img_proc.colorpxls_bin012[0]
.sym 139438 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139439 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139440 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139441 img_proc.centroid_tmp_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139442 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139444 img_proc.colorpxls_bin012[1]
.sym 139445 img_proc.colorpxls_bin012[0]
.sym 139446 img_proc.colorpxls_bin012[10]
.sym 139447 img_proc.colorpxls[11]
.sym 139448 img_proc.colorpxls_bin012[8]
.sym 139449 img_proc.colorpxls[9]
.sym 139452 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 139453 img_proc.col_inframe[5]
.sym 139454 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139455 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 139456 img_proc.col_inframe[4]
.sym 139457 img_proc.col_rg[3]
.sym 139458 img_proc.colorpxls_bin012[5]
.sym 139459 img_proc.colorpxls[6]
.sym 139460 img_proc.colorpxls_bin012[1]
.sym 139461 img_proc.colorpxls[2]
.sym 139466 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 139470 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 139474 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 139478 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139482 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 139487 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139488 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139489 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 139490 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 139494 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139498 img_proc.histogram[4][4]
.sym 139499 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139500 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139501 img_proc.histogram[0][4]
.sym 139506 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139510 img_proc.histogram[7][0]
.sym 139511 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139512 img_proc.histogram[4][0]
.sym 139513 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139514 img_proc.histogram[7][2]
.sym 139515 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139516 img_proc.histogram[5][2]
.sym 139517 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139522 img_proc.histogram[7][1]
.sym 139523 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139524 img_proc.histogram[4][1]
.sym 139525 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139528 img_proc.histogram[5][7]
.sym 139529 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139530 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139531 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139532 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139533 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139534 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 139540 img_proc.histogram[2][2]
.sym 139541 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139542 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 139543 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139544 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139545 img_proc.histogram[1][2]
.sym 139548 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 139549 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139550 img_proc.histogram[3][1]
.sym 139551 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139552 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139553 img_proc.histogram[0][1]
.sym 139554 img_proc.histogram[5][1]
.sym 139555 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139556 img_proc.histogram[2][1]
.sym 139557 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139558 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139559 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139560 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139561 img_proc.histogram[2][7]
.sym 139562 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 139566 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139567 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139568 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139569 img_proc.histogram[0][2]
.sym 139570 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 139574 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139578 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139579 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139580 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139581 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139582 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139583 img_proc.col_inframe[5]
.sym 139584 img_proc.col_rg[3]
.sym 139585 img_proc.histogram[3][2]
.sym 139586 img_proc.histogram[6][7]
.sym 139587 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139588 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139589 img_proc.histogram[0][7]
.sym 139591 img_proc.col_rg[3]
.sym 139592 img_proc.col_inframe[4]
.sym 139593 img_proc.col_inframe[5]
.sym 139594 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139598 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 139602 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139606 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 139610 img_proc.histogram[6][1]
.sym 139611 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139612 img_proc.histogram[1][1]
.sym 139613 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139614 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 139619 img_proc.col_inframe[4]
.sym 139620 img_proc.col_rg[3]
.sym 139621 img_proc.col_inframe[5]
.sym 139622 img_proc.histogram[4][7]
.sym 139623 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139624 img_proc.histogram[3][7]
.sym 139625 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139626 img_proc.histogram[4][5]
.sym 139627 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139628 img_proc.histogram[2][5]
.sym 139629 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139630 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 139634 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_I0
.sym 139635 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 139636 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 139637 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 139651 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139652 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139653 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139654 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 139658 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 139662 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139666 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 139671 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139672 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139673 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 139674 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 139678 img_proc.histogram[6][4]
.sym 139679 img_proc.histogram[6]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139680 img_proc.histogram[3][4]
.sym 139681 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 139682 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 139686 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 139694 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 139806 capture.data_rg2[6]
.sym 139878 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139879 img_proc.rgb_filter[1]
.sym 139880 img_proc.rgb_filter[2]
.sym 139881 img_proc.rgb_filter[4]
.sym 139886 img_proc.proc_ctrl_rg1
.sym 139887 img_proc.proc_ctrl_rg2
.sym 139888 img_proc.rgb_filter[4]
.sym 139889 img_proc.rgb_filter[2]
.sym 139902 img_proc.proc_ctrl_rg1
.sym 139903 img_proc.proc_ctrl_rg2
.sym 139904 img_proc.rgb_filter[3]
.sym 139905 img_proc.rgb_filter[4]
.sym 139910 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 139911 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139912 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 139913 img_proc.rgb_filter[4]
.sym 139942 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139943 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I3_O
.sym 139944 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 139945 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I0_O
.sym 139958 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 139959 proc_fb.ram.0.2.0_RDATA_1_SB_LUT4_I3_O
.sym 139960 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 139961 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I0_O
.sym 139973 vga_new_pxl
.sym 139992 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 139993 capture.vsync_3up
.sym 139999 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 140000 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140001 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 140014 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140015 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_O
.sym 140016 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 140017 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_O
.sym 140021 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 140022 capture.href_rg2
.sym 140023 capture.vsync_3up
.sym 140024 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 140025 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140026 capture.href_rg2
.sym 140027 capture.vsync_3up
.sym 140028 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 140029 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140030 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 140031 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 140032 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_I1_O
.sym 140033 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 140034 capture.href_rg2
.sym 140035 capture.vsync_3up
.sym 140036 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 140037 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140039 capture_addr[0]
.sym 140044 capture_addr[1]
.sym 140045 capture_addr[0]
.sym 140048 capture_addr[2]
.sym 140049 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 140052 capture_addr[3]
.sym 140053 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 140056 capture_addr[4]
.sym 140057 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 140060 capture_addr[5]
.sym 140061 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 140064 capture_addr[6]
.sym 140065 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 140068 capture_addr[7]
.sym 140069 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 140072 capture_addr[8]
.sym 140073 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 140076 capture_addr[9]
.sym 140077 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 140080 capture_addr[10]
.sym 140081 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 140084 capture_addr[11]
.sym 140085 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 140088 capture_addr[12]
.sym 140089 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 140092 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140093 capture.vsync_3up
.sym 140096 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 140097 capture.vsync_3up
.sym 140103 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140108 capture.cnt_pxl_base[5]
.sym 140109 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140111 $PACKER_VCC_NET
.sym 140112 capture.cnt_pxl_base[6]
.sym 140113 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 140116 capture.cnt_pxl_base[7]
.sym 140117 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 140120 capture.cnt_pxl_base[8]
.sym 140121 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 140124 capture.cnt_pxl_base[9]
.sym 140125 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 140128 capture.cnt_pxl_base[10]
.sym 140129 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 140132 capture.cnt_pxl_base[11]
.sym 140133 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 140136 capture.cnt_pxl_base[12]
.sym 140137 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 140148 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140149 capture.vsync_3up
.sym 140152 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 140153 capture.vsync_3up
.sym 140294 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 140295 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140296 img_proc.colorpxls_rght[4]
.sym 140297 img_proc.colorpxls[5]
.sym 140299 img_proc.centroid_tmp_SB_LUT4_O_5_I1
.sym 140300 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 140301 img_proc.centroid_tmp_SB_LUT4_O_5_I3
.sym 140308 img_proc.colorpxls_rght[1]
.sym 140309 img_proc.colorpxls[2]
.sym 140310 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 140311 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 140312 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140313 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 140314 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140315 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140316 img_proc.colorpxls_rght[6]
.sym 140317 img_proc.colorpxls[7]
.sym 140323 img_proc.centroid_tmp_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 140324 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 140325 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 140328 img_proc.colorpxls[11]
.sym 140329 img_proc.colorpxls_rght[10]
.sym 140330 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140332 img_proc.colorpxls_rght[1]
.sym 140333 img_proc.colorpxls_rght[0]
.sym 140336 img_proc.colorpxls_rght[0]
.sym 140337 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140338 img_proc.colorpxls_rght[8]
.sym 140339 img_proc.colorpxls[9]
.sym 140340 img_proc.colorpxls[1]
.sym 140341 img_proc.colorpxls_rght[0]
.sym 140342 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140343 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140344 img_proc.colorpxls_rght[3]
.sym 140345 img_proc.colorpxls[4]
.sym 140350 img_proc.colorpxls_rght[5]
.sym 140351 img_proc.colorpxls[6]
.sym 140352 img_proc.colorpxls_rght[2]
.sym 140353 img_proc.colorpxls[3]
.sym 140354 img_proc.colorpxls[8]
.sym 140355 img_proc.colorpxls_rght[7]
.sym 140356 img_proc.colorpxls_rght[9]
.sym 140357 img_proc.colorpxls[10]
.sym 140359 img_proc.colorpxls_rght[0]
.sym 140364 img_proc.colorpxls_rght[1]
.sym 140366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140368 img_proc.colorpxls_rght[2]
.sym 140369 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140370 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140372 img_proc.colorpxls_rght[3]
.sym 140373 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140374 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140376 img_proc.colorpxls_rght[4]
.sym 140377 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140378 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140380 img_proc.colorpxls_rght[5]
.sym 140381 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140382 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140384 img_proc.colorpxls_rght[6]
.sym 140385 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 140386 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140388 img_proc.colorpxls_rght[7]
.sym 140389 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 140390 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140392 img_proc.colorpxls_rght[8]
.sym 140393 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 140394 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140396 img_proc.colorpxls_rght[9]
.sym 140397 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 140399 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140400 img_proc.colorpxls_rght[10]
.sym 140401 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 140403 led_SB_LUT4_O_I1
.sym 140404 centroid[3]
.sym 140405 camera_config_steps[3]
.sym 140413 img_proc.colorpxls_rght[7]
.sym 140421 img_proc.colorpxls[3]
.sym 140423 img_proc.colorpxls[1]
.sym 140424 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 140427 img_proc.colorpxls[2]
.sym 140428 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 140431 img_proc.colorpxls[3]
.sym 140432 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 140435 img_proc.colorpxls[4]
.sym 140436 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 140439 img_proc.colorpxls[5]
.sym 140440 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 140443 img_proc.colorpxls[6]
.sym 140444 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 140447 img_proc.colorpxls[7]
.sym 140448 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140451 img_proc.colorpxls[8]
.sym 140452 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140455 img_proc.colorpxls[9]
.sym 140456 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140459 img_proc.colorpxls[10]
.sym 140460 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140463 img_proc.colorpxls[11]
.sym 140464 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 140469 $nextpnr_ICESTORM_LC_32$I3
.sym 140473 img_proc.colorpxls_bin01[0]
.sym 140474 img_proc.colorpxls_bin01[3]
.sym 140475 img_proc.colorpxls[4]
.sym 140476 img_proc.colorpxls_bin01[2]
.sym 140477 img_proc.colorpxls[3]
.sym 140478 img_proc.colorpxls_bin01[6]
.sym 140479 img_proc.colorpxls[7]
.sym 140480 img_proc.colorpxls[1]
.sym 140481 img_proc.colorpxls_bin01[0]
.sym 140485 img_proc.colorpxls_bin01[2]
.sym 140488 img_proc.colorpxls_bin01[9]
.sym 140489 img_proc.colorpxls[10]
.sym 140493 img_proc.colorpxls_bin01[9]
.sym 140494 img_proc.colorpxls[9]
.sym 140495 img_proc.colorpxls_bin01[8]
.sym 140496 img_proc.colorpxls_bin01[1]
.sym 140497 img_proc.colorpxls[2]
.sym 140498 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 140499 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 140500 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 140501 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 140502 camera_config_steps[2]
.sym 140503 camera_config_steps[1]
.sym 140504 camera_config_steps[0]
.sym 140505 camera_config_steps[3]
.sym 140506 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140507 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140508 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140509 img_proc.centroid_tmp_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140513 img_proc.colorpxls_bin01[8]
.sym 140515 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 140516 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 140517 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 140518 camera_config_steps[0]
.sym 140519 camera_config_steps[2]
.sym 140520 camera_config_steps[1]
.sym 140521 camera_config_steps[3]
.sym 140528 camera_config_steps[5]
.sym 140529 camera_config_steps[4]
.sym 140530 camera_config_steps[0]
.sym 140531 camera_config_steps[1]
.sym 140532 camera_config_steps[2]
.sym 140533 camera_config_steps[3]
.sym 140534 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 140538 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 140546 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 140547 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 140548 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 140549 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 140551 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140552 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 140553 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 140555 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 140556 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 140557 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 140560 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 140561 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 140562 camera_config_steps[5]
.sym 140563 camera_config_steps[4]
.sym 140564 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 140565 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 140566 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 140567 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 140568 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 140569 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 140572 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 140573 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 140574 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140575 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 140576 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140577 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 140580 camera_config_steps[5]
.sym 140581 camera_config_steps[4]
.sym 140584 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 140585 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 140588 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 140589 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 140590 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 140591 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I0
.sym 140592 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 140593 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 140596 camera_config_steps[3]
.sym 140597 camera_config_steps[2]
.sym 140603 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140604 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140605 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140607 camera_config_steps[0]
.sym 140608 camera_config_steps[1]
.sym 140609 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 140610 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I0
.sym 140611 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 140612 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140613 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 140615 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 140616 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 140617 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 140620 camera_config_steps[0]
.sym 140621 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140622 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140623 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 140624 camera_config_steps[0]
.sym 140625 camera_config_steps[1]
.sym 140628 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140629 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 140630 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 140631 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 140632 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 140633 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 140634 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 140635 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 140636 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140637 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140638 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140639 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140640 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 140641 camera_config_steps[1]
.sym 140642 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0
.sym 140643 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 140644 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 140645 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 140648 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 140649 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140655 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 140656 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140657 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 140658 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 140659 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 140660 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 140661 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 140664 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 140665 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 140671 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140672 camera_config_steps[1]
.sym 140673 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140675 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140676 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140677 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140745 proc_fb.dina_SB_LUT4_O_7_I0
.sym 140774 capture.data_rg1[5]
.sym 140810 capture.data_rg3[7]
.sym 140878 capture.data_rg2[3]
.sym 140886 img_proc.proc_ctrl_rg1
.sym 140887 img_proc.proc_ctrl_rg2
.sym 140888 img_proc.rgb_filter[0]
.sym 140889 img_proc.rgb_filter[7]
.sym 140894 img_proc.proc_ctrl_rg1
.sym 140902 img_proc.proc_ctrl_rg1
.sym 140903 img_proc.proc_ctrl_rg2
.sym 140904 img_proc.rgb_filter[7]
.sym 140905 img_proc.rgb_filter[6]
.sym 140910 img_proc.proc_ctrl_rg1
.sym 140911 img_proc.proc_ctrl_rg2
.sym 140912 img_proc.rgb_filter[1]
.sym 140913 img_proc.rgb_filter[0]
.sym 140914 img_proc.proc_ctrl_rg1
.sym 140915 img_proc.proc_ctrl_rg2
.sym 140916 img_proc.rgb_filter[2]
.sym 140917 img_proc.rgb_filter[1]
.sym 140918 img_proc.proc_ctrl_rg1
.sym 140919 img_proc.proc_ctrl_rg2
.sym 140920 img_proc.rgb_filter[5]
.sym 140921 img_proc.rgb_filter[3]
.sym 140922 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 140923 img_proc.rgb_filter[2]
.sym 140924 img_proc.rgb_filter[3]
.sym 140925 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 140926 img_proc.rgb_filter[3]
.sym 140927 img_proc.rgb_filter[5]
.sym 140928 img_proc.rgb_filter[6]
.sym 140929 img_proc.rgb_filter[7]
.sym 140930 img_proc.proc_ctrl_rg1
.sym 140931 img_proc.proc_ctrl_rg2
.sym 140932 img_proc.rgb_filter[6]
.sym 140933 img_proc.rgb_filter[5]
.sym 140954 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 140955 proc_fb.dina_SB_LUT4_O_10_I0
.sym 140956 proc_fb.dina_SB_LUT4_O_11_I0
.sym 140957 proc_fb.dina_SB_LUT4_O_9_I0
.sym 140962 proc_fb.dina_SB_LUT4_O_10_I0
.sym 140963 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 140964 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140965 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140973 cam_fb.ram.0.3.0_RDATA_3
.sym 140978 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140979 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140980 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 140981 img_proc.rgb_filter[6]
.sym 140982 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 140983 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 140984 img_proc.rgb_filter[7]
.sym 140985 img_proc.rgb_filter[6]
.sym 140989 proc_fb.dina_SB_LUT4_O_3_I0
.sym 140993 proc_fb.dina_SB_LUT4_O_2_I0
.sym 140994 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140995 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140996 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140997 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141034 capture.pclk_rise_post
.sym 141035 capture.cnt_byte
.sym 141036 capture.href_rg3
.sym 141037 capture_addr[12]
.sym 141038 capture.href_rg2
.sym 141043 capture.href_rg3
.sym 141044 capture.cnt_byte
.sym 141045 capture.pclk_rise
.sym 141047 capture.href_rg3
.sym 141048 capture.pclk_rise
.sym 141049 capture.cnt_byte
.sym 141050 capture.pclk_rise
.sym 141056 capture.red_SB_DFFER_Q_E
.sym 141057 capture.href_rg3_SB_LUT4_I2_O
.sym 141066 capture.pclk_rise_post
.sym 141067 capture_addr[12]
.sym 141068 capture.href_rg3
.sym 141069 capture.cnt_byte
.sym 141075 capture.vsync_3up
.sym 141076 capture.href_rg3
.sym 141077 capture.href_rg2
.sym 141079 capture.pclk_rise_post_SB_LUT4_I0_O
.sym 141080 capture_addr[11]
.sym 141081 capture_addr[10]
.sym 141083 capture.href_rg3
.sym 141084 capture.pclk_rise
.sym 141085 capture.vsync_3up
.sym 141087 capture.href_rg3
.sym 141088 capture.cnt_byte
.sym 141089 capture.vsync_3up
.sym 141094 capture.href_rg2
.sym 141095 capture.vsync_3up
.sym 141096 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 141097 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 141098 capture.href_rg2
.sym 141099 capture.vsync_3up
.sym 141100 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 141101 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 141102 capture.href_rg2
.sym 141103 capture.vsync_3up
.sym 141104 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 141105 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 141114 capture.href_rg2
.sym 141115 capture.vsync_3up
.sym 141116 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 141117 capture.cnt_pxl_base[1]
.sym 141118 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141119 proc_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 141120 vga_new_pxl
.sym 141121 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 141126 capture.href_rg2
.sym 141127 capture.vsync_3up
.sym 141128 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 141129 capture.cnt_pxl_base[3]
.sym 141131 display_img_addr[11]
.sym 141132 display_img_addr[12]
.sym 141133 display_img_addr[10]
.sym 141138 capture.href_rg2
.sym 141139 capture.vsync_3up
.sym 141140 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 141141 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 141151 display_img_addr[11]
.sym 141152 display_img_addr[12]
.sym 141153 display_img_addr[10]
.sym 141162 $PACKER_GND_NET
.sym 141170 $PACKER_GND_NET
.sym 141202 $PACKER_GND_NET
.sym 141321 display_img_addr[6]
.sym 141323 led_SB_LUT4_O_I1
.sym 141324 centroid[0]
.sym 141325 camera_config_steps[0]
.sym 141329 display_img_addr[1]
.sym 141331 led_SB_LUT4_O_I1
.sym 141332 centroid[4]
.sym 141333 camera_config_steps[4]
.sym 141335 led_SB_LUT4_O_I1
.sym 141336 centroid[2]
.sym 141337 camera_config_steps[2]
.sym 141341 display_img_addr[5]
.sym 141345 display_img_addr[4]
.sym 141349 display_img_addr[3]
.sym 141351 img_proc.colorpxls_rght[0]
.sym 141352 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141355 img_proc.colorpxls_rght[1]
.sym 141356 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141357 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 141359 img_proc.colorpxls_rght[2]
.sym 141360 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141361 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 141363 img_proc.colorpxls_rght[3]
.sym 141364 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141365 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 141367 img_proc.colorpxls_rght[4]
.sym 141368 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141369 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 141371 img_proc.colorpxls_rght[5]
.sym 141372 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141373 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 141375 img_proc.colorpxls_rght[6]
.sym 141376 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141377 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 141379 img_proc.colorpxls_rght[7]
.sym 141380 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141381 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 141383 img_proc.colorpxls_rght[8]
.sym 141384 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141385 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 141387 img_proc.colorpxls_rght[9]
.sym 141388 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141389 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 141391 img_proc.colorpxls_rght[10]
.sym 141392 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141393 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 141395 $PACKER_VCC_NET
.sym 141397 $nextpnr_ICESTORM_LC_9$I3
.sym 141399 img_proc.centroid_tmp_SB_LUT4_O_7_I3
.sym 141400 img_proc.centroid_tmp_SB_LUT4_O_6_I3
.sym 141401 $nextpnr_ICESTORM_LC_9$COUT
.sym 141405 img_proc.colorpxls_left[5]
.sym 141409 img_proc.colorpxls_left[3]
.sym 141413 img_proc.colorpxls_left[7]
.sym 141417 img_proc.colorpxls_left[10]
.sym 141421 display_img_addr[5]
.sym 141425 img_proc.colorpxls_left[8]
.sym 141429 img_proc.colorpxls_rght[2]
.sym 141433 img_proc.colorpxls_rght[9]
.sym 141437 img_proc.colorpxls_rght[6]
.sym 141441 img_proc.colorpxls_rght[3]
.sym 141445 img_proc.colorpxls_left[9]
.sym 141449 img_proc.colorpxls_bin01[4]
.sym 141453 img_proc.colorpxls_rght[8]
.sym 141457 img_proc.colorpxls_bin01[7]
.sym 141461 img_proc.colorpxls_bin01[3]
.sym 141462 img_proc.colorpxls_bin01[5]
.sym 141463 img_proc.colorpxls[6]
.sym 141464 img_proc.colorpxls_bin01[4]
.sym 141465 img_proc.colorpxls[5]
.sym 141469 img_proc.colorpxls_bin01[5]
.sym 141473 img_proc.colorpxls_bin01[6]
.sym 141477 img_proc.colorpxls_bin01[1]
.sym 141479 img_proc.colorpxls_bin01[0]
.sym 141484 img_proc.colorpxls_bin01[1]
.sym 141486 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141488 img_proc.colorpxls_bin01[2]
.sym 141489 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141490 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141492 img_proc.colorpxls_bin01[3]
.sym 141493 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141494 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141496 img_proc.colorpxls_bin01[4]
.sym 141497 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141498 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141500 img_proc.colorpxls_bin01[5]
.sym 141501 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141502 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141504 img_proc.colorpxls_bin01[6]
.sym 141505 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141506 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141508 img_proc.colorpxls_bin01[7]
.sym 141509 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141510 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141512 img_proc.colorpxls_bin01[8]
.sym 141513 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141514 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141516 img_proc.colorpxls_bin01[9]
.sym 141517 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141519 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141520 img_proc.colorpxls_bin01[10]
.sym 141521 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141525 img_proc.colorpxls_bin01[10]
.sym 141526 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141528 img_proc.colorpxls_bin01[1]
.sym 141529 img_proc.colorpxls_bin01[0]
.sym 141532 img_proc.colorpxls_bin01[0]
.sym 141533 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141534 img_proc.colorpxls_bin01[10]
.sym 141535 img_proc.colorpxls[11]
.sym 141536 img_proc.colorpxls[8]
.sym 141537 img_proc.colorpxls_bin01[7]
.sym 141540 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141541 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 141542 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 141543 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 141544 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 141545 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 141548 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 141549 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141550 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141551 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141552 camera_config_steps[0]
.sym 141553 camera_config_steps[1]
.sym 141554 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141555 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141556 camera_config_steps[0]
.sym 141557 camera_config_steps[1]
.sym 141560 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141561 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141563 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 141564 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 141565 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 141566 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 141567 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141568 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141569 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141572 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 141573 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 141575 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 141576 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 141577 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 141578 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 141579 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 141580 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 141581 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 141582 camera_config_steps[4]
.sym 141583 camera_config_steps[5]
.sym 141584 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 141585 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 141586 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 141587 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 141588 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 141589 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 141591 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 141592 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141593 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141594 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 141595 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 141596 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 141597 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 141598 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 141599 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 141600 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 141601 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I3
.sym 141602 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 141603 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 141604 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 141605 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 141607 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 141608 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 141609 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 141610 camera_config_steps[0]
.sym 141611 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 141612 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141613 camera_config_steps[1]
.sym 141616 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141617 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141618 camera_config_steps[0]
.sym 141619 camera_config_steps[1]
.sym 141620 camera_config_steps[3]
.sym 141621 camera_config_steps[2]
.sym 141624 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 141625 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141626 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I0
.sym 141627 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 141628 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 141629 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 141630 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 141631 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 141632 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 141633 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 141635 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141636 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141637 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 141638 camera_config_steps[0]
.sym 141639 camera_config_steps[1]
.sym 141640 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141641 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141643 camera_config_steps[1]
.sym 141644 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 141645 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 141646 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 141647 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 141648 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 141649 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 141651 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141652 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 141653 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 141654 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 141655 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 141656 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141657 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 141658 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141659 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141660 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 141661 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141662 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 141663 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141664 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 141665 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 141667 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 141668 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 141669 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 141671 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141672 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141673 camera_config_steps[1]
.sym 141676 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141677 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 141678 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141679 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 141680 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 141681 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141682 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 141683 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141684 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 141685 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 141686 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 141687 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141688 camera_config_steps[1]
.sym 141689 camera_config_steps[0]
.sym 141691 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 141692 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 141693 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 141696 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 141697 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 141698 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 141699 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 141700 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 141701 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 141704 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 141705 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 141706 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 141707 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 141708 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141709 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 141712 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 141713 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 141714 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 141715 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 141716 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 141717 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 141718 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0
.sym 141719 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1
.sym 141720 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 141721 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 141726 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 141727 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 141728 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 141729 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 141742 proc_fb.ram.0.0.0_RDATA_1
.sym 141743 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141744 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 141745 proc_fb.ram.0.3.0_RDATA_1
.sym 141766 proc_fb.ram.0.1.0_RDATA
.sym 141767 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141768 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 141769 proc_fb.ram.0.3.0_RDATA
.sym 141771 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141772 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141773 proc_fb.ram.0.2.0_RDATA_1
.sym 141779 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141780 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141781 proc_fb.ram.1.1.0_RDATA_1
.sym 141782 proc_fb.ram.1.0.0_RDATA_1
.sym 141783 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141784 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 141785 proc_fb.ram.1.3.0_RDATA_1
.sym 141786 proc_fb.ram.0.0.0_RCLKE
.sym 141794 proc_fb.ram.0.2.0_RCLKE
.sym 141798 proc_fb.ram.0.3.0_RCLKE
.sym 141802 proc_fb.ram.1.4.0_RDATA_1
.sym 141803 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141804 proc_fb.ram.1.2.0_RDATA_1
.sym 141805 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141806 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 141807 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 141808 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141809 proc_fb.ram.0.4.0_RDATA
.sym 141810 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 141811 proc_fb.dina_SB_LUT4_O_5_I0
.sym 141812 proc_fb.dina_SB_LUT4_O_6_I0
.sym 141813 proc_fb.dina_SB_LUT4_O_7_I0
.sym 141814 cam_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 141815 cam_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 141816 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 141817 cam_fb.ram.1.4.0_RDATA
.sym 141822 proc_fb.ram.0.1.0_RCLKE
.sym 141826 proc_fb.ram.0.0.0_RDATA
.sym 141827 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141828 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141829 proc_fb.ram.0.2.0_RDATA
.sym 141842 proc_fb.ram.1.0.0_RDATA
.sym 141843 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141844 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141845 proc_fb.ram.1.2.0_RDATA
.sym 141846 proc_fb.ram.1.1.0_RDATA
.sym 141847 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141848 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 141849 proc_fb.ram.1.3.0_RDATA
.sym 141850 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 141851 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 141852 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141853 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141854 proc_fb.ram.0.4.0_RDATA_1
.sym 141855 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141856 proc_fb.ram.0.1.0_RDATA_1
.sym 141857 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 141862 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 141863 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 141864 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 141865 proc_fb.ram.1.4.0_RDATA
.sym 141870 cam_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 141871 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 141872 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141873 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141882 proc_fb.dina_SB_LUT4_O_7_I0
.sym 141883 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 141884 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141885 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141890 proc_fb.dina_SB_LUT4_O_6_I0
.sym 141891 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 141892 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141893 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141906 proc_fb.dina_SB_LUT4_O_5_I0
.sym 141907 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 141908 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141909 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141930 cam_fb.ram.0.0.0_RDATA_2
.sym 141931 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 141932 cam_fb.ram.0.2.0_RDATA_2
.sym 141933 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141941 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 141954 cam_fb.ram.0.1.0_RDATA_2
.sym 141955 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141956 cam_fb.ram.0.3.0_RDATA_2
.sym 141957 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141958 cam_fb.ram.0.2.0_RDATA_3
.sym 141959 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141960 cam_fb.ram.0.3.0_RDATA_3
.sym 141961 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141962 cam_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 141963 cam_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 141964 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 141965 cam_fb.ram.0.4.0_RDATA
.sym 141966 cam_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 141967 cam_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141968 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 141969 cam_fb.ram.0.4.0_RDATA_1
.sym 141970 proc_fb.dina_SB_LUT4_O_9_I0
.sym 141971 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 141972 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141973 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141974 cam_fb.ram.0.1.0_RDATA_2_SB_LUT4_I0_O
.sym 141975 cam_fb.ram.0.0.0_RDATA_2_SB_LUT4_I0_O
.sym 141976 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 141977 cam_fb.ram.0.4.0_RDATA_2
.sym 141978 cam_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 141979 cam_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 141980 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 141981 cam_fb.ram.2.4.0_RDATA
.sym 141982 cam_fb.ram.0.1.0_RDATA
.sym 141983 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141984 cam_fb.ram.0.2.0_RDATA
.sym 141985 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141986 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 141987 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 141988 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141989 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141998 img_proc.rgb_filter[1]
.sym 141999 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 142000 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O
.sym 142001 proc_fb.dina_SB_LUT4_O_5_I0_SB_LUT4_I1_O
.sym 142002 orig_img_addr[12]
.sym 142007 img_proc.rgb_filter[5]
.sym 142008 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O
.sym 142009 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 142010 cam_fb.ram.0.1.0_RDATA_1
.sym 142011 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142012 cam_fb.ram.0.2.0_RDATA_1
.sym 142013 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 142014 cam_fb.ram.0.0.0_RDATA_3_SB_LUT4_I0_O
.sym 142015 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 142016 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 142017 cam_fb.ram.0.4.0_RDATA_3
.sym 142018 proc_fb.dina_SB_LUT4_O_11_I0
.sym 142019 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 142020 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142021 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142022 proc_fb.dina_SB_LUT4_O_2_I0
.sym 142023 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 142024 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142025 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142031 capture_addr[11]
.sym 142032 capture_addr[10]
.sym 142033 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142035 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142036 capture_addr[11]
.sym 142037 capture_addr[10]
.sym 142042 proc_fb.dina_SB_LUT4_O_3_I0
.sym 142043 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 142044 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142045 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142046 proc_fb.dina_SB_LUT4_O_1_I0
.sym 142047 proc_fb.dina_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 142048 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142049 proc_fb.dina_SB_LUT4_O_9_I0_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142052 cam_fb.ram.2.4.0_RDATA_SB_LUT4_I3_O
.sym 142053 proc_fb.dina_SB_LUT4_O_I3
.sym 142054 proc_we
.sym 142055 proc_img_addr[11]
.sym 142056 proc_img_addr[12]
.sym 142057 proc_img_addr[10]
.sym 142063 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142064 capture_addr[10]
.sym 142065 capture_addr[11]
.sym 142067 capture_addr[11]
.sym 142068 capture.pclk_rise_post_SB_LUT4_I0_1_O
.sym 142069 capture_addr[10]
.sym 142071 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 142072 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142073 proc_fb.ram.2.1.0_RDATA
.sym 142074 proc_fb.ram.2.1.0_RDATA_1
.sym 142075 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I3_I2
.sym 142076 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 142077 proc_fb.ram.2.3.0_RDATA_1
.sym 142078 proc_we
.sym 142079 proc_img_addr[12]
.sym 142080 proc_img_addr[11]
.sym 142081 proc_img_addr[10]
.sym 142082 $PACKER_VCC_NET
.sym 142086 proc_fb.ram.2.0.0_RDATA_1
.sym 142087 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142088 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142089 proc_fb.ram.2.2.0_RDATA_1
.sym 142091 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 142092 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142093 proc_fb.ram.2.4.0_RDATA_1
.sym 142094 proc_fb.ram.2.4.0_RDATA
.sym 142095 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I1
.sym 142096 proc_fb.ram.2.2.0_RDATA
.sym 142097 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I0_I3
.sym 142100 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142101 display_img_addr[0]
.sym 142102 proc_we
.sym 142103 proc_img_addr[11]
.sym 142104 proc_img_addr[12]
.sym 142105 proc_img_addr[10]
.sym 142106 proc_fb.ram.2.0.0_RDATA
.sym 142107 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 142108 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I2
.sym 142109 proc_fb.ram.2.3.0_RDATA
.sym 142110 proc_we
.sym 142111 proc_img_addr[11]
.sym 142112 proc_img_addr[10]
.sym 142113 proc_img_addr[12]
.sym 142114 proc_we
.sym 142115 proc_img_addr[10]
.sym 142116 proc_img_addr[11]
.sym 142117 proc_img_addr[12]
.sym 142119 display_img_addr[0]
.sym 142122 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142124 display_img_addr[1]
.sym 142125 display_img_addr[0]
.sym 142126 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142128 display_img_addr[2]
.sym 142129 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142130 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142132 display_img_addr[3]
.sym 142133 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142134 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142136 display_img_addr[4]
.sym 142137 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142138 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142140 display_img_addr[5]
.sym 142141 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142142 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142144 display_img_addr[6]
.sym 142145 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142146 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142148 display_img_addr[7]
.sym 142149 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142150 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142152 display_img_addr[8]
.sym 142153 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142154 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142156 display_img_addr[9]
.sym 142157 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142158 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142160 display_img_addr[10]
.sym 142161 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142162 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142164 display_img_addr[11]
.sym 142165 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 142167 vga_red_2b_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142168 display_img_addr[12]
.sym 142169 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 142171 display_img_addr[12]
.sym 142172 display_img_addr[11]
.sym 142173 display_img_addr[10]
.sym 142175 display_img_addr[10]
.sym 142176 display_img_addr[11]
.sym 142177 display_img_addr[12]
.sym 142179 display_img_addr[11]
.sym 142180 display_img_addr[10]
.sym 142181 display_img_addr[12]
.sym 142188 capture.pclk_rg2
.sym 142189 capture.pclk_rg3
.sym 142194 capture.pclk_rg2
.sym 142198 capture.pclk_rg1
.sym 142238 capture.href_rg2
.sym 142239 capture.vsync_3up
.sym 142240 capture.cnt_pxl_base[0]
.sym 142241 capture_addr[0]
.sym 142301 $PACKER_VCC_NET
.sym 142373 proc_img_addr[6]
.sym 142375 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142376 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142377 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142380 img_proc.colorpxls[5]
.sym 142381 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142383 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 142384 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 142385 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 142387 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142388 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142389 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142392 img_proc.colorpxls[4]
.sym 142393 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142395 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142396 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142397 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142398 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142399 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142400 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142401 img_proc.colorpxls[11]
.sym 142402 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142403 img_proc.colorpxls[9]
.sym 142404 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142405 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142407 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142408 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142409 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142410 img_proc.colorpxls[8]
.sym 142411 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142412 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142413 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142414 img_proc.colorpxls[5]
.sym 142415 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142416 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142417 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142421 img_proc.colorpxls_rght[1]
.sym 142422 img_proc.colorpxls[10]
.sym 142423 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142424 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142425 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142427 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142428 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142429 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142431 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142432 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142433 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142434 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142435 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142436 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142437 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142439 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142440 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142441 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142442 img_proc.colorpxls[7]
.sym 142443 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142444 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142445 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142449 img_proc.colorpxls_left[4]
.sym 142453 img_proc.colorpxls_left[1]
.sym 142455 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142456 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 142457 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 142459 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 142460 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142461 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142465 img_proc.colorpxls_left[0]
.sym 142469 img_proc.colorpxls_left[2]
.sym 142471 img_proc.colorpxls_left[0]
.sym 142476 img_proc.colorpxls_left[1]
.sym 142478 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142480 img_proc.colorpxls_left[2]
.sym 142481 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142482 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142484 img_proc.colorpxls_left[3]
.sym 142485 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142486 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142488 img_proc.colorpxls_left[4]
.sym 142489 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142490 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142492 img_proc.colorpxls_left[5]
.sym 142493 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142494 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142496 img_proc.colorpxls_left[6]
.sym 142497 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142498 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142500 img_proc.colorpxls_left[7]
.sym 142501 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142502 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142504 img_proc.colorpxls_left[8]
.sym 142505 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142506 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142508 img_proc.colorpxls_left[9]
.sym 142509 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142511 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142512 img_proc.colorpxls_left[10]
.sym 142513 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142517 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 142521 display_img_addr[4]
.sym 142532 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142533 img_proc.colorpxls_left_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142535 camera_config_steps[0]
.sym 142540 camera_config_steps[1]
.sym 142544 camera_config_steps[2]
.sym 142545 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142548 camera_config_steps[3]
.sym 142549 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142552 camera_config_steps[4]
.sym 142553 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142556 camera_config_steps[5]
.sym 142557 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142560 camera_config_steps[2]
.sym 142561 camera_config_steps[3]
.sym 142564 camera_config_steps[5]
.sym 142565 camera_config_steps[4]
.sym 142566 camera_config_steps[0]
.sym 142567 camera_config_steps[1]
.sym 142568 camera_config_steps[3]
.sym 142569 camera_config_steps[2]
.sym 142570 camera_config_steps[0]
.sym 142571 camera_config_steps[2]
.sym 142572 camera_config_steps[3]
.sym 142573 camera_config_steps[1]
.sym 142574 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 142575 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 142576 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 142577 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 142578 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 142579 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 142580 camera_config_steps[5]
.sym 142581 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 142584 camera_config_steps[3]
.sym 142585 camera_config_steps[2]
.sym 142588 camera_config_steps[4]
.sym 142589 camera_config_steps[5]
.sym 142590 camera_config_steps[0]
.sym 142591 camera_config_steps[1]
.sym 142592 camera_config_steps[3]
.sym 142593 camera_config_steps[2]
.sym 142594 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 142595 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 142596 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 142597 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 142598 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 142599 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 142600 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142601 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142602 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 142603 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 142604 camera_config_steps[0]
.sym 142605 camera_config_steps[1]
.sym 142606 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 142607 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 142608 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 142609 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 142611 camera_config_steps[4]
.sym 142612 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 142613 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 142614 camera_config_steps[5]
.sym 142615 camera_config_steps[4]
.sym 142616 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I0_SB_LUT4_O_I3
.sym 142617 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 142618 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 142619 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 142620 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 142621 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 142624 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 142625 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_I3
.sym 142627 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142628 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 142629 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 142630 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 142631 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 142632 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142633 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 142636 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 142637 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 142638 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 142639 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142640 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 142641 camera_config_steps[0]
.sym 142642 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 142643 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 142644 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 142645 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142646 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 142647 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 142648 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 142649 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 142650 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142651 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142652 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142653 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142656 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 142657 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 142658 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 142659 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 142660 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142661 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I3
.sym 142662 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 142663 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I1
.sym 142664 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 142665 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 142667 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 142668 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 142669 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142670 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142671 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142672 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142673 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142674 controller.i_regs.reg_rgb444_SB_LUT4_O_I0
.sym 142675 controller.i_regs.reg_rgb444_SB_LUT4_O_I1
.sym 142676 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 142677 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142678 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142679 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142680 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142681 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142684 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 142685 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 142686 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 142687 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I1
.sym 142688 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 142689 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142692 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 142693 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 142696 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 142697 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142699 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I1
.sym 142700 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 142701 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142704 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 142705 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 142708 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142709 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 142711 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 142712 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 142713 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142714 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 142715 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 142716 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 142717 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142720 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142721 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142723 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 142724 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 142725 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 142726 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142727 controller.i_sccb.clr_datarg
.sym 142728 controller.data_wr[6]
.sym 142729 controller.i_sccb.send_rg[5]
.sym 142730 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142731 controller.i_sccb.clr_datarg
.sym 142732 controller.data_wr[7]
.sym 142733 controller.i_sccb.send_rg[6]
.sym 142734 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142735 controller.i_sccb.clr_datarg
.sym 142736 controller.addr[3]
.sym 142737 controller.i_sccb.send_rg[10]
.sym 142738 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142739 controller.i_sccb.clr_datarg
.sym 142740 controller.data_wr[5]
.sym 142741 controller.i_sccb.send_rg[4]
.sym 142745 proc_img_addr[6]
.sym 142746 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142747 controller.i_sccb.clr_datarg
.sym 142748 controller.addr[0]
.sym 142749 controller.i_sccb.send_rg[7]
.sym 142750 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142751 controller.i_sccb.clr_datarg
.sym 142752 controller.addr[2]
.sym 142753 controller.i_sccb.send_rg[9]
.sym 142754 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142755 controller.i_sccb.clr_datarg
.sym 142756 controller.addr[1]
.sym 142757 controller.i_sccb.send_rg[8]
.sym 142794 orig_img_addr[1]
.sym 142822 capture.data_rg2[5]
.sym 142849 proc_img_addr[6]
.sym 142855 orig_img_addr[0]
.sym 142860 orig_img_addr[1]
.sym 142862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142864 orig_img_addr[2]
.sym 142865 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 142866 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142868 orig_img_addr[3]
.sym 142869 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 142870 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142872 orig_img_addr[4]
.sym 142873 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 142874 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142876 orig_img_addr[5]
.sym 142877 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 142878 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142880 orig_img_addr[6]
.sym 142881 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 142882 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142884 orig_img_addr[7]
.sym 142885 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 142886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142888 orig_img_addr[8]
.sym 142889 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 142890 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142892 orig_img_addr[9]
.sym 142893 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 142894 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142896 orig_img_addr[10]
.sym 142897 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 142898 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142900 orig_img_addr[11]
.sym 142901 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 142903 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142904 orig_img_addr[12]
.sym 142905 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 142906 orig_img_addr[9]
.sym 142907 orig_img_addr[7]
.sym 142908 orig_img_addr[5]
.sym 142909 orig_img_addr[4]
.sym 142911 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 142912 cam_fb.ram.0.4.0_RCLKE
.sym 142913 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 142915 orig_img_addr[10]
.sym 142916 orig_img_addr[11]
.sym 142917 orig_img_addr[12]
.sym 142919 orig_img_addr[10]
.sym 142920 orig_img_addr[11]
.sym 142921 orig_img_addr[12]
.sym 142923 orig_img_addr[12]
.sym 142924 orig_img_addr[10]
.sym 142925 orig_img_addr[11]
.sym 142935 orig_img_addr[11]
.sym 142936 orig_img_addr[10]
.sym 142937 orig_img_addr[12]
.sym 142938 orig_img_addr[2]
.sym 142947 orig_img_addr[10]
.sym 142948 orig_img_addr[11]
.sym 142949 orig_img_addr[12]
.sym 142950 orig_img_addr[4]
.sym 142982 orig_img_addr[5]
.sym 143005 $PACKER_VCC_NET
.sym 143014 orig_img_addr[9]
.sym 143030 orig_img_addr[3]
.sym 143034 orig_img_addr[8]
.sym 143058 orig_img_addr[11]
.sym 143066 orig_img_addr[10]
.sym 143090 $PACKER_GND_NET
.sym 143122 capture.href_rg2
.sym 143123 capture.vsync_3up
.sym 143124 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 143125 capture.cnt_pxl_base[2]
.sym 143230 orig_img_addr[0]
.sym 143262 orig_img_addr[6]
.sym 143318 orig_img_addr[7]
.sym 143395 led_SB_LUT4_O_I1
.sym 143396 centroid[1]
.sym 143397 camera_config_steps[1]
.sym 143399 img_proc.colorpxls[4]
.sym 143400 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143403 img_proc.colorpxls[5]
.sym 143404 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143407 img_proc.colorpxls[6]
.sym 143408 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 143411 img_proc.colorpxls[7]
.sym 143412 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 143415 img_proc.colorpxls[8]
.sym 143416 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 143419 img_proc.colorpxls[9]
.sym 143420 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143423 img_proc.colorpxls[10]
.sym 143424 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 143427 img_proc.colorpxls[11]
.sym 143428 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143432 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143436 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143440 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 143445 $nextpnr_ICESTORM_LC_27$I3
.sym 143446 img_proc.colorpxls[6]
.sym 143447 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143448 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143449 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143451 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143452 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 143453 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143455 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 143456 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143457 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143458 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143459 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143460 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143461 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 143463 img_proc.colorpxls_left[0]
.sym 143464 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143467 img_proc.colorpxls_left[1]
.sym 143468 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143469 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 143471 img_proc.colorpxls_left[2]
.sym 143472 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143473 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 143475 img_proc.colorpxls_left[3]
.sym 143476 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143477 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 143479 img_proc.colorpxls_left[4]
.sym 143480 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143481 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 143483 img_proc.colorpxls_left[5]
.sym 143484 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143485 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 143487 img_proc.colorpxls_left[6]
.sym 143488 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143489 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 143491 img_proc.colorpxls_left[7]
.sym 143492 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143493 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 143495 img_proc.colorpxls_left[8]
.sym 143496 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143497 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 143499 img_proc.colorpxls_left[9]
.sym 143500 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143501 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 143503 img_proc.colorpxls_left[10]
.sym 143504 img_proc.colorpxls_rght[10]
.sym 143505 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 143509 img_proc.colorpxls_left[6]
.sym 143516 img_proc.colorpxls_left[0]
.sym 143517 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143518 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143520 img_proc.colorpxls_left[1]
.sym 143521 img_proc.colorpxls_left[0]
.sym 143537 camera_config_steps[0]
.sym 143562 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 143563 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 143564 camera_config_steps[0]
.sym 143565 camera_config_steps[1]
.sym 143566 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 143567 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143568 camera_config_steps[3]
.sym 143569 camera_config_steps[2]
.sym 143572 camera_config_steps[1]
.sym 143573 camera_config_steps[0]
.sym 143578 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 143579 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143580 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143581 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143584 camera_config_steps[1]
.sym 143585 camera_config_steps[0]
.sym 143587 camera_config_steps[1]
.sym 143588 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 143589 camera_config_steps[3]
.sym 143590 camera_config_steps[3]
.sym 143591 camera_config_steps[0]
.sym 143592 camera_config_steps[1]
.sym 143593 camera_config_steps[2]
.sym 143595 camera_config_steps[0]
.sym 143596 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143597 camera_config_steps[1]
.sym 143598 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 143599 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 143600 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 143601 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 143604 camera_config_steps[3]
.sym 143605 camera_config_steps[2]
.sym 143608 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 143609 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143611 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 143612 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143613 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143614 camera_config_steps[1]
.sym 143615 camera_config_steps[0]
.sym 143616 camera_config_steps[3]
.sym 143617 camera_config_steps[2]
.sym 143620 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 143621 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143623 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 143624 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 143625 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 143627 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 143628 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 143629 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 143631 camera_config_steps[1]
.sym 143632 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143633 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 143635 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 143636 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 143637 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 143638 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143639 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 143640 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 143641 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 143642 camera_config_steps[0]
.sym 143643 camera_config_steps[1]
.sym 143644 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 143645 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143646 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 143647 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 143648 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 143649 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 143650 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I1
.sym 143651 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 143652 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143653 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143656 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 143657 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 143658 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143659 controller.i_regs.reg_rgb444_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143660 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 143661 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 143662 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0
.sym 143663 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 143664 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 143665 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 143668 camera_config_steps[3]
.sym 143669 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 143671 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 143672 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 143673 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 143675 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 143676 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 143677 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 143678 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 143679 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143680 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I0
.sym 143681 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I3
.sym 143683 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O
.sym 143684 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_I3_O
.sym 143685 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 143687 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 143688 camera_config_steps[1]
.sym 143689 camera_config_steps[0]
.sym 143690 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 143691 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 143692 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 143693 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 143694 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143695 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 143696 camera_config_steps[0]
.sym 143697 camera_config_steps[1]
.sym 143698 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 143699 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 143700 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I3
.sym 143701 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 143702 controller.i_regs.reg_rgb444_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143703 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 143704 camera_config_steps[1]
.sym 143705 camera_config_steps[0]
.sym 143706 controller.addr[7]
.sym 143707 controller.addr[6]
.sym 143708 controller.addr[5]
.sym 143709 controller.addr[4]
.sym 143710 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 143711 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 143712 camera_config_steps[0]
.sym 143713 camera_config_steps[1]
.sym 143715 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143716 controller.data_wr[0]
.sym 143717 controller.i_sccb.clr_datarg
.sym 143730 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143731 controller.i_sccb.clr_datarg
.sym 143732 controller.data_wr[2]
.sym 143733 controller.i_sccb.send_rg[1]
.sym 143738 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143739 controller.i_sccb.clr_datarg
.sym 143740 controller.data_wr[4]
.sym 143741 controller.i_sccb.send_rg[3]
.sym 143742 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143743 controller.i_sccb.clr_datarg
.sym 143744 controller.data_wr[3]
.sym 143745 controller.i_sccb.send_rg[2]
.sym 143746 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143747 controller.i_sccb.clr_datarg
.sym 143748 controller.data_wr[1]
.sym 143749 controller.i_sccb.send_rg[0]
.sym 143750 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143751 controller.i_sccb.clr_datarg
.sym 143752 controller.addr[4]
.sym 143753 controller.i_sccb.send_rg[11]
.sym 143766 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143767 controller.i_sccb.clr_datarg
.sym 143768 controller.addr[6]
.sym 143769 controller.i_sccb.send_rg[13]
.sym 143774 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143775 controller.i_sccb.clr_datarg
.sym 143776 controller.addr[5]
.sym 143777 controller.i_sccb.send_rg[12]
.sym 143846 capture.data_rg3[5]
.sym 143910 orig_img_addr[3]
.sym 143911 orig_img_addr[2]
.sym 143912 orig_img_addr[1]
.sym 143913 orig_img_addr[0]
.sym 143915 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 143916 orig_img_addr[8]
.sym 143917 orig_img_addr[6]
.sym 143918 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143920 orig_img_addr[1]
.sym 143921 orig_img_addr[0]
.sym 144455 img_proc.colorpxls_rght[0]
.sym 144456 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144457 $PACKER_VCC_NET
.sym 144461 img_proc.colorpxls_rght[4]
.sym 144481 img_proc.colorpxls_rght[0]
.sym 144485 img_proc.colorpxls_rght[5]
.sym 144503 img_proc.colorpxls_left[0]
.sym 144504 img_proc.centroid_tmp_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144505 $PACKER_VCC_NET
.sym 144519 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 144520 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144521 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144522 controller.i_regs.cnt300ms[10]
.sym 144523 controller.i_regs.cnt300ms[9]
.sym 144524 controller.i_regs.cnt300ms[5]
.sym 144525 controller.i_regs.cnt300ms[4]
.sym 144527 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 144528 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144529 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144531 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 144532 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144533 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144538 controller.i_regs.cnt300ms[6]
.sym 144539 controller.i_regs.cnt300ms[20]
.sym 144540 controller.i_regs.cnt300ms[16]
.sym 144541 controller.i_regs.cnt300ms[12]
.sym 144546 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144547 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144548 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144549 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144555 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 144556 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144557 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144559 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 144560 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144561 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144562 controller.i_regs.cnt300ms[22]
.sym 144563 controller.i_regs.cnt300ms[21]
.sym 144564 controller.i_regs.cnt300ms[15]
.sym 144565 controller.i_regs.cnt300ms[8]
.sym 144567 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 144568 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144569 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144571 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 144572 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144575 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 144576 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144577 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144579 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 144580 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144581 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144583 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 144584 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144585 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144587 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 144588 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144589 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144591 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144592 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144593 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144594 controller.i_regs.cnt300ms[23]
.sym 144595 controller.i_regs.cnt300ms[18]
.sym 144596 controller.i_regs.cnt300ms[14]
.sym 144597 controller.i_regs.cnt300ms[13]
.sym 144599 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 144600 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144601 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144603 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 144604 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144605 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144607 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 144608 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144609 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144720 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 144721 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 144730 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 144731 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 144732 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 144733 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 144774 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144775 controller.i_sccb.clr_datarg
.sym 144776 controller.addr[7]
.sym 144777 controller.i_sccb.send_rg[14]
.sym 144917 orig_img_addr[0]
.sym 144990 capture.data_rg3[3]
.sym 145511 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145512 controller.i_regs.pr_ctrl_st[0]
.sym 145513 controller.i_regs.pr_ctrl_st[3]
.sym 145514 controller.i_sccb.pr_sccb_st[0]
.sym 145515 controller.i_regs.pr_ctrl_st[2]
.sym 145516 rst$SB_IO_IN
.sym 145517 led_SB_LUT4_O_I1
.sym 145518 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 145519 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145520 controller.i_regs.pr_ctrl_st[3]
.sym 145521 controller.i_regs.pr_ctrl_st[4]
.sym 145523 led_SB_LUT4_O_I1
.sym 145524 controller.i_regs.pr_ctrl_st[2]
.sym 145525 controller.i_regs.pr_ctrl_st[1]
.sym 145526 controller.i_regs.pr_ctrl_st[2]
.sym 145527 led_SB_LUT4_O_I1
.sym 145528 controller.i_sccb.pr_sccb_st[0]
.sym 145529 rst$SB_IO_IN
.sym 145531 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 145532 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 145533 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145535 controller.i_regs.pr_ctrl_st[0]
.sym 145536 controller.i_regs.pr_ctrl_st[3]
.sym 145537 controller.i_regs.pr_ctrl_st[4]
.sym 145538 controller.i_regs.pr_ctrl_st[0]
.sym 145539 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145540 controller.i_regs.pr_ctrl_st[1]
.sym 145541 led_SB_LUT4_O_I1
.sym 145543 controller.i_regs.cnt300ms[0]
.sym 145548 controller.i_regs.cnt300ms[1]
.sym 145549 controller.i_regs.cnt300ms[0]
.sym 145552 controller.i_regs.cnt300ms[2]
.sym 145553 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 145556 controller.i_regs.cnt300ms[3]
.sym 145557 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 145560 controller.i_regs.cnt300ms[4]
.sym 145561 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 145564 controller.i_regs.cnt300ms[5]
.sym 145565 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 145568 controller.i_regs.cnt300ms[6]
.sym 145569 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 145572 controller.i_regs.cnt300ms[7]
.sym 145573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 145576 controller.i_regs.cnt300ms[8]
.sym 145577 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 145580 controller.i_regs.cnt300ms[9]
.sym 145581 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 145584 controller.i_regs.cnt300ms[10]
.sym 145585 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 145588 controller.i_regs.cnt300ms[11]
.sym 145589 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 145592 controller.i_regs.cnt300ms[12]
.sym 145593 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 145596 controller.i_regs.cnt300ms[13]
.sym 145597 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 145600 controller.i_regs.cnt300ms[14]
.sym 145601 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 145604 controller.i_regs.cnt300ms[15]
.sym 145605 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 145608 controller.i_regs.cnt300ms[16]
.sym 145609 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 145612 controller.i_regs.cnt300ms[17]
.sym 145613 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 145616 controller.i_regs.cnt300ms[18]
.sym 145617 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 145620 controller.i_regs.cnt300ms[19]
.sym 145621 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 145624 controller.i_regs.cnt300ms[20]
.sym 145625 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 145628 controller.i_regs.cnt300ms[21]
.sym 145629 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 145632 controller.i_regs.cnt300ms[22]
.sym 145633 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 145634 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 145635 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 145636 controller.i_regs.cnt300ms[23]
.sym 145637 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 145819 controller.i_sccb.clr_datarg
.sym 145820 controller.i_sccb.send_rg[15]
.sym 145821 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 145823 controller.i_sccb.send_rg[16]
.sym 145824 controller.i_sccb.clr_datarg
.sym 145825 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 145831 controller.i_sccb.clr_datarg
.sym 145832 controller.i_sccb.send_rg[17]
.sym 145833 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 145859 controller.i_sccb.clr_datarg
.sym 145860 controller.i_sccb.send_rg[18]
.sym 145861 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146555 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146556 controller.i_regs.pr_ctrl_st[4]
.sym 146557 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146567 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 146568 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146569 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146571 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 146572 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146573 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146582 controller.i_regs.cnt300ms[3]
.sym 146583 controller.i_regs.cnt300ms[2]
.sym 146584 controller.i_regs.cnt300ms[1]
.sym 146585 controller.i_regs.cnt300ms[0]
.sym 146591 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 146592 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146593 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146595 controller.i_regs.cnt300ms[0]
.sym 146596 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146597 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146599 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 146600 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146601 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146615 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 146616 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146617 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146631 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 146632 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146633 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146638 controller.i_regs.cnt300ms[7]
.sym 146639 controller.i_regs.cnt300ms[19]
.sym 146640 controller.i_regs.cnt300ms[17]
.sym 146641 controller.i_regs.cnt300ms[11]
.sym 146655 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 146656 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 146657 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 146859 controller.i_sccb.send_rg[21]
.sym 146860 controller.i_sccb.clr_datarg
.sym 146861 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146863 controller.i_sccb.clr_datarg
.sym 146864 controller.i_sccb.send_rg[20]
.sym 146865 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146871 controller.i_sccb.clr_datarg
.sym 146872 controller.i_sccb.send_rg[19]
.sym 146873 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 146918 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 146919 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 146920 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 146921 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 146950 cam_fb.ram.0.1.0_RCLKE
.sym 147014 capture.data_rg3[3]
.sym 147206 ov7670_vsync$SB_IO_IN
.sym 147222 capture.vsync_rg2
.sym 147223 capture.vsync_rg3
.sym 147224 capture.vsync_rg1
.sym 147225 ov7670_vsync$SB_IO_IN
.sym 147226 capture.vsync_rg1
.sym 147234 capture.vsync_rg2
.sym 147906 controller.i_sccb.clr_datarg
.sym 147907 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147908 controller.i_sccb.pr_sccb_st[0]
.sym 147909 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147914 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147915 controller.i_sccb.clr_datarg
.sym 147916 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147917 controller.i_sccb.pr_sccb_st[2]
.sym 147939 controller.i_sccb.clr_datarg
.sym 147940 controller.i_sccb.send_rg[22]
.sym 147941 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 147954 cam_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 147955 cam_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 147956 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 147957 cam_fb.ram.1.4.0_RDATA_1
.sym 147970 cam_fb.ram.0.2.0_RCLKE
.sym 148935 controller.i_sccb.cnt_8bits[0]
.sym 148938 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148939 controller.i_sccb.cnt_8bits[1]
.sym 148940 $PACKER_VCC_NET
.sym 148941 controller.i_sccb.cnt_8bits[0]
.sym 148943 controller.i_sccb.cnt_8bits[2]
.sym 148944 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 148945 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 148948 controller.i_sccb.cnt_8bits[0]
.sym 148949 controller.i_sccb.pr_sccb_st[2]
.sym 148956 controller.i_sccb.pr_sccb_st[2]
.sym 148957 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148958 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148959 controller.i_sccb.cnt_8bits[2]
.sym 148960 controller.i_sccb.cnt_8bits[1]
.sym 148961 controller.i_sccb.cnt_8bits[0]
.sym 148982 cam_fb.ram.1.1.0_RDATA_1
.sym 148983 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 148984 cam_fb.ram.1.2.0_RDATA_1
.sym 148985 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 149198 $PACKER_GND_NET
.sym 149894 controller.i_sccb.pr_sccb_st[0]
.sym 149895 controller.i_sccb.cnt_phases[0]
.sym 149896 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 149897 controller.i_sccb.cnt_phases[1]
.sym 149898 controller.i_sccb.cnt_phases[1]
.sym 149899 controller.i_sccb.cnt_phases[0]
.sym 149900 controller.i_sccb.pr_sccb_st[0]
.sym 149901 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 149904 controller.i_sccb.pr_sccb_st[0]
.sym 149905 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 149912 controller.i_sccb.cnt_phases[1]
.sym 149913 controller.i_sccb.cnt_phases[0]
.sym 149934 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149935 controller.i_sccb.clr_datarg
.sym 149936 controller.i_sccb.pr_sccb_st[4]
.sym 149937 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 149956 controller.i_sccb.pr_sccb_st[4]
.sym 149957 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149959 controller.i_sccb.pr_sccb_st[3]
.sym 149960 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 149961 controller.i_sccb.pr_sccb_st[4]
.sym 149963 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 149964 controller.i_sccb.pr_sccb_st[3]
.sym 149965 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149966 controller.i_sccb.pr_sccb_st[2]
.sym 149967 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149968 controller.i_sccb.pr_sccb_st[4]
.sym 149969 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149980 controller.i_sccb.pr_sccb_st[2]
.sym 149981 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149983 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 149984 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149985 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 150569 controller.i_regs.pr_ctrl_st[0]
.sym 150984 controller.i_sccb.pr_sccb_st[0]
.sym 150985 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 150987 controller.i_sccb.cnt_4sclk[1]
.sym 150988 controller.i_sccb.cnt_4sclk[0]
.sym 150989 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 150994 controller.i_sccb.cnt_sclk_div4[3]
.sym 150995 controller.i_sccb.cnt_sclk_div4[2]
.sym 150996 controller.i_sccb.cnt_sclk_div4[1]
.sym 150997 controller.i_sccb.cnt_sclk_div4[0]
.sym 151000 controller.i_sccb.cnt_4sclk[0]
.sym 151001 controller.i_sccb.pr_sccb_st[0]
.sym 151003 controller.i_sccb.cnt_4sclk[1]
.sym 151004 controller.i_sccb.cnt_4sclk[0]
.sym 151005 controller.i_sccb.pr_sccb_st[0]
.sym 151006 controller.i_sccb.cnt_4sclk[1]
.sym 151007 controller.i_sccb.clr_datarg
.sym 151008 controller.i_sccb.send_rg[23]
.sym 151009 controller.i_sccb.pr_sccb_st[2]
.sym 151010 controller.i_sccb.cnt_sclk_div4[6]
.sym 151011 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 151012 controller.i_sccb.cnt_sclk_div4[5]
.sym 151013 controller.i_sccb.cnt_sclk_div4[4]
.sym 151018 controller.i_sccb.cnt_4sclk[1]
.sym 151019 controller.i_sccb.cnt_4sclk[0]
.sym 151020 controller.i_sccb.clr_datarg
.sym 151021 controller.i_sccb.pr_sccb_st[3]
.sym 151023 ov7670_sioc_SB_LUT4_O_I1
.sym 151024 sdat_on
.sym 151025 controller.i_sccb.pr_sccb_st[4]
.sym 151030 sdat_out_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 151031 controller.i_sccb.pr_sccb_st[3]
.sym 151032 controller.i_sccb.cnt_4sclk[1]
.sym 151033 controller.i_sccb.cnt_4sclk[0]
.sym 151043 controller.i_sccb.pr_sccb_st[3]
.sym 151044 controller.i_sccb.pr_sccb_st[2]
.sym 151045 controller.i_sccb.clr_datarg
.sym 151130 capture.data_rg3[2]
.sym 151230 $PACKER_GND_NET
.sym 152007 controller.i_sccb.cnt_sclk_div4[0]
.sym 152010 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152012 controller.i_sccb.cnt_sclk_div4[1]
.sym 152013 controller.i_sccb.cnt_sclk_div4[0]
.sym 152014 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152016 controller.i_sccb.cnt_sclk_div4[2]
.sym 152017 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 152018 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152020 controller.i_sccb.cnt_sclk_div4[3]
.sym 152021 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 152022 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152024 controller.i_sccb.cnt_sclk_div4[4]
.sym 152025 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 152026 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152028 controller.i_sccb.cnt_sclk_div4[5]
.sym 152029 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 152031 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152032 controller.i_sccb.cnt_sclk_div4[6]
.sym 152033 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 152036 controller.i_sccb.cnt_sclk_div4[0]
.sym 152037 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 152076 sdat_on
.sym 152077 sdat_out_SB_LUT4_O_I3
.sym 152162 cam_fb.ram.0.0.0_RDATA_3
.sym 152163 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 152164 cam_fb.ram.0.1.0_RDATA_3
.sym 152165 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 153502 capture.href_rg1
.sym 153506 ov7670_pclk$SB_IO_IN
.sym 154118 capture.data_rg3[6]
.sym 154126 cam_fb.ram.1.1.0_RDATA_2_SB_LUT4_I0_O
.sym 154127 cam_fb.ram.1.0.0_RDATA_2_SB_LUT4_I0_O
.sym 154128 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 154129 cam_fb.ram.1.4.0_RDATA_2
.sym 154130 cam_fb.ram.1.1.0_RDATA_2
.sym 154131 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 154132 cam_fb.ram.1.2.0_RDATA_2
.sym 154133 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 156570 ov7670_href$SB_IO_IN
.sym 157066 cam_fb.ram.0.3.0_RCLKE
.sym 157082 cam_fb.ram.0.0.0_RCLKE
.sym 157142 cam_fb.ram.1.1.0_RDATA_3_SB_LUT4_I0_O
.sym 157143 cam_fb.ram.1.0.0_RDATA_3_SB_LUT4_I0_O
.sym 157144 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 157145 cam_fb.ram.1.4.0_RDATA_3
.sym 157862 cam_fb.ram.2.0.0_RDATA_1
.sym 157863 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157864 cam_fb.ram.2.3.0_RDATA_1
.sym 157865 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157886 cam_fb.ram.2.0.0_RDATA
.sym 157887 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157888 cam_fb.ram.2.3.0_RDATA
.sym 157889 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157962 capture.data_rg1[2]
.sym 158058 cam_fb.ram.1.0.0_RDATA_1
.sym 158059 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158060 cam_fb.ram.1.3.0_RDATA_1
.sym 158061 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158066 cam_fb.ram.1.0.0_RDATA
.sym 158067 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158068 cam_fb.ram.1.3.0_RDATA
.sym 158069 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158078 cam_fb.ram.1.0.0_RDATA_2
.sym 158079 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158080 cam_fb.ram.1.3.0_RDATA_2
.sym 158081 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158118 cam_fb.ram.1.0.0_RDATA_3
.sym 158119 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158120 cam_fb.ram.1.3.0_RDATA_3
.sym 158121 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158194 cam_fb.ram.1.1.0_RDATA
.sym 158195 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158196 cam_fb.ram.1.2.0_RDATA
.sym 158197 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158202 cam_fb.ram.1.1.0_RDATA_3
.sym 158203 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158204 cam_fb.ram.1.2.0_RDATA_3
.sym 158205 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158250 capture.data_rg2[2]
.sym 158306 capture.data_rg3[2]
.sym 158310 cam_fb.ram.0.0.0_RDATA_1
.sym 158311 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158312 cam_fb.ram.0.3.0_RDATA_1
.sym 158313 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158322 cam_fb.ram.0.0.0_RDATA
.sym 158323 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158324 cam_fb.ram.0.3.0_RDATA
.sym 158325 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158342 cam_fb.ram.2.0.0_RDATA_2
.sym 158343 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158344 cam_fb.ram.2.2.0_RDATA_2
.sym 158345 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158350 $PACKER_GND_NET
.sym 158362 cam_fb.ram.2.0.0_RDATA_3
.sym 158363 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158364 cam_fb.ram.2.2.0_RDATA_3
.sym 158365 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158382 cam_fb.ram.2.1.0_RDATA_3
.sym 158383 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158384 cam_fb.ram.2.3.0_RDATA_3
.sym 158385 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158386 cam_fb.ram.2.1.0_RDATA_2
.sym 158387 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158388 cam_fb.ram.2.3.0_RDATA_2
.sym 158389 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158398 cam_fb.ram.2.0.0_RDATA_2_SB_LUT4_I0_O
.sym 158399 cam_fb.ram.2.1.0_RDATA_2_SB_LUT4_I0_O
.sym 158400 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158401 cam_fb.ram.2.4.0_RDATA_2
.sym 158402 cam_fb.ram.2.0.0_RDATA_3_SB_LUT4_I0_O
.sym 158403 cam_fb.ram.2.1.0_RDATA_3_SB_LUT4_I0_O
.sym 158404 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158405 cam_fb.ram.2.4.0_RDATA_3
.sym 158422 cam_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 158423 cam_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 158424 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158425 cam_fb.ram.2.4.0_RDATA_1
.sym 158430 cam_fb.ram.2.1.0_RDATA_1
.sym 158431 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158432 cam_fb.ram.2.2.0_RDATA_1
.sym 158433 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158434 cam_fb.ram.2.1.0_RDATA
.sym 158435 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158436 cam_fb.ram.2.2.0_RDATA
.sym 158437 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158450 $PACKER_GND_NET
.sym 158458 $PACKER_GND_NET
.sym 158485 capture_addr[0]
.sym 158885 capture_addr[0]
.sym 159133 capture_addr[5]
.sym 159253 capture_addr[0]
.sym 159269 capture_addr[5]
.sym 159509 cam_fb.ram.0.4.0_WCLKE
.sym 159637 capture_addr[0]
.sym 159986 ov7670_d[2]
.sym 162791 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162796 ov7670_xclk$SB_IO_OUT
.sym 162798 ov7670_xclk$SB_IO_OUT
.sym 162799 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162800 controller.i_regs.cnt_cam_clk[2]
.sym 162801 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 162809 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162810 controller.i_regs.cnt_cam_clk[2]
.sym 162812 ov7670_xclk$SB_IO_OUT
.sym 162813 ov7670_xclk_SB_CARRY_I1_CO[1]
