 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fullchip
Version: Q-2019.12-SP5-3
Date   : Mon Feb 27 19:37:08 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: core_instance/psum_mem_instance/Q_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/sum_out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/psum_mem_instance/Q_reg_42_/CP (EDFQD4)            0.000     0.000 #    0.000 r
  core_instance/psum_mem_instance/Q_reg_42_/Q (EDFQD4)             0.019     0.113      0.113 f
  core_instance/psum_mem_instance/Q_42_ (net)     2      0.003               0.000      0.113 f
  core_instance/psum_mem_instance/Q_42_ (sram_w16_sram_bit160)               0.000      0.113 f
  core_instance/n689 (net)                               0.003               0.000      0.113 f
  core_instance/U133/CO (FA1D1)                                    0.038     0.140      0.254 f
  core_instance/n73 (net)                       2        0.003               0.000      0.254 f
  core_instance/U88/ZN (ND2D1)                                     0.025     0.024      0.278 r
  core_instance/n65 (net)                       1        0.001               0.000      0.278 r
  core_instance/U84/ZN (CKND2D1)                                   0.035     0.029      0.307 f
  core_instance/n119 (net)                      1        0.002               0.000      0.307 f
  core_instance/U398/S (FA1D1)                                     0.039     0.092      0.399 r
  core_instance/n133 (net)                      1        0.002               0.000      0.399 r
  core_instance/U72/S (FA1D1)                                      0.043     0.143      0.542 r
  core_instance/n106 (net)                      2        0.003               0.000      0.542 r
  core_instance/U57/ZN (NR2XD1)                                    0.027     0.027      0.569 f
  core_instance/n104 (net)                      2        0.002               0.000      0.569 f
  core_instance/U53/ZN (NR2D1)                                     0.059     0.042      0.611 r
  core_instance/n108 (net)                      1        0.002               0.000      0.611 r
  core_instance/U35/ZN (NR2D2)                                     0.021     0.022      0.633 f
  core_instance/n109 (net)                      2        0.002               0.000      0.633 f
  core_instance/U152/ZN (OAI21D1)                                  0.045     0.025      0.658 r
  core_instance/n464 (net)                      1        0.001               0.000      0.658 r
  core_instance/U302/ZN (AOI21D1)                                  0.041     0.039      0.697 f
  core_instance/n435 (net)                      1        0.002               0.000      0.697 f
  core_instance/U26/ZN (OAI21D2)                                   0.046     0.039      0.735 r
  core_instance/n50 (net)                       1        0.002               0.000      0.735 r
  core_instance/U44/ZN (CKND2)                                     0.030     0.031      0.767 f
  core_instance/n434 (net)                      6        0.007               0.000      0.767 f
  core_instance/U481/ZN (OAI21D1)                                  0.055     0.041      0.807 r
  core_instance/n370 (net)                      1        0.002               0.000      0.807 r
  core_instance/U482/Z (CKXOR2D1)                                  0.031     0.075      0.883 r
  core_instance/N134 (net)                      1        0.001               0.000      0.883 r
  core_instance/sum_out_reg_13_/D (DFKCNQD1)                       0.031     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/sum_out_reg_13_/CP (DFKCNQD1)                                0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/psum_mem_instance/Q_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/sum_out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/psum_mem_instance/Q_reg_42_/CP (EDFQD4)            0.000     0.000 #    0.000 r
  core_instance/psum_mem_instance/Q_reg_42_/Q (EDFQD4)             0.019     0.113      0.113 f
  core_instance/psum_mem_instance/Q_42_ (net)     2      0.003               0.000      0.113 f
  core_instance/psum_mem_instance/Q_42_ (sram_w16_sram_bit160)               0.000      0.113 f
  core_instance/n689 (net)                               0.003               0.000      0.113 f
  core_instance/U133/CO (FA1D1)                                    0.038     0.140      0.254 f
  core_instance/n73 (net)                       2        0.003               0.000      0.254 f
  core_instance/U88/ZN (ND2D1)                                     0.025     0.024      0.278 r
  core_instance/n65 (net)                       1        0.001               0.000      0.278 r
  core_instance/U84/ZN (CKND2D1)                                   0.035     0.029      0.307 f
  core_instance/n119 (net)                      1        0.002               0.000      0.307 f
  core_instance/U398/S (FA1D1)                                     0.039     0.092      0.399 r
  core_instance/n133 (net)                      1        0.002               0.000      0.399 r
  core_instance/U72/S (FA1D1)                                      0.043     0.143      0.542 r
  core_instance/n106 (net)                      2        0.003               0.000      0.542 r
  core_instance/U57/ZN (NR2XD1)                                    0.027     0.027      0.569 f
  core_instance/n104 (net)                      2        0.002               0.000      0.569 f
  core_instance/U53/ZN (NR2D1)                                     0.059     0.042      0.611 r
  core_instance/n108 (net)                      1        0.002               0.000      0.611 r
  core_instance/U35/ZN (NR2D2)                                     0.021     0.022      0.633 f
  core_instance/n109 (net)                      2        0.002               0.000      0.633 f
  core_instance/U152/ZN (OAI21D1)                                  0.045     0.025      0.658 r
  core_instance/n464 (net)                      1        0.001               0.000      0.658 r
  core_instance/U302/ZN (AOI21D1)                                  0.041     0.039      0.697 f
  core_instance/n435 (net)                      1        0.002               0.000      0.697 f
  core_instance/U26/ZN (OAI21D2)                                   0.046     0.039      0.735 r
  core_instance/n50 (net)                       1        0.002               0.000      0.735 r
  core_instance/U44/ZN (CKND2)                                     0.030     0.031      0.767 f
  core_instance/n434 (net)                      6        0.007               0.000      0.767 f
  core_instance/U449/ZN (OAI21D1)                                  0.055     0.041      0.807 r
  core_instance/n285 (net)                      1        0.002               0.000      0.807 r
  core_instance/U452/Z (CKXOR2D1)                                  0.031     0.075      0.883 r
  core_instance/N136 (net)                      1        0.001               0.000      0.883 r
  core_instance/sum_out_reg_15_/D (DFKCNQD1)                       0.031     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/sum_out_reg_15_/CP (DFKCNQD1)                                0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory12_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory12_reg_129_/D (EDFQD1)     0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory12_reg_129_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory10_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory10_reg_129_/D (EDFQD1)     0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory10_reg_129_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory11_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory11_reg_129_/D (EDFQD1)     0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory11_reg_129_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory13_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory13_reg_129_/D (EDFQD1)     0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory13_reg_129_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory14_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory14_reg_129_/D (EDFQD1)     0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory14_reg_129_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory15_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory15_reg_129_/D (EDFQD1)     0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory15_reg_129_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory0_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory0_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory0_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory1_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory1_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory1_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory2_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory2_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory2_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory3_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory3_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory3_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory4_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory4_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory5_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory5_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory5_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory6_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory6_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory6_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory7_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory7_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory7_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory8_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory8_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory8_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory9_reg_129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_17 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_18 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_19 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_24 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_25 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_26 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_27 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_1 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_15 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_14 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_113 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.250    0.234    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr[0] (net)    73    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (fifo_mux_2_1_bw20_simd1_18)    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/sel (net)    0.115    0.000    0.234 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U9/Z (BUFFD1)    0.187    0.168    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/n1 (net)    12    0.020    0.000    0.403 r
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/U11/Z (MUX2D0)    0.034    0.128    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (net)     1    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1c/out[9] (fifo_mux_2_1_bw20_simd1_18)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_2[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/in0[9] (net)    0.001    0.000    0.531 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/U10/Z (MUX2D0)    0.045    0.091    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw20_simd1_15)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    0.622 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U20/Z (CKMUX2D1)    0.038    0.067    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw20_simd1_14)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[9] (fifo_mux_8_1_bw20_simd1_2)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out_sub1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[9] (net)    0.001    0.000    0.688 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.170    0.184    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (net)    16    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw20_simd1_113)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (net)    0.014    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (net)    0.014    0.000      0.873 f
  core_instance/ofifo_inst/col_idx_6__fifo_instance/out[9] (fifo_depth16_bw20_simd1_1)    0.000    0.873 f
  core_instance/ofifo_inst/out[129] (net)                0.014               0.000      0.873 f
  core_instance/ofifo_inst/out[129] (ofifo_col8_bw20)                        0.000      0.873 f
  core_instance/pmem_in[129] (net)                       0.014               0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (sram_w16_sram_bit160)              0.000      0.873 f
  core_instance/psum_mem_instance/D[129] (net)           0.014               0.000      0.873 f
  core_instance/psum_mem_instance/memory9_reg_129_/D (EDFQD1)      0.170     0.000      0.873 f
  data arrival time                                                                     0.873

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory9_reg_129_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.127      0.873
  data required time                                                                    0.873
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.873
  data arrival time                                                                    -0.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/psum_mem_instance/Q_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/sum_out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/psum_mem_instance/Q_reg_42_/CP (EDFQD4)            0.000     0.000 #    0.000 r
  core_instance/psum_mem_instance/Q_reg_42_/Q (EDFQD4)             0.019     0.113      0.113 f
  core_instance/psum_mem_instance/Q_42_ (net)     2      0.003               0.000      0.113 f
  core_instance/psum_mem_instance/Q_42_ (sram_w16_sram_bit160)               0.000      0.113 f
  core_instance/n689 (net)                               0.003               0.000      0.113 f
  core_instance/U133/CO (FA1D1)                                    0.038     0.140      0.254 f
  core_instance/n73 (net)                       2        0.003               0.000      0.254 f
  core_instance/U88/ZN (ND2D1)                                     0.025     0.024      0.278 r
  core_instance/n65 (net)                       1        0.001               0.000      0.278 r
  core_instance/U84/ZN (CKND2D1)                                   0.035     0.029      0.307 f
  core_instance/n119 (net)                      1        0.002               0.000      0.307 f
  core_instance/U398/S (FA1D1)                                     0.039     0.092      0.399 r
  core_instance/n133 (net)                      1        0.002               0.000      0.399 r
  core_instance/U72/S (FA1D1)                                      0.043     0.143      0.542 r
  core_instance/n106 (net)                      2        0.003               0.000      0.542 r
  core_instance/U57/ZN (NR2XD1)                                    0.027     0.027      0.569 f
  core_instance/n104 (net)                      2        0.002               0.000      0.569 f
  core_instance/U53/ZN (NR2D1)                                     0.059     0.042      0.611 r
  core_instance/n108 (net)                      1        0.002               0.000      0.611 r
  core_instance/U35/ZN (NR2D2)                                     0.021     0.022      0.633 f
  core_instance/n109 (net)                      2        0.002               0.000      0.633 f
  core_instance/U152/ZN (OAI21D1)                                  0.045     0.025      0.658 r
  core_instance/n464 (net)                      1        0.001               0.000      0.658 r
  core_instance/U302/ZN (AOI21D1)                                  0.041     0.039      0.697 f
  core_instance/n435 (net)                      1        0.002               0.000      0.697 f
  core_instance/U26/ZN (OAI21D2)                                   0.046     0.039      0.735 r
  core_instance/n50 (net)                       1        0.002               0.000      0.735 r
  core_instance/U44/ZN (CKND2)                                     0.030     0.031      0.767 f
  core_instance/n434 (net)                      6        0.007               0.000      0.767 f
  core_instance/U477/ZN (OAI21D1)                                  0.055     0.041      0.807 r
  core_instance/n357 (net)                      1        0.002               0.000      0.807 r
  core_instance/U31/Z (CKXOR2D1)                                   0.031     0.075      0.883 r
  core_instance/N137 (net)                      1        0.001               0.000      0.883 r
  core_instance/sum_out_reg_16_/D (DFKCNQD1)                       0.031     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/sum_out_reg_16_/CP (DFKCNQD1)                                0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory12_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory12_reg_73_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory12_reg_73_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory12_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory12_reg_59_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory12_reg_59_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory12_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory12_reg_32_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory12_reg_32_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory10_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory10_reg_73_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory10_reg_73_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory10_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory10_reg_59_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory10_reg_59_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory10_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory10_reg_32_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory10_reg_32_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory11_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory11_reg_73_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory11_reg_73_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory11_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory11_reg_59_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory11_reg_59_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory11_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory11_reg_32_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory11_reg_32_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory13_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory13_reg_73_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory13_reg_73_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory13_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory13_reg_59_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory13_reg_59_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory13_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory13_reg_32_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory13_reg_32_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory14_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory14_reg_73_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory14_reg_73_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory14_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory14_reg_59_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory14_reg_59_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory14_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory14_reg_32_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory14_reg_32_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory15_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory15_reg_73_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory15_reg_73_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory15_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory15_reg_59_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory15_reg_59_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory15_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory15_reg_32_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory15_reg_32_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory0_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory0_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory0_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory0_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory0_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory0_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory0_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory0_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory0_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory1_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory1_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory1_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory1_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory1_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory1_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory1_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory1_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory1_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory2_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory2_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory2_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory2_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory2_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory2_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory2_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory2_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory2_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory3_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory3_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory3_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory3_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory3_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory3_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory3_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory3_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory3_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory4_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory4_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory4_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory4_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory4_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory4_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory5_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory5_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory5_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory5_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory5_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory5_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory5_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory5_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory5_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory6_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory6_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory6_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory6_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory6_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory6_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory6_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory6_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory6_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory7_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory7_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory7_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory7_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory7_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory7_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory7_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory7_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory7_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory8_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory8_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory8_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory8_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory8_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory8_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory8_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory8_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory8_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory9_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_59 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_60 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_61 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_62 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_66 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_67 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_68 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_69 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_9 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_4 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_58 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_56 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_116 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_61)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U15/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[13] (fifo_mux_2_1_bw20_simd1_61)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[13] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U14/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[13] (fifo_mux_2_1_bw20_simd1_58)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[13] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U16/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw20_simd1_56)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[13] (fifo_mux_8_1_bw20_simd1_8)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out_sub1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[13] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw20_simd1_116)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_3__fifo_instance/out[13] (fifo_depth16_bw20_simd1_4)    0.000    0.856 r
  core_instance/ofifo_inst/out[73] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[73] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[73] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[73] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory9_reg_73_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory9_reg_73_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory9_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_73 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_74 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_75 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_76 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_80 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_81 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_82 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_83 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_5 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_72 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_70 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_117 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_75)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U21/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[19] (fifo_mux_2_1_bw20_simd1_75)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[19] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U20/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[19] (fifo_mux_2_1_bw20_simd1_72)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[19] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U11/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw20_simd1_70)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[19] (fifo_mux_8_1_bw20_simd1_10)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out_sub1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[19] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw20_simd1_117)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_2__fifo_instance/out[19] (fifo_depth16_bw20_simd1_5)    0.000    0.856 r
  core_instance/ofifo_inst/out[59] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[59] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[59] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[59] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory9_reg_59_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory9_reg_59_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory9_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_87 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_88 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_89 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_90 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_94 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_95 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_96 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_97 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_6 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_86 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_84 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_118 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_89)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U14/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[12] (fifo_mux_2_1_bw20_simd1_89)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[12] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U13/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[12] (fifo_mux_2_1_bw20_simd1_86)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[12] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U18/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw20_simd1_84)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[12] (fifo_mux_8_1_bw20_simd1_12)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out_sub1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[12] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw20_simd1_118)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_1__fifo_instance/out[12] (fifo_depth16_bw20_simd1_6)    0.000    0.856 r
  core_instance/ofifo_inst/out[32] (net)                 0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[32] (ofifo_col8_bw20)                         0.000      0.856 r
  core_instance/pmem_in[32] (net)                        0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (sram_w16_sram_bit160)               0.000      0.856 r
  core_instance/psum_mem_instance/D[32] (net)            0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory9_reg_32_/D (EDFQD1)       0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory9_reg_32_/CP (EDFQD1)                0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory12_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory12_reg_115_/D (EDFQD1)     0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory12_reg_115_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory10_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory10_reg_115_/D (EDFQD1)     0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory10_reg_115_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory11_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory11_reg_115_/D (EDFQD1)     0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory11_reg_115_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory13_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory13_reg_115_/D (EDFQD1)     0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory13_reg_115_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory14_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory14_reg_115_/D (EDFQD1)     0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory14_reg_115_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory15_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory15_reg_115_/D (EDFQD1)     0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory15_reg_115_/CP (EDFQD1)              0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory0_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory0_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory0_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory1_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory1_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory1_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory2_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory2_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory2_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory3_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory3_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory3_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory4_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory4_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory4_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory5_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory5_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory5_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory6_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory6_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory6_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory7_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory7_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory7_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory8_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory8_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory8_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/psum_mem_instance/memory9_reg_115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_31 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_32 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_33 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_34 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_38 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_39 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_40 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_41 ZeroWireload  tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw20_simd1_2 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_30 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_28 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw20_simd1_114 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CP (DFQD4)    0.000    0.000 #    0.000 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (DFQD4)    0.233    0.226    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/rd_ptr[0] (net)    69    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/sel[0] (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (fifo_mux_2_1_bw20_simd1_33)    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/sel (net)    0.107    0.000    0.226 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U9/Z (BUFFD1)    0.187    0.166    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/n1 (net)    12    0.020    0.000    0.392 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/U17/Z (MUX2D0)    0.037    0.126    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (net)     1    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1b/out[15] (fifo_mux_2_1_bw20_simd1_33)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub0_1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/in1[15] (net)    0.001    0.000    0.518 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/U16/Z (MUX2D0)    0.044    0.073    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (net)     1    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1e/out[15] (fifo_mux_2_1_bw20_simd1_30)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out_sub1_0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/in0[15] (net)    0.001    0.000    0.591 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U15/Z (CKMUX2D1)    0.034    0.070    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw20_simd1_28)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/out[15] (fifo_mux_8_1_bw20_simd1_4)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out_sub1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/in1[15] (net)    0.001    0.000    0.661 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/U9/Z (MUX2D0)    0.258    0.195    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (net)    16    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw20_simd1_114)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (net)    0.014    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (net)    0.014    0.000     0.856 r
  core_instance/ofifo_inst/col_idx_5__fifo_instance/out[15] (fifo_depth16_bw20_simd1_2)    0.000    0.856 r
  core_instance/ofifo_inst/out[115] (net)                0.014               0.000      0.856 r
  core_instance/ofifo_inst/out[115] (ofifo_col8_bw20)                        0.000      0.856 r
  core_instance/pmem_in[115] (net)                       0.014               0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (sram_w16_sram_bit160)              0.000      0.856 r
  core_instance/psum_mem_instance/D[115] (net)           0.014               0.000      0.856 r
  core_instance/psum_mem_instance/memory9_reg_115_/D (EDFQD1)      0.258     0.000      0.856 r
  data arrival time                                                                     0.856

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/psum_mem_instance/memory9_reg_115_/CP (EDFQD1)               0.000      1.000 r
  library setup time                                                        -0.144      0.856
  data required time                                                                    0.856
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.856
  data arrival time                                                                    -0.856
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/psum_mem_instance/Q_reg_42_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/sum_out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/psum_mem_instance/Q_reg_42_/CP (EDFQD4)            0.000     0.000 #    0.000 r
  core_instance/psum_mem_instance/Q_reg_42_/Q (EDFQD4)             0.019     0.113      0.113 f
  core_instance/psum_mem_instance/Q_42_ (net)     2      0.003               0.000      0.113 f
  core_instance/psum_mem_instance/Q_42_ (sram_w16_sram_bit160)               0.000      0.113 f
  core_instance/n689 (net)                               0.003               0.000      0.113 f
  core_instance/U133/CO (FA1D1)                                    0.038     0.140      0.254 f
  core_instance/n73 (net)                       2        0.003               0.000      0.254 f
  core_instance/U88/ZN (ND2D1)                                     0.025     0.024      0.278 r
  core_instance/n65 (net)                       1        0.001               0.000      0.278 r
  core_instance/U84/ZN (CKND2D1)                                   0.035     0.029      0.307 f
  core_instance/n119 (net)                      1        0.002               0.000      0.307 f
  core_instance/U398/S (FA1D1)                                     0.039     0.092      0.399 r
  core_instance/n133 (net)                      1        0.002               0.000      0.399 r
  core_instance/U72/S (FA1D1)                                      0.043     0.143      0.542 r
  core_instance/n106 (net)                      2        0.003               0.000      0.542 r
  core_instance/U57/ZN (NR2XD1)                                    0.027     0.027      0.569 f
  core_instance/n104 (net)                      2        0.002               0.000      0.569 f
  core_instance/U53/ZN (NR2D1)                                     0.059     0.042      0.611 r
  core_instance/n108 (net)                      1        0.002               0.000      0.611 r
  core_instance/U35/ZN (NR2D2)                                     0.021     0.022      0.633 f
  core_instance/n109 (net)                      2        0.002               0.000      0.633 f
  core_instance/U152/ZN (OAI21D1)                                  0.045     0.025      0.658 r
  core_instance/n464 (net)                      1        0.001               0.000      0.658 r
  core_instance/U302/ZN (AOI21D1)                                  0.041     0.039      0.697 f
  core_instance/n435 (net)                      1        0.002               0.000      0.697 f
  core_instance/U26/ZN (OAI21D2)                                   0.046     0.039      0.735 r
  core_instance/n50 (net)                       1        0.002               0.000      0.735 r
  core_instance/U44/ZN (CKND2)                                     0.030     0.031      0.767 f
  core_instance/n434 (net)                      6        0.007               0.000      0.767 f
  core_instance/U454/ZN (OAI21D1)                                  0.057     0.042      0.808 r
  core_instance/n293 (net)                      1        0.002               0.000      0.808 r
  core_instance/U29/Z (XOR2D2)                                     0.028     0.075      0.883 r
  core_instance/N135 (net)                      1        0.001               0.000      0.883 r
  core_instance/sum_out_reg_14_/D (DFKCNQD1)                       0.028     0.000      0.883 r
  data arrival time                                                                     0.883

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/sum_out_reg_14_/CP (DFKCNQD1)                                0.000      1.000 r
  library setup time                                                        -0.117      0.883
  data required time                                                                    0.883
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.883
  data arrival time                                                                    -0.883
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U437/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n186 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U439/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n189 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U281/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N94 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_25_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_25_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U345/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n92 (net)         1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U347/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n95 (net)         1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U348/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N93 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_24_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_24_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U335/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n82 (net)         1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U337/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n85 (net)         1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U338/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N92 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_23_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_23_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U323/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n72 (net)         1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U325/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n75 (net)         1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U326/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N91 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_22_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_22_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U312/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n62 (net)         1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U314/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n65 (net)         1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U315/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N90 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_21_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_21_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U429/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n176 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U276/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n179 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U157/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N89 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_20_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_20_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U420/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n166 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U422/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n169 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U156/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N88 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_19_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_19_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U410/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n156 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U412/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n159 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U155/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N87 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_18_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_18_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U402/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n145 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U403/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n148 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U154/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N86 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_17_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_17_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U392/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n135 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U394/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n138 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U153/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N85 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_16_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_16_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U383/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n125 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U384/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n128 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U152/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N84 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_15_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_15_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U372/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n115 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U374/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n118 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U151/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N83 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_14_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_14_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U311/Z (BUFFD1)                      0.104     0.137      0.729 r
  core_instance/qmem_instance/n1066 (net)      15        0.010               0.000      0.729 r
  core_instance/qmem_instance/U217/ZN (AOI22D0)                    0.095     0.064      0.793 f
  core_instance/qmem_instance/n105 (net)        1        0.001               0.000      0.793 f
  core_instance/qmem_instance/U364/Z (AN4D0)                       0.024     0.076      0.869 f
  core_instance/qmem_instance/n108 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U280/ZN (CKND2D0)                    0.040     0.032      0.902 r
  core_instance/qmem_instance/N82 (net)         1        0.001               0.000      0.902 r
  core_instance/qmem_instance/Q_reg_13_/D (EDFQD1)                 0.040     0.000      0.902 r
  data arrival time                                                                     0.902

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_13_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.902
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: core_instance/psum_mem_instance/Q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core_instance/sum_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo_depth16_bw20_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_2 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_0 ZeroWireload   tcbn65gpluswc
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  fifo_depth16_bw20_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_depth16_bw20_simd1_7 ZeroWireload   tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id8 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id7 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id6 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id5 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id4 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id3 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id2 ZeroWireload tcbn65gpluswc
  mac_col_bw8_bw_psum20_pr16_col_id1 ZeroWireload tcbn65gpluswc
  sram_w16_sram_bit160 ZeroWireload        tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  ofifo_col8_bw20    ZeroWireload          tcbn65gpluswc
  mac_array_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  core_instance/psum_mem_instance/Q_reg_17_/CP (EDFQD4)            0.000     0.000 #    0.000 r
  core_instance/psum_mem_instance/Q_reg_17_/Q (EDFQD4)             0.020     0.114      0.114 f
  core_instance/psum_mem_instance/n1911 (net)     1      0.004               0.000      0.114 f
  core_instance/psum_mem_instance/U82/ZN (CKND4)                   0.023     0.020      0.134 r
  core_instance/psum_mem_instance/n32 (net)     1        0.009               0.000      0.134 r
  core_instance/psum_mem_instance/U29/ZN (CKND8)                   0.050     0.037      0.171 f
  core_instance/psum_mem_instance/Q_17_ (net)     2      0.052               0.000      0.171 f
  core_instance/psum_mem_instance/Q_17_ (sram_w16_sram_bit160)               0.000      0.171 f
  core_instance/out_17_ (net)                            0.052               0.000      0.171 f
  core_instance/U95/S (FA1D1)                                      0.049     0.149      0.320 r
  core_instance/n336 (net)                      3        0.004               0.000      0.320 r
  core_instance/U462/ZN (XNR2D1)                                   0.033     0.087      0.407 r
  core_instance/n320 (net)                      1        0.001               0.000      0.407 r
  core_instance/U463/ZN (XNR2D1)                                   0.039     0.101      0.508 f
  core_instance/n341 (net)                      1        0.002               0.000      0.508 f
  core_instance/U63/S (FA1D1)                                      0.038     0.091      0.599 f
  core_instance/n328 (net)                      2        0.003               0.000      0.599 f
  core_instance/U51/ZN (ND2D1)                                     0.037     0.031      0.630 r
  core_instance/n380 (net)                      3        0.003               0.000      0.630 r
  core_instance/U486/ZN (OAI21D1)                                  0.040     0.035      0.666 f
  core_instance/n382 (net)                      1        0.002               0.000      0.666 f
  core_instance/U33/ZN (AOI21D2)                                   0.045     0.048      0.714 r
  core_instance/n385 (net)                      1        0.001               0.000      0.714 r
  core_instance/U487/ZN (OAI21D1)                                  0.041     0.044      0.758 f
  core_instance/n388 (net)                      1        0.002               0.000      0.758 f
  core_instance/U488/ZN (AOI21D2)                                  0.073     0.064      0.822 r
  core_instance/n502 (net)                      4        0.004               0.000      0.822 r
  core_instance/U499/ZN (OAI21D1)                                  0.040     0.040      0.862 f
  core_instance/n427 (net)                      2        0.002               0.000      0.862 f
  core_instance/U43/ZN (INVD1)                                     0.022     0.022      0.885 r
  core_instance/n38 (net)                       1        0.001               0.000      0.885 r
  core_instance/U41/ZN (CKND2D1)                                   0.025     0.022      0.907 f
  core_instance/n41 (net)                       1        0.001               0.000      0.907 f
  core_instance/U322/ZN (ND2D1)                                    0.024     0.022      0.929 r
  core_instance/N142 (net)                      1        0.001               0.000      0.929 r
  core_instance/sum_out_reg_21_/D (DFKCND1)                        0.024     0.000      0.929 r
  data arrival time                                                                     0.929

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/sum_out_reg_21_/CP (DFKCND1)                                 0.000      1.000 r
  library setup time                                                        -0.071      0.929
  data required time                                                                    0.929
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.929
  data arrival time                                                                    -0.929
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.000


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U607/Z (BUFFD1)                      0.110     0.140      0.732 r
  core_instance/qmem_instance/n1055 (net)      16        0.011               0.000      0.732 r
  core_instance/qmem_instance/U720/ZN (AOI22D0)                    0.076     0.066      0.797 f
  core_instance/qmem_instance/n478 (net)        1        0.001               0.000      0.797 f
  core_instance/qmem_instance/U722/Z (AN4D0)                       0.025     0.071      0.869 f
  core_instance/qmem_instance/n481 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U723/ZN (CKND2D0)                    0.040     0.033      0.901 r
  core_instance/qmem_instance/N80 (net)         1        0.001               0.000      0.901 r
  core_instance/qmem_instance/Q_reg_11_/D (EDFQD1)                 0.040     0.000      0.901 r
  data arrival time                                                                     0.901

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_11_/CP (EDFQD1)                          0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.901
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


  Startpoint: inst[15] (input port clocked by clk)
  Endpoint: core_instance/qmem_instance/Q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_sram_bit128_0 ZeroWireload      tcbn65gpluswc
  sram_w16_sram_bit128_1 ZeroWireload      tcbn65gpluswc
  fullchip           ZeroWireload          tcbn65gpluswc
  core_col8_bw8_bw_psum20_pr16 ZeroWireload tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                      0.000      0.000
  clock network delay (ideal)                                                0.000      0.000
  input external delay                                                       0.200      0.200 r
  inst[15] (in)                                                    0.020     0.005      0.205 r
  inst[15] (net)                                8        0.008               0.000      0.205 r
  core_instance/inst[15] (core_col8_bw8_bw_psum20_pr16)                      0.000      0.205 r
  core_instance/inst[15] (net)                           0.008               0.000      0.205 r
  core_instance/qmem_instance/A[3] (sram_w16_sram_bit128_1)                  0.000      0.205 r
  core_instance/qmem_instance/A[3] (net)                 0.008               0.000      0.205 r
  core_instance/qmem_instance/U64/ZN (INVD1)                       0.028     0.023      0.228 f
  core_instance/qmem_instance/n42 (net)         3        0.004               0.000      0.228 f
  core_instance/qmem_instance/U59/ZN (NR2XD0)                      0.046     0.038      0.267 r
  core_instance/qmem_instance/n44 (net)         2        0.002               0.000      0.267 r
  core_instance/qmem_instance/U55/ZN (ND2D0)                       0.126     0.089      0.356 f
  core_instance/qmem_instance/n99 (net)         4        0.006               0.000      0.356 f
  core_instance/qmem_instance/U7/ZN (NR2D3)                        0.365     0.236      0.592 r
  core_instance/qmem_instance/n1385 (net)      86        0.061               0.000      0.592 r
  core_instance/qmem_instance/U607/Z (BUFFD1)                      0.110     0.140      0.732 r
  core_instance/qmem_instance/n1055 (net)      16        0.011               0.000      0.732 r
  core_instance/qmem_instance/U679/ZN (AOI22D0)                    0.076     0.066      0.797 f
  core_instance/qmem_instance/n438 (net)        1        0.001               0.000      0.797 f
  core_instance/qmem_instance/U681/Z (AN4D0)                       0.025     0.071      0.869 f
  core_instance/qmem_instance/n441 (net)        1        0.001               0.000      0.869 f
  core_instance/qmem_instance/U682/ZN (CKND2D0)                    0.040     0.033      0.901 r
  core_instance/qmem_instance/N76 (net)         1        0.001               0.000      0.901 r
  core_instance/qmem_instance/Q_reg_7_/D (EDFQD1)                  0.040     0.000      0.901 r
  data arrival time                                                                     0.901

  clock clk (rise edge)                                                      1.000      1.000
  clock network delay (ideal)                                                0.000      1.000
  core_instance/qmem_instance/Q_reg_7_/CP (EDFQD1)                           0.000      1.000 r
  library setup time                                                        -0.098      0.902
  data required time                                                                    0.902
  ----------------------------------------------------------------------------------------------
  data required time                                                                    0.902
  data arrival time                                                                    -0.901
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.001


1
