

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_107_2'
================================================================
* Date:           Wed May 15 15:49:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.976 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_107_2  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %p_shl"   --->   Operation 6 'read' 'p_shl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln80_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln80"   --->   Operation 7 'read' 'zext_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln80_cast = zext i3 %zext_ln80_read"   --->   Operation 8 'zext' 'zext_ln80_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_2 = load i3 %j" [lstm_hls/rnn.cpp:107]   --->   Operation 11 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln107 = icmp_eq  i3 %j_2, i3 5" [lstm_hls/rnn.cpp:107]   --->   Operation 13 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.74ns)   --->   "%add_ln107_1 = add i3 %j_2, i3 1" [lstm_hls/rnn.cpp:107]   --->   Operation 14 'add' 'add_ln107_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc.split, void %for.inc17.preheader.exitStub" [lstm_hls/rnn.cpp:107]   --->   Operation 15 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j_2" [lstm_hls/rnn.cpp:107]   --->   Operation 16 'zext' 'j_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%add_ln107_2 = add i4 %zext_ln80_cast, i4 %j_cast" [lstm_hls/rnn.cpp:107]   --->   Operation 17 'add' 'add_ln107_2' <Predicate = (!icmp_ln107)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %add_ln107_2" [lstm_hls/rnn.cpp:107]   --->   Operation 18 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "%add_ln107 = add i5 %zext_ln107, i5 %p_shl_read" [lstm_hls/rnn.cpp:107]   --->   Operation 19 'add' 'add_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i5 %add_ln107" [lstm_hls/rnn.cpp:107]   --->   Operation 20 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln107_1" [lstm_hls/rnn.cpp:107]   --->   Operation 21 'getelementptr' 'input_addr' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [lstm_hls/rnn.cpp:107]   --->   Operation 22 'load' 'input_load' <Predicate = (!icmp_ln107)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln107 = store i3 %add_ln107_1, i3 %j" [lstm_hls/rnn.cpp:107]   --->   Operation 23 'store' 'store_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_cast8 = zext i3 %j_2" [lstm_hls/rnn.cpp:107]   --->   Operation 24 'zext' 'j_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [lstm_hls/rnn.cpp:107]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [lstm_hls/rnn.cpp:107]   --->   Operation 26 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [lstm_hls/rnn.cpp:107]   --->   Operation 27 'load' 'input_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %j_cast8" [lstm_hls/rnn.cpp:107]   --->   Operation 28 'getelementptr' 'vec_i_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%store_ln107 = store i32 %input_load, i8 %vec_i_addr" [lstm_hls/rnn.cpp:107]   --->   Operation 29 'store' 'store_ln107' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 133> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln107 = br void %for.inc" [lstm_hls/rnn.cpp:107]   --->   Operation 30 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.976ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0.000 ns)
	'load' operation ('j', lstm_hls/rnn.cpp:107) on local variable 'j' [12]  (0.000 ns)
	'add' operation ('add_ln107_2', lstm_hls/rnn.cpp:107) [22]  (0.746 ns)
	'add' operation ('add_ln107', lstm_hls/rnn.cpp:107) [24]  (0.878 ns)
	'getelementptr' operation ('input_addr', lstm_hls/rnn.cpp:107) [26]  (0.000 ns)
	'load' operation ('input_load', lstm_hls/rnn.cpp:107) on array 'input_r' [27]  (1.352 ns)

 <State 2>: 2.704ns
The critical path consists of the following:
	'load' operation ('input_load', lstm_hls/rnn.cpp:107) on array 'input_r' [27]  (1.352 ns)
	'store' operation ('store_ln107', lstm_hls/rnn.cpp:107) of variable 'input_load', lstm_hls/rnn.cpp:107 on array 'vec_i' [29]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
