Core, 0
Cumulative Cycles, 21949559            
Cumulative Instructions, 21469670            
Cumulative IPC, 0.97814
Periodic Cycles, 9846314             
Periodic Instructions, 10858258            
Periodic IPC, 1.10277

ICACHE_MISS_count,           605
ICACHE_MISS_pct,        0.023
ICACHE_MISS_total_count,          3319
ICACHE_MISS_total_pct,        0.060

ICACHE_HIT_count,       2654780
ICACHE_HIT_pct,       99.977
ICACHE_HIT_total_count,       5565261
ICACHE_HIT_total_pct,       99.940
ICACHE_HIT_sum_count,       2655385
ICACHE_HIT_sum_pct,      100.000
ICACHE_HIT_sum_total_count,       5568580
ICACHE_HIT_sum_total_pct,      100.000
ICACHE_HIT_mean,         1.00
ICACHE_HIT_stddev,         1.00
ICACHE_HIT_total_mean,         1.00
ICACHE_HIT_total_stddev,         1.00

ICACHE_MISS_ONPATH_count,           380
ICACHE_MISS_ONPATH_pct,       62.810
ICACHE_MISS_ONPATH_total_count,          2170
ICACHE_MISS_ONPATH_total_pct,       65.381

ICACHE_MISS_OFFPATH_count,           225
ICACHE_MISS_OFFPATH_pct,       37.190
ICACHE_MISS_OFFPATH_total_count,          1149
ICACHE_MISS_OFFPATH_total_pct,       34.619
ICACHE_MISS_OFFPATH_sum_count,           605
ICACHE_MISS_OFFPATH_sum_pct,      100.000
ICACHE_MISS_OFFPATH_sum_total_count,          3319
ICACHE_MISS_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_OFFPATH_mean,         0.37
ICACHE_MISS_OFFPATH_stddev,         0.45
ICACHE_MISS_OFFPATH_total_mean,         0.35
ICACHE_MISS_OFFPATH_total_stddev,         0.44

ICACHE_MISS_NOT_PREFETCHED_count,             0
ICACHE_MISS_NOT_PREFETCHED_pct,        0.000
ICACHE_MISS_NOT_PREFETCHED_total_count,             0
ICACHE_MISS_NOT_PREFETCHED_total_pct,        0.000

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_IF_total_pct,        0.000

ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_pct,        0.000
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_total_count,             0
ICACHE_MISS_PREFETCHED_AND_EVICTED_BY_FD_total_pct,        0.000

ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_count,           233
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_pct,       38.512
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_count,          1153
ICACHE_MISS_MSHR_HIT_PREFETCHED_OFFPATH_total_pct,       34.739

ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_count,           372
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_pct,       61.488
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_count,          2166
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_pct,       65.261
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_count,           605
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_count,          3319
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_mean,         3.61
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_stddev,         2.88
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_mean,         3.65
ICACHE_MISS_MSHR_HIT_PREFETCHED_ONPATH_total_stddev,         2.99

ICACHE_HIT_ONPATH_count,       1124970
ICACHE_HIT_ONPATH_pct,       42.375
ICACHE_HIT_ONPATH_total_count,       2306584
ICACHE_HIT_ONPATH_total_pct,       41.446

ICACHE_HIT_OFFPATH_count,       1529810
ICACHE_HIT_OFFPATH_pct,       57.625
ICACHE_HIT_OFFPATH_total_count,       3258677
ICACHE_HIT_OFFPATH_total_pct,       58.554
ICACHE_HIT_OFFPATH_sum_count,       2654780
ICACHE_HIT_OFFPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_sum_total_count,       5565261
ICACHE_HIT_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_mean,         0.58
ICACHE_HIT_OFFPATH_stddev,         0.54
ICACHE_HIT_OFFPATH_total_mean,         0.59
ICACHE_HIT_OFFPATH_total_stddev,         0.55

ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,           456
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.012
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,         18443
ICACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.240

ICACHE_HIT_ONPATH_SAT_BY_ONPATH_count,       3940588
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.988
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,       7672372
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.760
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,       3941044
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,       7690815
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
ICACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,          2748
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        0.063
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,         76863
ICACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        0.832

ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,       4326267
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,       99.937
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,       9163421
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       99.168
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,       4329015
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,       9240284
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         1.00
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         1.00
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.99
ICACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.99

ICACHE_HIT_BY_FDIP_ONPATH_count,           201
ICACHE_HIT_BY_FDIP_ONPATH_pct,       31.357
ICACHE_HIT_BY_FDIP_ONPATH_total_count,         55404
ICACHE_HIT_BY_FDIP_ONPATH_total_pct,       75.111

ICACHE_HIT_BY_FDIP_OFFPATH_count,           440
ICACHE_HIT_BY_FDIP_OFFPATH_pct,       68.643
ICACHE_HIT_BY_FDIP_OFFPATH_total_count,         18359
ICACHE_HIT_BY_FDIP_OFFPATH_total_pct,       24.889
ICACHE_HIT_BY_FDIP_OFFPATH_sum_count,           641
ICACHE_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_count,         73763
ICACHE_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_HIT_BY_FDIP_OFFPATH_mean,         0.69
ICACHE_HIT_BY_FDIP_OFFPATH_stddev,         0.63
ICACHE_HIT_BY_FDIP_OFFPATH_total_mean,         0.25
ICACHE_HIT_BY_FDIP_OFFPATH_total_stddev,         0.39

ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_count,           306
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_pct,       50.579
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_count,          1963
ICACHE_MISS_MSHR_HIT_BY_FDIP_ONPATH_total_pct,       59.144

ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_count,           299
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_pct,       49.421
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_count,          1356
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_pct,       40.856
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_count,           605
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_count,          3319
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_mean,         0.49
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_stddev,         0.50
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_mean,         0.41
ICACHE_MISS_MSHR_HIT_BY_FDIP_OFFPATH_total_stddev,         0.46

ICACHE_HIT_ONPATH_BY_FDIP_count,           641
ICACHE_HIT_ONPATH_BY_FDIP_pct,       15.945
ICACHE_HIT_ONPATH_BY_FDIP_total_count,         73763
ICACHE_HIT_ONPATH_BY_FDIP_total_pct,       47.826

ICACHE_HIT_OFFPATH_BY_FDIP_count,          2774
ICACHE_HIT_OFFPATH_BY_FDIP_pct,       69.005
ICACHE_HIT_OFFPATH_BY_FDIP_total_count,         77151
ICACHE_HIT_OFFPATH_BY_FDIP_total_pct,       50.022

ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_count,           380
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_pct,        9.453
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_count,          2170
ICACHE_MISS_MSHR_HIT_ONPATH_BY_FDIP_total_pct,        1.407

ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_count,           225
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_pct,        5.597
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_count,          1149
ICACHE_MISS_MSHR_HIT_OFFPATH_BY_FDIP_total_pct,        0.745

ICACHE_MISS_TOO_EARLY_ONPATH_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_ONPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_ONPATH_total_pct,        0.000

ICACHE_MISS_TOO_EARLY_OFFPATH_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_pct,        0.000
ICACHE_MISS_TOO_EARLY_OFFPATH_total_count,             0
ICACHE_MISS_TOO_EARLY_OFFPATH_total_pct,        0.000

ICACHE_MISS_NOT_PREFETCHED_ONPATH_count,             0
ICACHE_MISS_NOT_PREFETCHED_ONPATH_pct,        0.000
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_count,             0
ICACHE_MISS_NOT_PREFETCHED_ONPATH_total_pct,        0.000

ICACHE_MISS_NOT_PREFETCHED_OFFPATH_count,             0
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_pct,        0.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_count,             0
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_pct,        0.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_count,          4020
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_count,        154233
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_sum_total_pct,      100.000
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_mean,         1.05
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_stddev,         0.55
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_mean,         0.55
ICACHE_MISS_NOT_PREFETCHED_OFFPATH_total_stddev,         0.42

ICACHE_UNIQUE_MISSED_LINES_count,             0
ICACHE_UNIQUE_MISSED_LINES_total_count,             0

ICACHE_UNIQUE_HIT_LINES_count,             0
ICACHE_UNIQUE_HIT_LINES_total_count,             0

ICACHE_OVERTAKE_FDIP_count,             0
ICACHE_OVERTAKE_FDIP_total_count,             0

UOP_CACHE_MISS_count,             0
UOP_CACHE_MISS_pct,         -nan
UOP_CACHE_MISS_total_count,             0
UOP_CACHE_MISS_total_pct,         -nan

UOP_CACHE_HIT_count,             0
UOP_CACHE_HIT_pct,         -nan
UOP_CACHE_HIT_total_count,             0
UOP_CACHE_HIT_total_pct,         -nan
UOP_CACHE_HIT_sum_count,             0
UOP_CACHE_HIT_sum_pct,         -nan
UOP_CACHE_HIT_sum_total_count,             0
UOP_CACHE_HIT_sum_total_pct,         -nan
UOP_CACHE_HIT_mean,         -nan
UOP_CACHE_HIT_stddev,         -nan
UOP_CACHE_HIT_total_mean,         -nan
UOP_CACHE_HIT_total_stddev,         -nan

UOP_CACHE_MISS_ONPATH_count,             0
UOP_CACHE_MISS_ONPATH_pct,         -nan
UOP_CACHE_MISS_ONPATH_total_count,             0
UOP_CACHE_MISS_ONPATH_total_pct,         -nan

UOP_CACHE_MISS_OFFPATH_count,             0
UOP_CACHE_MISS_OFFPATH_pct,         -nan
UOP_CACHE_MISS_OFFPATH_total_count,             0
UOP_CACHE_MISS_OFFPATH_total_pct,         -nan
UOP_CACHE_MISS_OFFPATH_sum_count,             0
UOP_CACHE_MISS_OFFPATH_sum_pct,         -nan
UOP_CACHE_MISS_OFFPATH_sum_total_count,             0
UOP_CACHE_MISS_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_MISS_OFFPATH_mean,         -nan
UOP_CACHE_MISS_OFFPATH_stddev,         -nan
UOP_CACHE_MISS_OFFPATH_total_mean,         -nan
UOP_CACHE_MISS_OFFPATH_total_stddev,         -nan

UOP_CACHE_HIT_ONPATH_count,             0
UOP_CACHE_HIT_ONPATH_pct,         -nan
UOP_CACHE_HIT_ONPATH_total_count,             0
UOP_CACHE_HIT_ONPATH_total_pct,         -nan

UOP_CACHE_HIT_OFFPATH_count,             0
UOP_CACHE_HIT_OFFPATH_pct,         -nan
UOP_CACHE_HIT_OFFPATH_total_count,             0
UOP_CACHE_HIT_OFFPATH_total_pct,         -nan
UOP_CACHE_HIT_OFFPATH_sum_count,             0
UOP_CACHE_HIT_OFFPATH_sum_pct,         -nan
UOP_CACHE_HIT_OFFPATH_sum_total_count,             0
UOP_CACHE_HIT_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_HIT_OFFPATH_mean,         -nan
UOP_CACHE_HIT_OFFPATH_stddev,         -nan
UOP_CACHE_HIT_OFFPATH_total_mean,         -nan
UOP_CACHE_HIT_OFFPATH_total_stddev,         -nan

UOP_CACHE_PWS_INSERTED_ONPATH_count,             0
UOP_CACHE_PWS_INSERTED_ONPATH_pct,         -nan
UOP_CACHE_PWS_INSERTED_ONPATH_total_count,             0
UOP_CACHE_PWS_INSERTED_ONPATH_total_pct,         -nan

UOP_CACHE_PWS_INSERTED_OFFPATH_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_total_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_total_count,             0
UOP_CACHE_PWS_INSERTED_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_mean,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_stddev,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_mean,         -nan
UOP_CACHE_PWS_INSERTED_OFFPATH_total_stddev,         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_pct,         -nan
UOP_CACHE_LINES_INSERTED_ONPATH_total_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_total_pct,         -nan

UOP_CACHE_LINES_INSERTED_OFFPATH_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_total_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_total_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_sum_total_pct,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_mean,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_stddev,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_mean,         -nan
UOP_CACHE_LINES_INSERTED_OFFPATH_total_stddev,         -nan

UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONP_count,             0
UOP_CACHE_LINES_INSERTED_ONPATH_USED_ONP_total_count,             0

UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ON_count,             0
UOP_CACHE_LINES_INSERTED_OFFPATH_USED_ON_total_count,             0

UOP_CACHE_PREFETCH_count,             0
UOP_CACHE_PREFETCH_total_count,             0

UOP_CACHE_HIT_NO_PREFETCH_count,             0
UOP_CACHE_HIT_NO_PREFETCH_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_OFFPATH_count,             0
UOP_CACHE_PW_INSERT_FAILED_OFFPATH_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_TOO_LONG_count,             0
UOP_CACHE_PW_INSERT_FAILED_TOO_LONG_total_count,             0

UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT_count,             0
UOP_CACHE_PW_INSERT_FAILED_CACHE_HIT_total_count,             0

RECOVER_AT_DECODE_BR_FROM_UOC_count,             0
RECOVER_AT_DECODE_BR_FROM_UOC_total_count,             0

RECOVERED_FROM_UOC_count,             0
RECOVERED_FROM_UOC_total_count,             0

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_RES_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_NOT_TAKEN_COR_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_RESTEER_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_BR_TAKEN_CORRECT_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_LENGTH_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_stddev,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan

UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_count,             0
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_sum_total_pct,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_stddev,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_mean,         -nan
UOP_CACHE_ICACHE_SWITCH_UOP_QUEUE_PLUS_D_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_0_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_1_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_2_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_3_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_4_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_5_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_6_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_7_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_8_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_9_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_10_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_11_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_12_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_13_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_14_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_15_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_16_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_17_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_18_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_19_total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_LENGTH_20_total_stddev,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan

BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_total_count,             0
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__sum_total_pct,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__stddev,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_mean,         -nan
BF_UOP_CACHE_MISS_UOP_QUEUE_PLUS_DECODE__total_stddev,         -nan

UOP_CACHE_PW_LENGTH_1_count,             0
UOP_CACHE_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PW_LENGTH_1_total_count,             0
UOP_CACHE_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PW_LENGTH_2_count,             0
UOP_CACHE_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PW_LENGTH_2_total_count,             0
UOP_CACHE_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PW_LENGTH_3_count,             0
UOP_CACHE_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PW_LENGTH_3_total_count,             0
UOP_CACHE_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PW_LENGTH_4_count,             0
UOP_CACHE_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PW_LENGTH_4_total_count,             0
UOP_CACHE_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PW_LENGTH_5_count,             0
UOP_CACHE_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PW_LENGTH_5_total_count,             0
UOP_CACHE_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PW_LENGTH_6_count,             0
UOP_CACHE_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PW_LENGTH_6_total_count,             0
UOP_CACHE_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PW_LENGTH_7_count,             0
UOP_CACHE_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PW_LENGTH_7_total_count,             0
UOP_CACHE_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PW_LENGTH_8_count,             0
UOP_CACHE_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PW_LENGTH_8_total_count,             0
UOP_CACHE_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PW_LENGTH_9_count,             0
UOP_CACHE_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PW_LENGTH_9_total_count,             0
UOP_CACHE_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PW_LENGTH_10_count,             0
UOP_CACHE_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PW_LENGTH_10_total_count,             0
UOP_CACHE_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PW_LENGTH_11_count,             0
UOP_CACHE_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PW_LENGTH_11_total_count,             0
UOP_CACHE_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PW_LENGTH_12_count,             0
UOP_CACHE_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PW_LENGTH_12_total_count,             0
UOP_CACHE_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PW_LENGTH_13_count,             0
UOP_CACHE_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PW_LENGTH_13_total_count,             0
UOP_CACHE_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PW_LENGTH_14_count,             0
UOP_CACHE_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PW_LENGTH_14_total_count,             0
UOP_CACHE_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PW_LENGTH_15_count,             0
UOP_CACHE_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PW_LENGTH_15_total_count,             0
UOP_CACHE_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PW_LENGTH_16_count,             0
UOP_CACHE_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PW_LENGTH_16_total_count,             0
UOP_CACHE_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PW_LENGTH_17_count,             0
UOP_CACHE_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PW_LENGTH_17_total_count,             0
UOP_CACHE_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PW_LENGTH_18_count,             0
UOP_CACHE_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PW_LENGTH_18_total_count,             0
UOP_CACHE_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PW_LENGTH_19_count,             0
UOP_CACHE_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PW_LENGTH_19_total_count,             0
UOP_CACHE_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PW_LENGTH_20_count,             0
UOP_CACHE_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PW_LENGTH_20_total_count,             0
UOP_CACHE_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PW_LENGTH_21_count,             0
UOP_CACHE_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PW_LENGTH_21_total_count,             0
UOP_CACHE_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PW_LENGTH_22_count,             0
UOP_CACHE_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PW_LENGTH_22_total_count,             0
UOP_CACHE_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PW_LENGTH_23_count,             0
UOP_CACHE_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PW_LENGTH_23_total_count,             0
UOP_CACHE_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PW_LENGTH_24_count,             0
UOP_CACHE_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PW_LENGTH_24_total_count,             0
UOP_CACHE_PW_LENGTH_24_total_pct,         -nan

UOP_CACHE_PW_LENGTH_MAX_count,             0
UOP_CACHE_PW_LENGTH_MAX_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_count,             0
UOP_CACHE_PW_LENGTH_MAX_total_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_sum_count,             0
UOP_CACHE_PW_LENGTH_MAX_sum_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_sum_total_count,             0
UOP_CACHE_PW_LENGTH_MAX_sum_total_pct,         -nan
UOP_CACHE_PW_LENGTH_MAX_mean,         -nan
UOP_CACHE_PW_LENGTH_MAX_stddev,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_mean,         -nan
UOP_CACHE_PW_LENGTH_MAX_total_stddev,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_1_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_1_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_2_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_2_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_3_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_3_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_4_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_4_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_5_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_5_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_6_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_6_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_7_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_7_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_8_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_8_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_9_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_9_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_10_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_10_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_11_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_11_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_12_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_12_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_13_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_13_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_14_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_14_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_15_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_15_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_16_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_16_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_17_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_17_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_18_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_18_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_19_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_19_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_20_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_20_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_21_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_21_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_22_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_22_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_23_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_23_total_pct,         -nan

UOP_CACHE_PREFETCH_PW_LENGTH_24_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_count,             0
UOP_CACHE_PREFETCH_PW_LENGTH_24_sum_total_pct,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_stddev,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_mean,         -nan
UOP_CACHE_PREFETCH_PW_LENGTH_24_total_stddev,         -nan

DCACHE_MISS_count,        962731
DCACHE_MISS_pct,       21.734
DCACHE_MISS_total_count,       1746030
DCACHE_MISS_total_pct,       20.313

DCACHE_ST_BUFFER_HIT_count,          9299
DCACHE_ST_BUFFER_HIT_pct,        0.210
DCACHE_ST_BUFFER_HIT_total_count,         18569
DCACHE_ST_BUFFER_HIT_total_pct,        0.216

DCACHE_HIT_count,       3457487
DCACHE_HIT_pct,       78.056
DCACHE_HIT_total_count,       6830859
DCACHE_HIT_total_pct,       79.471
DCACHE_HIT_sum_count,       4429517
DCACHE_HIT_sum_pct,      100.000
DCACHE_HIT_sum_total_count,       8595458
DCACHE_HIT_sum_total_pct,      100.000
DCACHE_HIT_mean,         1.56
DCACHE_HIT_stddev,         1.43
DCACHE_HIT_total_mean,         1.59
DCACHE_HIT_total_stddev,         1.47

DCACHE_MISS_ONPATH_count,        962731
DCACHE_MISS_ONPATH_pct,       90.625
DCACHE_MISS_ONPATH_total_count,       1746030
DCACHE_MISS_ONPATH_total_pct,       88.114

DCACHE_MISS_OFFPATH_count,         99598
DCACHE_MISS_OFFPATH_pct,        9.375
DCACHE_MISS_OFFPATH_total_count,        235533
DCACHE_MISS_OFFPATH_total_pct,       11.886
DCACHE_MISS_OFFPATH_sum_count,       1062329
DCACHE_MISS_OFFPATH_sum_pct,      100.000
DCACHE_MISS_OFFPATH_sum_total_count,       1981563
DCACHE_MISS_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_OFFPATH_mean,         0.09
DCACHE_MISS_OFFPATH_stddev,         0.28
DCACHE_MISS_OFFPATH_total_mean,         0.12
DCACHE_MISS_OFFPATH_total_stddev,         0.31

DCACHE_ST_BUFFER_HIT_ONPATH_count,          9299
DCACHE_ST_BUFFER_HIT_ONPATH_pct,       96.905
DCACHE_ST_BUFFER_HIT_ONPATH_total_count,         18569
DCACHE_ST_BUFFER_HIT_ONPATH_total_pct,       95.505

DCACHE_ST_BUFFER_HIT_OFFPATH_count,           297
DCACHE_ST_BUFFER_HIT_OFFPATH_pct,        3.095
DCACHE_ST_BUFFER_HIT_OFFPATH_total_count,           874
DCACHE_ST_BUFFER_HIT_OFFPATH_total_pct,        4.495
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_count,          9596
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_count,         19443
DCACHE_ST_BUFFER_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_ST_BUFFER_HIT_OFFPATH_mean,         0.03
DCACHE_ST_BUFFER_HIT_OFFPATH_stddev,         0.17
DCACHE_ST_BUFFER_HIT_OFFPATH_total_mean,         0.04
DCACHE_ST_BUFFER_HIT_OFFPATH_total_stddev,         0.20

DCACHE_HIT_ONPATH_count,       3457487
DCACHE_HIT_ONPATH_pct,       54.040
DCACHE_HIT_ONPATH_total_count,       6830859
DCACHE_HIT_ONPATH_total_pct,       52.007

DCACHE_HIT_OFFPATH_count,       2940510
DCACHE_HIT_OFFPATH_pct,       45.960
DCACHE_HIT_OFFPATH_total_count,       6303720
DCACHE_HIT_OFFPATH_total_pct,       47.993
DCACHE_HIT_OFFPATH_sum_count,       6397997
DCACHE_HIT_OFFPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_sum_total_count,      13134579
DCACHE_HIT_OFFPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_mean,         0.46
DCACHE_HIT_OFFPATH_stddev,         0.48
DCACHE_HIT_OFFPATH_total_mean,         0.48
DCACHE_HIT_OFFPATH_total_stddev,         0.49

DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_count,          1174
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.034
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_count,          1855
DCACHE_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.027

DCACHE_HIT_ONPATH_SAT_BY_ONPATH_count,       3456313
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.966
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_count,       6829004
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.973
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_count,       3457487
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,       6830859
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
DCACHE_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_count,          3021
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        0.103
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,          5348
DCACHE_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        0.085

DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_count,       2937489
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_pct,       99.897
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_count,       6298372
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       99.915
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,       2940510
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,       6303720
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_mean,         1.00
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         1.00
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         1.00
DCACHE_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         1.00

DCACHE_MISS_LD_count,        285429
DCACHE_MISS_LD_pct,       29.648
DCACHE_MISS_LD_total_count,        546231
DCACHE_MISS_LD_total_pct,       31.284

DCACHE_MISS_ST_count,        677302
DCACHE_MISS_ST_pct,       70.352
DCACHE_MISS_ST_total_count,       1199799
DCACHE_MISS_ST_total_pct,       68.716
DCACHE_MISS_ST_sum_count,        962731
DCACHE_MISS_ST_sum_pct,      100.000
DCACHE_MISS_ST_sum_total_count,       1746030
DCACHE_MISS_ST_sum_total_pct,      100.000
DCACHE_MISS_ST_mean,         0.70
DCACHE_MISS_ST_stddev,         0.64
DCACHE_MISS_ST_total_mean,         0.69
DCACHE_MISS_ST_total_stddev,         0.63

DCACHE_MISS_LD_ONPATH_count,        285429
DCACHE_MISS_LD_ONPATH_pct,       74.501
DCACHE_MISS_LD_ONPATH_total_count,        546231
DCACHE_MISS_LD_ONPATH_total_pct,       70.312

DCACHE_MISS_LD_OFFPATH_count,         97690
DCACHE_MISS_LD_OFFPATH_pct,       25.499
DCACHE_MISS_LD_OFFPATH_total_count,        230638
DCACHE_MISS_LD_OFFPATH_total_pct,       29.688
DCACHE_MISS_LD_OFFPATH_sum_count,        383119
DCACHE_MISS_LD_OFFPATH_sum_pct,      100.000
DCACHE_MISS_LD_OFFPATH_sum_total_count,        776869
DCACHE_MISS_LD_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_LD_OFFPATH_mean,         0.25
DCACHE_MISS_LD_OFFPATH_stddev,         0.40
DCACHE_MISS_LD_OFFPATH_total_mean,         0.30
DCACHE_MISS_LD_OFFPATH_total_stddev,         0.42

DCACHE_MISS_ST_ONPATH_count,        677302
DCACHE_MISS_ST_ONPATH_pct,       99.719
DCACHE_MISS_ST_ONPATH_total_count,       1199799
DCACHE_MISS_ST_ONPATH_total_pct,       99.594

DCACHE_MISS_ST_OFFPATH_count,          1908
DCACHE_MISS_ST_OFFPATH_pct,        0.281
DCACHE_MISS_ST_OFFPATH_total_count,          4895
DCACHE_MISS_ST_OFFPATH_total_pct,        0.406
DCACHE_MISS_ST_OFFPATH_sum_count,        679210
DCACHE_MISS_ST_OFFPATH_sum_pct,      100.000
DCACHE_MISS_ST_OFFPATH_sum_total_count,       1204694
DCACHE_MISS_ST_OFFPATH_sum_total_pct,      100.000
DCACHE_MISS_ST_OFFPATH_mean,         0.00
DCACHE_MISS_ST_OFFPATH_stddev,         0.05
DCACHE_MISS_ST_OFFPATH_total_mean,         0.00
DCACHE_MISS_ST_OFFPATH_total_stddev,         0.06

DCACHE_MISS_WAITMEM_count,            13
DCACHE_MISS_WAITMEM_total_count,            13

MEM_REQ_ROW_BUFFER_HITS_count,             0
MEM_REQ_ROW_BUFFER_HITS_pct,         -nan
MEM_REQ_ROW_BUFFER_HITS_total_count,             0
MEM_REQ_ROW_BUFFER_HITS_total_pct,         -nan

MEM_REQ_ROW_BUFFER_MISSES_count,             0
MEM_REQ_ROW_BUFFER_MISSES_pct,         -nan
MEM_REQ_ROW_BUFFER_MISSES_total_count,             0
MEM_REQ_ROW_BUFFER_MISSES_total_pct,         -nan

MEM_REQ_ROW_BUFFER_CONFLICTS_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_count,             0
MEM_REQ_ROW_BUFFER_CONFLICTS_sum_total_pct,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_stddev,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_mean,         -nan
MEM_REQ_ROW_BUFFER_CONFLICTS_total_stddev,         -nan

SHADOW_ROW_BUFFER_HITS_count,             0
SHADOW_ROW_BUFFER_HITS_total_count,             0

SHADOW_ROW_HIT_STALL_TIME_count,             0
SHADOW_ROW_HIT_STALL_TIME_total_count,             0

CHANNEL0_BUS_BUSY_CYCLES_count,             0
CHANNEL0_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL0_BUS_BUSY_CYCLES_total_count,             0
CHANNEL0_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL1_BUS_BUSY_CYCLES_count,             0
CHANNEL1_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL1_BUS_BUSY_CYCLES_total_count,             0
CHANNEL1_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL2_BUS_BUSY_CYCLES_count,             0
CHANNEL2_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL2_BUS_BUSY_CYCLES_total_count,             0
CHANNEL2_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL3_BUS_BUSY_CYCLES_count,             0
CHANNEL3_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL3_BUS_BUSY_CYCLES_total_count,             0
CHANNEL3_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL4_BUS_BUSY_CYCLES_count,             0
CHANNEL4_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL4_BUS_BUSY_CYCLES_total_count,             0
CHANNEL4_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL5_BUS_BUSY_CYCLES_count,             0
CHANNEL5_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL5_BUS_BUSY_CYCLES_total_count,             0
CHANNEL5_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL6_BUS_BUSY_CYCLES_count,             0
CHANNEL6_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL6_BUS_BUSY_CYCLES_total_count,             0
CHANNEL6_BUS_BUSY_CYCLES_total_pct,         -nan

CHANNEL7_BUS_BUSY_CYCLES_count,             0
CHANNEL7_BUS_BUSY_CYCLES_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_sum_total_count,             0
CHANNEL7_BUS_BUSY_CYCLES_sum_total_pct,         -nan
CHANNEL7_BUS_BUSY_CYCLES_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_stddev,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_mean,         -nan
CHANNEL7_BUS_BUSY_CYCLES_total_stddev,         -nan

CHANNEL_IDLE_DESPITE_READY_CMD_count,             0
CHANNEL_IDLE_DESPITE_READY_CMD_total_count,             0

MEM_NUM_TOTAL_BUS_CYCLES_count,             0
MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0

MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CORE_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL0_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL1_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL2_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL3_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL4_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL5_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL6_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan

CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_count,             0
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_sum_total_pct,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_stddev,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_mean,         -nan
CHANNEL7_MEM_NUM_TOTAL_BUS_CYCLES_total_stddev,         -nan

CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL0_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL1_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL2_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL3_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL4_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL5_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL6_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_pct,         -nan
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_count,             0
CHANNEL7_MEM_NUM_BANK_BUSY_PER_BUS_CYCLE_total_pct,         -nan

BUS_DEMAND_ACCESS_count,         31006
BUS_DEMAND_ACCESS_total_count,        102864

BUS_PREF_ACCESS_count,         17588
BUS_PREF_ACCESS_total_count,         55909

BUS_ACCESS_count,             0
BUS_ACCESS_total_count,             0

L1_DEMAND_ACCESS_count,        292245
L1_DEMAND_ACCESS_total_count,        566649

L1_PREF_ACCESS_count,         98697
L1_PREF_ACCESS_total_count,        235780

L1_ACCESS_count,        339399
L1_ACCESS_total_count,        673168

MLC_DEMAND_ACCESS_count,        259380
MLC_DEMAND_ACCESS_total_count,        483237

MLC_PREF_ACCESS_count,          1685
MLC_PREF_ACCESS_total_count,         80892

MLC_ACCESS_count,        261065
MLC_ACCESS_total_count,        564129

L1_HIT_count,         87321
L1_HIT_pct,       74.397
L1_HIT_total_count,        120974
L1_HIT_total_pct,       54.940

L1_MISS_count,         30051
L1_MISS_pct,       25.603
L1_MISS_total_count,         99220
L1_MISS_total_pct,       45.060
L1_MISS_sum_count,        117372
L1_MISS_sum_pct,      100.000
L1_MISS_sum_total_count,        220194
L1_MISS_sum_total_pct,      100.000
L1_MISS_mean,         0.26
L1_MISS_stddev,         0.40
L1_MISS_total_mean,         0.45
L1_MISS_total_stddev,         0.48

L1_HIT_ALL_count,        121542
L1_HIT_ALL_pct,       71.430
L1_HIT_ALL_total_count,        193972
L1_HIT_ALL_total_pct,       54.874

L1_MISS_ALL_count,         48614
L1_MISS_ALL_pct,       28.570
L1_MISS_ALL_total_count,        159515
L1_MISS_ALL_total_pct,       45.126
L1_MISS_ALL_sum_count,        170156
L1_MISS_ALL_sum_pct,      100.000
L1_MISS_ALL_sum_total_count,        353487
L1_MISS_ALL_sum_total_pct,      100.000
L1_MISS_ALL_mean,         0.29
L1_MISS_ALL_stddev,         0.41
L1_MISS_ALL_total_mean,         0.45
L1_MISS_ALL_total_stddev,         0.48

L1_DEMAND_MISS_count,         29952
L1_DEMAND_MISS_pct,       61.612
L1_DEMAND_MISS_total_count,         98994
L1_DEMAND_MISS_total_pct,       62.059

L1_PREF_REQ_MISS_count,         17588
L1_PREF_REQ_MISS_pct,       36.179
L1_PREF_REQ_MISS_total_count,         55909
L1_PREF_REQ_MISS_total_pct,       35.049

L1_WB_MISS_count,          1074
L1_WB_MISS_pct,        2.209
L1_WB_MISS_total_count,          4612
L1_WB_MISS_total_pct,        2.891
L1_WB_MISS_sum_count,         48614
L1_WB_MISS_sum_pct,      100.000
L1_WB_MISS_sum_total_count,        159515
L1_WB_MISS_sum_total_pct,      100.000
L1_WB_MISS_mean,         0.41
L1_WB_MISS_stddev,         0.43
L1_WB_MISS_total_mean,         0.41
L1_WB_MISS_total_stddev,         0.45

L1_DEMAND_HIT_count,         87283
L1_DEMAND_HIT_pct,       71.813
L1_DEMAND_HIT_total_count,        120927
L1_DEMAND_HIT_total_pct,       62.343

L1_PREF_REQ_HIT_count,          7600
L1_PREF_REQ_HIT_pct,        6.253
L1_PREF_REQ_HIT_total_count,         15967
L1_PREF_REQ_HIT_total_pct,        8.232

L1_WB_HIT_count,         26659
L1_WB_HIT_pct,       21.934
L1_WB_HIT_total_count,         57078
L1_WB_HIT_total_pct,       29.426
L1_WB_HIT_sum_count,        121542
L1_WB_HIT_sum_pct,      100.000
L1_WB_HIT_sum_total_count,        193972
L1_WB_HIT_sum_total_pct,      100.000
L1_WB_HIT_mean,         0.50
L1_WB_HIT_stddev,         0.75
L1_WB_HIT_total_mean,         0.67
L1_WB_HIT_total_stddev,         0.81

L1_MISS_ONPATH_count,         29852
L1_MISS_ONPATH_pct,       99.338
L1_MISS_ONPATH_total_count,         98699
L1_MISS_ONPATH_total_pct,       99.475

L1_MISS_OFFPATH_count,           199
L1_MISS_OFFPATH_pct,        0.662
L1_MISS_OFFPATH_total_count,           521
L1_MISS_OFFPATH_total_pct,        0.525
L1_MISS_OFFPATH_sum_count,         30051
L1_MISS_OFFPATH_sum_pct,      100.000
L1_MISS_OFFPATH_sum_total_count,         99220
L1_MISS_OFFPATH_sum_total_pct,      100.000
L1_MISS_OFFPATH_mean,         0.01
L1_MISS_OFFPATH_stddev,         0.08
L1_MISS_OFFPATH_total_mean,         0.01
L1_MISS_OFFPATH_total_stddev,         0.07

L1_MISS_ALL_ONPATH_count,         47501
L1_MISS_ALL_ONPATH_pct,       97.711
L1_MISS_ALL_ONPATH_total_count,        155372
L1_MISS_ALL_ONPATH_total_pct,       97.403

L1_MISS_ALL_OFFPATH_count,          1113
L1_MISS_ALL_OFFPATH_pct,        2.289
L1_MISS_ALL_OFFPATH_total_count,          4143
L1_MISS_ALL_OFFPATH_total_pct,        2.597
L1_MISS_ALL_OFFPATH_sum_count,         48614
L1_MISS_ALL_OFFPATH_sum_pct,      100.000
L1_MISS_ALL_OFFPATH_sum_total_count,        159515
L1_MISS_ALL_OFFPATH_sum_total_pct,      100.000
L1_MISS_ALL_OFFPATH_mean,         0.02
L1_MISS_ALL_OFFPATH_stddev,         0.15
L1_MISS_ALL_OFFPATH_total_mean,         0.03
L1_MISS_ALL_OFFPATH_total_stddev,         0.16

L1_HIT_ONPATH_count,         86677
L1_HIT_ONPATH_pct,       99.262
L1_HIT_ONPATH_total_count,        120125
L1_HIT_ONPATH_total_pct,       99.298

L1_HIT_OFFPATH_count,           644
L1_HIT_OFFPATH_pct,        0.738
L1_HIT_OFFPATH_total_count,           849
L1_HIT_OFFPATH_total_pct,        0.702
L1_HIT_OFFPATH_sum_count,         87321
L1_HIT_OFFPATH_sum_pct,      100.000
L1_HIT_OFFPATH_sum_total_count,        120974
L1_HIT_OFFPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_mean,         0.01
L1_HIT_OFFPATH_stddev,         0.09
L1_HIT_OFFPATH_total_mean,         0.01
L1_HIT_OFFPATH_total_stddev,         0.08

L1_HIT_ALL_ONPATH_count,        120695
L1_HIT_ALL_ONPATH_pct,       99.303
L1_HIT_ALL_ONPATH_total_count,        192840
L1_HIT_ALL_ONPATH_total_pct,       99.416

L1_HIT_ALL_OFFPATH_count,           847
L1_HIT_ALL_OFFPATH_pct,        0.697
L1_HIT_ALL_OFFPATH_total_count,          1132
L1_HIT_ALL_OFFPATH_total_pct,        0.584
L1_HIT_ALL_OFFPATH_sum_count,        121542
L1_HIT_ALL_OFFPATH_sum_pct,      100.000
L1_HIT_ALL_OFFPATH_sum_total_count,        193972
L1_HIT_ALL_OFFPATH_sum_total_pct,      100.000
L1_HIT_ALL_OFFPATH_mean,         0.01
L1_HIT_ALL_OFFPATH_stddev,         0.08
L1_HIT_ALL_OFFPATH_total_mean,         0.01
L1_HIT_ALL_OFFPATH_total_stddev,         0.08

L1_HIT_ONPATH_SAT_BY_OFFPATH_count,            14
L1_HIT_ONPATH_SAT_BY_OFFPATH_pct,        0.012
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_count,            38
L1_HIT_ONPATH_SAT_BY_OFFPATH_total_pct,        0.020

L1_HIT_ONPATH_SAT_BY_ONPATH_count,        120681
L1_HIT_ONPATH_SAT_BY_ONPATH_pct,       99.988
L1_HIT_ONPATH_SAT_BY_ONPATH_total_count,        192802
L1_HIT_ONPATH_SAT_BY_ONPATH_total_pct,       99.980
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_count,        120695
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_count,        192840
L1_HIT_ONPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_SAT_BY_ONPATH_mean,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_stddev,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_ONPATH_SAT_BY_ONPATH_total_stddev,         1.00

L1_HIT_OFFPATH_SAT_BY_OFFPATH_count,            43
L1_HIT_OFFPATH_SAT_BY_OFFPATH_pct,        5.077
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_count,            86
L1_HIT_OFFPATH_SAT_BY_OFFPATH_total_pct,        7.597

L1_HIT_OFFPATH_SAT_BY_ONPATH_count,           804
L1_HIT_OFFPATH_SAT_BY_ONPATH_pct,       94.923
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_count,          1046
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_pct,       92.403
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_count,           847
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_count,          1132
L1_HIT_OFFPATH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_OFFPATH_SAT_BY_ONPATH_mean,         0.95
L1_HIT_OFFPATH_SAT_BY_ONPATH_stddev,         0.93
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_mean,         0.92
L1_HIT_OFFPATH_SAT_BY_ONPATH_total_stddev,         0.89

L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_count,             2
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_pct,        1.471
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_count,            10
L1_HIT_ONPATH_IFETCH_SAT_BY_OFFPATH_total_pct,        5.650

L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_count,           134
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_pct,       98.529
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_count,           167
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_pct,       94.350
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_count,           136
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_count,           177
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_mean,         0.99
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_stddev,         0.98
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_mean,         0.94
L1_HIT_ONPATH_IFETCH_SAT_BY_ONPATH_total_stddev,         0.92

L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_count,             6
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_pct,        0.007
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_count,             9
L1_HIT_ONPATH_DATA_SAT_BY_OFFPATH_total_pct,        0.008

L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_count,         86535
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_pct,       99.993
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_count,        119939
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_pct,       99.992
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_count,         86541
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_count,        119948
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_sum_total_pct,      100.000
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_mean,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_stddev,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_mean,         1.00
L1_HIT_ONPATH_DATA_SAT_BY_ONPATH_total_stddev,         1.00

L1_FILL_OFFPATH_IFETCH_count,            20
L1_FILL_OFFPATH_IFETCH_total_count,            61

L1_FILL_OFFPATH_DATA_count,           135
L1_FILL_OFFPATH_DATA_total_count,           225

L1_FILL_OFFPATH_count,          1019
L1_FILL_OFFPATH_total_count,          3758

L1_USE_OFFPATH_IFETCH_count,           274
L1_USE_OFFPATH_IFETCH_pct,       13.700
L1_USE_OFFPATH_IFETCH_total_count,           785
L1_USE_OFFPATH_IFETCH_total_pct,       12.869

L1_USE_OFFPATH_DATA_count,           126
L1_USE_OFFPATH_DATA_pct,        0.933
L1_USE_OFFPATH_DATA_total_count,           208
L1_USE_OFFPATH_DATA_total_pct,        0.924

L1_USE_OFFPATH_count,           406
L1_USE_OFFPATH_pct,        0.398
L1_USE_OFFPATH_total_count,          1012
L1_USE_OFFPATH_total_pct,        0.269

JUST_L1_USE_OFFPATH_count,            95
JUST_L1_USE_OFFPATH_pct,        0.093
JUST_L1_USE_OFFPATH_total_count,           197
JUST_L1_USE_OFFPATH_total_pct,        0.052

L1_FILL_ONPATH_IFETCH_count,            94
L1_FILL_ONPATH_IFETCH_total_count,           245

L1_FILL_ONPATH_DATA_count,         30002
L1_FILL_ONPATH_DATA_total_count,         99861

L1_FILL_ONPATH_count,         30286
L1_FILL_ONPATH_total_count,        100504

L1_USE_ONPATH_IFETCH_count,           134
L1_USE_ONPATH_IFETCH_pct,        1.426
L1_USE_ONPATH_IFETCH_total_count,           167
L1_USE_ONPATH_IFETCH_total_pct,        0.682

L1_USE_ONPATH_DATA_count,         86535
L1_USE_ONPATH_DATA_pct,        2.884
L1_USE_ONPATH_DATA_total_count,        119939
L1_USE_ONPATH_DATA_total_pct,        1.201

L1_USE_ONPATH_count,        120681
L1_USE_ONPATH_pct,        3.985
L1_USE_ONPATH_total_count,        192802
L1_USE_ONPATH_total_pct,        1.918

L1_CYCLE_count,       9846314
L1_CYCLE_total_count,      21949559

L1_LINES_count,  322644017152
L1_LINES_pct,    32768.000
L1_LINES_total_count,  671803615361
L1_LINES_total_pct,    30606.702

MLC_HIT_count,         93361
MLC_HIT_pct,       44.355
MLC_HIT_total_count,        164299
MLC_HIT_total_pct,       42.781

MLC_MISS_count,        117124
MLC_MISS_pct,       55.645
MLC_MISS_total_count,        219747
MLC_MISS_total_pct,       57.219
MLC_MISS_sum_count,        210485
MLC_MISS_sum_pct,      100.000
MLC_MISS_sum_total_count,        384046
MLC_MISS_sum_total_pct,      100.000
MLC_MISS_mean,         0.56
MLC_MISS_stddev,         0.53
MLC_MISS_total_mean,         0.57
MLC_MISS_total_stddev,         0.54

MLC_HIT_ALL_count,        142112
MLC_HIT_ALL_pct,       54.491
MLC_HIT_ALL_total_count,        339093
MLC_HIT_ALL_total_pct,       60.176

MLC_MISS_ALL_count,        118689
MLC_MISS_ALL_pct,       45.509
MLC_MISS_ALL_total_count,        224410
MLC_MISS_ALL_total_pct,       39.824
MLC_MISS_ALL_sum_count,        260801
MLC_MISS_ALL_sum_pct,      100.000
MLC_MISS_ALL_sum_total_count,        563503
MLC_MISS_ALL_sum_total_pct,      100.000
MLC_MISS_ALL_mean,         0.46
MLC_MISS_ALL_stddev,         0.48
MLC_MISS_ALL_total_mean,         0.40
MLC_MISS_ALL_total_stddev,         0.46

MLC_DEMAND_MISS_count,        117124
MLC_DEMAND_MISS_pct,       98.681
MLC_DEMAND_MISS_total_count,        219747
MLC_DEMAND_MISS_total_pct,       97.922

MLC_PREF_REQ_MISS_count,             0
MLC_PREF_REQ_MISS_pct,        0.000
MLC_PREF_REQ_MISS_total_count,             0
MLC_PREF_REQ_MISS_total_pct,        0.000

MLC_WB_MISS_count,          1565
MLC_WB_MISS_pct,        1.319
MLC_WB_MISS_total_count,          4663
MLC_WB_MISS_total_pct,        2.078
MLC_WB_MISS_sum_count,        118689
MLC_WB_MISS_sum_pct,      100.000
MLC_WB_MISS_sum_total_count,        224410
MLC_WB_MISS_sum_total_pct,      100.000
MLC_WB_MISS_mean,         0.03
MLC_WB_MISS_stddev,         0.23
MLC_WB_MISS_total_mean,         0.04
MLC_WB_MISS_total_stddev,         0.28

MLC_DEMAND_HIT_count,         93361
MLC_DEMAND_HIT_pct,       65.695
MLC_DEMAND_HIT_total_count,        164299
MLC_DEMAND_HIT_total_pct,       48.452

MLC_PREF_REQ_HIT_count,             0
MLC_PREF_REQ_HIT_pct,        0.000
MLC_PREF_REQ_HIT_total_count,             0
MLC_PREF_REQ_HIT_total_pct,        0.000

MLC_WB_HIT_count,         48751
MLC_WB_HIT_pct,       34.305
MLC_WB_HIT_total_count,        174794
MLC_WB_HIT_total_pct,       51.548
MLC_WB_HIT_sum_count,        142112
MLC_WB_HIT_sum_pct,      100.000
MLC_WB_HIT_sum_total_count,        339093
MLC_WB_HIT_sum_total_pct,      100.000
MLC_WB_HIT_mean,         0.69
MLC_WB_HIT_stddev,         0.87
MLC_WB_HIT_total_mean,         1.03
MLC_WB_HIT_total_stddev,         1.02

MLC_MISS_ONPATH_count,        116216
MLC_MISS_ONPATH_pct,       99.225
MLC_MISS_ONPATH_total_count,        218238
MLC_MISS_ONPATH_total_pct,       99.313

MLC_MISS_OFFPATH_count,           908
MLC_MISS_OFFPATH_pct,        0.775
MLC_MISS_OFFPATH_total_count,          1509
MLC_MISS_OFFPATH_total_pct,        0.687
MLC_MISS_OFFPATH_sum_count,        117124
MLC_MISS_OFFPATH_sum_pct,      100.000
MLC_MISS_OFFPATH_sum_total_count,        219747
MLC_MISS_OFFPATH_sum_total_pct,      100.000
MLC_MISS_OFFPATH_mean,         0.01
MLC_MISS_OFFPATH_stddev,         0.09
MLC_MISS_OFFPATH_total_mean,         0.01
MLC_MISS_OFFPATH_total_stddev,         0.08

MLC_MISS_ALL_ONPATH_count,        116622
MLC_MISS_ALL_ONPATH_pct,       98.258
MLC_MISS_ALL_ONPATH_total_count,        218918
MLC_MISS_ALL_ONPATH_total_pct,       97.553

MLC_MISS_ALL_OFFPATH_count,          2067
MLC_MISS_ALL_OFFPATH_pct,        1.742
MLC_MISS_ALL_OFFPATH_total_count,          5492
MLC_MISS_ALL_OFFPATH_total_pct,        2.447
MLC_MISS_ALL_OFFPATH_sum_count,        118689
MLC_MISS_ALL_OFFPATH_sum_pct,      100.000
MLC_MISS_ALL_OFFPATH_sum_total_count,        224410
MLC_MISS_ALL_OFFPATH_sum_total_pct,      100.000
MLC_MISS_ALL_OFFPATH_mean,         0.02
MLC_MISS_ALL_OFFPATH_stddev,         0.13
MLC_MISS_ALL_OFFPATH_total_mean,         0.02
MLC_MISS_ALL_OFFPATH_total_stddev,         0.15

MLC_HIT_ONPATH_count,         92207
MLC_HIT_ONPATH_pct,       98.764
MLC_HIT_ONPATH_total_count,        162010
MLC_HIT_ONPATH_total_pct,       98.607

MLC_HIT_OFFPATH_count,          1154
MLC_HIT_OFFPATH_pct,        1.236
MLC_HIT_OFFPATH_total_count,          2289
MLC_HIT_OFFPATH_total_pct,        1.393
MLC_HIT_OFFPATH_sum_count,         93361
MLC_HIT_OFFPATH_sum_pct,      100.000
MLC_HIT_OFFPATH_sum_total_count,        164299
MLC_HIT_OFFPATH_sum_total_pct,      100.000
MLC_HIT_OFFPATH_mean,         0.01
MLC_HIT_OFFPATH_stddev,         0.11
MLC_HIT_OFFPATH_total_mean,         0.01
MLC_HIT_OFFPATH_total_stddev,         0.12

MLC_HIT_ALL_ONPATH_count,        140911
MLC_HIT_ALL_ONPATH_pct,       99.155
MLC_HIT_ALL_ONPATH_total_count,        318391
MLC_HIT_ALL_ONPATH_total_pct,       93.895

MLC_HIT_ALL_OFFPATH_count,          1201
MLC_HIT_ALL_OFFPATH_pct,        0.845
MLC_HIT_ALL_OFFPATH_total_count,         20702
MLC_HIT_ALL_OFFPATH_total_pct,        6.105
MLC_HIT_ALL_OFFPATH_sum_count,        142112
MLC_HIT_ALL_OFFPATH_sum_pct,      100.000
MLC_HIT_ALL_OFFPATH_sum_total_count,        339093
MLC_HIT_ALL_OFFPATH_sum_total_pct,      100.000
MLC_HIT_ALL_OFFPATH_mean,         0.01
MLC_HIT_ALL_OFFPATH_stddev,         0.09
MLC_HIT_ALL_OFFPATH_total_mean,         0.06
MLC_HIT_ALL_OFFPATH_total_stddev,         0.23

DCACHE_FILL_OFFPATH_count,          1897
DCACHE_FILL_OFFPATH_total_count,          3034

DCACHE_USE_OFFPATH_count,          1174
DCACHE_USE_OFFPATH_pct,        0.619
DCACHE_USE_OFFPATH_total_count,          1855
DCACHE_USE_OFFPATH_total_pct,        0.611

DCACHE_FILL_ONPATH_count,        208744
DCACHE_FILL_ONPATH_total_count,        380409

DCACHE_USE_ONPATH_count,       3456313
DCACHE_USE_ONPATH_pct,       16.558
DCACHE_USE_ONPATH_total_count,       6829004
DCACHE_USE_ONPATH_total_pct,       17.952

ICACHE_FILL_OFFPATH_count,          1169
ICACHE_FILL_OFFPATH_total_count,         22544

ICACHE_USE_OFFPATH_count,           456
ICACHE_USE_OFFPATH_pct,        0.390
ICACHE_USE_OFFPATH_total_count,         18443
ICACHE_USE_OFFPATH_total_pct,        0.818

ICACHE_FILL_ONPATH_count,           568
ICACHE_FILL_ONPATH_total_count,         58516

ICACHE_USE_ONPATH_count,       3940588
ICACHE_USE_ONPATH_pct,     6937.655
ICACHE_USE_ONPATH_total_count,       7672372
ICACHE_USE_ONPATH_total_pct,      131.116

REQBUF_CREATE_ONPATH_count,        320793
REQBUF_CREATE_ONPATH_total_count,        693890

REQBUF_ONPATH_MATCH_OFFPATH_count,           938
REQBUF_ONPATH_MATCH_OFFPATH_pct,        0.003
REQBUF_ONPATH_MATCH_OFFPATH_total_count,          3578
REQBUF_ONPATH_MATCH_OFFPATH_total_pct,        0.005

REQBUF_CREATE_ONPATH_DATA_count,        207483
REQBUF_CREATE_ONPATH_DATA_total_count,        375410

REQBUF_ONPATH_MATCH_OFFPATH_DATA_count,           922
REQBUF_ONPATH_MATCH_OFFPATH_DATA_pct,        0.004
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_count,          3547
REQBUF_ONPATH_MATCH_OFFPATH_DATA_total_pct,        0.009

REQBUF_CREATE_ONPATH_IFETCH_count,             0
REQBUF_CREATE_ONPATH_IFETCH_total_count,             0

REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_count,            16
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_pct,          inf
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_count,            31
REQBUF_ONPATH_MATCH_OFFPATH_IFETCH_total_pct,          inf

REQBUF_CREATE_OFFPATH_count,          4059
REQBUF_CREATE_OFFPATH_total_count,         29335

ONPATH_KICKED_OUT_OFFPATH_count,             0
ONPATH_KICKED_OUT_OFFPATH_total_count,             0

ONPATH_KICKED_OUT_PREFETCH_count,             0
ONPATH_KICKED_OUT_PREFETCH_total_count,             0

DIST_ICACHE_FILL_OFFPATH_USED_count,           456
DIST_ICACHE_FILL_OFFPATH_USED_pct,       44.531
DIST_ICACHE_FILL_OFFPATH_USED_total_count,         18443
DIST_ICACHE_FILL_OFFPATH_USED_total_pct,       23.965

DIST_ICACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_ICACHE_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_ICACHE_FILL_ONPATH_PARTIAL_count,            16
DIST_ICACHE_FILL_ONPATH_PARTIAL_pct,        1.562
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_count,            31
DIST_ICACHE_FILL_ONPATH_PARTIAL_total_pct,        0.040

DIST_ICACHE_FILL_ONPATH_count,           552
DIST_ICACHE_FILL_ONPATH_pct,       53.906
DIST_ICACHE_FILL_ONPATH_total_count,         58485
DIST_ICACHE_FILL_ONPATH_total_pct,       75.995
DIST_ICACHE_FILL_ONPATH_sum_count,          1024
DIST_ICACHE_FILL_ONPATH_sum_pct,      100.000
DIST_ICACHE_FILL_ONPATH_sum_total_count,         76959
DIST_ICACHE_FILL_ONPATH_sum_total_pct,      100.000
DIST_ICACHE_FILL_ONPATH_mean,         1.65
DIST_ICACHE_FILL_ONPATH_stddev,         1.57
DIST_ICACHE_FILL_ONPATH_total_mean,         2.28
DIST_ICACHE_FILL_ONPATH_total_stddev,         2.08

DIST_DCACHE_FILL_OFFPATH_USED_count,          1174
DIST_DCACHE_FILL_OFFPATH_USED_pct,        0.559
DIST_DCACHE_FILL_OFFPATH_USED_total_count,          1855
DIST_DCACHE_FILL_OFFPATH_USED_total_pct,        0.485

DIST_DCACHE_FILL_OFFPATH_NOTUSED_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_DCACHE_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_DCACHE_FILL_ONPATH_PARTIAL_count,           922
DIST_DCACHE_FILL_ONPATH_PARTIAL_pct,        0.439
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_count,          3547
DIST_DCACHE_FILL_ONPATH_PARTIAL_total_pct,        0.928

DIST_DCACHE_FILL_ONPATH_count,        207822
DIST_DCACHE_FILL_ONPATH_pct,       99.002
DIST_DCACHE_FILL_ONPATH_total_count,        376862
DIST_DCACHE_FILL_ONPATH_total_pct,       98.587
DIST_DCACHE_FILL_ONPATH_sum_count,        209918
DIST_DCACHE_FILL_ONPATH_sum_pct,      100.000
DIST_DCACHE_FILL_ONPATH_sum_total_count,        382264
DIST_DCACHE_FILL_ONPATH_sum_total_pct,      100.000
DIST_DCACHE_FILL_ONPATH_mean,         2.98
DIST_DCACHE_FILL_ONPATH_stddev,         2.96
DIST_DCACHE_FILL_ONPATH_total_mean,         2.98
DIST_DCACHE_FILL_ONPATH_total_stddev,         2.96

DIST_L1_FILL_OFFPATH_USED_count,           406
DIST_L1_FILL_OFFPATH_USED_pct,        1.323
DIST_L1_FILL_OFFPATH_USED_total_count,          1012
DIST_L1_FILL_OFFPATH_USED_total_pct,        0.997

DIST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_pct,        0.000
DIST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_L1_FILL_OFFPATH_NOTUSED_total_pct,        0.000

DIST_L1_FILL_ONPATH_PARTIAL_count,           169
DIST_L1_FILL_ONPATH_PARTIAL_pct,        0.551
DIST_L1_FILL_ONPATH_PARTIAL_total_count,           501
DIST_L1_FILL_ONPATH_PARTIAL_total_pct,        0.494

DIST_L1_FILL_ONPATH_count,         30117
DIST_L1_FILL_ONPATH_pct,       98.127
DIST_L1_FILL_ONPATH_total_count,        100003
DIST_L1_FILL_ONPATH_total_pct,       98.510
DIST_L1_FILL_ONPATH_sum_count,         30692
DIST_L1_FILL_ONPATH_sum_pct,      100.000
DIST_L1_FILL_ONPATH_sum_total_count,        101516
DIST_L1_FILL_ONPATH_sum_total_pct,      100.000
DIST_L1_FILL_ONPATH_mean,         2.95
DIST_L1_FILL_ONPATH_stddev,         2.93
DIST_L1_FILL_ONPATH_total_mean,         2.97
DIST_L1_FILL_ONPATH_total_stddev,         2.94

DIST_JUST_L1_FILL_OFFPATH_USED_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_USED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_USED_total_pct,         -nan

DIST_JUST_L1_FILL_OFFPATH_NOTUSED_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_pct,         -nan
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_count,             0
DIST_JUST_L1_FILL_OFFPATH_NOTUSED_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_PARTIAL_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_count,             0
DIST_JUST_L1_FILL_ONPATH_PARTIAL_total_pct,         -nan

DIST_JUST_L1_FILL_ONPATH_count,             0
DIST_JUST_L1_FILL_ONPATH_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_total_count,             0
DIST_JUST_L1_FILL_ONPATH_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_sum_total_count,             0
DIST_JUST_L1_FILL_ONPATH_sum_total_pct,         -nan
DIST_JUST_L1_FILL_ONPATH_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_stddev,         -nan
DIST_JUST_L1_FILL_ONPATH_total_mean,         -nan
DIST_JUST_L1_FILL_ONPATH_total_stddev,         -nan

DIST_REQBUF_OFFPATH_USED_count,          2582
DIST_REQBUF_OFFPATH_USED_pct,        1.095
DIST_REQBUF_OFFPATH_USED_total_count,         23914
DIST_REQBUF_OFFPATH_USED_total_pct,        4.516

DIST_REQBUF_OFFPATH_NOTUSED_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST_REQBUF_ONPATH_count,        233165
DIST_REQBUF_ONPATH_pct,       98.905
DIST_REQBUF_ONPATH_total_count,        505592
DIST_REQBUF_ONPATH_total_pct,       95.484
DIST_REQBUF_ONPATH_sum_count,        235747
DIST_REQBUF_ONPATH_sum_pct,      100.000
DIST_REQBUF_ONPATH_sum_total_count,        529506
DIST_REQBUF_ONPATH_sum_total_pct,      100.000
DIST_REQBUF_ONPATH_mean,         1.98
DIST_REQBUF_ONPATH_stddev,         1.97
DIST_REQBUF_ONPATH_total_mean,         1.91
DIST_REQBUF_ONPATH_total_stddev,         1.87

DIST2_REQBUF_OFFPATH_USED_PARTIAL_count,           938
DIST2_REQBUF_OFFPATH_USED_PARTIAL_pct,        0.398
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_count,          3578
DIST2_REQBUF_OFFPATH_USED_PARTIAL_total_pct,        0.676

DIST2_REQBUF_OFFPATH_USED_FULL_count,          1644
DIST2_REQBUF_OFFPATH_USED_FULL_pct,        0.697
DIST2_REQBUF_OFFPATH_USED_FULL_total_count,         20336
DIST2_REQBUF_OFFPATH_USED_FULL_total_pct,        3.841

DIST2_REQBUF_OFFPATH_NOTUSED_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_pct,        0.000
DIST2_REQBUF_OFFPATH_NOTUSED_total_count,             0
DIST2_REQBUF_OFFPATH_NOTUSED_total_pct,        0.000

DIST2_REQBUF_ONPATH_count,        233165
DIST2_REQBUF_ONPATH_pct,       98.905
DIST2_REQBUF_ONPATH_total_count,        505592
DIST2_REQBUF_ONPATH_total_pct,       95.484
DIST2_REQBUF_ONPATH_sum_count,        235747
DIST2_REQBUF_ONPATH_sum_pct,      100.000
DIST2_REQBUF_ONPATH_sum_total_count,        529506
DIST2_REQBUF_ONPATH_sum_total_pct,      100.000
DIST2_REQBUF_ONPATH_mean,         2.97
DIST2_REQBUF_ONPATH_stddev,         2.96
DIST2_REQBUF_ONPATH_total_mean,         2.90
DIST2_REQBUF_ONPATH_total_stddev,         2.86

DIST_ICACHE_FILL_count,          1737
DIST_ICACHE_FILL_total_count,         81060

DIST_DCACHE_FILL_count,        210641
DIST_DCACHE_FILL_total_count,        383443

DIST_L1_FILL_count,         31305
DIST_L1_FILL_total_count,        104262

DIST_USED_OFFPATH_ICACHE_count,             0
DIST_USED_OFFPATH_ICACHE_pct,         -nan
DIST_USED_OFFPATH_ICACHE_total_count,             0
DIST_USED_OFFPATH_ICACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_ICACHE_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_ICACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_ICACHE_total_stddev,         -nan

DIST_USED_OFFPATH_DCACHE_count,             0
DIST_USED_OFFPATH_DCACHE_pct,         -nan
DIST_USED_OFFPATH_DCACHE_total_count,             0
DIST_USED_OFFPATH_DCACHE_total_pct,         -nan

DIST_NOTUSED_OFFPATH_DCACHE_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_count,             0
DIST_NOTUSED_OFFPATH_DCACHE_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_stddev,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_mean,         -nan
DIST_NOTUSED_OFFPATH_DCACHE_total_stddev,         -nan

DIST_USED_OFFPATH_L1_count,             0
DIST_USED_OFFPATH_L1_pct,         -nan
DIST_USED_OFFPATH_L1_total_count,             0
DIST_USED_OFFPATH_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_L1_count,             0
DIST_NOTUSED_OFFPATH_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_total_count,             0
DIST_NOTUSED_OFFPATH_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_L1_total_stddev,         -nan

DIST_USED_OFFPATH_JUST_L1_count,             0
DIST_USED_OFFPATH_JUST_L1_pct,         -nan
DIST_USED_OFFPATH_JUST_L1_total_count,             0
DIST_USED_OFFPATH_JUST_L1_total_pct,         -nan

DIST_NOTUSED_OFFPATH_JUST_L1_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_count,             0
DIST_NOTUSED_OFFPATH_JUST_L1_sum_total_pct,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_stddev,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_mean,         -nan
DIST_NOTUSED_OFFPATH_JUST_L1_total_stddev,         -nan

DIST_OFFPATH_ICACHE_FULL_count,             0
DIST_OFFPATH_ICACHE_FULL_pct,         -nan
DIST_OFFPATH_ICACHE_FULL_total_count,             0
DIST_OFFPATH_ICACHE_FULL_total_pct,         -nan

DIST_OFFPATH_ICACHE_PARTIAL_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_ICACHE_PARTIAL_total_count,             0
DIST_OFFPATH_ICACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_ICACHE_NOTUSED_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_ICACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_ICACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_DCACHE_FULL_count,             0
DIST_OFFPATH_DCACHE_FULL_pct,         -nan
DIST_OFFPATH_DCACHE_FULL_total_count,             0
DIST_OFFPATH_DCACHE_FULL_total_pct,         -nan

DIST_OFFPATH_DCACHE_PARTIAL_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_pct,         -nan
DIST_OFFPATH_DCACHE_PARTIAL_total_count,             0
DIST_OFFPATH_DCACHE_PARTIAL_total_pct,         -nan

DIST_OFFPATH_DCACHE_NOTUSED_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_count,             0
DIST_OFFPATH_DCACHE_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_stddev,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_mean,         -nan
DIST_OFFPATH_DCACHE_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_L1_FULL_count,             0
DIST_OFFPATH_L1_FULL_pct,         -nan
DIST_OFFPATH_L1_FULL_total_count,             0
DIST_OFFPATH_L1_FULL_total_pct,         -nan

DIST_OFFPATH_L1_PARTIAL_count,             0
DIST_OFFPATH_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_L1_PARTIAL_total_count,             0
DIST_OFFPATH_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_L1_NOTUSED_count,             0
DIST_OFFPATH_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_total_count,             0
DIST_OFFPATH_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_L1_NOTUSED_total_stddev,         -nan

DIST_OFFPATH_JUST_L1_FULL_count,             0
DIST_OFFPATH_JUST_L1_FULL_pct,         -nan
DIST_OFFPATH_JUST_L1_FULL_total_count,             0
DIST_OFFPATH_JUST_L1_FULL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_PARTIAL_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_pct,         -nan
DIST_OFFPATH_JUST_L1_PARTIAL_total_count,             0
DIST_OFFPATH_JUST_L1_PARTIAL_total_pct,         -nan

DIST_OFFPATH_JUST_L1_NOTUSED_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_count,             0
DIST_OFFPATH_JUST_L1_NOTUSED_sum_total_pct,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_stddev,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_mean,         -nan
DIST_OFFPATH_JUST_L1_NOTUSED_total_stddev,         -nan

MLC_MISS_ONPATH_IFETCH_count,           143
MLC_MISS_ONPATH_IFETCH_pct,        0.123
MLC_MISS_ONPATH_IFETCH_total_count,           299
MLC_MISS_ONPATH_IFETCH_total_pct,        0.137

MLC_MISS_ONPATH_DFETCH_count,         97064
MLC_MISS_ONPATH_DFETCH_pct,       83.230
MLC_MISS_ONPATH_DFETCH_total_count,        186874
MLC_MISS_ONPATH_DFETCH_total_pct,       85.363

MLC_MISS_ONPATH_DSTORE_count,         19009
MLC_MISS_ONPATH_DSTORE_pct,       16.300
MLC_MISS_ONPATH_DSTORE_total_count,         31065
MLC_MISS_ONPATH_DSTORE_total_pct,       14.190

MLC_MISS_ONPATH_IPRF_count,             0
MLC_MISS_ONPATH_IPRF_pct,        0.000
MLC_MISS_ONPATH_IPRF_total_count,             0
MLC_MISS_ONPATH_IPRF_total_pct,        0.000

MLC_MISS_ONPATH_DPRF_count,             0
MLC_MISS_ONPATH_DPRF_pct,        0.000
MLC_MISS_ONPATH_DPRF_total_count,             0
MLC_MISS_ONPATH_DPRF_total_pct,        0.000

MLC_MISS_ONPATH_WB_count,           330
MLC_MISS_ONPATH_WB_pct,        0.283
MLC_MISS_ONPATH_WB_total_count,           496
MLC_MISS_ONPATH_WB_total_pct,        0.227

MLC_MISS_ONPATH_WB_NODIRTY_count,            76
MLC_MISS_ONPATH_WB_NODIRTY_pct,        0.065
MLC_MISS_ONPATH_WB_NODIRTY_total_count,           184
MLC_MISS_ONPATH_WB_NODIRTY_total_pct,        0.084
MLC_MISS_ONPATH_WB_NODIRTY_sum_count,        116622
MLC_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_count,        218918
MLC_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_ONPATH_WB_NODIRTY_mean,         1.18
MLC_MISS_ONPATH_WB_NODIRTY_stddev,         0.44
MLC_MISS_ONPATH_WB_NODIRTY_total_mean,         1.15
MLC_MISS_ONPATH_WB_NODIRTY_total_stddev,         0.42

MLC_MISS_OFFPATH_IFETCH_count,            26
MLC_MISS_OFFPATH_IFETCH_pct,        1.258
MLC_MISS_OFFPATH_IFETCH_total_count,            48
MLC_MISS_OFFPATH_IFETCH_total_pct,        0.874

MLC_MISS_OFFPATH_DFETCH_count,           831
MLC_MISS_OFFPATH_DFETCH_pct,       40.203
MLC_MISS_OFFPATH_DFETCH_total_count,          1386
MLC_MISS_OFFPATH_DFETCH_total_pct,       25.237

MLC_MISS_OFFPATH_DSTORE_count,            51
MLC_MISS_OFFPATH_DSTORE_pct,        2.467
MLC_MISS_OFFPATH_DSTORE_total_count,            75
MLC_MISS_OFFPATH_DSTORE_total_pct,        1.366

MLC_MISS_OFFPATH_IPRF_count,             0
MLC_MISS_OFFPATH_IPRF_pct,        0.000
MLC_MISS_OFFPATH_IPRF_total_count,             0
MLC_MISS_OFFPATH_IPRF_total_pct,        0.000

MLC_MISS_OFFPATH_DPRF_count,             0
MLC_MISS_OFFPATH_DPRF_pct,        0.000
MLC_MISS_OFFPATH_DPRF_total_count,             0
MLC_MISS_OFFPATH_DPRF_total_pct,        0.000

MLC_MISS_OFFPATH_WB_count,             0
MLC_MISS_OFFPATH_WB_pct,        0.000
MLC_MISS_OFFPATH_WB_total_count,             1
MLC_MISS_OFFPATH_WB_total_pct,        0.018

MLC_MISS_OFFPATH_WB_NODIRTY_count,          1159
MLC_MISS_OFFPATH_WB_NODIRTY_pct,       56.072
MLC_MISS_OFFPATH_WB_NODIRTY_total_count,          3982
MLC_MISS_OFFPATH_WB_NODIRTY_total_pct,       72.505
MLC_MISS_OFFPATH_WB_NODIRTY_sum_count,          2067
MLC_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          5492
MLC_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_MISS_OFFPATH_WB_NODIRTY_mean,         3.82
MLC_MISS_OFFPATH_WB_NODIRTY_stddev,         3.76
MLC_MISS_OFFPATH_WB_NODIRTY_total_mean,         4.63
MLC_MISS_OFFPATH_WB_NODIRTY_total_stddev,         4.51

MLC_HIT_ONPATH_IFETCH_count,             9
MLC_HIT_ONPATH_IFETCH_pct,        0.006
MLC_HIT_ONPATH_IFETCH_total_count,          1425
MLC_HIT_ONPATH_IFETCH_total_pct,        0.448

MLC_HIT_ONPATH_DFETCH_count,         86927
MLC_HIT_ONPATH_DFETCH_pct,       61.689
MLC_HIT_ONPATH_DFETCH_total_count,        149478
MLC_HIT_ONPATH_DFETCH_total_pct,       46.948

MLC_HIT_ONPATH_DSTORE_count,          5271
MLC_HIT_ONPATH_DSTORE_pct,        3.741
MLC_HIT_ONPATH_DSTORE_total_count,         11107
MLC_HIT_ONPATH_DSTORE_total_pct,        3.488

MLC_HIT_ONPATH_IPRF_count,             0
MLC_HIT_ONPATH_IPRF_pct,        0.000
MLC_HIT_ONPATH_IPRF_total_count,             0
MLC_HIT_ONPATH_IPRF_total_pct,        0.000

MLC_HIT_ONPATH_DPRF_count,             0
MLC_HIT_ONPATH_DPRF_pct,        0.000
MLC_HIT_ONPATH_DPRF_total_count,             0
MLC_HIT_ONPATH_DPRF_total_pct,        0.000

MLC_HIT_ONPATH_WB_count,            18
MLC_HIT_ONPATH_WB_pct,        0.013
MLC_HIT_ONPATH_WB_total_count,         56113
MLC_HIT_ONPATH_WB_total_pct,       17.624

MLC_HIT_ONPATH_WB_NODIRTY_count,         48686
MLC_HIT_ONPATH_WB_NODIRTY_pct,       34.551
MLC_HIT_ONPATH_WB_NODIRTY_total_count,        100268
MLC_HIT_ONPATH_WB_NODIRTY_total_pct,       31.492
MLC_HIT_ONPATH_WB_NODIRTY_sum_count,        140911
MLC_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_count,        318391
MLC_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_ONPATH_WB_NODIRTY_mean,         2.77
MLC_HIT_ONPATH_WB_NODIRTY_stddev,         2.86
MLC_HIT_ONPATH_WB_NODIRTY_total_mean,         3.31
MLC_HIT_ONPATH_WB_NODIRTY_total_stddev,         2.97

MLC_HIT_OFFPATH_IFETCH_count,             5
MLC_HIT_OFFPATH_IFETCH_pct,        0.416
MLC_HIT_OFFPATH_IFETCH_total_count,           283
MLC_HIT_OFFPATH_IFETCH_total_pct,        1.367

MLC_HIT_OFFPATH_DFETCH_count,           978
MLC_HIT_OFFPATH_DFETCH_pct,       81.432
MLC_HIT_OFFPATH_DFETCH_total_count,          1733
MLC_HIT_OFFPATH_DFETCH_total_pct,        8.371

MLC_HIT_OFFPATH_DSTORE_count,           171
MLC_HIT_OFFPATH_DSTORE_pct,       14.238
MLC_HIT_OFFPATH_DSTORE_total_count,           273
MLC_HIT_OFFPATH_DSTORE_total_pct,        1.319

MLC_HIT_OFFPATH_IPRF_count,             0
MLC_HIT_OFFPATH_IPRF_pct,        0.000
MLC_HIT_OFFPATH_IPRF_total_count,             0
MLC_HIT_OFFPATH_IPRF_total_pct,        0.000

MLC_HIT_OFFPATH_DPRF_count,             0
MLC_HIT_OFFPATH_DPRF_pct,        0.000
MLC_HIT_OFFPATH_DPRF_total_count,             0
MLC_HIT_OFFPATH_DPRF_total_pct,        0.000

MLC_HIT_OFFPATH_WB_count,             0
MLC_HIT_OFFPATH_WB_pct,        0.000
MLC_HIT_OFFPATH_WB_total_count,            67
MLC_HIT_OFFPATH_WB_total_pct,        0.324

MLC_HIT_OFFPATH_WB_NODIRTY_count,            47
MLC_HIT_OFFPATH_WB_NODIRTY_pct,        3.913
MLC_HIT_OFFPATH_WB_NODIRTY_total_count,         18346
MLC_HIT_OFFPATH_WB_NODIRTY_total_pct,       88.619
MLC_HIT_OFFPATH_WB_NODIRTY_sum_count,          1201
MLC_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_count,         20702
MLC_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MLC_HIT_OFFPATH_WB_NODIRTY_mean,         1.33
MLC_HIT_OFFPATH_WB_NODIRTY_stddev,         1.04
MLC_HIT_OFFPATH_WB_NODIRTY_total_mean,         5.44
MLC_HIT_OFFPATH_WB_NODIRTY_total_stddev,         5.32

L1_MISS_ONPATH_IFETCH_count,            91
L1_MISS_ONPATH_IFETCH_pct,        0.192
L1_MISS_ONPATH_IFETCH_total_count,           240
L1_MISS_ONPATH_IFETCH_total_pct,        0.154

L1_MISS_ONPATH_DFETCH_count,         24773
L1_MISS_ONPATH_DFETCH_pct,       52.153
L1_MISS_ONPATH_DFETCH_total_count,         90566
L1_MISS_ONPATH_DFETCH_total_pct,       58.290

L1_MISS_ONPATH_DSTORE_count,          4988
L1_MISS_ONPATH_DSTORE_pct,       10.501
L1_MISS_ONPATH_DSTORE_total_count,          7893
L1_MISS_ONPATH_DSTORE_total_pct,        5.080

L1_MISS_ONPATH_IPRF_count,             0
L1_MISS_ONPATH_IPRF_pct,        0.000
L1_MISS_ONPATH_IPRF_total_count,             0
L1_MISS_ONPATH_IPRF_total_pct,        0.000

L1_MISS_ONPATH_DPRF_count,             0
L1_MISS_ONPATH_DPRF_pct,        0.000
L1_MISS_ONPATH_DPRF_total_count,             0
L1_MISS_ONPATH_DPRF_total_pct,        0.000

L1_MISS_ONPATH_WB_count,           140
L1_MISS_ONPATH_WB_pct,        0.295
L1_MISS_ONPATH_WB_total_count,           248
L1_MISS_ONPATH_WB_total_pct,        0.160

L1_MISS_ONPATH_WB_NODIRTY_count,         17509
L1_MISS_ONPATH_WB_NODIRTY_pct,       36.860
L1_MISS_ONPATH_WB_NODIRTY_total_count,         56425
L1_MISS_ONPATH_WB_NODIRTY_total_pct,       36.316
L1_MISS_ONPATH_WB_NODIRTY_sum_count,         47501
L1_MISS_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_sum_total_count,        155372
L1_MISS_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_ONPATH_WB_NODIRTY_mean,         2.96
L1_MISS_ONPATH_WB_NODIRTY_stddev,         2.96
L1_MISS_ONPATH_WB_NODIRTY_total_mean,         2.87
L1_MISS_ONPATH_WB_NODIRTY_total_stddev,         2.94

L1_MISS_OFFPATH_IFETCH_count,            23
L1_MISS_OFFPATH_IFETCH_pct,        2.066
L1_MISS_OFFPATH_IFETCH_total_count,            66
L1_MISS_OFFPATH_IFETCH_total_pct,        1.593

L1_MISS_OFFPATH_DFETCH_count,           170
L1_MISS_OFFPATH_DFETCH_pct,       15.274
L1_MISS_OFFPATH_DFETCH_total_count,           445
L1_MISS_OFFPATH_DFETCH_total_pct,       10.741

L1_MISS_OFFPATH_DSTORE_count,             6
L1_MISS_OFFPATH_DSTORE_pct,        0.539
L1_MISS_OFFPATH_DSTORE_total_count,            10
L1_MISS_OFFPATH_DSTORE_total_pct,        0.241

L1_MISS_OFFPATH_IPRF_count,             0
L1_MISS_OFFPATH_IPRF_pct,        0.000
L1_MISS_OFFPATH_IPRF_total_count,             0
L1_MISS_OFFPATH_IPRF_total_pct,        0.000

L1_MISS_OFFPATH_DPRF_count,             0
L1_MISS_OFFPATH_DPRF_pct,        0.000
L1_MISS_OFFPATH_DPRF_total_count,             0
L1_MISS_OFFPATH_DPRF_total_pct,        0.000

L1_MISS_OFFPATH_WB_count,             0
L1_MISS_OFFPATH_WB_pct,        0.000
L1_MISS_OFFPATH_WB_total_count,             3
L1_MISS_OFFPATH_WB_total_pct,        0.072

L1_MISS_OFFPATH_WB_NODIRTY_count,           914
L1_MISS_OFFPATH_WB_NODIRTY_pct,       82.120
L1_MISS_OFFPATH_WB_NODIRTY_total_count,          3619
L1_MISS_OFFPATH_WB_NODIRTY_total_pct,       87.352
L1_MISS_OFFPATH_WB_NODIRTY_sum_count,          1113
L1_MISS_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_count,          4143
L1_MISS_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_MISS_OFFPATH_WB_NODIRTY_mean,         5.09
L1_MISS_OFFPATH_WB_NODIRTY_stddev,         4.96
L1_MISS_OFFPATH_WB_NODIRTY_total_mean,         5.36
L1_MISS_OFFPATH_WB_NODIRTY_total_stddev,         5.24

L1_HIT_ONPATH_IFETCH_count,           136
L1_HIT_ONPATH_IFETCH_pct,        0.113
L1_HIT_ONPATH_IFETCH_total_count,           177
L1_HIT_ONPATH_IFETCH_total_pct,        0.092

L1_HIT_ONPATH_DFETCH_count,         72465
L1_HIT_ONPATH_DFETCH_pct,       60.040
L1_HIT_ONPATH_DFETCH_total_count,         96719
L1_HIT_ONPATH_DFETCH_total_pct,       50.155

L1_HIT_ONPATH_DSTORE_count,         14076
L1_HIT_ONPATH_DSTORE_pct,       11.662
L1_HIT_ONPATH_DSTORE_total_count,         23229
L1_HIT_ONPATH_DSTORE_total_pct,       12.046

L1_HIT_ONPATH_IPRF_count,             0
L1_HIT_ONPATH_IPRF_pct,        0.000
L1_HIT_ONPATH_IPRF_total_count,             0
L1_HIT_ONPATH_IPRF_total_pct,        0.000

L1_HIT_ONPATH_DPRF_count,             0
L1_HIT_ONPATH_DPRF_pct,        0.000
L1_HIT_ONPATH_DPRF_total_count,             0
L1_HIT_ONPATH_DPRF_total_pct,        0.000

L1_HIT_ONPATH_WB_count,           121
L1_HIT_ONPATH_WB_pct,        0.100
L1_HIT_ONPATH_WB_total_count,           152
L1_HIT_ONPATH_WB_total_pct,        0.079

L1_HIT_ONPATH_WB_NODIRTY_count,         33897
L1_HIT_ONPATH_WB_NODIRTY_pct,       28.085
L1_HIT_ONPATH_WB_NODIRTY_total_count,         72563
L1_HIT_ONPATH_WB_NODIRTY_total_pct,       37.629
L1_HIT_ONPATH_WB_NODIRTY_sum_count,        120695
L1_HIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_sum_total_count,        192840
L1_HIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_ONPATH_WB_NODIRTY_mean,         2.52
L1_HIT_ONPATH_WB_NODIRTY_stddev,         2.57
L1_HIT_ONPATH_WB_NODIRTY_total_mean,         3.00
L1_HIT_ONPATH_WB_NODIRTY_total_stddev,         2.99

L1_HIT_OFFPATH_IFETCH_count,            30
L1_HIT_OFFPATH_IFETCH_pct,        3.542
L1_HIT_OFFPATH_IFETCH_total_count,            38
L1_HIT_OFFPATH_IFETCH_total_pct,        3.357

L1_HIT_OFFPATH_DFETCH_count,           572
L1_HIT_OFFPATH_DFETCH_pct,       67.532
L1_HIT_OFFPATH_DFETCH_total_count,           750
L1_HIT_OFFPATH_DFETCH_total_pct,       66.254

L1_HIT_OFFPATH_DSTORE_count,            42
L1_HIT_OFFPATH_DSTORE_pct,        4.959
L1_HIT_OFFPATH_DSTORE_total_count,            61
L1_HIT_OFFPATH_DSTORE_total_pct,        5.389

L1_HIT_OFFPATH_IPRF_count,             0
L1_HIT_OFFPATH_IPRF_pct,        0.000
L1_HIT_OFFPATH_IPRF_total_count,             0
L1_HIT_OFFPATH_IPRF_total_pct,        0.000

L1_HIT_OFFPATH_DPRF_count,             0
L1_HIT_OFFPATH_DPRF_pct,        0.000
L1_HIT_OFFPATH_DPRF_total_count,             0
L1_HIT_OFFPATH_DPRF_total_pct,        0.000

L1_HIT_OFFPATH_WB_count,            13
L1_HIT_OFFPATH_WB_pct,        1.535
L1_HIT_OFFPATH_WB_total_count,            14
L1_HIT_OFFPATH_WB_total_pct,        1.237

L1_HIT_OFFPATH_WB_NODIRTY_count,           190
L1_HIT_OFFPATH_WB_NODIRTY_pct,       22.432
L1_HIT_OFFPATH_WB_NODIRTY_total_count,           269
L1_HIT_OFFPATH_WB_NODIRTY_total_pct,       23.763
L1_HIT_OFFPATH_WB_NODIRTY_sum_count,           847
L1_HIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_count,          1132
L1_HIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
L1_HIT_OFFPATH_WB_NODIRTY_mean,         2.20
L1_HIT_OFFPATH_WB_NODIRTY_stddev,         2.33
L1_HIT_OFFPATH_WB_NODIRTY_total_mean,         2.26
L1_HIT_OFFPATH_WB_NODIRTY_total_stddev,         2.39

DRAM_CYCLES_count,             0
DRAM_CYCLES_total_count,             0

DRAM_UNBLOCK_CYCLES_count,             0
DRAM_UNBLOCK_CYCLES_pct,         -nan
DRAM_UNBLOCK_CYCLES_total_count,             0
DRAM_UNBLOCK_CYCLES_total_pct,         -nan

DRAM_UNBLOCK_PERIODS_count,             0
DRAM_UNBLOCK_PERIODS_total_count,             0

MEM_REQ_BUFFER_FULL_count,          4105
MEM_REQ_BUFFER_FULL_total_count,          4882

MEM_REQ_BUFFER_FULL_DENIED_DEMAND_count,            13
MEM_REQ_BUFFER_FULL_DENIED_DEMAND_total_count,            13

CORE_MEM_BLOCKED_count,            19
CORE_MEM_BLOCKED_total_count,            19

MEM_REQ_BUFFER_FULL_DENIED_IFETCH_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IFETCH_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DFETCH_count,            10
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_pct,       76.923
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_count,            10
MEM_REQ_BUFFER_FULL_DENIED_DFETCH_total_pct,       76.923

MEM_REQ_BUFFER_FULL_DENIED_DSTORE_count,             3
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_pct,       23.077
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_count,             3
MEM_REQ_BUFFER_FULL_DENIED_DSTORE_total_pct,       23.077

MEM_REQ_BUFFER_FULL_DENIED_IPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_IPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_DPRF_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_DPRF_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_total_pct,        0.000

MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_count,             0
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_count,            13
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_count,            13
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_mean,         1.23
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_stddev,         0.44
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_mean,         1.23
MEM_REQ_BUFFER_FULL_DENIED_WB_NODIRTY_total_stddev,         0.44

MEM_QUEUE_FULL_count,          4092
MEM_QUEUE_FULL_total_count,          4869

MEM_REQ_BUFFER_MISS_count,        324852
MEM_REQ_BUFFER_MISS_pct,       27.554
MEM_REQ_BUFFER_MISS_total_count,        723225
MEM_REQ_BUFFER_MISS_total_pct,       30.768

MEM_REQ_BUFFER_HIT_count,        854121
MEM_REQ_BUFFER_HIT_pct,       72.446
MEM_REQ_BUFFER_HIT_total_count,       1627369
MEM_REQ_BUFFER_HIT_total_pct,       69.232
MEM_REQ_BUFFER_HIT_sum_count,       1178973
MEM_REQ_BUFFER_HIT_sum_pct,      100.000
MEM_REQ_BUFFER_HIT_sum_total_count,       2350594
MEM_REQ_BUFFER_HIT_sum_total_pct,      100.000
MEM_REQ_BUFFER_HIT_mean,         0.72
MEM_REQ_BUFFER_HIT_stddev,         0.66
MEM_REQ_BUFFER_HIT_total_mean,         0.69
MEM_REQ_BUFFER_HIT_total_stddev,         0.63

MEM_REQ_FDIP_BUFFER_HIT_count,          1631
MEM_REQ_FDIP_BUFFER_HIT_total_count,         26727

MEM_REQ_FDIP_CYCLE_DELTA_count,        248952
MEM_REQ_FDIP_CYCLE_DELTA_total_count,        958749

MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_count,             0
MEM_REQ_DEMAND_ICACHE_BUFFER_HIT_total_count,             0

MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_count,             0
MEM_REQ_DEMAND_ICACHE_CYCLE_DELTA_total_count,             0

MEM_REQ_IFETCH_count,             0
MEM_REQ_IFETCH_pct,        0.000
MEM_REQ_IFETCH_total_count,             0
MEM_REQ_IFETCH_total_pct,        0.000

MEM_REQ_DFETCH_count,        185800
MEM_REQ_DFETCH_pct,       57.195
MEM_REQ_DFETCH_total_count,        339471
MEM_REQ_DFETCH_total_pct,       46.939

MEM_REQ_DSTORE_count,         24502
MEM_REQ_DSTORE_pct,        7.543
MEM_REQ_DSTORE_total_count,         42520
MEM_REQ_DSTORE_total_pct,        5.879

MEM_REQ_IPRF_count,             0
MEM_REQ_IPRF_pct,        0.000
MEM_REQ_IPRF_total_count,             0
MEM_REQ_IPRF_total_pct,        0.000

MEM_REQ_DPRF_count,             0
MEM_REQ_DPRF_pct,        0.000
MEM_REQ_DPRF_total_count,             0
MEM_REQ_DPRF_total_pct,        0.000

MEM_REQ_WB_count,           497
MEM_REQ_WB_pct,        0.153
MEM_REQ_WB_total_count,         58306
MEM_REQ_WB_total_pct,        8.062

MEM_REQ_WB_NODIRTY_count,        114053
MEM_REQ_WB_NODIRTY_pct,       35.109
MEM_REQ_WB_NODIRTY_total_count,        282928
MEM_REQ_WB_NODIRTY_total_pct,       39.120
MEM_REQ_WB_NODIRTY_sum_count,        324852
MEM_REQ_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_WB_NODIRTY_sum_total_count,        723225
MEM_REQ_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_WB_NODIRTY_mean,         2.84
MEM_REQ_WB_NODIRTY_stddev,         2.89
MEM_REQ_WB_NODIRTY_total_mean,         3.34
MEM_REQ_WB_NODIRTY_total_stddev,         3.17

LD_NO_FORWARD_count,       3520202
LD_NO_FORWARD_pct,       64.724
LD_NO_FORWARD_total_count,       7354258
LD_NO_FORWARD_total_pct,       65.300

FORWARDED_LD_count,       1918586
FORWARDED_LD_pct,       35.276
FORWARDED_LD_total_count,       3907985
FORWARDED_LD_total_pct,       34.700
FORWARDED_LD_sum_count,       5438788
FORWARDED_LD_sum_pct,      100.000
FORWARDED_LD_sum_total_count,      11262243
FORWARDED_LD_sum_total_pct,      100.000
FORWARDED_LD_mean,         0.35
FORWARDED_LD_stddev,         0.44
FORWARDED_LD_total_mean,         0.35
FORWARDED_LD_total_stddev,         0.44

WRONGPATH_L1Q_REMOVALS_count,             0
WRONGPATH_L1Q_REMOVALS_pct,         -nan
WRONGPATH_L1Q_REMOVALS_total_count,             0
WRONGPATH_L1Q_REMOVALS_total_pct,         -nan

WRONGPATH_BUSQ_REMOVALS_count,             0
WRONGPATH_BUSQ_REMOVALS_pct,         -nan
WRONGPATH_BUSQ_REMOVALS_total_count,             0
WRONGPATH_BUSQ_REMOVALS_total_pct,         -nan

WRONGPATH_MEMQ_REMOVALS_count,             0
WRONGPATH_MEMQ_REMOVALS_pct,         -nan
WRONGPATH_MEMQ_REMOVALS_total_count,             0
WRONGPATH_MEMQ_REMOVALS_total_pct,         -nan

WRONGPATH_L1FILLQ_REMOVALS_count,             0
WRONGPATH_L1FILLQ_REMOVALS_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_sum_total_count,             0
WRONGPATH_L1FILLQ_REMOVALS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_REMOVALS_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_stddev,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_mean,         -nan
WRONGPATH_L1FILLQ_REMOVALS_total_stddev,         -nan

WRONGPATH_L1Q_DEMOTIONS_count,             0
WRONGPATH_L1Q_DEMOTIONS_pct,         -nan
WRONGPATH_L1Q_DEMOTIONS_total_count,             0
WRONGPATH_L1Q_DEMOTIONS_total_pct,         -nan

WRONGPATH_BUSQ_DEMOTIONS_count,             0
WRONGPATH_BUSQ_DEMOTIONS_pct,         -nan
WRONGPATH_BUSQ_DEMOTIONS_total_count,             0
WRONGPATH_BUSQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_MEMQ_DEMOTIONS_count,             0
WRONGPATH_MEMQ_DEMOTIONS_pct,         -nan
WRONGPATH_MEMQ_DEMOTIONS_total_count,             0
WRONGPATH_MEMQ_DEMOTIONS_total_pct,         -nan

WRONGPATH_L1FILLQ_DEMOTIONS_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_count,             0
WRONGPATH_L1FILLQ_DEMOTIONS_sum_total_pct,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_stddev,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_mean,         -nan
WRONGPATH_L1FILLQ_DEMOTIONS_total_stddev,         -nan

PROMOTION_QMLC_count,           186
PROMOTION_QMLC_pct,       41.425
PROMOTION_QMLC_total_count,          2142
PROMOTION_QMLC_total_pct,       82.100

PROMOTION_QL1_count,           263
PROMOTION_QL1_pct,       58.575
PROMOTION_QL1_total_count,           467
PROMOTION_QL1_total_pct,       17.900
PROMOTION_QL1_sum_count,           449
PROMOTION_QL1_sum_pct,      100.000
PROMOTION_QL1_sum_total_count,          2609
PROMOTION_QL1_sum_total_pct,      100.000
PROMOTION_QL1_mean,         0.59
PROMOTION_QL1_stddev,         0.55
PROMOTION_QL1_total_mean,         0.18
PROMOTION_QL1_total_stddev,         0.36

PROMOTION_QBUSOUT_count,             0
PROMOTION_QBUSOUT_total_count,             0

PROMOTION_QMEM_count,             0
PROMOTION_QMEM_total_count,             0

PROMOTION_QL1FILL_count,             8
PROMOTION_QL1FILL_total_count,           497

PROMOTION_QMLC_FILL_count,            16
PROMOTION_QMLC_FILL_total_count,            50

NOPROMOTION_QMEM_count,             0
NOPROMOTION_QMEM_total_count,             0

NOPROMOTION_QL1FILL_count,             0
NOPROMOTION_QL1FILL_pct,         -nan
NOPROMOTION_QL1FILL_total_count,             0
NOPROMOTION_QL1FILL_total_pct,         -nan

NOPROMOTION_QMLC_FILL_count,             0
NOPROMOTION_QMLC_FILL_pct,         -nan
NOPROMOTION_QMLC_FILL_total_count,             0
NOPROMOTION_QMLC_FILL_total_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_count,             0
NOPROMOTION_QMLC_FILL_sum_pct,         -nan
NOPROMOTION_QMLC_FILL_sum_total_count,             0
NOPROMOTION_QMLC_FILL_sum_total_pct,         -nan
NOPROMOTION_QMLC_FILL_mean,         -nan
NOPROMOTION_QMLC_FILL_stddev,         -nan
NOPROMOTION_QMLC_FILL_total_mean,         -nan
NOPROMOTION_QMLC_FILL_total_stddev,         -nan

PROMOTION_FROM_FDIP_OFF_TO_ON_count,            21
PROMOTION_FROM_FDIP_OFF_TO_ON_total_count,           117

ICACHE_FILL_CORRECT_REQ_count,           490
ICACHE_FILL_CORRECT_REQ_pct,       28.210
ICACHE_FILL_CORRECT_REQ_total_count,          2989
ICACHE_FILL_CORRECT_REQ_total_pct,        3.687

ICACHE_FILL_INCORRECT_REQ_count,          1247
ICACHE_FILL_INCORRECT_REQ_pct,       71.790
ICACHE_FILL_INCORRECT_REQ_total_count,         78071
ICACHE_FILL_INCORRECT_REQ_total_pct,       96.313
ICACHE_FILL_INCORRECT_REQ_sum_count,          1737
ICACHE_FILL_INCORRECT_REQ_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_sum_total_count,         81060
ICACHE_FILL_INCORRECT_REQ_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_mean,         0.72
ICACHE_FILL_INCORRECT_REQ_stddev,         0.65
ICACHE_FILL_INCORRECT_REQ_total_mean,         0.96
ICACHE_FILL_INCORRECT_REQ_total_stddev,         0.95

ICACHE_FILL_CORRECT_REQ_BY_FDIP_count,           490
ICACHE_FILL_CORRECT_REQ_BY_FDIP_pct,       28.210
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_count,          2989
ICACHE_FILL_CORRECT_REQ_BY_FDIP_total_pct,        3.687

ICACHE_FILL_INCORRECT_REQ_BY_FDIP_count,          1247
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_pct,       71.790
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_count,         78071
ICACHE_FILL_INCORRECT_REQ_BY_FDIP_total_pct,       96.313

ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_count,             0
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_pct,        0.000
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_count,             0
ICACHE_FILL_CORRECT_REQ_BY_ICACHE_DEMAND_total_pct,        0.000

ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_pct,        0.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_pct,        0.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_count,          1737
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_total_count,         81060
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_sum_total_pct,      100.000
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_mean,         0.72
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_stddev,         0.24
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_mean,         0.96
ICACHE_FILL_INCORRECT_REQ_BY_ICACHE_DEMA_total_stddev,         0.04

ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_B_count,           285
ICACHE_FILL_CORRECT_REQ_BY_ON_FDIP_HIT_B_total_count,          1874

ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT__count,             0
ICACHE_FILL_CORRECT_REQ_BY_OFF_FDIP_HIT__total_count,             0

ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_count,            95
ICACHE_FILL_INCORRECT_REQ_BY_ON_FDIP_HIT_total_count,           296

ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HI_count,             0
ICACHE_FILL_INCORRECT_REQ_BY_OFF_FDIP_HI_total_count,             0

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_count,    7927390915
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_total_count,   11290124381

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_I_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_I_total_count,             0

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_F_count,        100494
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_F_total_count,        357101

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_count,         25591
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_total_count,         66955

ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_count,             0
ICACHE_FILL_CORRECT_REQ_CYCLE_DELTA_BY_O_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_count,   19713459050
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_total_count,  129882557588

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,        343223
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,       2163699

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_count,             0
ICACHE_FILL_INCORRECT_REQ_CYCLE_DELTA_BY_total_count,             0

MEM_REQ_INIT_count,        324852
MEM_REQ_INIT_total_count,        723225

MEM_REQ_COMPLETE_count,        312348
MEM_REQ_COMPLETE_pct,        0.962
MEM_REQ_COMPLETE_total_count,        692764
MEM_REQ_COMPLETE_total_pct,        0.958

MEM_REQ_KILLED_count,         12512
MEM_REQ_KILLED_pct,        0.039
MEM_REQ_KILLED_total_count,         30461
MEM_REQ_KILLED_total_pct,        0.042

MEM_REQ_COMPLETE_MLC_count,        142188
MEM_REQ_COMPLETE_MLC_pct,        0.438
MEM_REQ_COMPLETE_MLC_total_count,        339277
MEM_REQ_COMPLETE_MLC_total_pct,        0.469

MEM_REQ_COMPLETE_L1_count,         33917
MEM_REQ_COMPLETE_L1_pct,        0.104
MEM_REQ_COMPLETE_L1_total_count,         73305
MEM_REQ_COMPLETE_L1_total_pct,        0.101

MEM_REQ_COMPLETE_MEM_count,        136243
MEM_REQ_COMPLETE_MEM_pct,        0.419
MEM_REQ_COMPLETE_MEM_total_count,        280182
MEM_REQ_COMPLETE_MEM_total_pct,        0.387

MEM_REQ_INIT_ONPATH_count,        320793
MEM_REQ_INIT_ONPATH_pct,        0.988
MEM_REQ_INIT_ONPATH_total_count,        693890
MEM_REQ_INIT_ONPATH_total_pct,        0.959

MEM_REQ_INIT_OFFPATH_count,          4059
MEM_REQ_INIT_OFFPATH_pct,        0.012
MEM_REQ_INIT_OFFPATH_total_count,         29335
MEM_REQ_INIT_OFFPATH_total_pct,        0.041

MEM_REQ_COMPLETE_ONPATH_count,        309282
MEM_REQ_COMPLETE_ONPATH_pct,        0.990
MEM_REQ_COMPLETE_ONPATH_total_count,        667186
MEM_REQ_COMPLETE_ONPATH_total_pct,        0.963

MEM_REQ_COMPLETE_OFFPATH_count,          3066
MEM_REQ_COMPLETE_OFFPATH_pct,        0.010
MEM_REQ_COMPLETE_OFFPATH_total_count,         25578
MEM_REQ_COMPLETE_OFFPATH_total_pct,        0.037

MEM_REQ_INIT_IFETCH_count,             0
MEM_REQ_INIT_IFETCH_pct,        0.000
MEM_REQ_INIT_IFETCH_total_count,             0
MEM_REQ_INIT_IFETCH_total_pct,        0.000

MEM_REQ_INIT_DFETCH_count,        185800
MEM_REQ_INIT_DFETCH_pct,       87.625
MEM_REQ_INIT_DFETCH_total_count,        339471
MEM_REQ_INIT_DFETCH_total_pct,       73.312

MEM_REQ_INIT_DSTORE_count,         24502
MEM_REQ_INIT_DSTORE_pct,       11.555
MEM_REQ_INIT_DSTORE_total_count,         42520
MEM_REQ_INIT_DSTORE_total_pct,        9.183

MEM_REQ_INIT_IPRF_count,             0
MEM_REQ_INIT_IPRF_pct,        0.000
MEM_REQ_INIT_IPRF_total_count,             0
MEM_REQ_INIT_IPRF_total_pct,        0.000

MEM_REQ_INIT_DPRF_count,             0
MEM_REQ_INIT_DPRF_pct,        0.000
MEM_REQ_INIT_DPRF_total_count,             0
MEM_REQ_INIT_DPRF_total_pct,        0.000

MEM_REQ_INIT_WB_count,           497
MEM_REQ_INIT_WB_pct,        0.234
MEM_REQ_INIT_WB_total_count,         58306
MEM_REQ_INIT_WB_total_pct,       12.592

MEM_REQ_INIT_WB_NODIRTY_count,          1240
MEM_REQ_INIT_WB_NODIRTY_pct,        0.585
MEM_REQ_INIT_WB_NODIRTY_total_count,         22754
MEM_REQ_INIT_WB_NODIRTY_total_pct,        4.914
MEM_REQ_INIT_WB_NODIRTY_sum_count,        212039
MEM_REQ_INIT_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_sum_total_count,        463051
MEM_REQ_INIT_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_WB_NODIRTY_mean,         1.15
MEM_REQ_INIT_WB_NODIRTY_stddev,         0.53
MEM_REQ_INIT_WB_NODIRTY_total_mean,         1.84
MEM_REQ_INIT_WB_NODIRTY_total_stddev,         1.67

MEM_REQ_COMPLETE_IFETCH_count,         25493
MEM_REQ_COMPLETE_IFETCH_pct,        7.839
MEM_REQ_COMPLETE_IFETCH_total_count,         74142
MEM_REQ_COMPLETE_IFETCH_total_pct,       10.231

MEM_REQ_COMPLETE_DFETCH_count,        273605
MEM_REQ_COMPLETE_DFETCH_pct,       84.137
MEM_REQ_COMPLETE_DFETCH_total_count,        528385
MEM_REQ_COMPLETE_DFETCH_total_pct,       72.913

MEM_REQ_COMPLETE_DSTORE_count,         24664
MEM_REQ_COMPLETE_DSTORE_pct,        7.584
MEM_REQ_COMPLETE_DSTORE_total_count,         43356
MEM_REQ_COMPLETE_DSTORE_total_pct,        5.983

MEM_REQ_COMPLETE_IPRF_count,             0
MEM_REQ_COMPLETE_IPRF_pct,        0.000
MEM_REQ_COMPLETE_IPRF_total_count,             0
MEM_REQ_COMPLETE_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_DPRF_count,             0
MEM_REQ_COMPLETE_DPRF_pct,        0.000
MEM_REQ_COMPLETE_DPRF_total_count,             0
MEM_REQ_COMPLETE_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_WB_count,           291
MEM_REQ_COMPLETE_WB_pct,        0.089
MEM_REQ_COMPLETE_WB_total_count,         56594
MEM_REQ_COMPLETE_WB_total_pct,        7.810

MEM_REQ_COMPLETE_WB_NODIRTY_count,          1138
MEM_REQ_COMPLETE_WB_NODIRTY_pct,        0.350
MEM_REQ_COMPLETE_WB_NODIRTY_total_count,         22200
MEM_REQ_COMPLETE_WB_NODIRTY_total_pct,        3.063
MEM_REQ_COMPLETE_WB_NODIRTY_sum_count,        325191
MEM_REQ_COMPLETE_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_count,        724677
MEM_REQ_COMPLETE_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_WB_NODIRTY_mean,         1.02
MEM_REQ_COMPLETE_WB_NODIRTY_stddev,         0.42
MEM_REQ_COMPLETE_WB_NODIRTY_total_mean,         1.42
MEM_REQ_COMPLETE_WB_NODIRTY_total_stddev,         1.36

MEM_REQ_KILLED_IFETCH_count,         99970
MEM_REQ_KILLED_IFETCH_pct,      100.000
MEM_REQ_KILLED_IFETCH_total_count,        228261
MEM_REQ_KILLED_IFETCH_total_pct,      100.000

MEM_REQ_KILLED_DFETCH_count,             0
MEM_REQ_KILLED_DFETCH_pct,        0.000
MEM_REQ_KILLED_DFETCH_total_count,             0
MEM_REQ_KILLED_DFETCH_total_pct,        0.000

MEM_REQ_KILLED_DSTORE_count,             0
MEM_REQ_KILLED_DSTORE_pct,        0.000
MEM_REQ_KILLED_DSTORE_total_count,             0
MEM_REQ_KILLED_DSTORE_total_pct,        0.000

MEM_REQ_KILLED_IPRF_count,             0
MEM_REQ_KILLED_IPRF_pct,        0.000
MEM_REQ_KILLED_IPRF_total_count,             0
MEM_REQ_KILLED_IPRF_total_pct,        0.000

MEM_REQ_KILLED_DPRF_count,             0
MEM_REQ_KILLED_DPRF_pct,        0.000
MEM_REQ_KILLED_DPRF_total_count,             0
MEM_REQ_KILLED_DPRF_total_pct,        0.000

MEM_REQ_KILLED_WB_count,             0
MEM_REQ_KILLED_WB_pct,        0.000
MEM_REQ_KILLED_WB_total_count,             0
MEM_REQ_KILLED_WB_total_pct,        0.000

MEM_REQ_KILLED_WB_NODIRTY_count,             0
MEM_REQ_KILLED_WB_NODIRTY_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_total_count,             0
MEM_REQ_KILLED_WB_NODIRTY_total_pct,        0.000
MEM_REQ_KILLED_WB_NODIRTY_sum_count,         99970
MEM_REQ_KILLED_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_sum_total_count,        228261
MEM_REQ_KILLED_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_KILLED_WB_NODIRTY_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_stddev,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_mean,         0.00
MEM_REQ_KILLED_WB_NODIRTY_total_stddev,         0.00

MEM_REQ_INIT_OFFPATH_IFETCH_count,         12512
MEM_REQ_INIT_OFFPATH_IFETCH_pct,       75.505
MEM_REQ_INIT_OFFPATH_IFETCH_total_count,         30461
MEM_REQ_INIT_OFFPATH_IFETCH_total_pct,       50.942

MEM_REQ_INIT_OFFPATH_DFETCH_count,          2591
MEM_REQ_INIT_OFFPATH_DFETCH_pct,       15.636
MEM_REQ_INIT_OFFPATH_DFETCH_total_count,          6223
MEM_REQ_INIT_OFFPATH_DFETCH_total_pct,       10.407

MEM_REQ_INIT_OFFPATH_DSTORE_count,           228
MEM_REQ_INIT_OFFPATH_DSTORE_pct,        1.376
MEM_REQ_INIT_OFFPATH_DSTORE_total_count,           358
MEM_REQ_INIT_OFFPATH_DSTORE_total_pct,        0.599

MEM_REQ_INIT_OFFPATH_IPRF_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_IPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_DPRF_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_pct,        0.000
MEM_REQ_INIT_OFFPATH_DPRF_total_count,             0
MEM_REQ_INIT_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_count,             0
MEM_REQ_INIT_OFFPATH_WB_pct,        0.000
MEM_REQ_INIT_OFFPATH_WB_total_count,             0
MEM_REQ_INIT_OFFPATH_WB_total_pct,        0.000

MEM_REQ_INIT_OFFPATH_WB_NODIRTY_count,          1240
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_pct,        7.483
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_count,         22754
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_pct,       38.053
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_count,         16571
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_count,         59796
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_mean,         0.63
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_stddev,         1.49
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_mean,         2.40
MEM_REQ_INIT_OFFPATH_WB_NODIRTY_total_stddev,         2.71

MEM_REQ_INIT_ONPATH_IFETCH_count,             0
MEM_REQ_INIT_ONPATH_IFETCH_pct,        0.000
MEM_REQ_INIT_ONPATH_IFETCH_total_count,             0
MEM_REQ_INIT_ONPATH_IFETCH_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DFETCH_count,        183209
MEM_REQ_INIT_ONPATH_DFETCH_pct,       88.090
MEM_REQ_INIT_ONPATH_DFETCH_total_count,        333248
MEM_REQ_INIT_ONPATH_DFETCH_total_pct,       76.836

MEM_REQ_INIT_ONPATH_DSTORE_count,         24274
MEM_REQ_INIT_ONPATH_DSTORE_pct,       11.671
MEM_REQ_INIT_ONPATH_DSTORE_total_count,         42162
MEM_REQ_INIT_ONPATH_DSTORE_total_pct,        9.721

MEM_REQ_INIT_ONPATH_IPRF_count,             0
MEM_REQ_INIT_ONPATH_IPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_IPRF_total_count,             0
MEM_REQ_INIT_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_DPRF_count,             0
MEM_REQ_INIT_ONPATH_DPRF_pct,        0.000
MEM_REQ_INIT_ONPATH_DPRF_total_count,             0
MEM_REQ_INIT_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_INIT_ONPATH_WB_count,           497
MEM_REQ_INIT_ONPATH_WB_pct,        0.239
MEM_REQ_INIT_ONPATH_WB_total_count,         58306
MEM_REQ_INIT_ONPATH_WB_total_pct,       13.443

MEM_REQ_INIT_ONPATH_WB_NODIRTY_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_count,             0
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_pct,        0.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_count,        207980
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_count,        433716
MEM_REQ_INIT_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_INIT_ONPATH_WB_NODIRTY_mean,         1.13
MEM_REQ_INIT_ONPATH_WB_NODIRTY_stddev,         0.37
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_mean,         1.63
MEM_REQ_INIT_ONPATH_WB_NODIRTY_total_stddev,         1.36

MEM_REQ_MATCH_IFETCH_count,         25383
MEM_REQ_MATCH_IFETCH_pct,        2.655
MEM_REQ_MATCH_IFETCH_total_count,         73734
MEM_REQ_MATCH_IFETCH_total_pct,        3.991

MEM_REQ_MATCH_DFETCH_count,        283504
MEM_REQ_MATCH_DFETCH_pct,       29.654
MEM_REQ_MATCH_DFETCH_total_count,        613135
MEM_REQ_MATCH_DFETCH_total_pct,       33.186

MEM_REQ_MATCH_DSTORE_count,        645722
MEM_REQ_MATCH_DSTORE_pct,       67.541
MEM_REQ_MATCH_DSTORE_total_count,       1114703
MEM_REQ_MATCH_DSTORE_total_pct,       60.333

MEM_REQ_MATCH_IPRF_count,             0
MEM_REQ_MATCH_IPRF_pct,        0.000
MEM_REQ_MATCH_IPRF_total_count,             0
MEM_REQ_MATCH_IPRF_total_pct,        0.000

MEM_REQ_MATCH_DPRF_count,             0
MEM_REQ_MATCH_DPRF_pct,        0.000
MEM_REQ_MATCH_DPRF_total_count,             0
MEM_REQ_MATCH_DPRF_total_pct,        0.000

MEM_REQ_MATCH_WB_count,           684
MEM_REQ_MATCH_WB_pct,        0.072
MEM_REQ_MATCH_WB_total_count,         39070
MEM_REQ_MATCH_WB_total_pct,        2.115

MEM_REQ_MATCH_WB_NODIRTY_count,           755
MEM_REQ_MATCH_WB_NODIRTY_pct,        0.079
MEM_REQ_MATCH_WB_NODIRTY_total_count,          6945
MEM_REQ_MATCH_WB_NODIRTY_total_pct,        0.376
MEM_REQ_MATCH_WB_NODIRTY_sum_count,        956048
MEM_REQ_MATCH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_sum_total_count,       1847587
MEM_REQ_MATCH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_MATCH_WB_NODIRTY_mean,         1.66
MEM_REQ_MATCH_WB_NODIRTY_stddev,         0.48
MEM_REQ_MATCH_WB_NODIRTY_total_mean,         1.67
MEM_REQ_MATCH_WB_NODIRTY_total_stddev,         0.73

MEM_REQ_COMPLETE_OFFPATH_IFETCH_count,            62
MEM_REQ_COMPLETE_OFFPATH_IFETCH_pct,        2.022
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_count,           402
MEM_REQ_COMPLETE_OFFPATH_IFETCH_total_pct,        1.572

MEM_REQ_COMPLETE_OFFPATH_DFETCH_count,          1679
MEM_REQ_COMPLETE_OFFPATH_DFETCH_pct,       54.762
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_count,          2694
MEM_REQ_COMPLETE_OFFPATH_DFETCH_total_pct,       10.532

MEM_REQ_COMPLETE_OFFPATH_DSTORE_count,           218
MEM_REQ_COMPLETE_OFFPATH_DSTORE_pct,        7.110
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_count,           340
MEM_REQ_COMPLETE_OFFPATH_DSTORE_total_pct,        1.329

MEM_REQ_COMPLETE_OFFPATH_IPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_DPRF_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_OFFPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_OFFPATH_WB_count,            15
MEM_REQ_COMPLETE_OFFPATH_WB_pct,        0.489
MEM_REQ_COMPLETE_OFFPATH_WB_total_count,            87
MEM_REQ_COMPLETE_OFFPATH_WB_total_pct,        0.340

MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_count,          1092
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_pct,       35.616
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_count,         22055
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_pct,       86.226
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_count,          3066
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_count,         25578
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_mean,         2.85
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_stddev,         2.89
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_mean,         5.32
MEM_REQ_COMPLETE_OFFPATH_WB_NODIRTY_total_stddev,         5.19

MEM_REQ_COMPLETE_ONPATH_IFETCH_count,           246
MEM_REQ_COMPLETE_ONPATH_IFETCH_pct,        0.118
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_count,          1864
MEM_REQ_COMPLETE_ONPATH_IFETCH_total_pct,        0.425

MEM_REQ_COMPLETE_ONPATH_DFETCH_count,        184298
MEM_REQ_COMPLETE_ONPATH_DFETCH_pct,       88.049
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_count,        337393
MEM_REQ_COMPLETE_ONPATH_DFETCH_total_pct,       76.868

MEM_REQ_COMPLETE_ONPATH_DSTORE_count,         24446
MEM_REQ_COMPLETE_ONPATH_DSTORE_pct,       11.679
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_count,         43016
MEM_REQ_COMPLETE_ONPATH_DSTORE_total_pct,        9.800

MEM_REQ_COMPLETE_ONPATH_IPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_IPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_DPRF_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_pct,        0.000
MEM_REQ_COMPLETE_ONPATH_DPRF_total_count,             0
MEM_REQ_COMPLETE_ONPATH_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_ONPATH_WB_count,           276
MEM_REQ_COMPLETE_ONPATH_WB_pct,        0.132
MEM_REQ_COMPLETE_ONPATH_WB_total_count,         56507
MEM_REQ_COMPLETE_ONPATH_WB_total_pct,       12.874

MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_count,            46
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_pct,        0.022
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_count,           145
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_pct,        0.033
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_count,        209312
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_count,        438925
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_mean,         1.12
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_stddev,         0.36
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_mean,         1.61
MEM_REQ_COMPLETE_ONPATH_WB_NODIRTY_total_stddev,         1.34

MEM_REQ_COMPLETE_MEM_IFETCH_count,        100264
MEM_REQ_COMPLETE_MEM_IFETCH_pct,       45.799
MEM_REQ_COMPLETE_MEM_IFETCH_total_count,        228819
MEM_REQ_COMPLETE_MEM_IFETCH_total_pct,       50.407

MEM_REQ_COMPLETE_MEM_DFETCH_count,         98072
MEM_REQ_COMPLETE_MEM_DFETCH_pct,       44.798
MEM_REQ_COMPLETE_MEM_DFETCH_total_count,        188876
MEM_REQ_COMPLETE_MEM_DFETCH_total_pct,       41.608

MEM_REQ_COMPLETE_MEM_DSTORE_count,         19222
MEM_REQ_COMPLETE_MEM_DSTORE_pct,        8.780
MEM_REQ_COMPLETE_MEM_DSTORE_total_count,         31976
MEM_REQ_COMPLETE_MEM_DSTORE_total_pct,        7.044

MEM_REQ_COMPLETE_MEM_IPRF_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_IPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_DPRF_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MEM_DPRF_total_count,             0
MEM_REQ_COMPLETE_MEM_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MEM_WB_count,           273
MEM_REQ_COMPLETE_MEM_WB_pct,        0.125
MEM_REQ_COMPLETE_MEM_WB_total_count,           414
MEM_REQ_COMPLETE_MEM_WB_total_pct,        0.091

MEM_REQ_COMPLETE_MEM_WB_NODIRTY_count,          1091
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_pct,        0.498
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_count,          3854
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_pct,        0.849
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_count,        218922
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_count,        453939
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_mean,         0.66
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_stddev,         0.61
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_mean,         0.61
MEM_REQ_COMPLETE_MEM_WB_NODIRTY_total_stddev,         0.68

MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_count,         24870
MEM_REQ_COMPLETE_MEM_BW_PREFETCHABLE_total_count,         75224

MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_count,            54
MEM_REQ_COMPLETE_MEM_MATCHED_BW_PREF_total_count,           781

MEM_REQ_COMPLETE_L1_IFETCH_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_IFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_IFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DFETCH_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_pct,         -nan
MEM_REQ_COMPLETE_L1_DFETCH_total_count,             0
MEM_REQ_COMPLETE_L1_DFETCH_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DSTORE_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_pct,         -nan
MEM_REQ_COMPLETE_L1_DSTORE_total_count,             0
MEM_REQ_COMPLETE_L1_DSTORE_total_pct,         -nan

MEM_REQ_COMPLETE_L1_IPRF_count,             0
MEM_REQ_COMPLETE_L1_IPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_IPRF_total_count,             0
MEM_REQ_COMPLETE_L1_IPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_DPRF_count,             0
MEM_REQ_COMPLETE_L1_DPRF_pct,         -nan
MEM_REQ_COMPLETE_L1_DPRF_total_count,             0
MEM_REQ_COMPLETE_L1_DPRF_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_count,             0
MEM_REQ_COMPLETE_L1_WB_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_total_count,             0
MEM_REQ_COMPLETE_L1_WB_total_pct,         -nan

MEM_REQ_COMPLETE_L1_WB_NODIRTY_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_count,             0
MEM_REQ_COMPLETE_L1_WB_NODIRTY_sum_total_pct,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_stddev,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_mean,         -nan
MEM_REQ_COMPLETE_L1_WB_NODIRTY_total_stddev,         -nan

MEM_REQ_COMPLETE_MLC_IFETCH_count,         33931
MEM_REQ_COMPLETE_MLC_IFETCH_pct,       26.645
MEM_REQ_COMPLETE_MLC_IFETCH_total_count,         75013
MEM_REQ_COMPLETE_MLC_IFETCH_total_pct,       24.033

MEM_REQ_COMPLETE_MLC_DFETCH_count,         87905
MEM_REQ_COMPLETE_MLC_DFETCH_pct,       69.030
MEM_REQ_COMPLETE_MLC_DFETCH_total_count,        151211
MEM_REQ_COMPLETE_MLC_DFETCH_total_pct,       48.445

MEM_REQ_COMPLETE_MLC_DSTORE_count,          5442
MEM_REQ_COMPLETE_MLC_DSTORE_pct,        4.273
MEM_REQ_COMPLETE_MLC_DSTORE_total_count,         11380
MEM_REQ_COMPLETE_MLC_DSTORE_total_pct,        3.646

MEM_REQ_COMPLETE_MLC_IPRF_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_IPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_IPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_DPRF_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_pct,        0.000
MEM_REQ_COMPLETE_MLC_DPRF_total_count,             0
MEM_REQ_COMPLETE_MLC_DPRF_total_pct,        0.000

MEM_REQ_COMPLETE_MLC_WB_count,            18
MEM_REQ_COMPLETE_MLC_WB_pct,        0.014
MEM_REQ_COMPLETE_MLC_WB_total_count,         56180
MEM_REQ_COMPLETE_MLC_WB_total_pct,       17.999

MEM_REQ_COMPLETE_MLC_WB_NODIRTY_count,            47
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_pct,        0.037
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_count,         18346
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_pct,        5.878
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_count,        127343
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_count,        312130
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_sum_total_pct,      100.000
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_mean,         0.78
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_stddev,         0.33
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_mean,         1.81
MEM_REQ_COMPLETE_MLC_WB_NODIRTY_total_stddev,         1.84

CORE_MLP_CLUSTERS_count,         48762
CORE_MLP_CLUSTERS_total_count,        100452

CORE_MLP_count,       8589106
CORE_MLP_total_count,      22057182

CORE_MLP_IFETCH_count,             0
CORE_MLP_IFETCH_total_count,             0

CORE_MLP_DFETCH_count,             0
CORE_MLP_DFETCH_total_count,             0

CORE_MLP_DSTORE_count,             0
CORE_MLP_DSTORE_total_count,             0

CORE_MLP_IPRF_count,             0
CORE_MLP_IPRF_total_count,             0

CORE_MLP_DPRF_count,             0
CORE_MLP_DPRF_total_count,             0

CORE_MLP_WB_count,             0
CORE_MLP_WB_total_count,             0

CORE_MLP_WB_NODIRTY_count,             0
CORE_MLP_WB_NODIRTY_total_count,             0

CORE_MLP_0_count,       7109670
CORE_MLP_0_pct,       72.206
CORE_MLP_0_total_count,      12981529
CORE_MLP_0_total_pct,       59.143

CORE_MLP_1_count,       1472483
CORE_MLP_1_pct,       14.955
CORE_MLP_1_total_count,       5348343
CORE_MLP_1_total_pct,       24.367

CORE_MLP_2_count,        421559
CORE_MLP_2_pct,        4.281
CORE_MLP_2_total_count,       1401959
CORE_MLP_2_total_pct,        6.387

CORE_MLP_3_count,        211583
CORE_MLP_3_pct,        2.149
CORE_MLP_3_total_count,        710128
CORE_MLP_3_total_pct,        3.235

CORE_MLP_4_count,        179931
CORE_MLP_4_pct,        1.827
CORE_MLP_4_total_count,        542876
CORE_MLP_4_total_pct,        2.473

CORE_MLP_5_count,        109764
CORE_MLP_5_pct,        1.115
CORE_MLP_5_total_count,        280689
CORE_MLP_5_total_pct,        1.279

CORE_MLP_6_count,         67103
CORE_MLP_6_pct,        0.682
CORE_MLP_6_total_count,        148463
CORE_MLP_6_total_pct,        0.676

CORE_MLP_7_count,         42006
CORE_MLP_7_pct,        0.427
CORE_MLP_7_total_count,         95062
CORE_MLP_7_total_pct,        0.433

CORE_MLP_8_count,         34718
CORE_MLP_8_pct,        0.353
CORE_MLP_8_total_count,         75458
CORE_MLP_8_total_pct,        0.344

CORE_MLP_9_count,         26645
CORE_MLP_9_pct,        0.271
CORE_MLP_9_total_count,         51222
CORE_MLP_9_total_pct,        0.233

CORE_MLP_10_count,         20094
CORE_MLP_10_pct,        0.204
CORE_MLP_10_total_count,         37701
CORE_MLP_10_total_pct,        0.172

CORE_MLP_11_count,         23796
CORE_MLP_11_pct,        0.242
CORE_MLP_11_total_count,         36984
CORE_MLP_11_total_pct,        0.168

CORE_MLP_12_count,         16117
CORE_MLP_12_pct,        0.164
CORE_MLP_12_total_count,         30586
CORE_MLP_12_total_pct,        0.139

CORE_MLP_13_count,         13497
CORE_MLP_13_pct,        0.137
CORE_MLP_13_total_count,         25028
CORE_MLP_13_total_pct,        0.114

CORE_MLP_14_count,         12054
CORE_MLP_14_pct,        0.122
CORE_MLP_14_total_count,         23974
CORE_MLP_14_total_pct,        0.109

CORE_MLP_15_count,          9055
CORE_MLP_15_pct,        0.092
CORE_MLP_15_total_count,         19542
CORE_MLP_15_total_pct,        0.089

CORE_MLP_16_count,          9046
CORE_MLP_16_pct,        0.092
CORE_MLP_16_total_count,         17299
CORE_MLP_16_total_pct,        0.079

CORE_MLP_17_count,          8015
CORE_MLP_17_pct,        0.081
CORE_MLP_17_total_count,         16870
CORE_MLP_17_total_pct,        0.077

CORE_MLP_18_count,          5387
CORE_MLP_18_pct,        0.055
CORE_MLP_18_total_count,         12424
CORE_MLP_18_total_pct,        0.057

CORE_MLP_19_count,          5644
CORE_MLP_19_pct,        0.057
CORE_MLP_19_total_count,         11332
CORE_MLP_19_total_pct,        0.052

CORE_MLP_20_count,          3904
CORE_MLP_20_pct,        0.040
CORE_MLP_20_total_count,          7648
CORE_MLP_20_total_pct,        0.035

CORE_MLP_21_count,          3634
CORE_MLP_21_pct,        0.037
CORE_MLP_21_total_count,          7435
CORE_MLP_21_total_pct,        0.034

CORE_MLP_22_count,          3192
CORE_MLP_22_pct,        0.032
CORE_MLP_22_total_count,          5799
CORE_MLP_22_total_pct,        0.026

CORE_MLP_23_count,          2025
CORE_MLP_23_pct,        0.021
CORE_MLP_23_total_count,          3912
CORE_MLP_23_total_pct,        0.018

CORE_MLP_24_count,          3235
CORE_MLP_24_pct,        0.033
CORE_MLP_24_total_count,          5857
CORE_MLP_24_total_pct,        0.027

CORE_MLP_25_count,          1724
CORE_MLP_25_pct,        0.018
CORE_MLP_25_total_count,          4398
CORE_MLP_25_total_pct,        0.020

CORE_MLP_26_count,          3179
CORE_MLP_26_pct,        0.032
CORE_MLP_26_total_count,          5163
CORE_MLP_26_total_pct,        0.024

CORE_MLP_27_count,          2590
CORE_MLP_27_pct,        0.026
CORE_MLP_27_total_count,          3885
CORE_MLP_27_total_pct,        0.018

CORE_MLP_28_count,          3046
CORE_MLP_28_pct,        0.031
CORE_MLP_28_total_count,          5827
CORE_MLP_28_total_pct,        0.027

CORE_MLP_29_count,          1325
CORE_MLP_29_pct,        0.013
CORE_MLP_29_total_count,          2484
CORE_MLP_29_total_pct,        0.011

CORE_MLP_30_count,           965
CORE_MLP_30_pct,        0.010
CORE_MLP_30_total_count,          2014
CORE_MLP_30_total_pct,        0.009

CORE_MLP_31_count,          1190
CORE_MLP_31_pct,        0.012
CORE_MLP_31_total_count,          2160
CORE_MLP_31_total_pct,        0.010

CORE_MLP_32_count,         18138
CORE_MLP_32_pct,        0.184
CORE_MLP_32_total_count,         25508
CORE_MLP_32_total_pct,        0.116
CORE_MLP_32_sum_count,       9846314
CORE_MLP_32_sum_pct,      100.000
CORE_MLP_32_sum_total_count,      21949559
CORE_MLP_32_sum_total_pct,      100.000
CORE_MLP_32_mean,         0.85
CORE_MLP_32_stddev,         2.60
CORE_MLP_32_total_mean,         0.99
CORE_MLP_32_total_stddev,         2.35

MEM_QUEUE_OCC_0_count,             0
MEM_QUEUE_OCC_0_pct,         -nan
MEM_QUEUE_OCC_0_total_count,             0
MEM_QUEUE_OCC_0_total_pct,         -nan

MEM_QUEUE_OCC_4_count,             0
MEM_QUEUE_OCC_4_pct,         -nan
MEM_QUEUE_OCC_4_total_count,             0
MEM_QUEUE_OCC_4_total_pct,         -nan

MEM_QUEUE_OCC_8_count,             0
MEM_QUEUE_OCC_8_pct,         -nan
MEM_QUEUE_OCC_8_total_count,             0
MEM_QUEUE_OCC_8_total_pct,         -nan

MEM_QUEUE_OCC_12_count,             0
MEM_QUEUE_OCC_12_pct,         -nan
MEM_QUEUE_OCC_12_total_count,             0
MEM_QUEUE_OCC_12_total_pct,         -nan

MEM_QUEUE_OCC_16_count,             0
MEM_QUEUE_OCC_16_pct,         -nan
MEM_QUEUE_OCC_16_total_count,             0
MEM_QUEUE_OCC_16_total_pct,         -nan

MEM_QUEUE_OCC_20_count,             0
MEM_QUEUE_OCC_20_pct,         -nan
MEM_QUEUE_OCC_20_total_count,             0
MEM_QUEUE_OCC_20_total_pct,         -nan

MEM_QUEUE_OCC_24_count,             0
MEM_QUEUE_OCC_24_pct,         -nan
MEM_QUEUE_OCC_24_total_count,             0
MEM_QUEUE_OCC_24_total_pct,         -nan

MEM_QUEUE_OCC_28_count,             0
MEM_QUEUE_OCC_28_pct,         -nan
MEM_QUEUE_OCC_28_total_count,             0
MEM_QUEUE_OCC_28_total_pct,         -nan

MEM_QUEUE_OCC_32_count,             0
MEM_QUEUE_OCC_32_pct,         -nan
MEM_QUEUE_OCC_32_total_count,             0
MEM_QUEUE_OCC_32_total_pct,         -nan

MEM_QUEUE_OCC_36_count,             0
MEM_QUEUE_OCC_36_pct,         -nan
MEM_QUEUE_OCC_36_total_count,             0
MEM_QUEUE_OCC_36_total_pct,         -nan

MEM_QUEUE_OCC_40_count,             0
MEM_QUEUE_OCC_40_pct,         -nan
MEM_QUEUE_OCC_40_total_count,             0
MEM_QUEUE_OCC_40_total_pct,         -nan

MEM_QUEUE_OCC_44_count,             0
MEM_QUEUE_OCC_44_pct,         -nan
MEM_QUEUE_OCC_44_total_count,             0
MEM_QUEUE_OCC_44_total_pct,         -nan

MEM_QUEUE_OCC_48_count,             0
MEM_QUEUE_OCC_48_pct,         -nan
MEM_QUEUE_OCC_48_total_count,             0
MEM_QUEUE_OCC_48_total_pct,         -nan

MEM_QUEUE_OCC_52_count,             0
MEM_QUEUE_OCC_52_pct,         -nan
MEM_QUEUE_OCC_52_total_count,             0
MEM_QUEUE_OCC_52_total_pct,         -nan

MEM_QUEUE_OCC_56_count,             0
MEM_QUEUE_OCC_56_pct,         -nan
MEM_QUEUE_OCC_56_total_count,             0
MEM_QUEUE_OCC_56_total_pct,         -nan

MEM_QUEUE_OCC_60_count,             0
MEM_QUEUE_OCC_60_pct,         -nan
MEM_QUEUE_OCC_60_total_count,             0
MEM_QUEUE_OCC_60_total_pct,         -nan

MEM_QUEUE_OCC_64_count,             0
MEM_QUEUE_OCC_64_pct,         -nan
MEM_QUEUE_OCC_64_total_count,             0
MEM_QUEUE_OCC_64_total_pct,         -nan

MEM_QUEUE_OCC_68_count,             0
MEM_QUEUE_OCC_68_pct,         -nan
MEM_QUEUE_OCC_68_total_count,             0
MEM_QUEUE_OCC_68_total_pct,         -nan

MEM_QUEUE_OCC_72_count,             0
MEM_QUEUE_OCC_72_pct,         -nan
MEM_QUEUE_OCC_72_total_count,             0
MEM_QUEUE_OCC_72_total_pct,         -nan

MEM_QUEUE_OCC_76_count,             0
MEM_QUEUE_OCC_76_pct,         -nan
MEM_QUEUE_OCC_76_total_count,             0
MEM_QUEUE_OCC_76_total_pct,         -nan

MEM_QUEUE_OCC_80_count,             0
MEM_QUEUE_OCC_80_pct,         -nan
MEM_QUEUE_OCC_80_total_count,             0
MEM_QUEUE_OCC_80_total_pct,         -nan

MEM_QUEUE_OCC_84_count,             0
MEM_QUEUE_OCC_84_pct,         -nan
MEM_QUEUE_OCC_84_total_count,             0
MEM_QUEUE_OCC_84_total_pct,         -nan

MEM_QUEUE_OCC_88_count,             0
MEM_QUEUE_OCC_88_pct,         -nan
MEM_QUEUE_OCC_88_total_count,             0
MEM_QUEUE_OCC_88_total_pct,         -nan

MEM_QUEUE_OCC_92_count,             0
MEM_QUEUE_OCC_92_pct,         -nan
MEM_QUEUE_OCC_92_total_count,             0
MEM_QUEUE_OCC_92_total_pct,         -nan

MEM_QUEUE_OCC_96_count,             0
MEM_QUEUE_OCC_96_pct,         -nan
MEM_QUEUE_OCC_96_total_count,             0
MEM_QUEUE_OCC_96_total_pct,         -nan

MEM_QUEUE_OCC_100_count,             0
MEM_QUEUE_OCC_100_pct,         -nan
MEM_QUEUE_OCC_100_total_count,             0
MEM_QUEUE_OCC_100_total_pct,         -nan

MEM_QUEUE_OCC_104_count,             0
MEM_QUEUE_OCC_104_pct,         -nan
MEM_QUEUE_OCC_104_total_count,             0
MEM_QUEUE_OCC_104_total_pct,         -nan

MEM_QUEUE_OCC_108_count,             0
MEM_QUEUE_OCC_108_pct,         -nan
MEM_QUEUE_OCC_108_total_count,             0
MEM_QUEUE_OCC_108_total_pct,         -nan

MEM_QUEUE_OCC_112_count,             0
MEM_QUEUE_OCC_112_pct,         -nan
MEM_QUEUE_OCC_112_total_count,             0
MEM_QUEUE_OCC_112_total_pct,         -nan

MEM_QUEUE_OCC_116_count,             0
MEM_QUEUE_OCC_116_pct,         -nan
MEM_QUEUE_OCC_116_total_count,             0
MEM_QUEUE_OCC_116_total_pct,         -nan

MEM_QUEUE_OCC_120_count,             0
MEM_QUEUE_OCC_120_pct,         -nan
MEM_QUEUE_OCC_120_total_count,             0
MEM_QUEUE_OCC_120_total_pct,         -nan

MEM_QUEUE_OCC_124_count,             0
MEM_QUEUE_OCC_124_pct,         -nan
MEM_QUEUE_OCC_124_total_count,             0
MEM_QUEUE_OCC_124_total_pct,         -nan

MEM_QUEUE_OCC_128_count,             0
MEM_QUEUE_OCC_128_pct,         -nan
MEM_QUEUE_OCC_128_total_count,             0
MEM_QUEUE_OCC_128_total_pct,         -nan
MEM_QUEUE_OCC_128_sum_count,             0
MEM_QUEUE_OCC_128_sum_pct,         -nan
MEM_QUEUE_OCC_128_sum_total_count,             0
MEM_QUEUE_OCC_128_sum_total_pct,         -nan
MEM_QUEUE_OCC_128_mean,         -nan
MEM_QUEUE_OCC_128_stddev,         -nan
MEM_QUEUE_OCC_128_total_mean,         -nan
MEM_QUEUE_OCC_128_total_stddev,         -nan

OPEN_PAGE_HIT_count,             0
OPEN_PAGE_HIT_pct,         -nan
OPEN_PAGE_HIT_total_count,             0
OPEN_PAGE_HIT_total_pct,         -nan

CLOSED_PAGE_MISS_count,             0
CLOSED_PAGE_MISS_pct,         -nan
CLOSED_PAGE_MISS_total_count,             0
CLOSED_PAGE_MISS_total_pct,         -nan

WRONG_PAGE_MISS_count,             0
WRONG_PAGE_MISS_pct,         -nan
WRONG_PAGE_MISS_total_count,             0
WRONG_PAGE_MISS_total_pct,         -nan
WRONG_PAGE_MISS_sum_count,             0
WRONG_PAGE_MISS_sum_pct,         -nan
WRONG_PAGE_MISS_sum_total_count,             0
WRONG_PAGE_MISS_sum_total_pct,         -nan
WRONG_PAGE_MISS_mean,         -nan
WRONG_PAGE_MISS_stddev,         -nan
WRONG_PAGE_MISS_total_mean,         -nan
WRONG_PAGE_MISS_total_stddev,         -nan

L0_LD_BANK_BLOCK_count,             0
L0_LD_BANK_BLOCK_pct,         -nan
L0_LD_BANK_BLOCK_total_count,             0
L0_LD_BANK_BLOCK_total_pct,         -nan

L0_LD_BANK_AVAIL_count,             0
L0_LD_BANK_AVAIL_pct,         -nan
L0_LD_BANK_AVAIL_total_count,             0
L0_LD_BANK_AVAIL_total_pct,         -nan
L0_LD_BANK_AVAIL_sum_count,             0
L0_LD_BANK_AVAIL_sum_pct,         -nan
L0_LD_BANK_AVAIL_sum_total_count,             0
L0_LD_BANK_AVAIL_sum_total_pct,         -nan
L0_LD_BANK_AVAIL_mean,         -nan
L0_LD_BANK_AVAIL_stddev,         -nan
L0_LD_BANK_AVAIL_total_mean,         -nan
L0_LD_BANK_AVAIL_total_stddev,         -nan

L0_ST_BANK_BLOCK_count,             0
L0_ST_BANK_BLOCK_pct,         -nan
L0_ST_BANK_BLOCK_total_count,             0
L0_ST_BANK_BLOCK_total_pct,         -nan

L0_ST_BANK_AVAIL_count,             0
L0_ST_BANK_AVAIL_pct,         -nan
L0_ST_BANK_AVAIL_total_count,             0
L0_ST_BANK_AVAIL_total_pct,         -nan
L0_ST_BANK_AVAIL_sum_count,             0
L0_ST_BANK_AVAIL_sum_pct,         -nan
L0_ST_BANK_AVAIL_sum_total_count,             0
L0_ST_BANK_AVAIL_sum_total_pct,         -nan
L0_ST_BANK_AVAIL_mean,         -nan
L0_ST_BANK_AVAIL_stddev,         -nan
L0_ST_BANK_AVAIL_total_mean,         -nan
L0_ST_BANK_AVAIL_total_stddev,         -nan

L0_LD_CACHE_BLOCK_count,             0
L0_LD_CACHE_BLOCK_pct,         -nan
L0_LD_CACHE_BLOCK_total_count,             0
L0_LD_CACHE_BLOCK_total_pct,         -nan

L0_LD_CACHE_AVAIL_count,             0
L0_LD_CACHE_AVAIL_pct,         -nan
L0_LD_CACHE_AVAIL_total_count,             0
L0_LD_CACHE_AVAIL_total_pct,         -nan
L0_LD_CACHE_AVAIL_sum_count,             0
L0_LD_CACHE_AVAIL_sum_pct,         -nan
L0_LD_CACHE_AVAIL_sum_total_count,             0
L0_LD_CACHE_AVAIL_sum_total_pct,         -nan
L0_LD_CACHE_AVAIL_mean,         -nan
L0_LD_CACHE_AVAIL_stddev,         -nan
L0_LD_CACHE_AVAIL_total_mean,         -nan
L0_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_LD_BANK_BLOCK_count,           265
MLC_LD_BANK_BLOCK_pct,        0.125
MLC_LD_BANK_BLOCK_total_count,           626
MLC_LD_BANK_BLOCK_total_pct,        0.135

MLC_LD_BANK_AVAIL_count,        212039
MLC_LD_BANK_AVAIL_pct,       99.875
MLC_LD_BANK_AVAIL_total_count,        463051
MLC_LD_BANK_AVAIL_total_pct,       99.865
MLC_LD_BANK_AVAIL_sum_count,        212304
MLC_LD_BANK_AVAIL_sum_pct,      100.000
MLC_LD_BANK_AVAIL_sum_total_count,        463677
MLC_LD_BANK_AVAIL_sum_total_pct,      100.000
MLC_LD_BANK_AVAIL_mean,         1.00
MLC_LD_BANK_AVAIL_stddev,         1.00
MLC_LD_BANK_AVAIL_total_mean,         1.00
MLC_LD_BANK_AVAIL_total_stddev,         1.00

MLC_ST_BANK_BLOCK_count,             0
MLC_ST_BANK_BLOCK_pct,        0.000
MLC_ST_BANK_BLOCK_total_count,             0
MLC_ST_BANK_BLOCK_total_pct,        0.000

MLC_ST_BANK_AVAIL_count,         48761
MLC_ST_BANK_AVAIL_pct,      100.000
MLC_ST_BANK_AVAIL_total_count,        100452
MLC_ST_BANK_AVAIL_total_pct,      100.000
MLC_ST_BANK_AVAIL_sum_count,         48761
MLC_ST_BANK_AVAIL_sum_pct,      100.000
MLC_ST_BANK_AVAIL_sum_total_count,        100452
MLC_ST_BANK_AVAIL_sum_total_pct,      100.000
MLC_ST_BANK_AVAIL_mean,         1.00
MLC_ST_BANK_AVAIL_stddev,         1.00
MLC_ST_BANK_AVAIL_total_mean,         1.00
MLC_ST_BANK_AVAIL_total_stddev,         1.00

MLC_LD_CACHE_BLOCK_count,             0
MLC_LD_CACHE_BLOCK_pct,         -nan
MLC_LD_CACHE_BLOCK_total_count,             0
MLC_LD_CACHE_BLOCK_total_pct,         -nan

MLC_LD_CACHE_AVAIL_count,             0
MLC_LD_CACHE_AVAIL_pct,         -nan
MLC_LD_CACHE_AVAIL_total_count,             0
MLC_LD_CACHE_AVAIL_total_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_count,             0
MLC_LD_CACHE_AVAIL_sum_pct,         -nan
MLC_LD_CACHE_AVAIL_sum_total_count,             0
MLC_LD_CACHE_AVAIL_sum_total_pct,         -nan
MLC_LD_CACHE_AVAIL_mean,         -nan
MLC_LD_CACHE_AVAIL_stddev,         -nan
MLC_LD_CACHE_AVAIL_total_mean,         -nan
MLC_LD_CACHE_AVAIL_total_stddev,         -nan

MLC_ST_CACHE_BLOCK_count,             0
MLC_ST_CACHE_BLOCK_pct,         -nan
MLC_ST_CACHE_BLOCK_total_count,             0
MLC_ST_CACHE_BLOCK_total_pct,         -nan

MLC_ST_CACHE_AVAIL_count,             0
MLC_ST_CACHE_AVAIL_pct,         -nan
MLC_ST_CACHE_AVAIL_total_count,             0
MLC_ST_CACHE_AVAIL_total_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_count,             0
MLC_ST_CACHE_AVAIL_sum_pct,         -nan
MLC_ST_CACHE_AVAIL_sum_total_count,             0
MLC_ST_CACHE_AVAIL_sum_total_pct,         -nan
MLC_ST_CACHE_AVAIL_mean,         -nan
MLC_ST_CACHE_AVAIL_stddev,         -nan
MLC_ST_CACHE_AVAIL_total_mean,         -nan
MLC_ST_CACHE_AVAIL_total_stddev,         -nan

L1_LD_BANK_BLOCK_count,         50622
L1_LD_BANK_BLOCK_pct,       26.037
L1_LD_BANK_BLOCK_total_count,         95421
L1_LD_BANK_BLOCK_total_pct,       24.372

L1_LD_BANK_AVAIL_count,        143798
L1_LD_BANK_AVAIL_pct,       73.963
L1_LD_BANK_AVAIL_total_count,        296102
L1_LD_BANK_AVAIL_total_pct,       75.628
L1_LD_BANK_AVAIL_sum_count,        194420
L1_LD_BANK_AVAIL_sum_pct,      100.000
L1_LD_BANK_AVAIL_sum_total_count,        391523
L1_LD_BANK_AVAIL_sum_total_pct,      100.000
L1_LD_BANK_AVAIL_mean,         0.74
L1_LD_BANK_AVAIL_stddev,         0.67
L1_LD_BANK_AVAIL_total_mean,         0.76
L1_LD_BANK_AVAIL_total_stddev,         0.69

L1_ST_BANK_BLOCK_count,            11
L1_ST_BANK_BLOCK_pct,        0.042
L1_ST_BANK_BLOCK_total_count,            34
L1_ST_BANK_BLOCK_total_pct,        0.059

L1_ST_BANK_AVAIL_count,         26355
L1_ST_BANK_AVAIL_pct,       99.958
L1_ST_BANK_AVAIL_total_count,         57385
L1_ST_BANK_AVAIL_total_pct,       99.941
L1_ST_BANK_AVAIL_sum_count,         26366
L1_ST_BANK_AVAIL_sum_pct,      100.000
L1_ST_BANK_AVAIL_sum_total_count,         57419
L1_ST_BANK_AVAIL_sum_total_pct,      100.000
L1_ST_BANK_AVAIL_mean,         1.00
L1_ST_BANK_AVAIL_stddev,         1.00
L1_ST_BANK_AVAIL_total_mean,         1.00
L1_ST_BANK_AVAIL_total_stddev,         1.00

L1_LD_CACHE_BLOCK_count,             0
L1_LD_CACHE_BLOCK_pct,         -nan
L1_LD_CACHE_BLOCK_total_count,             0
L1_LD_CACHE_BLOCK_total_pct,         -nan

L1_LD_CACHE_AVAIL_count,             0
L1_LD_CACHE_AVAIL_pct,         -nan
L1_LD_CACHE_AVAIL_total_count,             0
L1_LD_CACHE_AVAIL_total_pct,         -nan
L1_LD_CACHE_AVAIL_sum_count,             0
L1_LD_CACHE_AVAIL_sum_pct,         -nan
L1_LD_CACHE_AVAIL_sum_total_count,             0
L1_LD_CACHE_AVAIL_sum_total_pct,         -nan
L1_LD_CACHE_AVAIL_mean,         -nan
L1_LD_CACHE_AVAIL_stddev,         -nan
L1_LD_CACHE_AVAIL_total_mean,         -nan
L1_LD_CACHE_AVAIL_total_stddev,         -nan

L1_ST_CACHE_BLOCK_count,             0
L1_ST_CACHE_BLOCK_pct,         -nan
L1_ST_CACHE_BLOCK_total_count,             0
L1_ST_CACHE_BLOCK_total_pct,         -nan

L1_ST_CACHE_AVAIL_count,             0
L1_ST_CACHE_AVAIL_pct,         -nan
L1_ST_CACHE_AVAIL_total_count,             0
L1_ST_CACHE_AVAIL_total_pct,         -nan
L1_ST_CACHE_AVAIL_sum_count,             0
L1_ST_CACHE_AVAIL_sum_pct,         -nan
L1_ST_CACHE_AVAIL_sum_total_count,             0
L1_ST_CACHE_AVAIL_sum_total_pct,         -nan
L1_ST_CACHE_AVAIL_mean,         -nan
L1_ST_CACHE_AVAIL_stddev,         -nan
L1_ST_CACHE_AVAIL_total_mean,         -nan
L1_ST_CACHE_AVAIL_total_stddev,         -nan

MEM_LD_BANK_BLOCK_count,             0
MEM_LD_BANK_BLOCK_pct,         -nan
MEM_LD_BANK_BLOCK_total_count,             0
MEM_LD_BANK_BLOCK_total_pct,         -nan

MEM_LD_BANK_AVAIL_count,             0
MEM_LD_BANK_AVAIL_pct,         -nan
MEM_LD_BANK_AVAIL_total_count,             0
MEM_LD_BANK_AVAIL_total_pct,         -nan
MEM_LD_BANK_AVAIL_sum_count,             0
MEM_LD_BANK_AVAIL_sum_pct,         -nan
MEM_LD_BANK_AVAIL_sum_total_count,             0
MEM_LD_BANK_AVAIL_sum_total_pct,         -nan
MEM_LD_BANK_AVAIL_mean,         -nan
MEM_LD_BANK_AVAIL_stddev,         -nan
MEM_LD_BANK_AVAIL_total_mean,         -nan
MEM_LD_BANK_AVAIL_total_stddev,         -nan

MEM_ST_BANK_BLOCK_count,             0
MEM_ST_BANK_BLOCK_pct,         -nan
MEM_ST_BANK_BLOCK_total_count,             0
MEM_ST_BANK_BLOCK_total_pct,         -nan

MEM_ST_BANK_AVAIL_count,             0
MEM_ST_BANK_AVAIL_pct,         -nan
MEM_ST_BANK_AVAIL_total_count,             0
MEM_ST_BANK_AVAIL_total_pct,         -nan
MEM_ST_BANK_AVAIL_sum_count,             0
MEM_ST_BANK_AVAIL_sum_pct,         -nan
MEM_ST_BANK_AVAIL_sum_total_count,             0
MEM_ST_BANK_AVAIL_sum_total_pct,         -nan
MEM_ST_BANK_AVAIL_mean,         -nan
MEM_ST_BANK_AVAIL_stddev,         -nan
MEM_ST_BANK_AVAIL_total_mean,         -nan
MEM_ST_BANK_AVAIL_total_stddev,         -nan

MEM_PF_BANK_BLOCK_count,             0
MEM_PF_BANK_BLOCK_pct,         -nan
MEM_PF_BANK_BLOCK_total_count,             0
MEM_PF_BANK_BLOCK_total_pct,         -nan

MEM_PF_BANK_AVAIL_count,             0
MEM_PF_BANK_AVAIL_pct,         -nan
MEM_PF_BANK_AVAIL_total_count,             0
MEM_PF_BANK_AVAIL_total_pct,         -nan
MEM_PF_BANK_AVAIL_sum_count,             0
MEM_PF_BANK_AVAIL_sum_pct,         -nan
MEM_PF_BANK_AVAIL_sum_total_count,             0
MEM_PF_BANK_AVAIL_sum_total_pct,         -nan
MEM_PF_BANK_AVAIL_mean,         -nan
MEM_PF_BANK_AVAIL_stddev,         -nan
MEM_PF_BANK_AVAIL_total_mean,         -nan
MEM_PF_BANK_AVAIL_total_stddev,         -nan

L0_FILL_count,             0
L0_FILL_total_count,             0

L1_FILL_count,         48598
L1_FILL_pct,       99.959
L1_FILL_total_count,        158773
L1_FILL_total_pct,       99.535

L1_WB_FILL_count,            20
L1_WB_FILL_pct,        0.041
L1_WB_FILL_total_count,           742
L1_WB_FILL_total_pct,        0.465
L1_WB_FILL_sum_count,         48618
L1_WB_FILL_sum_pct,      100.000
L1_WB_FILL_sum_total_count,        159515
L1_WB_FILL_sum_total_pct,      100.000
L1_WB_FILL_mean,         0.00
L1_WB_FILL_stddev,         0.02
L1_WB_FILL_total_mean,         0.00
L1_WB_FILL_total_stddev,         0.07

L1_DEMAND_FILL_count,         31006
L1_DEMAND_FILL_pct,       63.801
L1_DEMAND_FILL_total_count,        102864
L1_DEMAND_FILL_total_pct,       64.787

L1_PREF_FILL_count,         17592
L1_PREF_FILL_pct,       36.199
L1_PREF_FILL_total_count,         55909
L1_PREF_FILL_total_pct,       35.213
L1_PREF_FILL_sum_count,         48598
L1_PREF_FILL_sum_pct,      100.000
L1_PREF_FILL_sum_total_count,        158773
L1_PREF_FILL_sum_total_pct,      100.000
L1_PREF_FILL_mean,         0.36
L1_PREF_FILL_stddev,         0.44
L1_PREF_FILL_total_mean,         0.35
L1_PREF_FILL_total_stddev,         0.44

MLC_FILL_count,        118950
MLC_FILL_pct,       99.936
MLC_FILL_total_count,        225671
MLC_FILL_total_pct,       99.919

MLC_WB_FILL_count,            76
MLC_WB_FILL_pct,        0.064
MLC_WB_FILL_total_count,           184
MLC_WB_FILL_total_pct,        0.081
MLC_WB_FILL_sum_count,        119026
MLC_WB_FILL_sum_pct,      100.000
MLC_WB_FILL_sum_total_count,        225855
MLC_WB_FILL_sum_total_pct,      100.000
MLC_WB_FILL_mean,         0.00
MLC_WB_FILL_stddev,         0.03
MLC_WB_FILL_total_mean,         0.00
MLC_WB_FILL_total_stddev,         0.03

MLC_DEMAND_FILL_count,        118613
MLC_DEMAND_FILL_pct,       99.717
MLC_DEMAND_FILL_total_count,        224226
MLC_DEMAND_FILL_total_pct,       99.360

MLC_PREF_FILL_count,           337
MLC_PREF_FILL_pct,        0.283
MLC_PREF_FILL_total_count,          1445
MLC_PREF_FILL_total_pct,        0.640
MLC_PREF_FILL_sum_count,        118950
MLC_PREF_FILL_sum_pct,      100.000
MLC_PREF_FILL_sum_total_count,        225671
MLC_PREF_FILL_sum_total_pct,      100.000
MLC_PREF_FILL_mean,         0.00
MLC_PREF_FILL_stddev,         0.05
MLC_PREF_FILL_total_mean,         0.01
MLC_PREF_FILL_total_stddev,         0.08

NORESET_L1_FILL_count,         48618
NORESET_L1_FILL_total_count,        159515

NORESET_L1_FILL_NONPREF_count,         29972
NORESET_L1_FILL_NONPREF_total_count,         99736

NORESET_L1_FILL_PREF_count,         18646
NORESET_L1_FILL_PREF_total_count,         59779

NORESET_L1_EVICT_count,         48618
NORESET_L1_EVICT_total_count,        126747

NORESET_L1_EVICT_NONPREF_count,         21817
NORESET_L1_EVICT_NONPREF_total_count,         79326

NORESET_L1_EVICT_PREF_USED_count,         15699
NORESET_L1_EVICT_PREF_USED_total_count,         20864

NORESET_L1_EVICT_PREF_UNUSED_count,         11102
NORESET_L1_EVICT_PREF_UNUSED_total_count,         26557

NORESET_L1_PREF_USED_count,          8519
NORESET_L1_PREF_USED_total_count,         24243

ORACLE_OFFPATH_DC_FILL_count,             0
ORACLE_OFFPATH_DC_FILL_total_count,             0

ORACLE_OFFPATH_IC_FILL_count,             0
ORACLE_OFFPATH_IC_FILL_total_count,             0

ORACLE_OFFPATH_L1_FILL_count,             0
ORACLE_OFFPATH_L1_FILL_total_count,             0

UPDATE_EVENT_QUEUE_PROCESS_count,             0
UPDATE_EVENT_QUEUE_PROCESS_total_count,             0

INSERT_EVENT_QUEUE_PROCESS_count,             0
INSERT_EVENT_QUEUE_PROCESS_total_count,             0

ICFILL_AFTER_REDIRECT_count,             0
ICFILL_AFTER_REDIRECT_total_count,             0

EVENT_QUEUE_MATCH_ADD_REQ_count,             0
EVENT_QUEUE_MATCH_ADD_REQ_total_count,             0

DC_PREF_CACHE_INSERT_REQ_count,             0
DC_PREF_CACHE_INSERT_REQ_total_count,             0

DC_PREF_REQ_DCACHE_HIT_count,             0
DC_PREF_REQ_DCACHE_HIT_pct,         -nan
DC_PREF_REQ_DCACHE_HIT_total_count,             0
DC_PREF_REQ_DCACHE_HIT_total_pct,         -nan

DC_PREF_REQ_PREF_CACHE_HIT_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_pct,         -nan
DC_PREF_REQ_PREF_CACHE_HIT_total_count,             0
DC_PREF_REQ_PREF_CACHE_HIT_total_pct,         -nan

DC_PREF_REQ_L1_MISS_count,             0
DC_PREF_REQ_L1_MISS_pct,         -nan
DC_PREF_REQ_L1_MISS_total_count,             0
DC_PREF_REQ_L1_MISS_total_pct,         -nan

DC_PREF_REQ_CORR_count,             0
DC_PREF_REQ_CORR_pct,         -nan
DC_PREF_REQ_CORR_total_count,             0
DC_PREF_REQ_CORR_total_pct,         -nan
DC_PREF_REQ_CORR_sum_count,             0
DC_PREF_REQ_CORR_sum_pct,         -nan
DC_PREF_REQ_CORR_sum_total_count,             0
DC_PREF_REQ_CORR_sum_total_pct,         -nan
DC_PREF_REQ_CORR_mean,         -nan
DC_PREF_REQ_CORR_stddev,         -nan
DC_PREF_REQ_CORR_total_mean,         -nan
DC_PREF_REQ_CORR_total_stddev,         -nan

DC_PREF_CACHE_INSERT_count,             0
DC_PREF_CACHE_INSERT_total_count,             0

DC_PREF_CACHE_HIT_PER_count,             0
DC_PREF_CACHE_HIT_PER_pct,        0.000
DC_PREF_CACHE_HIT_PER_total_count,             0
DC_PREF_CACHE_HIT_PER_total_pct,        0.000

DC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
DC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
DC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

DC_PREF_CACHE_HIT_count,             0
DC_PREF_CACHE_HIT_total_count,             0

DC_PREF_CACHE_HIT_OFFPATH_count,             0
DC_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_HIT_L1_MISS_count,             0
DC_PREF_HIT_L1_MISS_total_count,             0

IC_PREF_CACHE_HIT_PER_count,             0
IC_PREF_CACHE_HIT_PER_pct,        0.000
IC_PREF_CACHE_HIT_PER_total_count,             0
IC_PREF_CACHE_HIT_PER_total_pct,        0.000

IC_PREF_CACHE_HIT_PER_OFFPATH_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
IC_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
IC_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

IC_PREF_CACHE_HIT_count,             0
IC_PREF_CACHE_HIT_total_count,             0

IC_PREF_CACHE_HIT_OFFPATH_count,             0
IC_PREF_CACHE_HIT_OFFPATH_total_count,             0

L1_PREF_CACHE_HIT_PER_count,             0
L1_PREF_CACHE_HIT_PER_pct,        0.000
L1_PREF_CACHE_HIT_PER_total_count,             0
L1_PREF_CACHE_HIT_PER_total_pct,        0.000

L1_PREF_CACHE_HIT_PER_OFFPATH_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_pct,        0.000
L1_PREF_CACHE_HIT_PER_OFFPATH_total_count,             0
L1_PREF_CACHE_HIT_PER_OFFPATH_total_pct,        0.000

L1_PREF_CACHE_HIT_count,             0
L1_PREF_CACHE_HIT_total_count,             0

L1_PREF_CACHE_HIT_OFFPATH_count,             0
L1_PREF_CACHE_HIT_OFFPATH_total_count,             0

DC_PREF_CACHE_FILL_count,             0
DC_PREF_CACHE_FILL_total_count,             0

DC_PREF_MOVE_DC_count,             0
DC_PREF_MOVE_DC_pct,         -nan
DC_PREF_MOVE_DC_total_count,             0
DC_PREF_MOVE_DC_total_pct,         -nan

DC_PREF_MOVE_L1_count,             0
DC_PREF_MOVE_L1_pct,         -nan
DC_PREF_MOVE_L1_total_count,             0
DC_PREF_MOVE_L1_total_pct,         -nan

IC_PREF_CACHE_FILL_count,             0
IC_PREF_CACHE_FILL_total_count,             0

IC_PREF_MOVE_IC_count,             0
IC_PREF_MOVE_IC_pct,         -nan
IC_PREF_MOVE_IC_total_count,             0
IC_PREF_MOVE_IC_total_pct,         -nan

IC_PREF_MOVE_L1_count,             0
IC_PREF_MOVE_L1_pct,         -nan
IC_PREF_MOVE_L1_total_count,             0
IC_PREF_MOVE_L1_total_pct,         -nan

L1_PREF_CACHE_FILL_count,             0
L1_PREF_CACHE_FILL_total_count,             0

L1_PREF_MOVE_L1_count,             0
L1_PREF_MOVE_L1_pct,         -nan
L1_PREF_MOVE_L1_total_count,             0
L1_PREF_MOVE_L1_total_pct,         -nan

OFF_PATH_CONFIRMED_count,         57421
OFF_PATH_CONFIRMED_total_count,        133024

OFF_PATH_NO_FILL_L1_count,             0
OFF_PATH_NO_FILL_L1_total_count,             0

WB_L1_MISS_FILL_L1_count,            20
WB_L1_MISS_FILL_L1_total_count,           742

WB_MLC_MISS_FILL_MLC_count,            76
WB_MLC_MISS_FILL_MLC_total_count,           184

ICACHE_EVICT_REQ_WB_L1_count,             0
ICACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_count,             0
DCACHE_EVICT_REQ_WB_L1_total_count,             0

DCACHE_EVICT_REQ_WB_L1_NOREAD_count,             0
DCACHE_EVICT_REQ_WB_L1_NOREAD_total_count,             0

L1_FILL_SKIPPED_count,             0
L1_FILL_SKIPPED_total_count,             0

MLC_FILL_SKIPPED_count,             0
MLC_FILL_SKIPPED_total_count,             0

DCACHE_FILL_count,        210641
DCACHE_FILL_total_count,        383443

DCACHE_WB_REQ_count,         48761
DCACHE_WB_REQ_pct,        0.231
DCACHE_WB_REQ_total_count,        100453
DCACHE_WB_REQ_total_pct,        0.262

DCACHE_WB_REQ_DIRTY_count,         48761
DCACHE_WB_REQ_DIRTY_pct,      100.000
DCACHE_WB_REQ_DIRTY_total_count,        100453
DCACHE_WB_REQ_DIRTY_total_pct,      100.000

DCACHE_WB_REQ_NODIRTY_count,             0
DCACHE_WB_REQ_NODIRTY_pct,        0.000
DCACHE_WB_REQ_NODIRTY_total_count,             0
DCACHE_WB_REQ_NODIRTY_total_pct,        0.000
DCACHE_WB_REQ_NODIRTY_sum_count,         48761
DCACHE_WB_REQ_NODIRTY_sum_pct,      100.000
DCACHE_WB_REQ_NODIRTY_sum_total_count,        100453
DCACHE_WB_REQ_NODIRTY_sum_total_pct,      100.000
DCACHE_WB_REQ_NODIRTY_mean,         0.00
DCACHE_WB_REQ_NODIRTY_stddev,         0.00
DCACHE_WB_REQ_NODIRTY_total_mean,         0.00
DCACHE_WB_REQ_NODIRTY_total_stddev,         0.00

ICACHE_FILL_count,          1737
ICACHE_FILL_total_count,         81060

ICACHE_WB_REQ_count,             0
ICACHE_WB_REQ_pct,        0.000
ICACHE_WB_REQ_total_count,             0
ICACHE_WB_REQ_total_pct,        0.000

L1_FILL_DIRTY_count,         12512
L1_FILL_DIRTY_pct,        0.257
L1_FILL_DIRTY_total_count,         30461
L1_FILL_DIRTY_total_pct,        0.192

MLC_FILL_DIRTY_count,         26355
MLC_FILL_DIRTY_pct,        0.222
MLC_FILL_DIRTY_total_count,         57385
MLC_FILL_DIRTY_total_pct,        0.254

ICACHE_UNUSEFUL_CL_CYC_count,    1754750560
ICACHE_UNUSEFUL_CL_CYC_total_count,    2352083769

ICACHE_UNUSEFUL_CL_count,           832
ICACHE_UNUSEFUL_CL_total_count,          5018

ICACHE_EVICT_MISS_ONPATH_BY_FDIP_count,           560
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_pct,       67.308
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_count,          3565
ICACHE_EVICT_MISS_ONPATH_BY_FDIP_total_pct,       71.044

ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_count,           272
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_pct,       32.692
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_count,          1453
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_pct,       28.956
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_count,           832
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_pct,      100.000
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_count,          5018
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_sum_total_pct,      100.000
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_mean,         0.33
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_stddev,         0.43
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_mean,         0.29
ICACHE_EVICT_MISS_OFFPATH_BY_FDIP_total_stddev,         0.41

ICACHE_EVICT_MISS_BY_FDIP_ONPATH_count,             2
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_pct,        0.240
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_count,          1028
ICACHE_EVICT_MISS_BY_FDIP_ONPATH_total_pct,       20.486

ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_count,           830
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_pct,       99.760
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_count,          3990
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_pct,       79.514
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_count,           832
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_count,          5018
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_mean,         1.00
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_stddev,         1.00
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_mean,         0.80
ICACHE_EVICT_MISS_BY_FDIP_OFFPATH_total_stddev,         0.73

ICACHE_EVICT_HIT_ONPATH_BY_FDIP_count,           670
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_pct,       74.033
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_count,         65772
ICACHE_EVICT_HIT_ONPATH_BY_FDIP_total_pct,       87.081

ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_count,           235
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_pct,       25.967
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_count,          9758
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_pct,       12.919
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_count,           905
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_pct,      100.000
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_count,         75530
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_sum_total_pct,      100.000
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_mean,         0.26
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_stddev,         0.40
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_mean,         0.13
ICACHE_EVICT_HIT_OFFPATH_BY_FDIP_total_stddev,         0.32

ICACHE_EVICT_HIT_BY_FDIP_ONPATH_count,           506
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_pct,       55.912
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_count,         57375
ICACHE_EVICT_HIT_BY_FDIP_ONPATH_total_pct,       75.963

ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_count,           399
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_pct,       44.088
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_count,         18155
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_pct,       24.037
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_count,           905
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_pct,      100.000
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_count,         75530
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_sum_total_pct,      100.000
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_mean,         0.44
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_stddev,         0.47
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_mean,         0.24
ICACHE_EVICT_HIT_BY_FDIP_OFFPATH_total_stddev,         0.39

MEM_REQ_DENIED_NULL_count,             0
MEM_REQ_DENIED_NULL_pct,         -nan
MEM_REQ_DENIED_NULL_total_count,             0
MEM_REQ_DENIED_NULL_total_pct,         -nan

MEM_REQ_DENIED_INST_OUTOF_CS_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_pct,         -nan
MEM_REQ_DENIED_INST_OUTOF_CS_total_count,             0
MEM_REQ_DENIED_INST_OUTOF_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_IN_CS_count,             0
MEM_REQ_DENIED_DATA_IN_CS_pct,         -nan
MEM_REQ_DENIED_DATA_IN_CS_total_count,             0
MEM_REQ_DENIED_DATA_IN_CS_total_pct,         -nan

MEM_REQ_DENIED_DATA_OUTOF_RANGE_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_count,             0
MEM_REQ_DENIED_DATA_OUTOF_RANGE_sum_total_pct,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_stddev,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_mean,         -nan
MEM_REQ_DENIED_DATA_OUTOF_RANGE_total_stddev,         -nan

MEM_REQ_DENIED_count,             0
MEM_REQ_DENIED_pct,         -nan
MEM_REQ_DENIED_total_count,             0
MEM_REQ_DENIED_total_pct,         -nan

MEM_REQ_NOT_DENIED_count,             0
MEM_REQ_NOT_DENIED_pct,         -nan
MEM_REQ_NOT_DENIED_total_count,             0
MEM_REQ_NOT_DENIED_total_pct,         -nan
MEM_REQ_NOT_DENIED_sum_count,             0
MEM_REQ_NOT_DENIED_sum_pct,         -nan
MEM_REQ_NOT_DENIED_sum_total_count,             0
MEM_REQ_NOT_DENIED_sum_total_pct,         -nan
MEM_REQ_NOT_DENIED_mean,         -nan
MEM_REQ_NOT_DENIED_stddev,         -nan
MEM_REQ_NOT_DENIED_total_mean,         -nan
MEM_REQ_NOT_DENIED_total_stddev,         -nan

DEMAND_HIT_WB_STALL_count,             0
DEMAND_HIT_WB_STALL_total_count,             0

EXCLUSION_VIOLATED_OSR_count,             0
EXCLUSION_VIOLATED_OSR_pct,         -nan
EXCLUSION_VIOLATED_OSR_total_count,             0
EXCLUSION_VIOLATED_OSR_total_pct,         -nan

EXCLUSION_VIOLATED_NOTOSR_count,             0
EXCLUSION_VIOLATED_NOTOSR_pct,         -nan
EXCLUSION_VIOLATED_NOTOSR_total_count,             0
EXCLUSION_VIOLATED_NOTOSR_total_pct,         -nan

EXCLUSION_NOT_VIOLATED_count,             0
EXCLUSION_NOT_VIOLATED_pct,         -nan
EXCLUSION_NOT_VIOLATED_total_count,             0
EXCLUSION_NOT_VIOLATED_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_count,             0
EXCLUSION_NOT_VIOLATED_sum_pct,         -nan
EXCLUSION_NOT_VIOLATED_sum_total_count,             0
EXCLUSION_NOT_VIOLATED_sum_total_pct,         -nan
EXCLUSION_NOT_VIOLATED_mean,         -nan
EXCLUSION_NOT_VIOLATED_stddev,         -nan
EXCLUSION_NOT_VIOLATED_total_mean,         -nan
EXCLUSION_NOT_VIOLATED_total_stddev,         -nan

DIRTY_WRITE_TO_ICACHE_count,             0
DIRTY_WRITE_TO_ICACHE_total_count,             0

STREAM_DC_HIT_NOSEND_count,             0
STREAM_DC_HIT_NOSEND_pct,         -nan
STREAM_DC_HIT_NOSEND_total_count,             0
STREAM_DC_HIT_NOSEND_total_pct,         -nan

STREAM_WBQDC_HIT_NOSEND_count,             0
STREAM_WBQDC_HIT_NOSEND_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_total_count,             0
STREAM_WBQDC_HIT_NOSEND_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_sum_total_count,             0
STREAM_WBQDC_HIT_NOSEND_sum_total_pct,         -nan
STREAM_WBQDC_HIT_NOSEND_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_stddev,         -nan
STREAM_WBQDC_HIT_NOSEND_total_mean,         -nan
STREAM_WBQDC_HIT_NOSEND_total_stddev,         -nan

STREAM_DCACHE_PREF_HIT_count,             0
STREAM_DCACHE_PREF_HIT_total_count,             0

PREF_DC_HIT_ON_INSERT_count,             0
PREF_DC_HIT_ON_INSERT_pct,         -nan
PREF_DC_HIT_ON_INSERT_total_count,             0
PREF_DC_HIT_ON_INSERT_total_pct,         -nan

PREF_L1_HIT_ON_INSERT_count,             0
PREF_L1_HIT_ON_INSERT_pct,         -nan
PREF_L1_HIT_ON_INSERT_total_count,             0
PREF_L1_HIT_ON_INSERT_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_count,             0
PREF_L1_HIT_ON_INSERT_sum_pct,         -nan
PREF_L1_HIT_ON_INSERT_sum_total_count,             0
PREF_L1_HIT_ON_INSERT_sum_total_pct,         -nan
PREF_L1_HIT_ON_INSERT_mean,         -nan
PREF_L1_HIT_ON_INSERT_stddev,         -nan
PREF_L1_HIT_ON_INSERT_total_mean,         -nan
PREF_L1_HIT_ON_INSERT_total_stddev,         -nan

L1_NEWREQ_MATCHED_MLC_REQ_count,            56
L1_NEWREQ_MATCHED_MLC_REQ_total_count,           130

MLC_NEWREQ_MATCHED_L2_PREF_count,           339
MLC_NEWREQ_MATCHED_L2_PREF_total_count,          1452

MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_count,             5
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_pct,        0.015
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_count,            11
MLC_NEWREQ_MATCHED_L2_PREF_MLC_HIT_total_pct,        0.008

NEWREQ_WB_MATCH_IGNORED_count,             0
NEWREQ_WB_MATCH_IGNORED_total_count,             0

DEMAND_MATCH_WB_NEW_DONE_FUNC_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_total_pct,         -nan

DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_pct,         -nan
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_count,             0
DEMAND_MATCH_WB_NEW_DONE_FUNC_NULL_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_NOT_SAME_total_pct,         -nan

DEMAND_MATCH_WB_DONE_FUNC_SAME_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_count,             0
DEMAND_MATCH_WB_DONE_FUNC_SAME_sum_total_pct,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_stddev,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_mean,         -nan
DEMAND_MATCH_WB_DONE_FUNC_SAME_total_stddev,         -nan

DEMAND_MATCH_WB_count,             0
DEMAND_MATCH_WB_pct,         -nan
DEMAND_MATCH_WB_total_count,             0
DEMAND_MATCH_WB_total_pct,         -nan

DEMAND_MATCH_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WBALL_IFETCH_count,             0
DEMAND_MATCH_WBALL_IFETCH_pct,         -nan
DEMAND_MATCH_WBALL_IFETCH_total_count,             0
DEMAND_MATCH_WBALL_IFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DFETCH_count,             0
DEMAND_MATCH_WBALL_DFETCH_pct,         -nan
DEMAND_MATCH_WBALL_DFETCH_total_count,             0
DEMAND_MATCH_WBALL_DFETCH_total_pct,         -nan

DEMAND_MATCH_WBALL_DSTORE_count,             0
DEMAND_MATCH_WBALL_DSTORE_pct,         -nan
DEMAND_MATCH_WBALL_DSTORE_total_count,             0
DEMAND_MATCH_WBALL_DSTORE_total_pct,         -nan

DEMAND_MATCH_WBALL_IPRF_count,             0
DEMAND_MATCH_WBALL_IPRF_pct,         -nan
DEMAND_MATCH_WBALL_IPRF_total_count,             0
DEMAND_MATCH_WBALL_IPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_DPRF_count,             0
DEMAND_MATCH_WBALL_DPRF_pct,         -nan
DEMAND_MATCH_WBALL_DPRF_total_count,             0
DEMAND_MATCH_WBALL_DPRF_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_count,             0
DEMAND_MATCH_WBALL_WB_pct,         -nan
DEMAND_MATCH_WBALL_WB_total_count,             0
DEMAND_MATCH_WBALL_WB_total_pct,         -nan

DEMAND_MATCH_WBALL_WB_NODIRTY_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WBALL_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WBALL_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_IFETCH_count,             0
DEMAND_MATCH_WB_IFETCH_pct,         -nan
DEMAND_MATCH_WB_IFETCH_total_count,             0
DEMAND_MATCH_WB_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DFETCH_count,             0
DEMAND_MATCH_WB_DFETCH_pct,         -nan
DEMAND_MATCH_WB_DFETCH_total_count,             0
DEMAND_MATCH_WB_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_DSTORE_count,             0
DEMAND_MATCH_WB_DSTORE_pct,         -nan
DEMAND_MATCH_WB_DSTORE_total_count,             0
DEMAND_MATCH_WB_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_IPRF_count,             0
DEMAND_MATCH_WB_IPRF_pct,         -nan
DEMAND_MATCH_WB_IPRF_total_count,             0
DEMAND_MATCH_WB_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_DPRF_count,             0
DEMAND_MATCH_WB_DPRF_pct,         -nan
DEMAND_MATCH_WB_DPRF_total_count,             0
DEMAND_MATCH_WB_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_WB_count,             0
DEMAND_MATCH_WB_WB_pct,         -nan
DEMAND_MATCH_WB_WB_total_count,             0
DEMAND_MATCH_WB_WB_total_pct,         -nan

DEMAND_MATCH_WB_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_WB_NODIRTY_total_stddev,         -nan

DEMAND_MATCH_WB_ND_IFETCH_count,             0
DEMAND_MATCH_WB_ND_IFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_IFETCH_total_count,             0
DEMAND_MATCH_WB_ND_IFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DFETCH_count,             0
DEMAND_MATCH_WB_ND_DFETCH_pct,         -nan
DEMAND_MATCH_WB_ND_DFETCH_total_count,             0
DEMAND_MATCH_WB_ND_DFETCH_total_pct,         -nan

DEMAND_MATCH_WB_ND_DSTORE_count,             0
DEMAND_MATCH_WB_ND_DSTORE_pct,         -nan
DEMAND_MATCH_WB_ND_DSTORE_total_count,             0
DEMAND_MATCH_WB_ND_DSTORE_total_pct,         -nan

DEMAND_MATCH_WB_ND_IPRF_count,             0
DEMAND_MATCH_WB_ND_IPRF_pct,         -nan
DEMAND_MATCH_WB_ND_IPRF_total_count,             0
DEMAND_MATCH_WB_ND_IPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_DPRF_count,             0
DEMAND_MATCH_WB_ND_DPRF_pct,         -nan
DEMAND_MATCH_WB_ND_DPRF_total_count,             0
DEMAND_MATCH_WB_ND_DPRF_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_count,             0
DEMAND_MATCH_WB_ND_WB_pct,         -nan
DEMAND_MATCH_WB_ND_WB_total_count,             0
DEMAND_MATCH_WB_ND_WB_total_pct,         -nan

DEMAND_MATCH_WB_ND_WB_NODIRTY_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_count,             0
DEMAND_MATCH_WB_ND_WB_NODIRTY_sum_total_pct,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_stddev,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_mean,         -nan
DEMAND_MATCH_WB_ND_WB_NODIRTY_total_stddev,         -nan

WB_MATCH_DEMAND_count,             0
WB_MATCH_DEMAND_pct,        0.000
WB_MATCH_DEMAND_total_count,             0
WB_MATCH_DEMAND_total_pct,        0.000

WB_MATCH_PREF_count,             0
WB_MATCH_PREF_pct,        0.000
WB_MATCH_PREF_total_count,             0
WB_MATCH_PREF_total_pct,        0.000

WB_MATCH_WB_count,             0
WB_MATCH_WB_pct,        0.000
WB_MATCH_WB_total_count,             0
WB_MATCH_WB_total_pct,        0.000

WB_MATCH_WB_FILTERED_count,        834352
WB_MATCH_WB_FILTERED_pct,      100.000
WB_MATCH_WB_FILTERED_total_count,       1562958
WB_MATCH_WB_FILTERED_total_pct,      100.000
WB_MATCH_WB_FILTERED_sum_count,        834352
WB_MATCH_WB_FILTERED_sum_pct,      100.000
WB_MATCH_WB_FILTERED_sum_total_count,       1562958
WB_MATCH_WB_FILTERED_sum_total_pct,      100.000
WB_MATCH_WB_FILTERED_mean,         3.00
WB_MATCH_WB_FILTERED_stddev,         3.00
WB_MATCH_WB_FILTERED_total_mean,         3.00
WB_MATCH_WB_FILTERED_total_stddev,         3.00

WB_COMING_BACK_FROM_MEM_count,             0
WB_COMING_BACK_FROM_MEM_total_count,             0

WB_COMING_BACK_FROM_L1_count,             0
WB_COMING_BACK_FROM_L1_total_count,             0

WB_COMING_BACK_FROM_MLC_count,             0
WB_COMING_BACK_FROM_MLC_total_count,             0

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_count,           922
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_pct,        0.108
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_count,          3547
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_total_pct,        0.222

MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_count,        851105
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_pct,       99.892
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_count,       1596025
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_pct,       99.778
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_count,        852027
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_total_count,       1599572
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_sum_total_pct,      100.000
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_stddev,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_mean,         1.00
MEM_REQ_MATCH_OFF_PATH_HIT_BY_ON_PATH_ET_total_stddev,         1.00

TOTAL_ONPATH_ICACHE_FILLS_count,             0
TOTAL_ONPATH_ICACHE_FILLS_total_count,             0

TOTAL_ONPATH_DCACHE_FILLS_count,             0
TOTAL_ONPATH_DCACHE_FILLS_total_count,             0

TOTAL_ONPATH_L1_FILLS_count,             0
TOTAL_ONPATH_L1_FILLS_total_count,             0

PER1K_ONPATH_ICACHE_FILLS_count,             0
PER1K_ONPATH_ICACHE_FILLS_pct,        0.000
PER1K_ONPATH_ICACHE_FILLS_total_count,             0
PER1K_ONPATH_ICACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_DCACHE_FILLS_count,             0
PER1K_ONPATH_DCACHE_FILLS_pct,        0.000
PER1K_ONPATH_DCACHE_FILLS_total_count,             0
PER1K_ONPATH_DCACHE_FILLS_total_pct,        0.000

PER1K_ONPATH_L1_FILLS_count,             0
PER1K_ONPATH_L1_FILLS_pct,        0.000
PER1K_ONPATH_L1_FILLS_total_count,             0
PER1K_ONPATH_L1_FILLS_total_pct,        0.000

PER1K_L1_DEMAND_MISS_ONPATH_count,         29852
PER1K_L1_DEMAND_MISS_ONPATH_pct,        1.390
PER1K_L1_DEMAND_MISS_ONPATH_total_count,         98699
PER1K_L1_DEMAND_MISS_ONPATH_total_pct,        4.597

PER1K_L1_DEMAND_MISS_OFFPATH_count,           199
PER1K_L1_DEMAND_MISS_OFFPATH_pct,        0.009
PER1K_L1_DEMAND_MISS_OFFPATH_total_count,           521
PER1K_L1_DEMAND_MISS_OFFPATH_total_pct,        0.024

L2_IDEAL_FILL_L1_count,             0
L2_IDEAL_FILL_L1_pct,         -nan
L2_IDEAL_FILL_L1_total_count,             0
L2_IDEAL_FILL_L1_total_pct,         -nan

L2_IDEAL_MISS_L2_count,             0
L2_IDEAL_MISS_L2_pct,         -nan
L2_IDEAL_MISS_L2_total_count,             0
L2_IDEAL_MISS_L2_total_pct,         -nan
L2_IDEAL_MISS_L2_sum_count,             0
L2_IDEAL_MISS_L2_sum_pct,         -nan
L2_IDEAL_MISS_L2_sum_total_count,             0
L2_IDEAL_MISS_L2_sum_total_pct,         -nan
L2_IDEAL_MISS_L2_mean,         -nan
L2_IDEAL_MISS_L2_stddev,         -nan
L2_IDEAL_MISS_L2_total_mean,         -nan
L2_IDEAL_MISS_L2_total_stddev,         -nan

L2_IDEAL_FILL_ICACHE_count,             0
L2_IDEAL_FILL_ICACHE_pct,         -nan
L2_IDEAL_FILL_ICACHE_total_count,             0
L2_IDEAL_FILL_ICACHE_total_pct,         -nan

L2_IDEAL_MISS_ICACHE_count,             0
L2_IDEAL_MISS_ICACHE_pct,         -nan
L2_IDEAL_MISS_ICACHE_total_count,             0
L2_IDEAL_MISS_ICACHE_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_count,             0
L2_IDEAL_MISS_ICACHE_sum_pct,         -nan
L2_IDEAL_MISS_ICACHE_sum_total_count,             0
L2_IDEAL_MISS_ICACHE_sum_total_pct,         -nan
L2_IDEAL_MISS_ICACHE_mean,         -nan
L2_IDEAL_MISS_ICACHE_stddev,         -nan
L2_IDEAL_MISS_ICACHE_total_mean,         -nan
L2_IDEAL_MISS_ICACHE_total_stddev,         -nan

HPS_MISS_DELTA__0_count,             0
HPS_MISS_DELTA__0_pct,         -nan
HPS_MISS_DELTA__0_total_count,             0
HPS_MISS_DELTA__0_total_pct,         -nan

HPS_MISS_DELTA__1_count,             0
HPS_MISS_DELTA__1_pct,         -nan
HPS_MISS_DELTA__1_total_count,             0
HPS_MISS_DELTA__1_total_pct,         -nan

HPS_MISS_DELTA__2_count,             0
HPS_MISS_DELTA__2_pct,         -nan
HPS_MISS_DELTA__2_total_count,             0
HPS_MISS_DELTA__2_total_pct,         -nan

HPS_MISS_DELTA__3_count,             0
HPS_MISS_DELTA__3_pct,         -nan
HPS_MISS_DELTA__3_total_count,             0
HPS_MISS_DELTA__3_total_pct,         -nan

HPS_MISS_DELTA__4_count,             0
HPS_MISS_DELTA__4_pct,         -nan
HPS_MISS_DELTA__4_total_count,             0
HPS_MISS_DELTA__4_total_pct,         -nan

HPS_MISS_DELTA__5_count,             0
HPS_MISS_DELTA__5_pct,         -nan
HPS_MISS_DELTA__5_total_count,             0
HPS_MISS_DELTA__5_total_pct,         -nan

HPS_MISS_DELTA__6_count,             0
HPS_MISS_DELTA__6_pct,         -nan
HPS_MISS_DELTA__6_total_count,             0
HPS_MISS_DELTA__6_total_pct,         -nan

HPS_MISS_DELTA__7_count,             0
HPS_MISS_DELTA__7_pct,         -nan
HPS_MISS_DELTA__7_total_count,             0
HPS_MISS_DELTA__7_total_pct,         -nan

HPS_MISS_DELTA__8_count,             0
HPS_MISS_DELTA__8_pct,         -nan
HPS_MISS_DELTA__8_total_count,             0
HPS_MISS_DELTA__8_total_pct,         -nan

HPS_MISS_DELTA__9_count,             0
HPS_MISS_DELTA__9_pct,         -nan
HPS_MISS_DELTA__9_total_count,             0
HPS_MISS_DELTA__9_total_pct,         -nan
HPS_MISS_DELTA__9_sum_count,             0
HPS_MISS_DELTA__9_sum_pct,         -nan
HPS_MISS_DELTA__9_sum_total_count,             0
HPS_MISS_DELTA__9_sum_total_pct,         -nan
HPS_MISS_DELTA__9_mean,         -nan
HPS_MISS_DELTA__9_stddev,         -nan
HPS_MISS_DELTA__9_total_mean,         -nan
HPS_MISS_DELTA__9_total_stddev,         -nan

HPS_HIT_DELTA__0_count,             0
HPS_HIT_DELTA__0_pct,         -nan
HPS_HIT_DELTA__0_total_count,             0
HPS_HIT_DELTA__0_total_pct,         -nan

HPS_HIT_DELTA__1_count,             0
HPS_HIT_DELTA__1_pct,         -nan
HPS_HIT_DELTA__1_total_count,             0
HPS_HIT_DELTA__1_total_pct,         -nan

HPS_HIT_DELTA__2_count,             0
HPS_HIT_DELTA__2_pct,         -nan
HPS_HIT_DELTA__2_total_count,             0
HPS_HIT_DELTA__2_total_pct,         -nan

HPS_HIT_DELTA__3_count,             0
HPS_HIT_DELTA__3_pct,         -nan
HPS_HIT_DELTA__3_total_count,             0
HPS_HIT_DELTA__3_total_pct,         -nan

HPS_HIT_DELTA__4_count,             0
HPS_HIT_DELTA__4_pct,         -nan
HPS_HIT_DELTA__4_total_count,             0
HPS_HIT_DELTA__4_total_pct,         -nan

HPS_HIT_DELTA__5_count,             0
HPS_HIT_DELTA__5_pct,         -nan
HPS_HIT_DELTA__5_total_count,             0
HPS_HIT_DELTA__5_total_pct,         -nan

HPS_HIT_DELTA__6_count,             0
HPS_HIT_DELTA__6_pct,         -nan
HPS_HIT_DELTA__6_total_count,             0
HPS_HIT_DELTA__6_total_pct,         -nan

HPS_HIT_DELTA__7_count,             0
HPS_HIT_DELTA__7_pct,         -nan
HPS_HIT_DELTA__7_total_count,             0
HPS_HIT_DELTA__7_total_pct,         -nan

HPS_HIT_DELTA__8_count,             0
HPS_HIT_DELTA__8_pct,         -nan
HPS_HIT_DELTA__8_total_count,             0
HPS_HIT_DELTA__8_total_pct,         -nan

HPS_HIT_DELTA__9_count,             0
HPS_HIT_DELTA__9_pct,         -nan
HPS_HIT_DELTA__9_total_count,             0
HPS_HIT_DELTA__9_total_pct,         -nan
HPS_HIT_DELTA__9_sum_count,             0
HPS_HIT_DELTA__9_sum_pct,         -nan
HPS_HIT_DELTA__9_sum_total_count,             0
HPS_HIT_DELTA__9_sum_total_pct,         -nan
HPS_HIT_DELTA__9_mean,         -nan
HPS_HIT_DELTA__9_stddev,         -nan
HPS_HIT_DELTA__9_total_mean,         -nan
HPS_HIT_DELTA__9_total_stddev,         -nan

DC_MISS_DELTA__0_count,             0
DC_MISS_DELTA__0_pct,         -nan
DC_MISS_DELTA__0_total_count,             0
DC_MISS_DELTA__0_total_pct,         -nan

DC_MISS_DELTA__1_count,             0
DC_MISS_DELTA__1_pct,         -nan
DC_MISS_DELTA__1_total_count,             0
DC_MISS_DELTA__1_total_pct,         -nan

DC_MISS_DELTA__2_count,             0
DC_MISS_DELTA__2_pct,         -nan
DC_MISS_DELTA__2_total_count,             0
DC_MISS_DELTA__2_total_pct,         -nan

DC_MISS_DELTA__3_count,             0
DC_MISS_DELTA__3_pct,         -nan
DC_MISS_DELTA__3_total_count,             0
DC_MISS_DELTA__3_total_pct,         -nan

DC_MISS_DELTA__4_count,             0
DC_MISS_DELTA__4_pct,         -nan
DC_MISS_DELTA__4_total_count,             0
DC_MISS_DELTA__4_total_pct,         -nan

DC_MISS_DELTA__5_count,             0
DC_MISS_DELTA__5_pct,         -nan
DC_MISS_DELTA__5_total_count,             0
DC_MISS_DELTA__5_total_pct,         -nan

DC_MISS_DELTA__6_count,             0
DC_MISS_DELTA__6_pct,         -nan
DC_MISS_DELTA__6_total_count,             0
DC_MISS_DELTA__6_total_pct,         -nan

DC_MISS_DELTA__7_count,             0
DC_MISS_DELTA__7_pct,         -nan
DC_MISS_DELTA__7_total_count,             0
DC_MISS_DELTA__7_total_pct,         -nan

DC_MISS_DELTA__8_count,             0
DC_MISS_DELTA__8_pct,         -nan
DC_MISS_DELTA__8_total_count,             0
DC_MISS_DELTA__8_total_pct,         -nan

DC_MISS_DELTA__9_count,             0
DC_MISS_DELTA__9_pct,         -nan
DC_MISS_DELTA__9_total_count,             0
DC_MISS_DELTA__9_total_pct,         -nan
DC_MISS_DELTA__9_sum_count,             0
DC_MISS_DELTA__9_sum_pct,         -nan
DC_MISS_DELTA__9_sum_total_count,             0
DC_MISS_DELTA__9_sum_total_pct,         -nan
DC_MISS_DELTA__9_mean,         -nan
DC_MISS_DELTA__9_stddev,         -nan
DC_MISS_DELTA__9_total_mean,         -nan
DC_MISS_DELTA__9_total_stddev,         -nan

ONE_MORE_SUCESS_count,             0
ONE_MORE_SUCESS_pct,         -nan
ONE_MORE_SUCESS_total_count,             0
ONE_MORE_SUCESS_total_pct,         -nan

ONE_MORE_DISCARDED_L0CACHE_count,             0
ONE_MORE_DISCARDED_L0CACHE_pct,         -nan
ONE_MORE_DISCARDED_L0CACHE_total_count,             0
ONE_MORE_DISCARDED_L0CACHE_total_pct,         -nan

ONE_MORE_DISCARDED_MEM_REQ_FULL_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_count,             0
ONE_MORE_DISCARDED_MEM_REQ_FULL_sum_total_pct,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_stddev,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_mean,         -nan
ONE_MORE_DISCARDED_MEM_REQ_FULL_total_stddev,         -nan

PREF_L1_TOTAL_SENT_count,         17588
PREF_L1_TOTAL_SENT_total_count,         55909

PREF_L1_TOTAL_USED_count,          8519
PREF_L1_TOTAL_USED_pct,       48.425
PREF_L1_TOTAL_USED_total_count,         24243
PREF_L1_TOTAL_USED_total_pct,       70.443

PREF_L1_TOTAL_PARTIAL_USED_count,           299
PREF_L1_TOTAL_PARTIAL_USED_pct,        1.700
PREF_L1_TOTAL_PARTIAL_USED_total_count,          1398
PREF_L1_TOTAL_PARTIAL_USED_total_pct,        4.062

PREF_L1_TOTAL_NOT_USED_count,          8774
PREF_L1_TOTAL_NOT_USED_pct,       49.875
PREF_L1_TOTAL_NOT_USED_total_count,          8774
PREF_L1_TOTAL_NOT_USED_total_pct,       25.495

PREF_L1_TOTAL_DROPPED_count,             0
PREF_L1_TOTAL_DROPPED_pct,        0.000
PREF_L1_TOTAL_DROPPED_total_count,             0
PREF_L1_TOTAL_DROPPED_total_pct,        0.000
PREF_L1_TOTAL_DROPPED_sum_count,         17592
PREF_L1_TOTAL_DROPPED_sum_pct,      100.000
PREF_L1_TOTAL_DROPPED_sum_total_count,         34415
PREF_L1_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_L1_TOTAL_DROPPED_mean,         1.01
PREF_L1_TOTAL_DROPPED_stddev,         0.70
PREF_L1_TOTAL_DROPPED_total_mean,         0.55
PREF_L1_TOTAL_DROPPED_total_stddev,         0.74

PREF_MLC_TOTAL_SENT_count,             0
PREF_MLC_TOTAL_SENT_total_count,             0

PREF_MLC_TOTAL_USED_count,           246
PREF_MLC_TOTAL_USED_pct,       42.196
PREF_MLC_TOTAL_USED_total_count,           692
PREF_MLC_TOTAL_USED_total_pct,       32.382

PREF_MLC_TOTAL_PARTIAL_USED_count,           337
PREF_MLC_TOTAL_PARTIAL_USED_pct,       57.804
PREF_MLC_TOTAL_PARTIAL_USED_total_count,          1445
PREF_MLC_TOTAL_PARTIAL_USED_total_pct,       67.618

PREF_MLC_TOTAL_NOT_USED_count,             0
PREF_MLC_TOTAL_NOT_USED_pct,        0.000
PREF_MLC_TOTAL_NOT_USED_total_count,             0
PREF_MLC_TOTAL_NOT_USED_total_pct,        0.000

PREF_MLC_TOTAL_DROPPED_count,             0
PREF_MLC_TOTAL_DROPPED_pct,        0.000
PREF_MLC_TOTAL_DROPPED_total_count,             0
PREF_MLC_TOTAL_DROPPED_total_pct,        0.000
PREF_MLC_TOTAL_DROPPED_sum_count,           583
PREF_MLC_TOTAL_DROPPED_sum_pct,      100.000
PREF_MLC_TOTAL_DROPPED_sum_total_count,          2137
PREF_MLC_TOTAL_DROPPED_sum_total_pct,      100.000
PREF_MLC_TOTAL_DROPPED_mean,         0.58
PREF_MLC_TOTAL_DROPPED_stddev,         0.32
PREF_MLC_TOTAL_DROPPED_total_mean,         0.68
PREF_MLC_TOTAL_DROPPED_total_stddev,         0.27

CORE_MLC_PREF_REQ_MISS_count,             0
CORE_MLC_PREF_REQ_MISS_pct,        0.000
CORE_MLC_PREF_REQ_MISS_total_count,             0
CORE_MLC_PREF_REQ_MISS_total_pct,        0.000

CORE_MLC_DEMAND_MISS_count,        117124
CORE_MLC_DEMAND_MISS_pct,       98.681
CORE_MLC_DEMAND_MISS_total_count,        219747
CORE_MLC_DEMAND_MISS_total_pct,       97.922

CORE_MLC_WB_MISS_count,          1565
CORE_MLC_WB_MISS_pct,        1.319
CORE_MLC_WB_MISS_total_count,          4663
CORE_MLC_WB_MISS_total_pct,        2.078
CORE_MLC_WB_MISS_sum_count,        118689
CORE_MLC_WB_MISS_sum_pct,      100.000
CORE_MLC_WB_MISS_sum_total_count,        224410
CORE_MLC_WB_MISS_sum_total_pct,      100.000
CORE_MLC_WB_MISS_mean,         1.01
CORE_MLC_WB_MISS_stddev,         0.16
CORE_MLC_WB_MISS_total_mean,         1.02
CORE_MLC_WB_MISS_total_stddev,         0.20

CORE_MLC_PREF_REQ_HIT_count,             0
CORE_MLC_PREF_REQ_HIT_pct,        0.000
CORE_MLC_PREF_REQ_HIT_total_count,             0
CORE_MLC_PREF_REQ_HIT_total_pct,        0.000

CORE_MLC_DEMAND_HIT_count,         93361
CORE_MLC_DEMAND_HIT_pct,       65.695
CORE_MLC_DEMAND_HIT_total_count,        164299
CORE_MLC_DEMAND_HIT_total_pct,       48.452

CORE_MLC_WB_HIT_count,         48751
CORE_MLC_WB_HIT_pct,       34.305
CORE_MLC_WB_HIT_total_count,        174794
CORE_MLC_WB_HIT_total_pct,       51.548
CORE_MLC_WB_HIT_sum_count,        142112
CORE_MLC_WB_HIT_sum_pct,      100.000
CORE_MLC_WB_HIT_sum_total_count,        339093
CORE_MLC_WB_HIT_sum_total_pct,      100.000
CORE_MLC_WB_HIT_mean,         1.34
CORE_MLC_WB_HIT_stddev,         0.92
CORE_MLC_WB_HIT_total_mean,         1.52
CORE_MLC_WB_HIT_total_stddev,         1.20

CORE_MLC_HIT_count,         93361
CORE_MLC_HIT_pct,       44.355
CORE_MLC_HIT_total_count,        164299
CORE_MLC_HIT_total_pct,       42.781

CORE_MLC_MISS_count,        117124
CORE_MLC_MISS_pct,       55.645
CORE_MLC_MISS_total_count,        219747
CORE_MLC_MISS_total_pct,       57.219
CORE_MLC_MISS_sum_count,        210485
CORE_MLC_MISS_sum_pct,      100.000
CORE_MLC_MISS_sum_total_count,        384046
CORE_MLC_MISS_sum_total_pct,      100.000
CORE_MLC_MISS_mean,         0.56
CORE_MLC_MISS_stddev,         0.53
CORE_MLC_MISS_total_mean,         0.57
CORE_MLC_MISS_total_stddev,         0.54

CORE_MLC_FILL_count,        118950
CORE_MLC_FILL_pct,       99.936
CORE_MLC_FILL_total_count,        225671
CORE_MLC_FILL_total_pct,       99.919

CORE_MLC_WB_FILL_count,            76
CORE_MLC_WB_FILL_pct,        0.064
CORE_MLC_WB_FILL_total_count,           184
CORE_MLC_WB_FILL_total_pct,        0.081
CORE_MLC_WB_FILL_sum_count,        119026
CORE_MLC_WB_FILL_sum_pct,      100.000
CORE_MLC_WB_FILL_sum_total_count,        225855
CORE_MLC_WB_FILL_sum_total_pct,      100.000
CORE_MLC_WB_FILL_mean,         0.00
CORE_MLC_WB_FILL_stddev,         0.03
CORE_MLC_WB_FILL_total_mean,         0.00
CORE_MLC_WB_FILL_total_stddev,         0.03

CORE_MLC_DEMAND_FILL_count,        118613
CORE_MLC_DEMAND_FILL_pct,       99.717
CORE_MLC_DEMAND_FILL_total_count,        224226
CORE_MLC_DEMAND_FILL_total_pct,       99.360

CORE_MLC_PREF_FILL_count,           337
CORE_MLC_PREF_FILL_pct,        0.283
CORE_MLC_PREF_FILL_total_count,          1445
CORE_MLC_PREF_FILL_total_pct,        0.640
CORE_MLC_PREF_FILL_sum_count,        118950
CORE_MLC_PREF_FILL_sum_pct,      100.000
CORE_MLC_PREF_FILL_sum_total_count,        225671
CORE_MLC_PREF_FILL_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_mean,         0.00
CORE_MLC_PREF_FILL_stddev,         0.05
CORE_MLC_PREF_FILL_total_mean,         0.01
CORE_MLC_PREF_FILL_total_stddev,         0.08

CORE_MLC_PREF_FILL_USED_count,           246
CORE_MLC_PREF_FILL_USED_pct,       42.196
CORE_MLC_PREF_FILL_USED_total_count,           692
CORE_MLC_PREF_FILL_USED_total_pct,       32.382

CORE_MLC_PREF_FILL_PARTIAL_USED_count,           337
CORE_MLC_PREF_FILL_PARTIAL_USED_pct,       57.804
CORE_MLC_PREF_FILL_PARTIAL_USED_total_count,          1445
CORE_MLC_PREF_FILL_PARTIAL_USED_total_pct,       67.618

CORE_MLC_PREF_FILL_NOT_USED_count,             0
CORE_MLC_PREF_FILL_NOT_USED_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_total_count,             0
CORE_MLC_PREF_FILL_NOT_USED_total_pct,        0.000
CORE_MLC_PREF_FILL_NOT_USED_sum_count,           583
CORE_MLC_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_sum_total_count,          2137
CORE_MLC_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_MLC_PREF_FILL_NOT_USED_mean,         0.58
CORE_MLC_PREF_FILL_NOT_USED_stddev,         0.32
CORE_MLC_PREF_FILL_NOT_USED_total_mean,         0.68
CORE_MLC_PREF_FILL_NOT_USED_total_stddev,         0.27

CORE_L1_PREF_REQ_MISS_count,         17588
CORE_L1_PREF_REQ_MISS_pct,       36.179
CORE_L1_PREF_REQ_MISS_total_count,         55909
CORE_L1_PREF_REQ_MISS_total_pct,       35.049

CORE_L1_DEMAND_MISS_count,         29952
CORE_L1_DEMAND_MISS_pct,       61.612
CORE_L1_DEMAND_MISS_total_count,         98994
CORE_L1_DEMAND_MISS_total_pct,       62.059

CORE_L1_WB_MISS_count,          1074
CORE_L1_WB_MISS_pct,        2.209
CORE_L1_WB_MISS_total_count,          4612
CORE_L1_WB_MISS_total_pct,        2.891
CORE_L1_WB_MISS_sum_count,         48614
CORE_L1_WB_MISS_sum_pct,      100.000
CORE_L1_WB_MISS_sum_total_count,        159515
CORE_L1_WB_MISS_sum_total_pct,      100.000
CORE_L1_WB_MISS_mean,         0.66
CORE_L1_WB_MISS_stddev,         0.35
CORE_L1_WB_MISS_total_mean,         0.68
CORE_L1_WB_MISS_total_stddev,         0.36

CORE_L1_PREF_REQ_HIT_count,          7600
CORE_L1_PREF_REQ_HIT_pct,        6.253
CORE_L1_PREF_REQ_HIT_total_count,         15967
CORE_L1_PREF_REQ_HIT_total_pct,        8.232

CORE_L1_DEMAND_HIT_count,         87283
CORE_L1_DEMAND_HIT_pct,       71.813
CORE_L1_DEMAND_HIT_total_count,        120927
CORE_L1_DEMAND_HIT_total_pct,       62.343

CORE_L1_WB_HIT_count,         26659
CORE_L1_WB_HIT_pct,       21.934
CORE_L1_WB_HIT_total_count,         57078
CORE_L1_WB_HIT_total_pct,       29.426
CORE_L1_WB_HIT_sum_count,        121542
CORE_L1_WB_HIT_sum_pct,      100.000
CORE_L1_WB_HIT_sum_total_count,        193972
CORE_L1_WB_HIT_sum_total_pct,      100.000
CORE_L1_WB_HIT_mean,         1.16
CORE_L1_WB_HIT_stddev,         0.68
CORE_L1_WB_HIT_total_mean,         1.21
CORE_L1_WB_HIT_total_stddev,         0.80

CORE_L1_HIT_count,         87321
CORE_L1_HIT_pct,       74.397
CORE_L1_HIT_total_count,        120974
CORE_L1_HIT_total_pct,       54.940

CORE_L1_MISS_count,         30051
CORE_L1_MISS_pct,       25.603
CORE_L1_MISS_total_count,         99220
CORE_L1_MISS_total_pct,       45.060
CORE_L1_MISS_sum_count,        117372
CORE_L1_MISS_sum_pct,      100.000
CORE_L1_MISS_sum_total_count,        220194
CORE_L1_MISS_sum_total_pct,      100.000
CORE_L1_MISS_mean,         0.26
CORE_L1_MISS_stddev,         0.40
CORE_L1_MISS_total_mean,         0.45
CORE_L1_MISS_total_stddev,         0.48

CORE_L1_FILL_count,         48598
CORE_L1_FILL_pct,       99.959
CORE_L1_FILL_total_count,        158773
CORE_L1_FILL_total_pct,       99.535

CORE_L1_WB_FILL_count,            20
CORE_L1_WB_FILL_pct,        0.041
CORE_L1_WB_FILL_total_count,           742
CORE_L1_WB_FILL_total_pct,        0.465
CORE_L1_WB_FILL_sum_count,         48618
CORE_L1_WB_FILL_sum_pct,      100.000
CORE_L1_WB_FILL_sum_total_count,        159515
CORE_L1_WB_FILL_sum_total_pct,      100.000
CORE_L1_WB_FILL_mean,         0.00
CORE_L1_WB_FILL_stddev,         0.02
CORE_L1_WB_FILL_total_mean,         0.00
CORE_L1_WB_FILL_total_stddev,         0.07

CORE_L1_DEMAND_FILL_count,         31006
CORE_L1_DEMAND_FILL_pct,       63.801
CORE_L1_DEMAND_FILL_total_count,        102864
CORE_L1_DEMAND_FILL_total_pct,       64.787

CORE_L1_PREF_FILL_count,         17592
CORE_L1_PREF_FILL_pct,       36.199
CORE_L1_PREF_FILL_total_count,         55909
CORE_L1_PREF_FILL_total_pct,       35.213
CORE_L1_PREF_FILL_sum_count,         48598
CORE_L1_PREF_FILL_sum_pct,      100.000
CORE_L1_PREF_FILL_sum_total_count,        158773
CORE_L1_PREF_FILL_sum_total_pct,      100.000
CORE_L1_PREF_FILL_mean,         0.36
CORE_L1_PREF_FILL_stddev,         0.44
CORE_L1_PREF_FILL_total_mean,         0.35
CORE_L1_PREF_FILL_total_stddev,         0.44

CORE_L1_PREF_FILL_USED_count,          8519
CORE_L1_PREF_FILL_USED_pct,       48.425
CORE_L1_PREF_FILL_USED_total_count,         24243
CORE_L1_PREF_FILL_USED_total_pct,       70.443

CORE_L1_PREF_FILL_PARTIAL_USED_count,           299
CORE_L1_PREF_FILL_PARTIAL_USED_pct,        1.700
CORE_L1_PREF_FILL_PARTIAL_USED_total_count,          1398
CORE_L1_PREF_FILL_PARTIAL_USED_total_pct,        4.062

CORE_L1_PREF_FILL_NOT_USED_count,          8774
CORE_L1_PREF_FILL_NOT_USED_pct,       49.875
CORE_L1_PREF_FILL_NOT_USED_total_count,          8774
CORE_L1_PREF_FILL_NOT_USED_total_pct,       25.495
CORE_L1_PREF_FILL_NOT_USED_sum_count,         17592
CORE_L1_PREF_FILL_NOT_USED_sum_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_sum_total_count,         34415
CORE_L1_PREF_FILL_NOT_USED_sum_total_pct,      100.000
CORE_L1_PREF_FILL_NOT_USED_mean,         1.01
CORE_L1_PREF_FILL_NOT_USED_stddev,         1.00
CORE_L1_PREF_FILL_NOT_USED_total_mean,         0.55
CORE_L1_PREF_FILL_NOT_USED_total_stddev,         0.79

CORE_L1_DEMAND_USED_POS0_count,             0
CORE_L1_DEMAND_USED_POS0_pct,         -nan
CORE_L1_DEMAND_USED_POS0_total_count,             0
CORE_L1_DEMAND_USED_POS0_total_pct,         -nan

CORE_L1_DEMAND_USED_POS1_count,             0
CORE_L1_DEMAND_USED_POS1_pct,         -nan
CORE_L1_DEMAND_USED_POS1_total_count,             0
CORE_L1_DEMAND_USED_POS1_total_pct,         -nan

CORE_L1_DEMAND_USED_POS2_count,             0
CORE_L1_DEMAND_USED_POS2_pct,         -nan
CORE_L1_DEMAND_USED_POS2_total_count,             0
CORE_L1_DEMAND_USED_POS2_total_pct,         -nan

CORE_L1_DEMAND_USED_POS3_count,             0
CORE_L1_DEMAND_USED_POS3_pct,         -nan
CORE_L1_DEMAND_USED_POS3_total_count,             0
CORE_L1_DEMAND_USED_POS3_total_pct,         -nan

CORE_L1_DEMAND_USED_POS4_count,             0
CORE_L1_DEMAND_USED_POS4_pct,         -nan
CORE_L1_DEMAND_USED_POS4_total_count,             0
CORE_L1_DEMAND_USED_POS4_total_pct,         -nan

CORE_L1_DEMAND_USED_POS5_count,             0
CORE_L1_DEMAND_USED_POS5_pct,         -nan
CORE_L1_DEMAND_USED_POS5_total_count,             0
CORE_L1_DEMAND_USED_POS5_total_pct,         -nan

CORE_L1_DEMAND_USED_POS6_count,             0
CORE_L1_DEMAND_USED_POS6_pct,         -nan
CORE_L1_DEMAND_USED_POS6_total_count,             0
CORE_L1_DEMAND_USED_POS6_total_pct,         -nan

CORE_L1_DEMAND_USED_POS7_count,             0
CORE_L1_DEMAND_USED_POS7_pct,         -nan
CORE_L1_DEMAND_USED_POS7_total_count,             0
CORE_L1_DEMAND_USED_POS7_total_pct,         -nan

CORE_L1_DEMAND_USED_POS8_count,             0
CORE_L1_DEMAND_USED_POS8_pct,         -nan
CORE_L1_DEMAND_USED_POS8_total_count,             0
CORE_L1_DEMAND_USED_POS8_total_pct,         -nan

CORE_L1_DEMAND_USED_POS9_count,             0
CORE_L1_DEMAND_USED_POS9_pct,         -nan
CORE_L1_DEMAND_USED_POS9_total_count,             0
CORE_L1_DEMAND_USED_POS9_total_pct,         -nan

CORE_L1_DEMAND_USED_POS10_count,             0
CORE_L1_DEMAND_USED_POS10_pct,         -nan
CORE_L1_DEMAND_USED_POS10_total_count,             0
CORE_L1_DEMAND_USED_POS10_total_pct,         -nan

CORE_L1_DEMAND_USED_POS11_count,             0
CORE_L1_DEMAND_USED_POS11_pct,         -nan
CORE_L1_DEMAND_USED_POS11_total_count,             0
CORE_L1_DEMAND_USED_POS11_total_pct,         -nan

CORE_L1_DEMAND_USED_POS12_count,             0
CORE_L1_DEMAND_USED_POS12_pct,         -nan
CORE_L1_DEMAND_USED_POS12_total_count,             0
CORE_L1_DEMAND_USED_POS12_total_pct,         -nan

CORE_L1_DEMAND_USED_POS13_count,             0
CORE_L1_DEMAND_USED_POS13_pct,         -nan
CORE_L1_DEMAND_USED_POS13_total_count,             0
CORE_L1_DEMAND_USED_POS13_total_pct,         -nan

CORE_L1_DEMAND_USED_POS14_count,             0
CORE_L1_DEMAND_USED_POS14_pct,         -nan
CORE_L1_DEMAND_USED_POS14_total_count,             0
CORE_L1_DEMAND_USED_POS14_total_pct,         -nan

CORE_L1_DEMAND_USED_POS15_count,             0
CORE_L1_DEMAND_USED_POS15_pct,         -nan
CORE_L1_DEMAND_USED_POS15_total_count,             0
CORE_L1_DEMAND_USED_POS15_total_pct,         -nan

CORE_L1_DEMAND_USED_POS16_count,             0
CORE_L1_DEMAND_USED_POS16_pct,         -nan
CORE_L1_DEMAND_USED_POS16_total_count,             0
CORE_L1_DEMAND_USED_POS16_total_pct,         -nan

CORE_L1_DEMAND_USED_POS17_count,             0
CORE_L1_DEMAND_USED_POS17_pct,         -nan
CORE_L1_DEMAND_USED_POS17_total_count,             0
CORE_L1_DEMAND_USED_POS17_total_pct,         -nan

CORE_L1_DEMAND_USED_POS18_count,             0
CORE_L1_DEMAND_USED_POS18_pct,         -nan
CORE_L1_DEMAND_USED_POS18_total_count,             0
CORE_L1_DEMAND_USED_POS18_total_pct,         -nan

CORE_L1_DEMAND_USED_POS19_count,             0
CORE_L1_DEMAND_USED_POS19_pct,         -nan
CORE_L1_DEMAND_USED_POS19_total_count,             0
CORE_L1_DEMAND_USED_POS19_total_pct,         -nan

CORE_L1_DEMAND_USED_POS20_count,             0
CORE_L1_DEMAND_USED_POS20_pct,         -nan
CORE_L1_DEMAND_USED_POS20_total_count,             0
CORE_L1_DEMAND_USED_POS20_total_pct,         -nan

CORE_L1_DEMAND_USED_POS21_count,             0
CORE_L1_DEMAND_USED_POS21_pct,         -nan
CORE_L1_DEMAND_USED_POS21_total_count,             0
CORE_L1_DEMAND_USED_POS21_total_pct,         -nan

CORE_L1_DEMAND_USED_POS22_count,             0
CORE_L1_DEMAND_USED_POS22_pct,         -nan
CORE_L1_DEMAND_USED_POS22_total_count,             0
CORE_L1_DEMAND_USED_POS22_total_pct,         -nan

CORE_L1_DEMAND_USED_POS23_count,             0
CORE_L1_DEMAND_USED_POS23_pct,         -nan
CORE_L1_DEMAND_USED_POS23_total_count,             0
CORE_L1_DEMAND_USED_POS23_total_pct,         -nan

CORE_L1_DEMAND_USED_POS24_count,             0
CORE_L1_DEMAND_USED_POS24_pct,         -nan
CORE_L1_DEMAND_USED_POS24_total_count,             0
CORE_L1_DEMAND_USED_POS24_total_pct,         -nan

CORE_L1_DEMAND_USED_POS25_count,             0
CORE_L1_DEMAND_USED_POS25_pct,         -nan
CORE_L1_DEMAND_USED_POS25_total_count,             0
CORE_L1_DEMAND_USED_POS25_total_pct,         -nan

CORE_L1_DEMAND_USED_POS26_count,             0
CORE_L1_DEMAND_USED_POS26_pct,         -nan
CORE_L1_DEMAND_USED_POS26_total_count,             0
CORE_L1_DEMAND_USED_POS26_total_pct,         -nan

CORE_L1_DEMAND_USED_POS27_count,             0
CORE_L1_DEMAND_USED_POS27_pct,         -nan
CORE_L1_DEMAND_USED_POS27_total_count,             0
CORE_L1_DEMAND_USED_POS27_total_pct,         -nan

CORE_L1_DEMAND_USED_POS28_count,             0
CORE_L1_DEMAND_USED_POS28_pct,         -nan
CORE_L1_DEMAND_USED_POS28_total_count,             0
CORE_L1_DEMAND_USED_POS28_total_pct,         -nan

CORE_L1_DEMAND_USED_POS29_count,             0
CORE_L1_DEMAND_USED_POS29_pct,         -nan
CORE_L1_DEMAND_USED_POS29_total_count,             0
CORE_L1_DEMAND_USED_POS29_total_pct,         -nan

CORE_L1_DEMAND_USED_POS30_count,             0
CORE_L1_DEMAND_USED_POS30_pct,         -nan
CORE_L1_DEMAND_USED_POS30_total_count,             0
CORE_L1_DEMAND_USED_POS30_total_pct,         -nan

CORE_L1_DEMAND_USED_POS31_count,             0
CORE_L1_DEMAND_USED_POS31_pct,         -nan
CORE_L1_DEMAND_USED_POS31_total_count,             0
CORE_L1_DEMAND_USED_POS31_total_pct,         -nan

CORE_L1_DEMAND_USED_POS32_count,             0
CORE_L1_DEMAND_USED_POS32_pct,         -nan
CORE_L1_DEMAND_USED_POS32_total_count,             0
CORE_L1_DEMAND_USED_POS32_total_pct,         -nan

CORE_L1_DEMAND_USED_POS33_count,             0
CORE_L1_DEMAND_USED_POS33_pct,         -nan
CORE_L1_DEMAND_USED_POS33_total_count,             0
CORE_L1_DEMAND_USED_POS33_total_pct,         -nan

CORE_L1_DEMAND_USED_POS34_count,             0
CORE_L1_DEMAND_USED_POS34_pct,         -nan
CORE_L1_DEMAND_USED_POS34_total_count,             0
CORE_L1_DEMAND_USED_POS34_total_pct,         -nan

CORE_L1_DEMAND_USED_POS35_count,             0
CORE_L1_DEMAND_USED_POS35_pct,         -nan
CORE_L1_DEMAND_USED_POS35_total_count,             0
CORE_L1_DEMAND_USED_POS35_total_pct,         -nan

CORE_L1_DEMAND_USED_POS36_count,             0
CORE_L1_DEMAND_USED_POS36_pct,         -nan
CORE_L1_DEMAND_USED_POS36_total_count,             0
CORE_L1_DEMAND_USED_POS36_total_pct,         -nan

CORE_L1_DEMAND_USED_POS37_count,             0
CORE_L1_DEMAND_USED_POS37_pct,         -nan
CORE_L1_DEMAND_USED_POS37_total_count,             0
CORE_L1_DEMAND_USED_POS37_total_pct,         -nan

CORE_L1_DEMAND_USED_POS38_count,             0
CORE_L1_DEMAND_USED_POS38_pct,         -nan
CORE_L1_DEMAND_USED_POS38_total_count,             0
CORE_L1_DEMAND_USED_POS38_total_pct,         -nan

CORE_L1_DEMAND_USED_POS39_count,             0
CORE_L1_DEMAND_USED_POS39_pct,         -nan
CORE_L1_DEMAND_USED_POS39_total_count,             0
CORE_L1_DEMAND_USED_POS39_total_pct,         -nan

CORE_L1_DEMAND_USED_POS40_count,             0
CORE_L1_DEMAND_USED_POS40_pct,         -nan
CORE_L1_DEMAND_USED_POS40_total_count,             0
CORE_L1_DEMAND_USED_POS40_total_pct,         -nan

CORE_L1_DEMAND_USED_POS41_count,             0
CORE_L1_DEMAND_USED_POS41_pct,         -nan
CORE_L1_DEMAND_USED_POS41_total_count,             0
CORE_L1_DEMAND_USED_POS41_total_pct,         -nan

CORE_L1_DEMAND_USED_POS42_count,             0
CORE_L1_DEMAND_USED_POS42_pct,         -nan
CORE_L1_DEMAND_USED_POS42_total_count,             0
CORE_L1_DEMAND_USED_POS42_total_pct,         -nan

CORE_L1_DEMAND_USED_POS43_count,             0
CORE_L1_DEMAND_USED_POS43_pct,         -nan
CORE_L1_DEMAND_USED_POS43_total_count,             0
CORE_L1_DEMAND_USED_POS43_total_pct,         -nan

CORE_L1_DEMAND_USED_POS44_count,             0
CORE_L1_DEMAND_USED_POS44_pct,         -nan
CORE_L1_DEMAND_USED_POS44_total_count,             0
CORE_L1_DEMAND_USED_POS44_total_pct,         -nan

CORE_L1_DEMAND_USED_POS45_count,             0
CORE_L1_DEMAND_USED_POS45_pct,         -nan
CORE_L1_DEMAND_USED_POS45_total_count,             0
CORE_L1_DEMAND_USED_POS45_total_pct,         -nan

CORE_L1_DEMAND_USED_POS46_count,             0
CORE_L1_DEMAND_USED_POS46_pct,         -nan
CORE_L1_DEMAND_USED_POS46_total_count,             0
CORE_L1_DEMAND_USED_POS46_total_pct,         -nan

CORE_L1_DEMAND_USED_POS47_count,             0
CORE_L1_DEMAND_USED_POS47_pct,         -nan
CORE_L1_DEMAND_USED_POS47_total_count,             0
CORE_L1_DEMAND_USED_POS47_total_pct,         -nan

CORE_L1_DEMAND_USED_POS48_count,             0
CORE_L1_DEMAND_USED_POS48_pct,         -nan
CORE_L1_DEMAND_USED_POS48_total_count,             0
CORE_L1_DEMAND_USED_POS48_total_pct,         -nan

CORE_L1_DEMAND_USED_POS49_count,             0
CORE_L1_DEMAND_USED_POS49_pct,         -nan
CORE_L1_DEMAND_USED_POS49_total_count,             0
CORE_L1_DEMAND_USED_POS49_total_pct,         -nan

CORE_L1_DEMAND_USED_POS50_count,             0
CORE_L1_DEMAND_USED_POS50_pct,         -nan
CORE_L1_DEMAND_USED_POS50_total_count,             0
CORE_L1_DEMAND_USED_POS50_total_pct,         -nan

CORE_L1_DEMAND_USED_POS51_count,             0
CORE_L1_DEMAND_USED_POS51_pct,         -nan
CORE_L1_DEMAND_USED_POS51_total_count,             0
CORE_L1_DEMAND_USED_POS51_total_pct,         -nan

CORE_L1_DEMAND_USED_POS52_count,             0
CORE_L1_DEMAND_USED_POS52_pct,         -nan
CORE_L1_DEMAND_USED_POS52_total_count,             0
CORE_L1_DEMAND_USED_POS52_total_pct,         -nan

CORE_L1_DEMAND_USED_POS53_count,             0
CORE_L1_DEMAND_USED_POS53_pct,         -nan
CORE_L1_DEMAND_USED_POS53_total_count,             0
CORE_L1_DEMAND_USED_POS53_total_pct,         -nan

CORE_L1_DEMAND_USED_POS54_count,             0
CORE_L1_DEMAND_USED_POS54_pct,         -nan
CORE_L1_DEMAND_USED_POS54_total_count,             0
CORE_L1_DEMAND_USED_POS54_total_pct,         -nan

CORE_L1_DEMAND_USED_POS55_count,             0
CORE_L1_DEMAND_USED_POS55_pct,         -nan
CORE_L1_DEMAND_USED_POS55_total_count,             0
CORE_L1_DEMAND_USED_POS55_total_pct,         -nan

CORE_L1_DEMAND_USED_POS56_count,             0
CORE_L1_DEMAND_USED_POS56_pct,         -nan
CORE_L1_DEMAND_USED_POS56_total_count,             0
CORE_L1_DEMAND_USED_POS56_total_pct,         -nan

CORE_L1_DEMAND_USED_POS57_count,             0
CORE_L1_DEMAND_USED_POS57_pct,         -nan
CORE_L1_DEMAND_USED_POS57_total_count,             0
CORE_L1_DEMAND_USED_POS57_total_pct,         -nan

CORE_L1_DEMAND_USED_POS58_count,             0
CORE_L1_DEMAND_USED_POS58_pct,         -nan
CORE_L1_DEMAND_USED_POS58_total_count,             0
CORE_L1_DEMAND_USED_POS58_total_pct,         -nan

CORE_L1_DEMAND_USED_POS59_count,             0
CORE_L1_DEMAND_USED_POS59_pct,         -nan
CORE_L1_DEMAND_USED_POS59_total_count,             0
CORE_L1_DEMAND_USED_POS59_total_pct,         -nan

CORE_L1_DEMAND_USED_POS60_count,             0
CORE_L1_DEMAND_USED_POS60_pct,         -nan
CORE_L1_DEMAND_USED_POS60_total_count,             0
CORE_L1_DEMAND_USED_POS60_total_pct,         -nan

CORE_L1_DEMAND_USED_POS61_count,             0
CORE_L1_DEMAND_USED_POS61_pct,         -nan
CORE_L1_DEMAND_USED_POS61_total_count,             0
CORE_L1_DEMAND_USED_POS61_total_pct,         -nan

CORE_L1_DEMAND_USED_POS62_count,             0
CORE_L1_DEMAND_USED_POS62_pct,         -nan
CORE_L1_DEMAND_USED_POS62_total_count,             0
CORE_L1_DEMAND_USED_POS62_total_pct,         -nan

CORE_L1_DEMAND_USED_POS63_count,             0
CORE_L1_DEMAND_USED_POS63_pct,         -nan
CORE_L1_DEMAND_USED_POS63_total_count,             0
CORE_L1_DEMAND_USED_POS63_total_pct,         -nan

CORE_L1_DEMAND_USED_POS64_count,             0
CORE_L1_DEMAND_USED_POS64_pct,         -nan
CORE_L1_DEMAND_USED_POS64_total_count,             0
CORE_L1_DEMAND_USED_POS64_total_pct,         -nan

CORE_L1_DEMAND_USED_POS65_count,             0
CORE_L1_DEMAND_USED_POS65_pct,         -nan
CORE_L1_DEMAND_USED_POS65_total_count,             0
CORE_L1_DEMAND_USED_POS65_total_pct,         -nan

CORE_L1_DEMAND_USED_POS66_count,             0
CORE_L1_DEMAND_USED_POS66_pct,         -nan
CORE_L1_DEMAND_USED_POS66_total_count,             0
CORE_L1_DEMAND_USED_POS66_total_pct,         -nan

CORE_L1_DEMAND_USED_POS67_count,             0
CORE_L1_DEMAND_USED_POS67_pct,         -nan
CORE_L1_DEMAND_USED_POS67_total_count,             0
CORE_L1_DEMAND_USED_POS67_total_pct,         -nan

CORE_L1_DEMAND_USED_POS68_count,             0
CORE_L1_DEMAND_USED_POS68_pct,         -nan
CORE_L1_DEMAND_USED_POS68_total_count,             0
CORE_L1_DEMAND_USED_POS68_total_pct,         -nan

CORE_L1_DEMAND_USED_POS69_count,             0
CORE_L1_DEMAND_USED_POS69_pct,         -nan
CORE_L1_DEMAND_USED_POS69_total_count,             0
CORE_L1_DEMAND_USED_POS69_total_pct,         -nan

CORE_L1_DEMAND_USED_POS70_count,             0
CORE_L1_DEMAND_USED_POS70_pct,         -nan
CORE_L1_DEMAND_USED_POS70_total_count,             0
CORE_L1_DEMAND_USED_POS70_total_pct,         -nan

CORE_L1_DEMAND_USED_POS71_count,             0
CORE_L1_DEMAND_USED_POS71_pct,         -nan
CORE_L1_DEMAND_USED_POS71_total_count,             0
CORE_L1_DEMAND_USED_POS71_total_pct,         -nan

CORE_L1_DEMAND_USED_POS72_count,             0
CORE_L1_DEMAND_USED_POS72_pct,         -nan
CORE_L1_DEMAND_USED_POS72_total_count,             0
CORE_L1_DEMAND_USED_POS72_total_pct,         -nan

CORE_L1_DEMAND_USED_POS73_count,             0
CORE_L1_DEMAND_USED_POS73_pct,         -nan
CORE_L1_DEMAND_USED_POS73_total_count,             0
CORE_L1_DEMAND_USED_POS73_total_pct,         -nan

CORE_L1_DEMAND_USED_POS74_count,             0
CORE_L1_DEMAND_USED_POS74_pct,         -nan
CORE_L1_DEMAND_USED_POS74_total_count,             0
CORE_L1_DEMAND_USED_POS74_total_pct,         -nan

CORE_L1_DEMAND_USED_POS75_count,             0
CORE_L1_DEMAND_USED_POS75_pct,         -nan
CORE_L1_DEMAND_USED_POS75_total_count,             0
CORE_L1_DEMAND_USED_POS75_total_pct,         -nan

CORE_L1_DEMAND_USED_POS76_count,             0
CORE_L1_DEMAND_USED_POS76_pct,         -nan
CORE_L1_DEMAND_USED_POS76_total_count,             0
CORE_L1_DEMAND_USED_POS76_total_pct,         -nan

CORE_L1_DEMAND_USED_POS77_count,             0
CORE_L1_DEMAND_USED_POS77_pct,         -nan
CORE_L1_DEMAND_USED_POS77_total_count,             0
CORE_L1_DEMAND_USED_POS77_total_pct,         -nan

CORE_L1_DEMAND_USED_POS78_count,             0
CORE_L1_DEMAND_USED_POS78_pct,         -nan
CORE_L1_DEMAND_USED_POS78_total_count,             0
CORE_L1_DEMAND_USED_POS78_total_pct,         -nan

CORE_L1_DEMAND_USED_POS79_count,             0
CORE_L1_DEMAND_USED_POS79_pct,         -nan
CORE_L1_DEMAND_USED_POS79_total_count,             0
CORE_L1_DEMAND_USED_POS79_total_pct,         -nan

CORE_L1_DEMAND_USED_POS80_count,             0
CORE_L1_DEMAND_USED_POS80_pct,         -nan
CORE_L1_DEMAND_USED_POS80_total_count,             0
CORE_L1_DEMAND_USED_POS80_total_pct,         -nan

CORE_L1_DEMAND_USED_POS81_count,             0
CORE_L1_DEMAND_USED_POS81_pct,         -nan
CORE_L1_DEMAND_USED_POS81_total_count,             0
CORE_L1_DEMAND_USED_POS81_total_pct,         -nan

CORE_L1_DEMAND_USED_POS82_count,             0
CORE_L1_DEMAND_USED_POS82_pct,         -nan
CORE_L1_DEMAND_USED_POS82_total_count,             0
CORE_L1_DEMAND_USED_POS82_total_pct,         -nan

CORE_L1_DEMAND_USED_POS83_count,             0
CORE_L1_DEMAND_USED_POS83_pct,         -nan
CORE_L1_DEMAND_USED_POS83_total_count,             0
CORE_L1_DEMAND_USED_POS83_total_pct,         -nan

CORE_L1_DEMAND_USED_POS84_count,             0
CORE_L1_DEMAND_USED_POS84_pct,         -nan
CORE_L1_DEMAND_USED_POS84_total_count,             0
CORE_L1_DEMAND_USED_POS84_total_pct,         -nan

CORE_L1_DEMAND_USED_POS85_count,             0
CORE_L1_DEMAND_USED_POS85_pct,         -nan
CORE_L1_DEMAND_USED_POS85_total_count,             0
CORE_L1_DEMAND_USED_POS85_total_pct,         -nan

CORE_L1_DEMAND_USED_POS86_count,             0
CORE_L1_DEMAND_USED_POS86_pct,         -nan
CORE_L1_DEMAND_USED_POS86_total_count,             0
CORE_L1_DEMAND_USED_POS86_total_pct,         -nan

CORE_L1_DEMAND_USED_POS87_count,             0
CORE_L1_DEMAND_USED_POS87_pct,         -nan
CORE_L1_DEMAND_USED_POS87_total_count,             0
CORE_L1_DEMAND_USED_POS87_total_pct,         -nan

CORE_L1_DEMAND_USED_POS88_count,             0
CORE_L1_DEMAND_USED_POS88_pct,         -nan
CORE_L1_DEMAND_USED_POS88_total_count,             0
CORE_L1_DEMAND_USED_POS88_total_pct,         -nan

CORE_L1_DEMAND_USED_POS89_count,             0
CORE_L1_DEMAND_USED_POS89_pct,         -nan
CORE_L1_DEMAND_USED_POS89_total_count,             0
CORE_L1_DEMAND_USED_POS89_total_pct,         -nan

CORE_L1_DEMAND_USED_POS90_count,             0
CORE_L1_DEMAND_USED_POS90_pct,         -nan
CORE_L1_DEMAND_USED_POS90_total_count,             0
CORE_L1_DEMAND_USED_POS90_total_pct,         -nan

CORE_L1_DEMAND_USED_POS91_count,             0
CORE_L1_DEMAND_USED_POS91_pct,         -nan
CORE_L1_DEMAND_USED_POS91_total_count,             0
CORE_L1_DEMAND_USED_POS91_total_pct,         -nan

CORE_L1_DEMAND_USED_POS92_count,             0
CORE_L1_DEMAND_USED_POS92_pct,         -nan
CORE_L1_DEMAND_USED_POS92_total_count,             0
CORE_L1_DEMAND_USED_POS92_total_pct,         -nan

CORE_L1_DEMAND_USED_POS93_count,             0
CORE_L1_DEMAND_USED_POS93_pct,         -nan
CORE_L1_DEMAND_USED_POS93_total_count,             0
CORE_L1_DEMAND_USED_POS93_total_pct,         -nan

CORE_L1_DEMAND_USED_POS94_count,             0
CORE_L1_DEMAND_USED_POS94_pct,         -nan
CORE_L1_DEMAND_USED_POS94_total_count,             0
CORE_L1_DEMAND_USED_POS94_total_pct,         -nan

CORE_L1_DEMAND_USED_POS95_count,             0
CORE_L1_DEMAND_USED_POS95_pct,         -nan
CORE_L1_DEMAND_USED_POS95_total_count,             0
CORE_L1_DEMAND_USED_POS95_total_pct,         -nan

CORE_L1_DEMAND_USED_POS96_count,             0
CORE_L1_DEMAND_USED_POS96_pct,         -nan
CORE_L1_DEMAND_USED_POS96_total_count,             0
CORE_L1_DEMAND_USED_POS96_total_pct,         -nan

CORE_L1_DEMAND_USED_POS97_count,             0
CORE_L1_DEMAND_USED_POS97_pct,         -nan
CORE_L1_DEMAND_USED_POS97_total_count,             0
CORE_L1_DEMAND_USED_POS97_total_pct,         -nan

CORE_L1_DEMAND_USED_POS98_count,             0
CORE_L1_DEMAND_USED_POS98_pct,         -nan
CORE_L1_DEMAND_USED_POS98_total_count,             0
CORE_L1_DEMAND_USED_POS98_total_pct,         -nan

CORE_L1_DEMAND_USED_POS99_count,             0
CORE_L1_DEMAND_USED_POS99_pct,         -nan
CORE_L1_DEMAND_USED_POS99_total_count,             0
CORE_L1_DEMAND_USED_POS99_total_pct,         -nan

CORE_L1_DEMAND_USED_POS100_count,             0
CORE_L1_DEMAND_USED_POS100_pct,         -nan
CORE_L1_DEMAND_USED_POS100_total_count,             0
CORE_L1_DEMAND_USED_POS100_total_pct,         -nan

CORE_L1_DEMAND_USED_POS101_count,             0
CORE_L1_DEMAND_USED_POS101_pct,         -nan
CORE_L1_DEMAND_USED_POS101_total_count,             0
CORE_L1_DEMAND_USED_POS101_total_pct,         -nan

CORE_L1_DEMAND_USED_POS102_count,             0
CORE_L1_DEMAND_USED_POS102_pct,         -nan
CORE_L1_DEMAND_USED_POS102_total_count,             0
CORE_L1_DEMAND_USED_POS102_total_pct,         -nan

CORE_L1_DEMAND_USED_POS103_count,             0
CORE_L1_DEMAND_USED_POS103_pct,         -nan
CORE_L1_DEMAND_USED_POS103_total_count,             0
CORE_L1_DEMAND_USED_POS103_total_pct,         -nan

CORE_L1_DEMAND_USED_POS104_count,             0
CORE_L1_DEMAND_USED_POS104_pct,         -nan
CORE_L1_DEMAND_USED_POS104_total_count,             0
CORE_L1_DEMAND_USED_POS104_total_pct,         -nan

CORE_L1_DEMAND_USED_POS105_count,             0
CORE_L1_DEMAND_USED_POS105_pct,         -nan
CORE_L1_DEMAND_USED_POS105_total_count,             0
CORE_L1_DEMAND_USED_POS105_total_pct,         -nan

CORE_L1_DEMAND_USED_POS106_count,             0
CORE_L1_DEMAND_USED_POS106_pct,         -nan
CORE_L1_DEMAND_USED_POS106_total_count,             0
CORE_L1_DEMAND_USED_POS106_total_pct,         -nan

CORE_L1_DEMAND_USED_POS107_count,             0
CORE_L1_DEMAND_USED_POS107_pct,         -nan
CORE_L1_DEMAND_USED_POS107_total_count,             0
CORE_L1_DEMAND_USED_POS107_total_pct,         -nan

CORE_L1_DEMAND_USED_POS108_count,             0
CORE_L1_DEMAND_USED_POS108_pct,         -nan
CORE_L1_DEMAND_USED_POS108_total_count,             0
CORE_L1_DEMAND_USED_POS108_total_pct,         -nan

CORE_L1_DEMAND_USED_POS109_count,             0
CORE_L1_DEMAND_USED_POS109_pct,         -nan
CORE_L1_DEMAND_USED_POS109_total_count,             0
CORE_L1_DEMAND_USED_POS109_total_pct,         -nan

CORE_L1_DEMAND_USED_POS110_count,             0
CORE_L1_DEMAND_USED_POS110_pct,         -nan
CORE_L1_DEMAND_USED_POS110_total_count,             0
CORE_L1_DEMAND_USED_POS110_total_pct,         -nan

CORE_L1_DEMAND_USED_POS111_count,             0
CORE_L1_DEMAND_USED_POS111_pct,         -nan
CORE_L1_DEMAND_USED_POS111_total_count,             0
CORE_L1_DEMAND_USED_POS111_total_pct,         -nan

CORE_L1_DEMAND_USED_POS112_count,             0
CORE_L1_DEMAND_USED_POS112_pct,         -nan
CORE_L1_DEMAND_USED_POS112_total_count,             0
CORE_L1_DEMAND_USED_POS112_total_pct,         -nan

CORE_L1_DEMAND_USED_POS113_count,             0
CORE_L1_DEMAND_USED_POS113_pct,         -nan
CORE_L1_DEMAND_USED_POS113_total_count,             0
CORE_L1_DEMAND_USED_POS113_total_pct,         -nan

CORE_L1_DEMAND_USED_POS114_count,             0
CORE_L1_DEMAND_USED_POS114_pct,         -nan
CORE_L1_DEMAND_USED_POS114_total_count,             0
CORE_L1_DEMAND_USED_POS114_total_pct,         -nan

CORE_L1_DEMAND_USED_POS115_count,             0
CORE_L1_DEMAND_USED_POS115_pct,         -nan
CORE_L1_DEMAND_USED_POS115_total_count,             0
CORE_L1_DEMAND_USED_POS115_total_pct,         -nan

CORE_L1_DEMAND_USED_POS116_count,             0
CORE_L1_DEMAND_USED_POS116_pct,         -nan
CORE_L1_DEMAND_USED_POS116_total_count,             0
CORE_L1_DEMAND_USED_POS116_total_pct,         -nan

CORE_L1_DEMAND_USED_POS117_count,             0
CORE_L1_DEMAND_USED_POS117_pct,         -nan
CORE_L1_DEMAND_USED_POS117_total_count,             0
CORE_L1_DEMAND_USED_POS117_total_pct,         -nan

CORE_L1_DEMAND_USED_POS118_count,             0
CORE_L1_DEMAND_USED_POS118_pct,         -nan
CORE_L1_DEMAND_USED_POS118_total_count,             0
CORE_L1_DEMAND_USED_POS118_total_pct,         -nan

CORE_L1_DEMAND_USED_POS119_count,             0
CORE_L1_DEMAND_USED_POS119_pct,         -nan
CORE_L1_DEMAND_USED_POS119_total_count,             0
CORE_L1_DEMAND_USED_POS119_total_pct,         -nan

CORE_L1_DEMAND_USED_POS120_count,             0
CORE_L1_DEMAND_USED_POS120_pct,         -nan
CORE_L1_DEMAND_USED_POS120_total_count,             0
CORE_L1_DEMAND_USED_POS120_total_pct,         -nan

CORE_L1_DEMAND_USED_POS121_count,             0
CORE_L1_DEMAND_USED_POS121_pct,         -nan
CORE_L1_DEMAND_USED_POS121_total_count,             0
CORE_L1_DEMAND_USED_POS121_total_pct,         -nan

CORE_L1_DEMAND_USED_POS122_count,             0
CORE_L1_DEMAND_USED_POS122_pct,         -nan
CORE_L1_DEMAND_USED_POS122_total_count,             0
CORE_L1_DEMAND_USED_POS122_total_pct,         -nan

CORE_L1_DEMAND_USED_POS123_count,             0
CORE_L1_DEMAND_USED_POS123_pct,         -nan
CORE_L1_DEMAND_USED_POS123_total_count,             0
CORE_L1_DEMAND_USED_POS123_total_pct,         -nan

CORE_L1_DEMAND_USED_POS124_count,             0
CORE_L1_DEMAND_USED_POS124_pct,         -nan
CORE_L1_DEMAND_USED_POS124_total_count,             0
CORE_L1_DEMAND_USED_POS124_total_pct,         -nan

CORE_L1_DEMAND_USED_POS125_count,             0
CORE_L1_DEMAND_USED_POS125_pct,         -nan
CORE_L1_DEMAND_USED_POS125_total_count,             0
CORE_L1_DEMAND_USED_POS125_total_pct,         -nan

CORE_L1_DEMAND_USED_POS126_count,             0
CORE_L1_DEMAND_USED_POS126_pct,         -nan
CORE_L1_DEMAND_USED_POS126_total_count,             0
CORE_L1_DEMAND_USED_POS126_total_pct,         -nan

CORE_L1_DEMAND_USED_POS127_count,             0
CORE_L1_DEMAND_USED_POS127_pct,         -nan
CORE_L1_DEMAND_USED_POS127_total_count,             0
CORE_L1_DEMAND_USED_POS127_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_count,             0
CORE_L1_DEMAND_USED_POS127_sum_pct,         -nan
CORE_L1_DEMAND_USED_POS127_sum_total_count,             0
CORE_L1_DEMAND_USED_POS127_sum_total_pct,         -nan
CORE_L1_DEMAND_USED_POS127_mean,         -nan
CORE_L1_DEMAND_USED_POS127_stddev,         -nan
CORE_L1_DEMAND_USED_POS127_total_mean,         -nan
CORE_L1_DEMAND_USED_POS127_total_stddev,         -nan

CORE_L1_PREF_USED_POS0_count,             0
CORE_L1_PREF_USED_POS0_pct,         -nan
CORE_L1_PREF_USED_POS0_total_count,             0
CORE_L1_PREF_USED_POS0_total_pct,         -nan

CORE_L1_PREF_USED_POS1_count,             0
CORE_L1_PREF_USED_POS1_pct,         -nan
CORE_L1_PREF_USED_POS1_total_count,             0
CORE_L1_PREF_USED_POS1_total_pct,         -nan

CORE_L1_PREF_USED_POS2_count,             0
CORE_L1_PREF_USED_POS2_pct,         -nan
CORE_L1_PREF_USED_POS2_total_count,             0
CORE_L1_PREF_USED_POS2_total_pct,         -nan

CORE_L1_PREF_USED_POS3_count,             0
CORE_L1_PREF_USED_POS3_pct,         -nan
CORE_L1_PREF_USED_POS3_total_count,             0
CORE_L1_PREF_USED_POS3_total_pct,         -nan

CORE_L1_PREF_USED_POS4_count,             0
CORE_L1_PREF_USED_POS4_pct,         -nan
CORE_L1_PREF_USED_POS4_total_count,             0
CORE_L1_PREF_USED_POS4_total_pct,         -nan

CORE_L1_PREF_USED_POS5_count,             0
CORE_L1_PREF_USED_POS5_pct,         -nan
CORE_L1_PREF_USED_POS5_total_count,             0
CORE_L1_PREF_USED_POS5_total_pct,         -nan

CORE_L1_PREF_USED_POS6_count,             0
CORE_L1_PREF_USED_POS6_pct,         -nan
CORE_L1_PREF_USED_POS6_total_count,             0
CORE_L1_PREF_USED_POS6_total_pct,         -nan

CORE_L1_PREF_USED_POS7_count,             0
CORE_L1_PREF_USED_POS7_pct,         -nan
CORE_L1_PREF_USED_POS7_total_count,             0
CORE_L1_PREF_USED_POS7_total_pct,         -nan

CORE_L1_PREF_USED_POS8_count,             0
CORE_L1_PREF_USED_POS8_pct,         -nan
CORE_L1_PREF_USED_POS8_total_count,             0
CORE_L1_PREF_USED_POS8_total_pct,         -nan

CORE_L1_PREF_USED_POS9_count,             0
CORE_L1_PREF_USED_POS9_pct,         -nan
CORE_L1_PREF_USED_POS9_total_count,             0
CORE_L1_PREF_USED_POS9_total_pct,         -nan

CORE_L1_PREF_USED_POS10_count,             0
CORE_L1_PREF_USED_POS10_pct,         -nan
CORE_L1_PREF_USED_POS10_total_count,             0
CORE_L1_PREF_USED_POS10_total_pct,         -nan

CORE_L1_PREF_USED_POS11_count,             0
CORE_L1_PREF_USED_POS11_pct,         -nan
CORE_L1_PREF_USED_POS11_total_count,             0
CORE_L1_PREF_USED_POS11_total_pct,         -nan

CORE_L1_PREF_USED_POS12_count,             0
CORE_L1_PREF_USED_POS12_pct,         -nan
CORE_L1_PREF_USED_POS12_total_count,             0
CORE_L1_PREF_USED_POS12_total_pct,         -nan

CORE_L1_PREF_USED_POS13_count,             0
CORE_L1_PREF_USED_POS13_pct,         -nan
CORE_L1_PREF_USED_POS13_total_count,             0
CORE_L1_PREF_USED_POS13_total_pct,         -nan

CORE_L1_PREF_USED_POS14_count,             0
CORE_L1_PREF_USED_POS14_pct,         -nan
CORE_L1_PREF_USED_POS14_total_count,             0
CORE_L1_PREF_USED_POS14_total_pct,         -nan

CORE_L1_PREF_USED_POS15_count,             0
CORE_L1_PREF_USED_POS15_pct,         -nan
CORE_L1_PREF_USED_POS15_total_count,             0
CORE_L1_PREF_USED_POS15_total_pct,         -nan

CORE_L1_PREF_USED_POS16_count,             0
CORE_L1_PREF_USED_POS16_pct,         -nan
CORE_L1_PREF_USED_POS16_total_count,             0
CORE_L1_PREF_USED_POS16_total_pct,         -nan

CORE_L1_PREF_USED_POS17_count,             0
CORE_L1_PREF_USED_POS17_pct,         -nan
CORE_L1_PREF_USED_POS17_total_count,             0
CORE_L1_PREF_USED_POS17_total_pct,         -nan

CORE_L1_PREF_USED_POS18_count,             0
CORE_L1_PREF_USED_POS18_pct,         -nan
CORE_L1_PREF_USED_POS18_total_count,             0
CORE_L1_PREF_USED_POS18_total_pct,         -nan

CORE_L1_PREF_USED_POS19_count,             0
CORE_L1_PREF_USED_POS19_pct,         -nan
CORE_L1_PREF_USED_POS19_total_count,             0
CORE_L1_PREF_USED_POS19_total_pct,         -nan

CORE_L1_PREF_USED_POS20_count,             0
CORE_L1_PREF_USED_POS20_pct,         -nan
CORE_L1_PREF_USED_POS20_total_count,             0
CORE_L1_PREF_USED_POS20_total_pct,         -nan

CORE_L1_PREF_USED_POS21_count,             0
CORE_L1_PREF_USED_POS21_pct,         -nan
CORE_L1_PREF_USED_POS21_total_count,             0
CORE_L1_PREF_USED_POS21_total_pct,         -nan

CORE_L1_PREF_USED_POS22_count,             0
CORE_L1_PREF_USED_POS22_pct,         -nan
CORE_L1_PREF_USED_POS22_total_count,             0
CORE_L1_PREF_USED_POS22_total_pct,         -nan

CORE_L1_PREF_USED_POS23_count,             0
CORE_L1_PREF_USED_POS23_pct,         -nan
CORE_L1_PREF_USED_POS23_total_count,             0
CORE_L1_PREF_USED_POS23_total_pct,         -nan

CORE_L1_PREF_USED_POS24_count,             0
CORE_L1_PREF_USED_POS24_pct,         -nan
CORE_L1_PREF_USED_POS24_total_count,             0
CORE_L1_PREF_USED_POS24_total_pct,         -nan

CORE_L1_PREF_USED_POS25_count,             0
CORE_L1_PREF_USED_POS25_pct,         -nan
CORE_L1_PREF_USED_POS25_total_count,             0
CORE_L1_PREF_USED_POS25_total_pct,         -nan

CORE_L1_PREF_USED_POS26_count,             0
CORE_L1_PREF_USED_POS26_pct,         -nan
CORE_L1_PREF_USED_POS26_total_count,             0
CORE_L1_PREF_USED_POS26_total_pct,         -nan

CORE_L1_PREF_USED_POS27_count,             0
CORE_L1_PREF_USED_POS27_pct,         -nan
CORE_L1_PREF_USED_POS27_total_count,             0
CORE_L1_PREF_USED_POS27_total_pct,         -nan

CORE_L1_PREF_USED_POS28_count,             0
CORE_L1_PREF_USED_POS28_pct,         -nan
CORE_L1_PREF_USED_POS28_total_count,             0
CORE_L1_PREF_USED_POS28_total_pct,         -nan

CORE_L1_PREF_USED_POS29_count,             0
CORE_L1_PREF_USED_POS29_pct,         -nan
CORE_L1_PREF_USED_POS29_total_count,             0
CORE_L1_PREF_USED_POS29_total_pct,         -nan

CORE_L1_PREF_USED_POS30_count,             0
CORE_L1_PREF_USED_POS30_pct,         -nan
CORE_L1_PREF_USED_POS30_total_count,             0
CORE_L1_PREF_USED_POS30_total_pct,         -nan

CORE_L1_PREF_USED_POS31_count,             0
CORE_L1_PREF_USED_POS31_pct,         -nan
CORE_L1_PREF_USED_POS31_total_count,             0
CORE_L1_PREF_USED_POS31_total_pct,         -nan

CORE_L1_PREF_USED_POS32_count,             0
CORE_L1_PREF_USED_POS32_pct,         -nan
CORE_L1_PREF_USED_POS32_total_count,             0
CORE_L1_PREF_USED_POS32_total_pct,         -nan

CORE_L1_PREF_USED_POS33_count,             0
CORE_L1_PREF_USED_POS33_pct,         -nan
CORE_L1_PREF_USED_POS33_total_count,             0
CORE_L1_PREF_USED_POS33_total_pct,         -nan

CORE_L1_PREF_USED_POS34_count,             0
CORE_L1_PREF_USED_POS34_pct,         -nan
CORE_L1_PREF_USED_POS34_total_count,             0
CORE_L1_PREF_USED_POS34_total_pct,         -nan

CORE_L1_PREF_USED_POS35_count,             0
CORE_L1_PREF_USED_POS35_pct,         -nan
CORE_L1_PREF_USED_POS35_total_count,             0
CORE_L1_PREF_USED_POS35_total_pct,         -nan

CORE_L1_PREF_USED_POS36_count,             0
CORE_L1_PREF_USED_POS36_pct,         -nan
CORE_L1_PREF_USED_POS36_total_count,             0
CORE_L1_PREF_USED_POS36_total_pct,         -nan

CORE_L1_PREF_USED_POS37_count,             0
CORE_L1_PREF_USED_POS37_pct,         -nan
CORE_L1_PREF_USED_POS37_total_count,             0
CORE_L1_PREF_USED_POS37_total_pct,         -nan

CORE_L1_PREF_USED_POS38_count,             0
CORE_L1_PREF_USED_POS38_pct,         -nan
CORE_L1_PREF_USED_POS38_total_count,             0
CORE_L1_PREF_USED_POS38_total_pct,         -nan

CORE_L1_PREF_USED_POS39_count,             0
CORE_L1_PREF_USED_POS39_pct,         -nan
CORE_L1_PREF_USED_POS39_total_count,             0
CORE_L1_PREF_USED_POS39_total_pct,         -nan

CORE_L1_PREF_USED_POS40_count,             0
CORE_L1_PREF_USED_POS40_pct,         -nan
CORE_L1_PREF_USED_POS40_total_count,             0
CORE_L1_PREF_USED_POS40_total_pct,         -nan

CORE_L1_PREF_USED_POS41_count,             0
CORE_L1_PREF_USED_POS41_pct,         -nan
CORE_L1_PREF_USED_POS41_total_count,             0
CORE_L1_PREF_USED_POS41_total_pct,         -nan

CORE_L1_PREF_USED_POS42_count,             0
CORE_L1_PREF_USED_POS42_pct,         -nan
CORE_L1_PREF_USED_POS42_total_count,             0
CORE_L1_PREF_USED_POS42_total_pct,         -nan

CORE_L1_PREF_USED_POS43_count,             0
CORE_L1_PREF_USED_POS43_pct,         -nan
CORE_L1_PREF_USED_POS43_total_count,             0
CORE_L1_PREF_USED_POS43_total_pct,         -nan

CORE_L1_PREF_USED_POS44_count,             0
CORE_L1_PREF_USED_POS44_pct,         -nan
CORE_L1_PREF_USED_POS44_total_count,             0
CORE_L1_PREF_USED_POS44_total_pct,         -nan

CORE_L1_PREF_USED_POS45_count,             0
CORE_L1_PREF_USED_POS45_pct,         -nan
CORE_L1_PREF_USED_POS45_total_count,             0
CORE_L1_PREF_USED_POS45_total_pct,         -nan

CORE_L1_PREF_USED_POS46_count,             0
CORE_L1_PREF_USED_POS46_pct,         -nan
CORE_L1_PREF_USED_POS46_total_count,             0
CORE_L1_PREF_USED_POS46_total_pct,         -nan

CORE_L1_PREF_USED_POS47_count,             0
CORE_L1_PREF_USED_POS47_pct,         -nan
CORE_L1_PREF_USED_POS47_total_count,             0
CORE_L1_PREF_USED_POS47_total_pct,         -nan

CORE_L1_PREF_USED_POS48_count,             0
CORE_L1_PREF_USED_POS48_pct,         -nan
CORE_L1_PREF_USED_POS48_total_count,             0
CORE_L1_PREF_USED_POS48_total_pct,         -nan

CORE_L1_PREF_USED_POS49_count,             0
CORE_L1_PREF_USED_POS49_pct,         -nan
CORE_L1_PREF_USED_POS49_total_count,             0
CORE_L1_PREF_USED_POS49_total_pct,         -nan

CORE_L1_PREF_USED_POS50_count,             0
CORE_L1_PREF_USED_POS50_pct,         -nan
CORE_L1_PREF_USED_POS50_total_count,             0
CORE_L1_PREF_USED_POS50_total_pct,         -nan

CORE_L1_PREF_USED_POS51_count,             0
CORE_L1_PREF_USED_POS51_pct,         -nan
CORE_L1_PREF_USED_POS51_total_count,             0
CORE_L1_PREF_USED_POS51_total_pct,         -nan

CORE_L1_PREF_USED_POS52_count,             0
CORE_L1_PREF_USED_POS52_pct,         -nan
CORE_L1_PREF_USED_POS52_total_count,             0
CORE_L1_PREF_USED_POS52_total_pct,         -nan

CORE_L1_PREF_USED_POS53_count,             0
CORE_L1_PREF_USED_POS53_pct,         -nan
CORE_L1_PREF_USED_POS53_total_count,             0
CORE_L1_PREF_USED_POS53_total_pct,         -nan

CORE_L1_PREF_USED_POS54_count,             0
CORE_L1_PREF_USED_POS54_pct,         -nan
CORE_L1_PREF_USED_POS54_total_count,             0
CORE_L1_PREF_USED_POS54_total_pct,         -nan

CORE_L1_PREF_USED_POS55_count,             0
CORE_L1_PREF_USED_POS55_pct,         -nan
CORE_L1_PREF_USED_POS55_total_count,             0
CORE_L1_PREF_USED_POS55_total_pct,         -nan

CORE_L1_PREF_USED_POS56_count,             0
CORE_L1_PREF_USED_POS56_pct,         -nan
CORE_L1_PREF_USED_POS56_total_count,             0
CORE_L1_PREF_USED_POS56_total_pct,         -nan

CORE_L1_PREF_USED_POS57_count,             0
CORE_L1_PREF_USED_POS57_pct,         -nan
CORE_L1_PREF_USED_POS57_total_count,             0
CORE_L1_PREF_USED_POS57_total_pct,         -nan

CORE_L1_PREF_USED_POS58_count,             0
CORE_L1_PREF_USED_POS58_pct,         -nan
CORE_L1_PREF_USED_POS58_total_count,             0
CORE_L1_PREF_USED_POS58_total_pct,         -nan

CORE_L1_PREF_USED_POS59_count,             0
CORE_L1_PREF_USED_POS59_pct,         -nan
CORE_L1_PREF_USED_POS59_total_count,             0
CORE_L1_PREF_USED_POS59_total_pct,         -nan

CORE_L1_PREF_USED_POS60_count,             0
CORE_L1_PREF_USED_POS60_pct,         -nan
CORE_L1_PREF_USED_POS60_total_count,             0
CORE_L1_PREF_USED_POS60_total_pct,         -nan

CORE_L1_PREF_USED_POS61_count,             0
CORE_L1_PREF_USED_POS61_pct,         -nan
CORE_L1_PREF_USED_POS61_total_count,             0
CORE_L1_PREF_USED_POS61_total_pct,         -nan

CORE_L1_PREF_USED_POS62_count,             0
CORE_L1_PREF_USED_POS62_pct,         -nan
CORE_L1_PREF_USED_POS62_total_count,             0
CORE_L1_PREF_USED_POS62_total_pct,         -nan

CORE_L1_PREF_USED_POS63_count,             0
CORE_L1_PREF_USED_POS63_pct,         -nan
CORE_L1_PREF_USED_POS63_total_count,             0
CORE_L1_PREF_USED_POS63_total_pct,         -nan

CORE_L1_PREF_USED_POS64_count,             0
CORE_L1_PREF_USED_POS64_pct,         -nan
CORE_L1_PREF_USED_POS64_total_count,             0
CORE_L1_PREF_USED_POS64_total_pct,         -nan

CORE_L1_PREF_USED_POS65_count,             0
CORE_L1_PREF_USED_POS65_pct,         -nan
CORE_L1_PREF_USED_POS65_total_count,             0
CORE_L1_PREF_USED_POS65_total_pct,         -nan

CORE_L1_PREF_USED_POS66_count,             0
CORE_L1_PREF_USED_POS66_pct,         -nan
CORE_L1_PREF_USED_POS66_total_count,             0
CORE_L1_PREF_USED_POS66_total_pct,         -nan

CORE_L1_PREF_USED_POS67_count,             0
CORE_L1_PREF_USED_POS67_pct,         -nan
CORE_L1_PREF_USED_POS67_total_count,             0
CORE_L1_PREF_USED_POS67_total_pct,         -nan

CORE_L1_PREF_USED_POS68_count,             0
CORE_L1_PREF_USED_POS68_pct,         -nan
CORE_L1_PREF_USED_POS68_total_count,             0
CORE_L1_PREF_USED_POS68_total_pct,         -nan

CORE_L1_PREF_USED_POS69_count,             0
CORE_L1_PREF_USED_POS69_pct,         -nan
CORE_L1_PREF_USED_POS69_total_count,             0
CORE_L1_PREF_USED_POS69_total_pct,         -nan

CORE_L1_PREF_USED_POS70_count,             0
CORE_L1_PREF_USED_POS70_pct,         -nan
CORE_L1_PREF_USED_POS70_total_count,             0
CORE_L1_PREF_USED_POS70_total_pct,         -nan

CORE_L1_PREF_USED_POS71_count,             0
CORE_L1_PREF_USED_POS71_pct,         -nan
CORE_L1_PREF_USED_POS71_total_count,             0
CORE_L1_PREF_USED_POS71_total_pct,         -nan

CORE_L1_PREF_USED_POS72_count,             0
CORE_L1_PREF_USED_POS72_pct,         -nan
CORE_L1_PREF_USED_POS72_total_count,             0
CORE_L1_PREF_USED_POS72_total_pct,         -nan

CORE_L1_PREF_USED_POS73_count,             0
CORE_L1_PREF_USED_POS73_pct,         -nan
CORE_L1_PREF_USED_POS73_total_count,             0
CORE_L1_PREF_USED_POS73_total_pct,         -nan

CORE_L1_PREF_USED_POS74_count,             0
CORE_L1_PREF_USED_POS74_pct,         -nan
CORE_L1_PREF_USED_POS74_total_count,             0
CORE_L1_PREF_USED_POS74_total_pct,         -nan

CORE_L1_PREF_USED_POS75_count,             0
CORE_L1_PREF_USED_POS75_pct,         -nan
CORE_L1_PREF_USED_POS75_total_count,             0
CORE_L1_PREF_USED_POS75_total_pct,         -nan

CORE_L1_PREF_USED_POS76_count,             0
CORE_L1_PREF_USED_POS76_pct,         -nan
CORE_L1_PREF_USED_POS76_total_count,             0
CORE_L1_PREF_USED_POS76_total_pct,         -nan

CORE_L1_PREF_USED_POS77_count,             0
CORE_L1_PREF_USED_POS77_pct,         -nan
CORE_L1_PREF_USED_POS77_total_count,             0
CORE_L1_PREF_USED_POS77_total_pct,         -nan

CORE_L1_PREF_USED_POS78_count,             0
CORE_L1_PREF_USED_POS78_pct,         -nan
CORE_L1_PREF_USED_POS78_total_count,             0
CORE_L1_PREF_USED_POS78_total_pct,         -nan

CORE_L1_PREF_USED_POS79_count,             0
CORE_L1_PREF_USED_POS79_pct,         -nan
CORE_L1_PREF_USED_POS79_total_count,             0
CORE_L1_PREF_USED_POS79_total_pct,         -nan

CORE_L1_PREF_USED_POS80_count,             0
CORE_L1_PREF_USED_POS80_pct,         -nan
CORE_L1_PREF_USED_POS80_total_count,             0
CORE_L1_PREF_USED_POS80_total_pct,         -nan

CORE_L1_PREF_USED_POS81_count,             0
CORE_L1_PREF_USED_POS81_pct,         -nan
CORE_L1_PREF_USED_POS81_total_count,             0
CORE_L1_PREF_USED_POS81_total_pct,         -nan

CORE_L1_PREF_USED_POS82_count,             0
CORE_L1_PREF_USED_POS82_pct,         -nan
CORE_L1_PREF_USED_POS82_total_count,             0
CORE_L1_PREF_USED_POS82_total_pct,         -nan

CORE_L1_PREF_USED_POS83_count,             0
CORE_L1_PREF_USED_POS83_pct,         -nan
CORE_L1_PREF_USED_POS83_total_count,             0
CORE_L1_PREF_USED_POS83_total_pct,         -nan

CORE_L1_PREF_USED_POS84_count,             0
CORE_L1_PREF_USED_POS84_pct,         -nan
CORE_L1_PREF_USED_POS84_total_count,             0
CORE_L1_PREF_USED_POS84_total_pct,         -nan

CORE_L1_PREF_USED_POS85_count,             0
CORE_L1_PREF_USED_POS85_pct,         -nan
CORE_L1_PREF_USED_POS85_total_count,             0
CORE_L1_PREF_USED_POS85_total_pct,         -nan

CORE_L1_PREF_USED_POS86_count,             0
CORE_L1_PREF_USED_POS86_pct,         -nan
CORE_L1_PREF_USED_POS86_total_count,             0
CORE_L1_PREF_USED_POS86_total_pct,         -nan

CORE_L1_PREF_USED_POS87_count,             0
CORE_L1_PREF_USED_POS87_pct,         -nan
CORE_L1_PREF_USED_POS87_total_count,             0
CORE_L1_PREF_USED_POS87_total_pct,         -nan

CORE_L1_PREF_USED_POS88_count,             0
CORE_L1_PREF_USED_POS88_pct,         -nan
CORE_L1_PREF_USED_POS88_total_count,             0
CORE_L1_PREF_USED_POS88_total_pct,         -nan

CORE_L1_PREF_USED_POS89_count,             0
CORE_L1_PREF_USED_POS89_pct,         -nan
CORE_L1_PREF_USED_POS89_total_count,             0
CORE_L1_PREF_USED_POS89_total_pct,         -nan

CORE_L1_PREF_USED_POS90_count,             0
CORE_L1_PREF_USED_POS90_pct,         -nan
CORE_L1_PREF_USED_POS90_total_count,             0
CORE_L1_PREF_USED_POS90_total_pct,         -nan

CORE_L1_PREF_USED_POS91_count,             0
CORE_L1_PREF_USED_POS91_pct,         -nan
CORE_L1_PREF_USED_POS91_total_count,             0
CORE_L1_PREF_USED_POS91_total_pct,         -nan

CORE_L1_PREF_USED_POS92_count,             0
CORE_L1_PREF_USED_POS92_pct,         -nan
CORE_L1_PREF_USED_POS92_total_count,             0
CORE_L1_PREF_USED_POS92_total_pct,         -nan

CORE_L1_PREF_USED_POS93_count,             0
CORE_L1_PREF_USED_POS93_pct,         -nan
CORE_L1_PREF_USED_POS93_total_count,             0
CORE_L1_PREF_USED_POS93_total_pct,         -nan

CORE_L1_PREF_USED_POS94_count,             0
CORE_L1_PREF_USED_POS94_pct,         -nan
CORE_L1_PREF_USED_POS94_total_count,             0
CORE_L1_PREF_USED_POS94_total_pct,         -nan

CORE_L1_PREF_USED_POS95_count,             0
CORE_L1_PREF_USED_POS95_pct,         -nan
CORE_L1_PREF_USED_POS95_total_count,             0
CORE_L1_PREF_USED_POS95_total_pct,         -nan

CORE_L1_PREF_USED_POS96_count,             0
CORE_L1_PREF_USED_POS96_pct,         -nan
CORE_L1_PREF_USED_POS96_total_count,             0
CORE_L1_PREF_USED_POS96_total_pct,         -nan

CORE_L1_PREF_USED_POS97_count,             0
CORE_L1_PREF_USED_POS97_pct,         -nan
CORE_L1_PREF_USED_POS97_total_count,             0
CORE_L1_PREF_USED_POS97_total_pct,         -nan

CORE_L1_PREF_USED_POS98_count,             0
CORE_L1_PREF_USED_POS98_pct,         -nan
CORE_L1_PREF_USED_POS98_total_count,             0
CORE_L1_PREF_USED_POS98_total_pct,         -nan

CORE_L1_PREF_USED_POS99_count,             0
CORE_L1_PREF_USED_POS99_pct,         -nan
CORE_L1_PREF_USED_POS99_total_count,             0
CORE_L1_PREF_USED_POS99_total_pct,         -nan

CORE_L1_PREF_USED_POS100_count,             0
CORE_L1_PREF_USED_POS100_pct,         -nan
CORE_L1_PREF_USED_POS100_total_count,             0
CORE_L1_PREF_USED_POS100_total_pct,         -nan

CORE_L1_PREF_USED_POS101_count,             0
CORE_L1_PREF_USED_POS101_pct,         -nan
CORE_L1_PREF_USED_POS101_total_count,             0
CORE_L1_PREF_USED_POS101_total_pct,         -nan

CORE_L1_PREF_USED_POS102_count,             0
CORE_L1_PREF_USED_POS102_pct,         -nan
CORE_L1_PREF_USED_POS102_total_count,             0
CORE_L1_PREF_USED_POS102_total_pct,         -nan

CORE_L1_PREF_USED_POS103_count,             0
CORE_L1_PREF_USED_POS103_pct,         -nan
CORE_L1_PREF_USED_POS103_total_count,             0
CORE_L1_PREF_USED_POS103_total_pct,         -nan

CORE_L1_PREF_USED_POS104_count,             0
CORE_L1_PREF_USED_POS104_pct,         -nan
CORE_L1_PREF_USED_POS104_total_count,             0
CORE_L1_PREF_USED_POS104_total_pct,         -nan

CORE_L1_PREF_USED_POS105_count,             0
CORE_L1_PREF_USED_POS105_pct,         -nan
CORE_L1_PREF_USED_POS105_total_count,             0
CORE_L1_PREF_USED_POS105_total_pct,         -nan

CORE_L1_PREF_USED_POS106_count,             0
CORE_L1_PREF_USED_POS106_pct,         -nan
CORE_L1_PREF_USED_POS106_total_count,             0
CORE_L1_PREF_USED_POS106_total_pct,         -nan

CORE_L1_PREF_USED_POS107_count,             0
CORE_L1_PREF_USED_POS107_pct,         -nan
CORE_L1_PREF_USED_POS107_total_count,             0
CORE_L1_PREF_USED_POS107_total_pct,         -nan

CORE_L1_PREF_USED_POS108_count,             0
CORE_L1_PREF_USED_POS108_pct,         -nan
CORE_L1_PREF_USED_POS108_total_count,             0
CORE_L1_PREF_USED_POS108_total_pct,         -nan

CORE_L1_PREF_USED_POS109_count,             0
CORE_L1_PREF_USED_POS109_pct,         -nan
CORE_L1_PREF_USED_POS109_total_count,             0
CORE_L1_PREF_USED_POS109_total_pct,         -nan

CORE_L1_PREF_USED_POS110_count,             0
CORE_L1_PREF_USED_POS110_pct,         -nan
CORE_L1_PREF_USED_POS110_total_count,             0
CORE_L1_PREF_USED_POS110_total_pct,         -nan

CORE_L1_PREF_USED_POS111_count,             0
CORE_L1_PREF_USED_POS111_pct,         -nan
CORE_L1_PREF_USED_POS111_total_count,             0
CORE_L1_PREF_USED_POS111_total_pct,         -nan

CORE_L1_PREF_USED_POS112_count,             0
CORE_L1_PREF_USED_POS112_pct,         -nan
CORE_L1_PREF_USED_POS112_total_count,             0
CORE_L1_PREF_USED_POS112_total_pct,         -nan

CORE_L1_PREF_USED_POS113_count,             0
CORE_L1_PREF_USED_POS113_pct,         -nan
CORE_L1_PREF_USED_POS113_total_count,             0
CORE_L1_PREF_USED_POS113_total_pct,         -nan

CORE_L1_PREF_USED_POS114_count,             0
CORE_L1_PREF_USED_POS114_pct,         -nan
CORE_L1_PREF_USED_POS114_total_count,             0
CORE_L1_PREF_USED_POS114_total_pct,         -nan

CORE_L1_PREF_USED_POS115_count,             0
CORE_L1_PREF_USED_POS115_pct,         -nan
CORE_L1_PREF_USED_POS115_total_count,             0
CORE_L1_PREF_USED_POS115_total_pct,         -nan

CORE_L1_PREF_USED_POS116_count,             0
CORE_L1_PREF_USED_POS116_pct,         -nan
CORE_L1_PREF_USED_POS116_total_count,             0
CORE_L1_PREF_USED_POS116_total_pct,         -nan

CORE_L1_PREF_USED_POS117_count,             0
CORE_L1_PREF_USED_POS117_pct,         -nan
CORE_L1_PREF_USED_POS117_total_count,             0
CORE_L1_PREF_USED_POS117_total_pct,         -nan

CORE_L1_PREF_USED_POS118_count,             0
CORE_L1_PREF_USED_POS118_pct,         -nan
CORE_L1_PREF_USED_POS118_total_count,             0
CORE_L1_PREF_USED_POS118_total_pct,         -nan

CORE_L1_PREF_USED_POS119_count,             0
CORE_L1_PREF_USED_POS119_pct,         -nan
CORE_L1_PREF_USED_POS119_total_count,             0
CORE_L1_PREF_USED_POS119_total_pct,         -nan

CORE_L1_PREF_USED_POS120_count,             0
CORE_L1_PREF_USED_POS120_pct,         -nan
CORE_L1_PREF_USED_POS120_total_count,             0
CORE_L1_PREF_USED_POS120_total_pct,         -nan

CORE_L1_PREF_USED_POS121_count,             0
CORE_L1_PREF_USED_POS121_pct,         -nan
CORE_L1_PREF_USED_POS121_total_count,             0
CORE_L1_PREF_USED_POS121_total_pct,         -nan

CORE_L1_PREF_USED_POS122_count,             0
CORE_L1_PREF_USED_POS122_pct,         -nan
CORE_L1_PREF_USED_POS122_total_count,             0
CORE_L1_PREF_USED_POS122_total_pct,         -nan

CORE_L1_PREF_USED_POS123_count,             0
CORE_L1_PREF_USED_POS123_pct,         -nan
CORE_L1_PREF_USED_POS123_total_count,             0
CORE_L1_PREF_USED_POS123_total_pct,         -nan

CORE_L1_PREF_USED_POS124_count,             0
CORE_L1_PREF_USED_POS124_pct,         -nan
CORE_L1_PREF_USED_POS124_total_count,             0
CORE_L1_PREF_USED_POS124_total_pct,         -nan

CORE_L1_PREF_USED_POS125_count,             0
CORE_L1_PREF_USED_POS125_pct,         -nan
CORE_L1_PREF_USED_POS125_total_count,             0
CORE_L1_PREF_USED_POS125_total_pct,         -nan

CORE_L1_PREF_USED_POS126_count,             0
CORE_L1_PREF_USED_POS126_pct,         -nan
CORE_L1_PREF_USED_POS126_total_count,             0
CORE_L1_PREF_USED_POS126_total_pct,         -nan

CORE_L1_PREF_USED_POS127_count,             0
CORE_L1_PREF_USED_POS127_pct,         -nan
CORE_L1_PREF_USED_POS127_total_count,             0
CORE_L1_PREF_USED_POS127_total_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_count,             0
CORE_L1_PREF_USED_POS127_sum_pct,         -nan
CORE_L1_PREF_USED_POS127_sum_total_count,             0
CORE_L1_PREF_USED_POS127_sum_total_pct,         -nan
CORE_L1_PREF_USED_POS127_mean,         -nan
CORE_L1_PREF_USED_POS127_stddev,         -nan
CORE_L1_PREF_USED_POS127_total_mean,         -nan
CORE_L1_PREF_USED_POS127_total_stddev,         -nan

CORE_TOTAL_SETS_ALL_INTERVALS_count,             0
CORE_TOTAL_SETS_ALL_INTERVALS_total_count,             0

CORE_L1_AVG_NUM_WAYS_count,             0
CORE_L1_AVG_NUM_WAYS_pct,         -nan
CORE_L1_AVG_NUM_WAYS_total_count,             0
CORE_L1_AVG_NUM_WAYS_total_pct,         -nan

L1_PARTITION_INTERVALS_count,             0
L1_PARTITION_INTERVALS_total_count,             0

NORESET_L1_PARTITION_count,             0
NORESET_L1_PARTITION_total_count,             0

L1_SHADOW_ACCESS_count,             0
L1_SHADOW_ACCESS_total_count,             0

L1_SHADOW_ACCESS_STALLING_count,             0
L1_SHADOW_ACCESS_STALLING_total_count,             0

L1_SHADOW_ACCESS_DEMAND_count,             0
L1_SHADOW_ACCESS_DEMAND_total_count,             0

L1_SHADOW_HIT_count,             0
L1_SHADOW_HIT_total_count,             0

L1_SHADOW_HIT_STALLING_count,             0
L1_SHADOW_HIT_STALLING_total_count,             0

L1_SHADOW_HIT_DEMAND_count,             0
L1_SHADOW_HIT_DEMAND_total_count,             0

L1_SHADOW_UNTIMELY_HIT_count,             0
L1_SHADOW_UNTIMELY_HIT_total_count,             0

L1_SHADOW_UNTIMELY_HIT_STALLING_count,             0
L1_SHADOW_UNTIMELY_HIT_STALLING_total_count,             0

L1_SHADOW_UNTIMELY_HIT_DEMAND_count,             0
L1_SHADOW_UNTIMELY_HIT_DEMAND_total_count,             0

L1_SHADOW_HIT_POS0_count,             0
L1_SHADOW_HIT_POS0_pct,         -nan
L1_SHADOW_HIT_POS0_total_count,             0
L1_SHADOW_HIT_POS0_total_pct,         -nan

L1_SHADOW_HIT_POS1_count,             0
L1_SHADOW_HIT_POS1_pct,         -nan
L1_SHADOW_HIT_POS1_total_count,             0
L1_SHADOW_HIT_POS1_total_pct,         -nan

L1_SHADOW_HIT_POS2_count,             0
L1_SHADOW_HIT_POS2_pct,         -nan
L1_SHADOW_HIT_POS2_total_count,             0
L1_SHADOW_HIT_POS2_total_pct,         -nan

L1_SHADOW_HIT_POS3_count,             0
L1_SHADOW_HIT_POS3_pct,         -nan
L1_SHADOW_HIT_POS3_total_count,             0
L1_SHADOW_HIT_POS3_total_pct,         -nan

L1_SHADOW_HIT_POS4_count,             0
L1_SHADOW_HIT_POS4_pct,         -nan
L1_SHADOW_HIT_POS4_total_count,             0
L1_SHADOW_HIT_POS4_total_pct,         -nan

L1_SHADOW_HIT_POS5_count,             0
L1_SHADOW_HIT_POS5_pct,         -nan
L1_SHADOW_HIT_POS5_total_count,             0
L1_SHADOW_HIT_POS5_total_pct,         -nan

L1_SHADOW_HIT_POS6_count,             0
L1_SHADOW_HIT_POS6_pct,         -nan
L1_SHADOW_HIT_POS6_total_count,             0
L1_SHADOW_HIT_POS6_total_pct,         -nan

L1_SHADOW_HIT_POS7_count,             0
L1_SHADOW_HIT_POS7_pct,         -nan
L1_SHADOW_HIT_POS7_total_count,             0
L1_SHADOW_HIT_POS7_total_pct,         -nan

L1_SHADOW_HIT_POS8_count,             0
L1_SHADOW_HIT_POS8_pct,         -nan
L1_SHADOW_HIT_POS8_total_count,             0
L1_SHADOW_HIT_POS8_total_pct,         -nan

L1_SHADOW_HIT_POS9_count,             0
L1_SHADOW_HIT_POS9_pct,         -nan
L1_SHADOW_HIT_POS9_total_count,             0
L1_SHADOW_HIT_POS9_total_pct,         -nan

L1_SHADOW_HIT_POS10_count,             0
L1_SHADOW_HIT_POS10_pct,         -nan
L1_SHADOW_HIT_POS10_total_count,             0
L1_SHADOW_HIT_POS10_total_pct,         -nan

L1_SHADOW_HIT_POS11_count,             0
L1_SHADOW_HIT_POS11_pct,         -nan
L1_SHADOW_HIT_POS11_total_count,             0
L1_SHADOW_HIT_POS11_total_pct,         -nan

L1_SHADOW_HIT_POS12_count,             0
L1_SHADOW_HIT_POS12_pct,         -nan
L1_SHADOW_HIT_POS12_total_count,             0
L1_SHADOW_HIT_POS12_total_pct,         -nan

L1_SHADOW_HIT_POS13_count,             0
L1_SHADOW_HIT_POS13_pct,         -nan
L1_SHADOW_HIT_POS13_total_count,             0
L1_SHADOW_HIT_POS13_total_pct,         -nan

L1_SHADOW_HIT_POS14_count,             0
L1_SHADOW_HIT_POS14_pct,         -nan
L1_SHADOW_HIT_POS14_total_count,             0
L1_SHADOW_HIT_POS14_total_pct,         -nan

L1_SHADOW_HIT_POS15_count,             0
L1_SHADOW_HIT_POS15_pct,         -nan
L1_SHADOW_HIT_POS15_total_count,             0
L1_SHADOW_HIT_POS15_total_pct,         -nan

L1_SHADOW_HIT_POS16_count,             0
L1_SHADOW_HIT_POS16_pct,         -nan
L1_SHADOW_HIT_POS16_total_count,             0
L1_SHADOW_HIT_POS16_total_pct,         -nan

L1_SHADOW_HIT_POS17_count,             0
L1_SHADOW_HIT_POS17_pct,         -nan
L1_SHADOW_HIT_POS17_total_count,             0
L1_SHADOW_HIT_POS17_total_pct,         -nan

L1_SHADOW_HIT_POS18_count,             0
L1_SHADOW_HIT_POS18_pct,         -nan
L1_SHADOW_HIT_POS18_total_count,             0
L1_SHADOW_HIT_POS18_total_pct,         -nan

L1_SHADOW_HIT_POS19_count,             0
L1_SHADOW_HIT_POS19_pct,         -nan
L1_SHADOW_HIT_POS19_total_count,             0
L1_SHADOW_HIT_POS19_total_pct,         -nan

L1_SHADOW_HIT_POS20_count,             0
L1_SHADOW_HIT_POS20_pct,         -nan
L1_SHADOW_HIT_POS20_total_count,             0
L1_SHADOW_HIT_POS20_total_pct,         -nan

L1_SHADOW_HIT_POS21_count,             0
L1_SHADOW_HIT_POS21_pct,         -nan
L1_SHADOW_HIT_POS21_total_count,             0
L1_SHADOW_HIT_POS21_total_pct,         -nan

L1_SHADOW_HIT_POS22_count,             0
L1_SHADOW_HIT_POS22_pct,         -nan
L1_SHADOW_HIT_POS22_total_count,             0
L1_SHADOW_HIT_POS22_total_pct,         -nan

L1_SHADOW_HIT_POS23_count,             0
L1_SHADOW_HIT_POS23_pct,         -nan
L1_SHADOW_HIT_POS23_total_count,             0
L1_SHADOW_HIT_POS23_total_pct,         -nan

L1_SHADOW_HIT_POS24_count,             0
L1_SHADOW_HIT_POS24_pct,         -nan
L1_SHADOW_HIT_POS24_total_count,             0
L1_SHADOW_HIT_POS24_total_pct,         -nan

L1_SHADOW_HIT_POS25_count,             0
L1_SHADOW_HIT_POS25_pct,         -nan
L1_SHADOW_HIT_POS25_total_count,             0
L1_SHADOW_HIT_POS25_total_pct,         -nan

L1_SHADOW_HIT_POS26_count,             0
L1_SHADOW_HIT_POS26_pct,         -nan
L1_SHADOW_HIT_POS26_total_count,             0
L1_SHADOW_HIT_POS26_total_pct,         -nan

L1_SHADOW_HIT_POS27_count,             0
L1_SHADOW_HIT_POS27_pct,         -nan
L1_SHADOW_HIT_POS27_total_count,             0
L1_SHADOW_HIT_POS27_total_pct,         -nan

L1_SHADOW_HIT_POS28_count,             0
L1_SHADOW_HIT_POS28_pct,         -nan
L1_SHADOW_HIT_POS28_total_count,             0
L1_SHADOW_HIT_POS28_total_pct,         -nan

L1_SHADOW_HIT_POS29_count,             0
L1_SHADOW_HIT_POS29_pct,         -nan
L1_SHADOW_HIT_POS29_total_count,             0
L1_SHADOW_HIT_POS29_total_pct,         -nan

L1_SHADOW_HIT_POS30_count,             0
L1_SHADOW_HIT_POS30_pct,         -nan
L1_SHADOW_HIT_POS30_total_count,             0
L1_SHADOW_HIT_POS30_total_pct,         -nan

L1_SHADOW_HIT_POS31_count,             0
L1_SHADOW_HIT_POS31_pct,         -nan
L1_SHADOW_HIT_POS31_total_count,             0
L1_SHADOW_HIT_POS31_total_pct,         -nan

L1_SHADOW_HIT_POS32_count,             0
L1_SHADOW_HIT_POS32_pct,         -nan
L1_SHADOW_HIT_POS32_total_count,             0
L1_SHADOW_HIT_POS32_total_pct,         -nan

L1_SHADOW_HIT_POS33_count,             0
L1_SHADOW_HIT_POS33_pct,         -nan
L1_SHADOW_HIT_POS33_total_count,             0
L1_SHADOW_HIT_POS33_total_pct,         -nan

L1_SHADOW_HIT_POS34_count,             0
L1_SHADOW_HIT_POS34_pct,         -nan
L1_SHADOW_HIT_POS34_total_count,             0
L1_SHADOW_HIT_POS34_total_pct,         -nan

L1_SHADOW_HIT_POS35_count,             0
L1_SHADOW_HIT_POS35_pct,         -nan
L1_SHADOW_HIT_POS35_total_count,             0
L1_SHADOW_HIT_POS35_total_pct,         -nan

L1_SHADOW_HIT_POS36_count,             0
L1_SHADOW_HIT_POS36_pct,         -nan
L1_SHADOW_HIT_POS36_total_count,             0
L1_SHADOW_HIT_POS36_total_pct,         -nan

L1_SHADOW_HIT_POS37_count,             0
L1_SHADOW_HIT_POS37_pct,         -nan
L1_SHADOW_HIT_POS37_total_count,             0
L1_SHADOW_HIT_POS37_total_pct,         -nan

L1_SHADOW_HIT_POS38_count,             0
L1_SHADOW_HIT_POS38_pct,         -nan
L1_SHADOW_HIT_POS38_total_count,             0
L1_SHADOW_HIT_POS38_total_pct,         -nan

L1_SHADOW_HIT_POS39_count,             0
L1_SHADOW_HIT_POS39_pct,         -nan
L1_SHADOW_HIT_POS39_total_count,             0
L1_SHADOW_HIT_POS39_total_pct,         -nan

L1_SHADOW_HIT_POS40_count,             0
L1_SHADOW_HIT_POS40_pct,         -nan
L1_SHADOW_HIT_POS40_total_count,             0
L1_SHADOW_HIT_POS40_total_pct,         -nan

L1_SHADOW_HIT_POS41_count,             0
L1_SHADOW_HIT_POS41_pct,         -nan
L1_SHADOW_HIT_POS41_total_count,             0
L1_SHADOW_HIT_POS41_total_pct,         -nan

L1_SHADOW_HIT_POS42_count,             0
L1_SHADOW_HIT_POS42_pct,         -nan
L1_SHADOW_HIT_POS42_total_count,             0
L1_SHADOW_HIT_POS42_total_pct,         -nan

L1_SHADOW_HIT_POS43_count,             0
L1_SHADOW_HIT_POS43_pct,         -nan
L1_SHADOW_HIT_POS43_total_count,             0
L1_SHADOW_HIT_POS43_total_pct,         -nan

L1_SHADOW_HIT_POS44_count,             0
L1_SHADOW_HIT_POS44_pct,         -nan
L1_SHADOW_HIT_POS44_total_count,             0
L1_SHADOW_HIT_POS44_total_pct,         -nan

L1_SHADOW_HIT_POS45_count,             0
L1_SHADOW_HIT_POS45_pct,         -nan
L1_SHADOW_HIT_POS45_total_count,             0
L1_SHADOW_HIT_POS45_total_pct,         -nan

L1_SHADOW_HIT_POS46_count,             0
L1_SHADOW_HIT_POS46_pct,         -nan
L1_SHADOW_HIT_POS46_total_count,             0
L1_SHADOW_HIT_POS46_total_pct,         -nan

L1_SHADOW_HIT_POS47_count,             0
L1_SHADOW_HIT_POS47_pct,         -nan
L1_SHADOW_HIT_POS47_total_count,             0
L1_SHADOW_HIT_POS47_total_pct,         -nan

L1_SHADOW_HIT_POS48_count,             0
L1_SHADOW_HIT_POS48_pct,         -nan
L1_SHADOW_HIT_POS48_total_count,             0
L1_SHADOW_HIT_POS48_total_pct,         -nan

L1_SHADOW_HIT_POS49_count,             0
L1_SHADOW_HIT_POS49_pct,         -nan
L1_SHADOW_HIT_POS49_total_count,             0
L1_SHADOW_HIT_POS49_total_pct,         -nan

L1_SHADOW_HIT_POS50_count,             0
L1_SHADOW_HIT_POS50_pct,         -nan
L1_SHADOW_HIT_POS50_total_count,             0
L1_SHADOW_HIT_POS50_total_pct,         -nan

L1_SHADOW_HIT_POS51_count,             0
L1_SHADOW_HIT_POS51_pct,         -nan
L1_SHADOW_HIT_POS51_total_count,             0
L1_SHADOW_HIT_POS51_total_pct,         -nan

L1_SHADOW_HIT_POS52_count,             0
L1_SHADOW_HIT_POS52_pct,         -nan
L1_SHADOW_HIT_POS52_total_count,             0
L1_SHADOW_HIT_POS52_total_pct,         -nan

L1_SHADOW_HIT_POS53_count,             0
L1_SHADOW_HIT_POS53_pct,         -nan
L1_SHADOW_HIT_POS53_total_count,             0
L1_SHADOW_HIT_POS53_total_pct,         -nan

L1_SHADOW_HIT_POS54_count,             0
L1_SHADOW_HIT_POS54_pct,         -nan
L1_SHADOW_HIT_POS54_total_count,             0
L1_SHADOW_HIT_POS54_total_pct,         -nan

L1_SHADOW_HIT_POS55_count,             0
L1_SHADOW_HIT_POS55_pct,         -nan
L1_SHADOW_HIT_POS55_total_count,             0
L1_SHADOW_HIT_POS55_total_pct,         -nan

L1_SHADOW_HIT_POS56_count,             0
L1_SHADOW_HIT_POS56_pct,         -nan
L1_SHADOW_HIT_POS56_total_count,             0
L1_SHADOW_HIT_POS56_total_pct,         -nan

L1_SHADOW_HIT_POS57_count,             0
L1_SHADOW_HIT_POS57_pct,         -nan
L1_SHADOW_HIT_POS57_total_count,             0
L1_SHADOW_HIT_POS57_total_pct,         -nan

L1_SHADOW_HIT_POS58_count,             0
L1_SHADOW_HIT_POS58_pct,         -nan
L1_SHADOW_HIT_POS58_total_count,             0
L1_SHADOW_HIT_POS58_total_pct,         -nan

L1_SHADOW_HIT_POS59_count,             0
L1_SHADOW_HIT_POS59_pct,         -nan
L1_SHADOW_HIT_POS59_total_count,             0
L1_SHADOW_HIT_POS59_total_pct,         -nan

L1_SHADOW_HIT_POS60_count,             0
L1_SHADOW_HIT_POS60_pct,         -nan
L1_SHADOW_HIT_POS60_total_count,             0
L1_SHADOW_HIT_POS60_total_pct,         -nan

L1_SHADOW_HIT_POS61_count,             0
L1_SHADOW_HIT_POS61_pct,         -nan
L1_SHADOW_HIT_POS61_total_count,             0
L1_SHADOW_HIT_POS61_total_pct,         -nan

L1_SHADOW_HIT_POS62_count,             0
L1_SHADOW_HIT_POS62_pct,         -nan
L1_SHADOW_HIT_POS62_total_count,             0
L1_SHADOW_HIT_POS62_total_pct,         -nan

L1_SHADOW_HIT_POS63_count,             0
L1_SHADOW_HIT_POS63_pct,         -nan
L1_SHADOW_HIT_POS63_total_count,             0
L1_SHADOW_HIT_POS63_total_pct,         -nan

L1_SHADOW_HIT_POS64_count,             0
L1_SHADOW_HIT_POS64_pct,         -nan
L1_SHADOW_HIT_POS64_total_count,             0
L1_SHADOW_HIT_POS64_total_pct,         -nan

L1_SHADOW_HIT_POS65_count,             0
L1_SHADOW_HIT_POS65_pct,         -nan
L1_SHADOW_HIT_POS65_total_count,             0
L1_SHADOW_HIT_POS65_total_pct,         -nan

L1_SHADOW_HIT_POS66_count,             0
L1_SHADOW_HIT_POS66_pct,         -nan
L1_SHADOW_HIT_POS66_total_count,             0
L1_SHADOW_HIT_POS66_total_pct,         -nan

L1_SHADOW_HIT_POS67_count,             0
L1_SHADOW_HIT_POS67_pct,         -nan
L1_SHADOW_HIT_POS67_total_count,             0
L1_SHADOW_HIT_POS67_total_pct,         -nan

L1_SHADOW_HIT_POS68_count,             0
L1_SHADOW_HIT_POS68_pct,         -nan
L1_SHADOW_HIT_POS68_total_count,             0
L1_SHADOW_HIT_POS68_total_pct,         -nan

L1_SHADOW_HIT_POS69_count,             0
L1_SHADOW_HIT_POS69_pct,         -nan
L1_SHADOW_HIT_POS69_total_count,             0
L1_SHADOW_HIT_POS69_total_pct,         -nan

L1_SHADOW_HIT_POS70_count,             0
L1_SHADOW_HIT_POS70_pct,         -nan
L1_SHADOW_HIT_POS70_total_count,             0
L1_SHADOW_HIT_POS70_total_pct,         -nan

L1_SHADOW_HIT_POS71_count,             0
L1_SHADOW_HIT_POS71_pct,         -nan
L1_SHADOW_HIT_POS71_total_count,             0
L1_SHADOW_HIT_POS71_total_pct,         -nan

L1_SHADOW_HIT_POS72_count,             0
L1_SHADOW_HIT_POS72_pct,         -nan
L1_SHADOW_HIT_POS72_total_count,             0
L1_SHADOW_HIT_POS72_total_pct,         -nan

L1_SHADOW_HIT_POS73_count,             0
L1_SHADOW_HIT_POS73_pct,         -nan
L1_SHADOW_HIT_POS73_total_count,             0
L1_SHADOW_HIT_POS73_total_pct,         -nan

L1_SHADOW_HIT_POS74_count,             0
L1_SHADOW_HIT_POS74_pct,         -nan
L1_SHADOW_HIT_POS74_total_count,             0
L1_SHADOW_HIT_POS74_total_pct,         -nan

L1_SHADOW_HIT_POS75_count,             0
L1_SHADOW_HIT_POS75_pct,         -nan
L1_SHADOW_HIT_POS75_total_count,             0
L1_SHADOW_HIT_POS75_total_pct,         -nan

L1_SHADOW_HIT_POS76_count,             0
L1_SHADOW_HIT_POS76_pct,         -nan
L1_SHADOW_HIT_POS76_total_count,             0
L1_SHADOW_HIT_POS76_total_pct,         -nan

L1_SHADOW_HIT_POS77_count,             0
L1_SHADOW_HIT_POS77_pct,         -nan
L1_SHADOW_HIT_POS77_total_count,             0
L1_SHADOW_HIT_POS77_total_pct,         -nan

L1_SHADOW_HIT_POS78_count,             0
L1_SHADOW_HIT_POS78_pct,         -nan
L1_SHADOW_HIT_POS78_total_count,             0
L1_SHADOW_HIT_POS78_total_pct,         -nan

L1_SHADOW_HIT_POS79_count,             0
L1_SHADOW_HIT_POS79_pct,         -nan
L1_SHADOW_HIT_POS79_total_count,             0
L1_SHADOW_HIT_POS79_total_pct,         -nan

L1_SHADOW_HIT_POS80_count,             0
L1_SHADOW_HIT_POS80_pct,         -nan
L1_SHADOW_HIT_POS80_total_count,             0
L1_SHADOW_HIT_POS80_total_pct,         -nan

L1_SHADOW_HIT_POS81_count,             0
L1_SHADOW_HIT_POS81_pct,         -nan
L1_SHADOW_HIT_POS81_total_count,             0
L1_SHADOW_HIT_POS81_total_pct,         -nan

L1_SHADOW_HIT_POS82_count,             0
L1_SHADOW_HIT_POS82_pct,         -nan
L1_SHADOW_HIT_POS82_total_count,             0
L1_SHADOW_HIT_POS82_total_pct,         -nan

L1_SHADOW_HIT_POS83_count,             0
L1_SHADOW_HIT_POS83_pct,         -nan
L1_SHADOW_HIT_POS83_total_count,             0
L1_SHADOW_HIT_POS83_total_pct,         -nan

L1_SHADOW_HIT_POS84_count,             0
L1_SHADOW_HIT_POS84_pct,         -nan
L1_SHADOW_HIT_POS84_total_count,             0
L1_SHADOW_HIT_POS84_total_pct,         -nan

L1_SHADOW_HIT_POS85_count,             0
L1_SHADOW_HIT_POS85_pct,         -nan
L1_SHADOW_HIT_POS85_total_count,             0
L1_SHADOW_HIT_POS85_total_pct,         -nan

L1_SHADOW_HIT_POS86_count,             0
L1_SHADOW_HIT_POS86_pct,         -nan
L1_SHADOW_HIT_POS86_total_count,             0
L1_SHADOW_HIT_POS86_total_pct,         -nan

L1_SHADOW_HIT_POS87_count,             0
L1_SHADOW_HIT_POS87_pct,         -nan
L1_SHADOW_HIT_POS87_total_count,             0
L1_SHADOW_HIT_POS87_total_pct,         -nan

L1_SHADOW_HIT_POS88_count,             0
L1_SHADOW_HIT_POS88_pct,         -nan
L1_SHADOW_HIT_POS88_total_count,             0
L1_SHADOW_HIT_POS88_total_pct,         -nan

L1_SHADOW_HIT_POS89_count,             0
L1_SHADOW_HIT_POS89_pct,         -nan
L1_SHADOW_HIT_POS89_total_count,             0
L1_SHADOW_HIT_POS89_total_pct,         -nan

L1_SHADOW_HIT_POS90_count,             0
L1_SHADOW_HIT_POS90_pct,         -nan
L1_SHADOW_HIT_POS90_total_count,             0
L1_SHADOW_HIT_POS90_total_pct,         -nan

L1_SHADOW_HIT_POS91_count,             0
L1_SHADOW_HIT_POS91_pct,         -nan
L1_SHADOW_HIT_POS91_total_count,             0
L1_SHADOW_HIT_POS91_total_pct,         -nan

L1_SHADOW_HIT_POS92_count,             0
L1_SHADOW_HIT_POS92_pct,         -nan
L1_SHADOW_HIT_POS92_total_count,             0
L1_SHADOW_HIT_POS92_total_pct,         -nan

L1_SHADOW_HIT_POS93_count,             0
L1_SHADOW_HIT_POS93_pct,         -nan
L1_SHADOW_HIT_POS93_total_count,             0
L1_SHADOW_HIT_POS93_total_pct,         -nan

L1_SHADOW_HIT_POS94_count,             0
L1_SHADOW_HIT_POS94_pct,         -nan
L1_SHADOW_HIT_POS94_total_count,             0
L1_SHADOW_HIT_POS94_total_pct,         -nan

L1_SHADOW_HIT_POS95_count,             0
L1_SHADOW_HIT_POS95_pct,         -nan
L1_SHADOW_HIT_POS95_total_count,             0
L1_SHADOW_HIT_POS95_total_pct,         -nan

L1_SHADOW_HIT_POS96_count,             0
L1_SHADOW_HIT_POS96_pct,         -nan
L1_SHADOW_HIT_POS96_total_count,             0
L1_SHADOW_HIT_POS96_total_pct,         -nan

L1_SHADOW_HIT_POS97_count,             0
L1_SHADOW_HIT_POS97_pct,         -nan
L1_SHADOW_HIT_POS97_total_count,             0
L1_SHADOW_HIT_POS97_total_pct,         -nan

L1_SHADOW_HIT_POS98_count,             0
L1_SHADOW_HIT_POS98_pct,         -nan
L1_SHADOW_HIT_POS98_total_count,             0
L1_SHADOW_HIT_POS98_total_pct,         -nan

L1_SHADOW_HIT_POS99_count,             0
L1_SHADOW_HIT_POS99_pct,         -nan
L1_SHADOW_HIT_POS99_total_count,             0
L1_SHADOW_HIT_POS99_total_pct,         -nan

L1_SHADOW_HIT_POS100_count,             0
L1_SHADOW_HIT_POS100_pct,         -nan
L1_SHADOW_HIT_POS100_total_count,             0
L1_SHADOW_HIT_POS100_total_pct,         -nan

L1_SHADOW_HIT_POS101_count,             0
L1_SHADOW_HIT_POS101_pct,         -nan
L1_SHADOW_HIT_POS101_total_count,             0
L1_SHADOW_HIT_POS101_total_pct,         -nan

L1_SHADOW_HIT_POS102_count,             0
L1_SHADOW_HIT_POS102_pct,         -nan
L1_SHADOW_HIT_POS102_total_count,             0
L1_SHADOW_HIT_POS102_total_pct,         -nan

L1_SHADOW_HIT_POS103_count,             0
L1_SHADOW_HIT_POS103_pct,         -nan
L1_SHADOW_HIT_POS103_total_count,             0
L1_SHADOW_HIT_POS103_total_pct,         -nan

L1_SHADOW_HIT_POS104_count,             0
L1_SHADOW_HIT_POS104_pct,         -nan
L1_SHADOW_HIT_POS104_total_count,             0
L1_SHADOW_HIT_POS104_total_pct,         -nan

L1_SHADOW_HIT_POS105_count,             0
L1_SHADOW_HIT_POS105_pct,         -nan
L1_SHADOW_HIT_POS105_total_count,             0
L1_SHADOW_HIT_POS105_total_pct,         -nan

L1_SHADOW_HIT_POS106_count,             0
L1_SHADOW_HIT_POS106_pct,         -nan
L1_SHADOW_HIT_POS106_total_count,             0
L1_SHADOW_HIT_POS106_total_pct,         -nan

L1_SHADOW_HIT_POS107_count,             0
L1_SHADOW_HIT_POS107_pct,         -nan
L1_SHADOW_HIT_POS107_total_count,             0
L1_SHADOW_HIT_POS107_total_pct,         -nan

L1_SHADOW_HIT_POS108_count,             0
L1_SHADOW_HIT_POS108_pct,         -nan
L1_SHADOW_HIT_POS108_total_count,             0
L1_SHADOW_HIT_POS108_total_pct,         -nan

L1_SHADOW_HIT_POS109_count,             0
L1_SHADOW_HIT_POS109_pct,         -nan
L1_SHADOW_HIT_POS109_total_count,             0
L1_SHADOW_HIT_POS109_total_pct,         -nan

L1_SHADOW_HIT_POS110_count,             0
L1_SHADOW_HIT_POS110_pct,         -nan
L1_SHADOW_HIT_POS110_total_count,             0
L1_SHADOW_HIT_POS110_total_pct,         -nan

L1_SHADOW_HIT_POS111_count,             0
L1_SHADOW_HIT_POS111_pct,         -nan
L1_SHADOW_HIT_POS111_total_count,             0
L1_SHADOW_HIT_POS111_total_pct,         -nan

L1_SHADOW_HIT_POS112_count,             0
L1_SHADOW_HIT_POS112_pct,         -nan
L1_SHADOW_HIT_POS112_total_count,             0
L1_SHADOW_HIT_POS112_total_pct,         -nan

L1_SHADOW_HIT_POS113_count,             0
L1_SHADOW_HIT_POS113_pct,         -nan
L1_SHADOW_HIT_POS113_total_count,             0
L1_SHADOW_HIT_POS113_total_pct,         -nan

L1_SHADOW_HIT_POS114_count,             0
L1_SHADOW_HIT_POS114_pct,         -nan
L1_SHADOW_HIT_POS114_total_count,             0
L1_SHADOW_HIT_POS114_total_pct,         -nan

L1_SHADOW_HIT_POS115_count,             0
L1_SHADOW_HIT_POS115_pct,         -nan
L1_SHADOW_HIT_POS115_total_count,             0
L1_SHADOW_HIT_POS115_total_pct,         -nan

L1_SHADOW_HIT_POS116_count,             0
L1_SHADOW_HIT_POS116_pct,         -nan
L1_SHADOW_HIT_POS116_total_count,             0
L1_SHADOW_HIT_POS116_total_pct,         -nan

L1_SHADOW_HIT_POS117_count,             0
L1_SHADOW_HIT_POS117_pct,         -nan
L1_SHADOW_HIT_POS117_total_count,             0
L1_SHADOW_HIT_POS117_total_pct,         -nan

L1_SHADOW_HIT_POS118_count,             0
L1_SHADOW_HIT_POS118_pct,         -nan
L1_SHADOW_HIT_POS118_total_count,             0
L1_SHADOW_HIT_POS118_total_pct,         -nan

L1_SHADOW_HIT_POS119_count,             0
L1_SHADOW_HIT_POS119_pct,         -nan
L1_SHADOW_HIT_POS119_total_count,             0
L1_SHADOW_HIT_POS119_total_pct,         -nan

L1_SHADOW_HIT_POS120_count,             0
L1_SHADOW_HIT_POS120_pct,         -nan
L1_SHADOW_HIT_POS120_total_count,             0
L1_SHADOW_HIT_POS120_total_pct,         -nan

L1_SHADOW_HIT_POS121_count,             0
L1_SHADOW_HIT_POS121_pct,         -nan
L1_SHADOW_HIT_POS121_total_count,             0
L1_SHADOW_HIT_POS121_total_pct,         -nan

L1_SHADOW_HIT_POS122_count,             0
L1_SHADOW_HIT_POS122_pct,         -nan
L1_SHADOW_HIT_POS122_total_count,             0
L1_SHADOW_HIT_POS122_total_pct,         -nan

L1_SHADOW_HIT_POS123_count,             0
L1_SHADOW_HIT_POS123_pct,         -nan
L1_SHADOW_HIT_POS123_total_count,             0
L1_SHADOW_HIT_POS123_total_pct,         -nan

L1_SHADOW_HIT_POS124_count,             0
L1_SHADOW_HIT_POS124_pct,         -nan
L1_SHADOW_HIT_POS124_total_count,             0
L1_SHADOW_HIT_POS124_total_pct,         -nan

L1_SHADOW_HIT_POS125_count,             0
L1_SHADOW_HIT_POS125_pct,         -nan
L1_SHADOW_HIT_POS125_total_count,             0
L1_SHADOW_HIT_POS125_total_pct,         -nan

L1_SHADOW_HIT_POS126_count,             0
L1_SHADOW_HIT_POS126_pct,         -nan
L1_SHADOW_HIT_POS126_total_count,             0
L1_SHADOW_HIT_POS126_total_pct,         -nan

L1_SHADOW_HIT_POS127_count,             0
L1_SHADOW_HIT_POS127_pct,         -nan
L1_SHADOW_HIT_POS127_total_count,             0
L1_SHADOW_HIT_POS127_total_pct,         -nan
L1_SHADOW_HIT_POS127_sum_count,             0
L1_SHADOW_HIT_POS127_sum_pct,         -nan
L1_SHADOW_HIT_POS127_sum_total_count,             0
L1_SHADOW_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_HIT_POS127_mean,         -nan
L1_SHADOW_HIT_POS127_stddev,         -nan
L1_SHADOW_HIT_POS127_total_mean,         -nan
L1_SHADOW_HIT_POS127_total_stddev,         -nan

L1_SHADOW_STALLING_HIT_POS0_count,             0
L1_SHADOW_STALLING_HIT_POS0_pct,         -nan
L1_SHADOW_STALLING_HIT_POS0_total_count,             0
L1_SHADOW_STALLING_HIT_POS0_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS1_count,             0
L1_SHADOW_STALLING_HIT_POS1_pct,         -nan
L1_SHADOW_STALLING_HIT_POS1_total_count,             0
L1_SHADOW_STALLING_HIT_POS1_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS2_count,             0
L1_SHADOW_STALLING_HIT_POS2_pct,         -nan
L1_SHADOW_STALLING_HIT_POS2_total_count,             0
L1_SHADOW_STALLING_HIT_POS2_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS3_count,             0
L1_SHADOW_STALLING_HIT_POS3_pct,         -nan
L1_SHADOW_STALLING_HIT_POS3_total_count,             0
L1_SHADOW_STALLING_HIT_POS3_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS4_count,             0
L1_SHADOW_STALLING_HIT_POS4_pct,         -nan
L1_SHADOW_STALLING_HIT_POS4_total_count,             0
L1_SHADOW_STALLING_HIT_POS4_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS5_count,             0
L1_SHADOW_STALLING_HIT_POS5_pct,         -nan
L1_SHADOW_STALLING_HIT_POS5_total_count,             0
L1_SHADOW_STALLING_HIT_POS5_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS6_count,             0
L1_SHADOW_STALLING_HIT_POS6_pct,         -nan
L1_SHADOW_STALLING_HIT_POS6_total_count,             0
L1_SHADOW_STALLING_HIT_POS6_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS7_count,             0
L1_SHADOW_STALLING_HIT_POS7_pct,         -nan
L1_SHADOW_STALLING_HIT_POS7_total_count,             0
L1_SHADOW_STALLING_HIT_POS7_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS8_count,             0
L1_SHADOW_STALLING_HIT_POS8_pct,         -nan
L1_SHADOW_STALLING_HIT_POS8_total_count,             0
L1_SHADOW_STALLING_HIT_POS8_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS9_count,             0
L1_SHADOW_STALLING_HIT_POS9_pct,         -nan
L1_SHADOW_STALLING_HIT_POS9_total_count,             0
L1_SHADOW_STALLING_HIT_POS9_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS10_count,             0
L1_SHADOW_STALLING_HIT_POS10_pct,         -nan
L1_SHADOW_STALLING_HIT_POS10_total_count,             0
L1_SHADOW_STALLING_HIT_POS10_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS11_count,             0
L1_SHADOW_STALLING_HIT_POS11_pct,         -nan
L1_SHADOW_STALLING_HIT_POS11_total_count,             0
L1_SHADOW_STALLING_HIT_POS11_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS12_count,             0
L1_SHADOW_STALLING_HIT_POS12_pct,         -nan
L1_SHADOW_STALLING_HIT_POS12_total_count,             0
L1_SHADOW_STALLING_HIT_POS12_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS13_count,             0
L1_SHADOW_STALLING_HIT_POS13_pct,         -nan
L1_SHADOW_STALLING_HIT_POS13_total_count,             0
L1_SHADOW_STALLING_HIT_POS13_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS14_count,             0
L1_SHADOW_STALLING_HIT_POS14_pct,         -nan
L1_SHADOW_STALLING_HIT_POS14_total_count,             0
L1_SHADOW_STALLING_HIT_POS14_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS15_count,             0
L1_SHADOW_STALLING_HIT_POS15_pct,         -nan
L1_SHADOW_STALLING_HIT_POS15_total_count,             0
L1_SHADOW_STALLING_HIT_POS15_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS16_count,             0
L1_SHADOW_STALLING_HIT_POS16_pct,         -nan
L1_SHADOW_STALLING_HIT_POS16_total_count,             0
L1_SHADOW_STALLING_HIT_POS16_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS17_count,             0
L1_SHADOW_STALLING_HIT_POS17_pct,         -nan
L1_SHADOW_STALLING_HIT_POS17_total_count,             0
L1_SHADOW_STALLING_HIT_POS17_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS18_count,             0
L1_SHADOW_STALLING_HIT_POS18_pct,         -nan
L1_SHADOW_STALLING_HIT_POS18_total_count,             0
L1_SHADOW_STALLING_HIT_POS18_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS19_count,             0
L1_SHADOW_STALLING_HIT_POS19_pct,         -nan
L1_SHADOW_STALLING_HIT_POS19_total_count,             0
L1_SHADOW_STALLING_HIT_POS19_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS20_count,             0
L1_SHADOW_STALLING_HIT_POS20_pct,         -nan
L1_SHADOW_STALLING_HIT_POS20_total_count,             0
L1_SHADOW_STALLING_HIT_POS20_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS21_count,             0
L1_SHADOW_STALLING_HIT_POS21_pct,         -nan
L1_SHADOW_STALLING_HIT_POS21_total_count,             0
L1_SHADOW_STALLING_HIT_POS21_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS22_count,             0
L1_SHADOW_STALLING_HIT_POS22_pct,         -nan
L1_SHADOW_STALLING_HIT_POS22_total_count,             0
L1_SHADOW_STALLING_HIT_POS22_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS23_count,             0
L1_SHADOW_STALLING_HIT_POS23_pct,         -nan
L1_SHADOW_STALLING_HIT_POS23_total_count,             0
L1_SHADOW_STALLING_HIT_POS23_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS24_count,             0
L1_SHADOW_STALLING_HIT_POS24_pct,         -nan
L1_SHADOW_STALLING_HIT_POS24_total_count,             0
L1_SHADOW_STALLING_HIT_POS24_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS25_count,             0
L1_SHADOW_STALLING_HIT_POS25_pct,         -nan
L1_SHADOW_STALLING_HIT_POS25_total_count,             0
L1_SHADOW_STALLING_HIT_POS25_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS26_count,             0
L1_SHADOW_STALLING_HIT_POS26_pct,         -nan
L1_SHADOW_STALLING_HIT_POS26_total_count,             0
L1_SHADOW_STALLING_HIT_POS26_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS27_count,             0
L1_SHADOW_STALLING_HIT_POS27_pct,         -nan
L1_SHADOW_STALLING_HIT_POS27_total_count,             0
L1_SHADOW_STALLING_HIT_POS27_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS28_count,             0
L1_SHADOW_STALLING_HIT_POS28_pct,         -nan
L1_SHADOW_STALLING_HIT_POS28_total_count,             0
L1_SHADOW_STALLING_HIT_POS28_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS29_count,             0
L1_SHADOW_STALLING_HIT_POS29_pct,         -nan
L1_SHADOW_STALLING_HIT_POS29_total_count,             0
L1_SHADOW_STALLING_HIT_POS29_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS30_count,             0
L1_SHADOW_STALLING_HIT_POS30_pct,         -nan
L1_SHADOW_STALLING_HIT_POS30_total_count,             0
L1_SHADOW_STALLING_HIT_POS30_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS31_count,             0
L1_SHADOW_STALLING_HIT_POS31_pct,         -nan
L1_SHADOW_STALLING_HIT_POS31_total_count,             0
L1_SHADOW_STALLING_HIT_POS31_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS32_count,             0
L1_SHADOW_STALLING_HIT_POS32_pct,         -nan
L1_SHADOW_STALLING_HIT_POS32_total_count,             0
L1_SHADOW_STALLING_HIT_POS32_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS33_count,             0
L1_SHADOW_STALLING_HIT_POS33_pct,         -nan
L1_SHADOW_STALLING_HIT_POS33_total_count,             0
L1_SHADOW_STALLING_HIT_POS33_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS34_count,             0
L1_SHADOW_STALLING_HIT_POS34_pct,         -nan
L1_SHADOW_STALLING_HIT_POS34_total_count,             0
L1_SHADOW_STALLING_HIT_POS34_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS35_count,             0
L1_SHADOW_STALLING_HIT_POS35_pct,         -nan
L1_SHADOW_STALLING_HIT_POS35_total_count,             0
L1_SHADOW_STALLING_HIT_POS35_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS36_count,             0
L1_SHADOW_STALLING_HIT_POS36_pct,         -nan
L1_SHADOW_STALLING_HIT_POS36_total_count,             0
L1_SHADOW_STALLING_HIT_POS36_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS37_count,             0
L1_SHADOW_STALLING_HIT_POS37_pct,         -nan
L1_SHADOW_STALLING_HIT_POS37_total_count,             0
L1_SHADOW_STALLING_HIT_POS37_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS38_count,             0
L1_SHADOW_STALLING_HIT_POS38_pct,         -nan
L1_SHADOW_STALLING_HIT_POS38_total_count,             0
L1_SHADOW_STALLING_HIT_POS38_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS39_count,             0
L1_SHADOW_STALLING_HIT_POS39_pct,         -nan
L1_SHADOW_STALLING_HIT_POS39_total_count,             0
L1_SHADOW_STALLING_HIT_POS39_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS40_count,             0
L1_SHADOW_STALLING_HIT_POS40_pct,         -nan
L1_SHADOW_STALLING_HIT_POS40_total_count,             0
L1_SHADOW_STALLING_HIT_POS40_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS41_count,             0
L1_SHADOW_STALLING_HIT_POS41_pct,         -nan
L1_SHADOW_STALLING_HIT_POS41_total_count,             0
L1_SHADOW_STALLING_HIT_POS41_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS42_count,             0
L1_SHADOW_STALLING_HIT_POS42_pct,         -nan
L1_SHADOW_STALLING_HIT_POS42_total_count,             0
L1_SHADOW_STALLING_HIT_POS42_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS43_count,             0
L1_SHADOW_STALLING_HIT_POS43_pct,         -nan
L1_SHADOW_STALLING_HIT_POS43_total_count,             0
L1_SHADOW_STALLING_HIT_POS43_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS44_count,             0
L1_SHADOW_STALLING_HIT_POS44_pct,         -nan
L1_SHADOW_STALLING_HIT_POS44_total_count,             0
L1_SHADOW_STALLING_HIT_POS44_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS45_count,             0
L1_SHADOW_STALLING_HIT_POS45_pct,         -nan
L1_SHADOW_STALLING_HIT_POS45_total_count,             0
L1_SHADOW_STALLING_HIT_POS45_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS46_count,             0
L1_SHADOW_STALLING_HIT_POS46_pct,         -nan
L1_SHADOW_STALLING_HIT_POS46_total_count,             0
L1_SHADOW_STALLING_HIT_POS46_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS47_count,             0
L1_SHADOW_STALLING_HIT_POS47_pct,         -nan
L1_SHADOW_STALLING_HIT_POS47_total_count,             0
L1_SHADOW_STALLING_HIT_POS47_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS48_count,             0
L1_SHADOW_STALLING_HIT_POS48_pct,         -nan
L1_SHADOW_STALLING_HIT_POS48_total_count,             0
L1_SHADOW_STALLING_HIT_POS48_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS49_count,             0
L1_SHADOW_STALLING_HIT_POS49_pct,         -nan
L1_SHADOW_STALLING_HIT_POS49_total_count,             0
L1_SHADOW_STALLING_HIT_POS49_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS50_count,             0
L1_SHADOW_STALLING_HIT_POS50_pct,         -nan
L1_SHADOW_STALLING_HIT_POS50_total_count,             0
L1_SHADOW_STALLING_HIT_POS50_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS51_count,             0
L1_SHADOW_STALLING_HIT_POS51_pct,         -nan
L1_SHADOW_STALLING_HIT_POS51_total_count,             0
L1_SHADOW_STALLING_HIT_POS51_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS52_count,             0
L1_SHADOW_STALLING_HIT_POS52_pct,         -nan
L1_SHADOW_STALLING_HIT_POS52_total_count,             0
L1_SHADOW_STALLING_HIT_POS52_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS53_count,             0
L1_SHADOW_STALLING_HIT_POS53_pct,         -nan
L1_SHADOW_STALLING_HIT_POS53_total_count,             0
L1_SHADOW_STALLING_HIT_POS53_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS54_count,             0
L1_SHADOW_STALLING_HIT_POS54_pct,         -nan
L1_SHADOW_STALLING_HIT_POS54_total_count,             0
L1_SHADOW_STALLING_HIT_POS54_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS55_count,             0
L1_SHADOW_STALLING_HIT_POS55_pct,         -nan
L1_SHADOW_STALLING_HIT_POS55_total_count,             0
L1_SHADOW_STALLING_HIT_POS55_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS56_count,             0
L1_SHADOW_STALLING_HIT_POS56_pct,         -nan
L1_SHADOW_STALLING_HIT_POS56_total_count,             0
L1_SHADOW_STALLING_HIT_POS56_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS57_count,             0
L1_SHADOW_STALLING_HIT_POS57_pct,         -nan
L1_SHADOW_STALLING_HIT_POS57_total_count,             0
L1_SHADOW_STALLING_HIT_POS57_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS58_count,             0
L1_SHADOW_STALLING_HIT_POS58_pct,         -nan
L1_SHADOW_STALLING_HIT_POS58_total_count,             0
L1_SHADOW_STALLING_HIT_POS58_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS59_count,             0
L1_SHADOW_STALLING_HIT_POS59_pct,         -nan
L1_SHADOW_STALLING_HIT_POS59_total_count,             0
L1_SHADOW_STALLING_HIT_POS59_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS60_count,             0
L1_SHADOW_STALLING_HIT_POS60_pct,         -nan
L1_SHADOW_STALLING_HIT_POS60_total_count,             0
L1_SHADOW_STALLING_HIT_POS60_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS61_count,             0
L1_SHADOW_STALLING_HIT_POS61_pct,         -nan
L1_SHADOW_STALLING_HIT_POS61_total_count,             0
L1_SHADOW_STALLING_HIT_POS61_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS62_count,             0
L1_SHADOW_STALLING_HIT_POS62_pct,         -nan
L1_SHADOW_STALLING_HIT_POS62_total_count,             0
L1_SHADOW_STALLING_HIT_POS62_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS63_count,             0
L1_SHADOW_STALLING_HIT_POS63_pct,         -nan
L1_SHADOW_STALLING_HIT_POS63_total_count,             0
L1_SHADOW_STALLING_HIT_POS63_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS64_count,             0
L1_SHADOW_STALLING_HIT_POS64_pct,         -nan
L1_SHADOW_STALLING_HIT_POS64_total_count,             0
L1_SHADOW_STALLING_HIT_POS64_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS65_count,             0
L1_SHADOW_STALLING_HIT_POS65_pct,         -nan
L1_SHADOW_STALLING_HIT_POS65_total_count,             0
L1_SHADOW_STALLING_HIT_POS65_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS66_count,             0
L1_SHADOW_STALLING_HIT_POS66_pct,         -nan
L1_SHADOW_STALLING_HIT_POS66_total_count,             0
L1_SHADOW_STALLING_HIT_POS66_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS67_count,             0
L1_SHADOW_STALLING_HIT_POS67_pct,         -nan
L1_SHADOW_STALLING_HIT_POS67_total_count,             0
L1_SHADOW_STALLING_HIT_POS67_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS68_count,             0
L1_SHADOW_STALLING_HIT_POS68_pct,         -nan
L1_SHADOW_STALLING_HIT_POS68_total_count,             0
L1_SHADOW_STALLING_HIT_POS68_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS69_count,             0
L1_SHADOW_STALLING_HIT_POS69_pct,         -nan
L1_SHADOW_STALLING_HIT_POS69_total_count,             0
L1_SHADOW_STALLING_HIT_POS69_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS70_count,             0
L1_SHADOW_STALLING_HIT_POS70_pct,         -nan
L1_SHADOW_STALLING_HIT_POS70_total_count,             0
L1_SHADOW_STALLING_HIT_POS70_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS71_count,             0
L1_SHADOW_STALLING_HIT_POS71_pct,         -nan
L1_SHADOW_STALLING_HIT_POS71_total_count,             0
L1_SHADOW_STALLING_HIT_POS71_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS72_count,             0
L1_SHADOW_STALLING_HIT_POS72_pct,         -nan
L1_SHADOW_STALLING_HIT_POS72_total_count,             0
L1_SHADOW_STALLING_HIT_POS72_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS73_count,             0
L1_SHADOW_STALLING_HIT_POS73_pct,         -nan
L1_SHADOW_STALLING_HIT_POS73_total_count,             0
L1_SHADOW_STALLING_HIT_POS73_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS74_count,             0
L1_SHADOW_STALLING_HIT_POS74_pct,         -nan
L1_SHADOW_STALLING_HIT_POS74_total_count,             0
L1_SHADOW_STALLING_HIT_POS74_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS75_count,             0
L1_SHADOW_STALLING_HIT_POS75_pct,         -nan
L1_SHADOW_STALLING_HIT_POS75_total_count,             0
L1_SHADOW_STALLING_HIT_POS75_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS76_count,             0
L1_SHADOW_STALLING_HIT_POS76_pct,         -nan
L1_SHADOW_STALLING_HIT_POS76_total_count,             0
L1_SHADOW_STALLING_HIT_POS76_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS77_count,             0
L1_SHADOW_STALLING_HIT_POS77_pct,         -nan
L1_SHADOW_STALLING_HIT_POS77_total_count,             0
L1_SHADOW_STALLING_HIT_POS77_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS78_count,             0
L1_SHADOW_STALLING_HIT_POS78_pct,         -nan
L1_SHADOW_STALLING_HIT_POS78_total_count,             0
L1_SHADOW_STALLING_HIT_POS78_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS79_count,             0
L1_SHADOW_STALLING_HIT_POS79_pct,         -nan
L1_SHADOW_STALLING_HIT_POS79_total_count,             0
L1_SHADOW_STALLING_HIT_POS79_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS80_count,             0
L1_SHADOW_STALLING_HIT_POS80_pct,         -nan
L1_SHADOW_STALLING_HIT_POS80_total_count,             0
L1_SHADOW_STALLING_HIT_POS80_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS81_count,             0
L1_SHADOW_STALLING_HIT_POS81_pct,         -nan
L1_SHADOW_STALLING_HIT_POS81_total_count,             0
L1_SHADOW_STALLING_HIT_POS81_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS82_count,             0
L1_SHADOW_STALLING_HIT_POS82_pct,         -nan
L1_SHADOW_STALLING_HIT_POS82_total_count,             0
L1_SHADOW_STALLING_HIT_POS82_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS83_count,             0
L1_SHADOW_STALLING_HIT_POS83_pct,         -nan
L1_SHADOW_STALLING_HIT_POS83_total_count,             0
L1_SHADOW_STALLING_HIT_POS83_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS84_count,             0
L1_SHADOW_STALLING_HIT_POS84_pct,         -nan
L1_SHADOW_STALLING_HIT_POS84_total_count,             0
L1_SHADOW_STALLING_HIT_POS84_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS85_count,             0
L1_SHADOW_STALLING_HIT_POS85_pct,         -nan
L1_SHADOW_STALLING_HIT_POS85_total_count,             0
L1_SHADOW_STALLING_HIT_POS85_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS86_count,             0
L1_SHADOW_STALLING_HIT_POS86_pct,         -nan
L1_SHADOW_STALLING_HIT_POS86_total_count,             0
L1_SHADOW_STALLING_HIT_POS86_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS87_count,             0
L1_SHADOW_STALLING_HIT_POS87_pct,         -nan
L1_SHADOW_STALLING_HIT_POS87_total_count,             0
L1_SHADOW_STALLING_HIT_POS87_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS88_count,             0
L1_SHADOW_STALLING_HIT_POS88_pct,         -nan
L1_SHADOW_STALLING_HIT_POS88_total_count,             0
L1_SHADOW_STALLING_HIT_POS88_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS89_count,             0
L1_SHADOW_STALLING_HIT_POS89_pct,         -nan
L1_SHADOW_STALLING_HIT_POS89_total_count,             0
L1_SHADOW_STALLING_HIT_POS89_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS90_count,             0
L1_SHADOW_STALLING_HIT_POS90_pct,         -nan
L1_SHADOW_STALLING_HIT_POS90_total_count,             0
L1_SHADOW_STALLING_HIT_POS90_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS91_count,             0
L1_SHADOW_STALLING_HIT_POS91_pct,         -nan
L1_SHADOW_STALLING_HIT_POS91_total_count,             0
L1_SHADOW_STALLING_HIT_POS91_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS92_count,             0
L1_SHADOW_STALLING_HIT_POS92_pct,         -nan
L1_SHADOW_STALLING_HIT_POS92_total_count,             0
L1_SHADOW_STALLING_HIT_POS92_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS93_count,             0
L1_SHADOW_STALLING_HIT_POS93_pct,         -nan
L1_SHADOW_STALLING_HIT_POS93_total_count,             0
L1_SHADOW_STALLING_HIT_POS93_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS94_count,             0
L1_SHADOW_STALLING_HIT_POS94_pct,         -nan
L1_SHADOW_STALLING_HIT_POS94_total_count,             0
L1_SHADOW_STALLING_HIT_POS94_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS95_count,             0
L1_SHADOW_STALLING_HIT_POS95_pct,         -nan
L1_SHADOW_STALLING_HIT_POS95_total_count,             0
L1_SHADOW_STALLING_HIT_POS95_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS96_count,             0
L1_SHADOW_STALLING_HIT_POS96_pct,         -nan
L1_SHADOW_STALLING_HIT_POS96_total_count,             0
L1_SHADOW_STALLING_HIT_POS96_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS97_count,             0
L1_SHADOW_STALLING_HIT_POS97_pct,         -nan
L1_SHADOW_STALLING_HIT_POS97_total_count,             0
L1_SHADOW_STALLING_HIT_POS97_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS98_count,             0
L1_SHADOW_STALLING_HIT_POS98_pct,         -nan
L1_SHADOW_STALLING_HIT_POS98_total_count,             0
L1_SHADOW_STALLING_HIT_POS98_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS99_count,             0
L1_SHADOW_STALLING_HIT_POS99_pct,         -nan
L1_SHADOW_STALLING_HIT_POS99_total_count,             0
L1_SHADOW_STALLING_HIT_POS99_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS100_count,             0
L1_SHADOW_STALLING_HIT_POS100_pct,         -nan
L1_SHADOW_STALLING_HIT_POS100_total_count,             0
L1_SHADOW_STALLING_HIT_POS100_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS101_count,             0
L1_SHADOW_STALLING_HIT_POS101_pct,         -nan
L1_SHADOW_STALLING_HIT_POS101_total_count,             0
L1_SHADOW_STALLING_HIT_POS101_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS102_count,             0
L1_SHADOW_STALLING_HIT_POS102_pct,         -nan
L1_SHADOW_STALLING_HIT_POS102_total_count,             0
L1_SHADOW_STALLING_HIT_POS102_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS103_count,             0
L1_SHADOW_STALLING_HIT_POS103_pct,         -nan
L1_SHADOW_STALLING_HIT_POS103_total_count,             0
L1_SHADOW_STALLING_HIT_POS103_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS104_count,             0
L1_SHADOW_STALLING_HIT_POS104_pct,         -nan
L1_SHADOW_STALLING_HIT_POS104_total_count,             0
L1_SHADOW_STALLING_HIT_POS104_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS105_count,             0
L1_SHADOW_STALLING_HIT_POS105_pct,         -nan
L1_SHADOW_STALLING_HIT_POS105_total_count,             0
L1_SHADOW_STALLING_HIT_POS105_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS106_count,             0
L1_SHADOW_STALLING_HIT_POS106_pct,         -nan
L1_SHADOW_STALLING_HIT_POS106_total_count,             0
L1_SHADOW_STALLING_HIT_POS106_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS107_count,             0
L1_SHADOW_STALLING_HIT_POS107_pct,         -nan
L1_SHADOW_STALLING_HIT_POS107_total_count,             0
L1_SHADOW_STALLING_HIT_POS107_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS108_count,             0
L1_SHADOW_STALLING_HIT_POS108_pct,         -nan
L1_SHADOW_STALLING_HIT_POS108_total_count,             0
L1_SHADOW_STALLING_HIT_POS108_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS109_count,             0
L1_SHADOW_STALLING_HIT_POS109_pct,         -nan
L1_SHADOW_STALLING_HIT_POS109_total_count,             0
L1_SHADOW_STALLING_HIT_POS109_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS110_count,             0
L1_SHADOW_STALLING_HIT_POS110_pct,         -nan
L1_SHADOW_STALLING_HIT_POS110_total_count,             0
L1_SHADOW_STALLING_HIT_POS110_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS111_count,             0
L1_SHADOW_STALLING_HIT_POS111_pct,         -nan
L1_SHADOW_STALLING_HIT_POS111_total_count,             0
L1_SHADOW_STALLING_HIT_POS111_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS112_count,             0
L1_SHADOW_STALLING_HIT_POS112_pct,         -nan
L1_SHADOW_STALLING_HIT_POS112_total_count,             0
L1_SHADOW_STALLING_HIT_POS112_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS113_count,             0
L1_SHADOW_STALLING_HIT_POS113_pct,         -nan
L1_SHADOW_STALLING_HIT_POS113_total_count,             0
L1_SHADOW_STALLING_HIT_POS113_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS114_count,             0
L1_SHADOW_STALLING_HIT_POS114_pct,         -nan
L1_SHADOW_STALLING_HIT_POS114_total_count,             0
L1_SHADOW_STALLING_HIT_POS114_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS115_count,             0
L1_SHADOW_STALLING_HIT_POS115_pct,         -nan
L1_SHADOW_STALLING_HIT_POS115_total_count,             0
L1_SHADOW_STALLING_HIT_POS115_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS116_count,             0
L1_SHADOW_STALLING_HIT_POS116_pct,         -nan
L1_SHADOW_STALLING_HIT_POS116_total_count,             0
L1_SHADOW_STALLING_HIT_POS116_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS117_count,             0
L1_SHADOW_STALLING_HIT_POS117_pct,         -nan
L1_SHADOW_STALLING_HIT_POS117_total_count,             0
L1_SHADOW_STALLING_HIT_POS117_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS118_count,             0
L1_SHADOW_STALLING_HIT_POS118_pct,         -nan
L1_SHADOW_STALLING_HIT_POS118_total_count,             0
L1_SHADOW_STALLING_HIT_POS118_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS119_count,             0
L1_SHADOW_STALLING_HIT_POS119_pct,         -nan
L1_SHADOW_STALLING_HIT_POS119_total_count,             0
L1_SHADOW_STALLING_HIT_POS119_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS120_count,             0
L1_SHADOW_STALLING_HIT_POS120_pct,         -nan
L1_SHADOW_STALLING_HIT_POS120_total_count,             0
L1_SHADOW_STALLING_HIT_POS120_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS121_count,             0
L1_SHADOW_STALLING_HIT_POS121_pct,         -nan
L1_SHADOW_STALLING_HIT_POS121_total_count,             0
L1_SHADOW_STALLING_HIT_POS121_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS122_count,             0
L1_SHADOW_STALLING_HIT_POS122_pct,         -nan
L1_SHADOW_STALLING_HIT_POS122_total_count,             0
L1_SHADOW_STALLING_HIT_POS122_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS123_count,             0
L1_SHADOW_STALLING_HIT_POS123_pct,         -nan
L1_SHADOW_STALLING_HIT_POS123_total_count,             0
L1_SHADOW_STALLING_HIT_POS123_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS124_count,             0
L1_SHADOW_STALLING_HIT_POS124_pct,         -nan
L1_SHADOW_STALLING_HIT_POS124_total_count,             0
L1_SHADOW_STALLING_HIT_POS124_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS125_count,             0
L1_SHADOW_STALLING_HIT_POS125_pct,         -nan
L1_SHADOW_STALLING_HIT_POS125_total_count,             0
L1_SHADOW_STALLING_HIT_POS125_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS126_count,             0
L1_SHADOW_STALLING_HIT_POS126_pct,         -nan
L1_SHADOW_STALLING_HIT_POS126_total_count,             0
L1_SHADOW_STALLING_HIT_POS126_total_pct,         -nan

L1_SHADOW_STALLING_HIT_POS127_count,             0
L1_SHADOW_STALLING_HIT_POS127_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_sum_total_count,             0
L1_SHADOW_STALLING_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_STALLING_HIT_POS127_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_stddev,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_mean,         -nan
L1_SHADOW_STALLING_HIT_POS127_total_stddev,         -nan

L1_SHADOW_DEMAND_HIT_POS0_count,             0
L1_SHADOW_DEMAND_HIT_POS0_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS0_total_count,             0
L1_SHADOW_DEMAND_HIT_POS0_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS1_count,             0
L1_SHADOW_DEMAND_HIT_POS1_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS1_total_count,             0
L1_SHADOW_DEMAND_HIT_POS1_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS2_count,             0
L1_SHADOW_DEMAND_HIT_POS2_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS2_total_count,             0
L1_SHADOW_DEMAND_HIT_POS2_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS3_count,             0
L1_SHADOW_DEMAND_HIT_POS3_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS3_total_count,             0
L1_SHADOW_DEMAND_HIT_POS3_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS4_count,             0
L1_SHADOW_DEMAND_HIT_POS4_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS4_total_count,             0
L1_SHADOW_DEMAND_HIT_POS4_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS5_count,             0
L1_SHADOW_DEMAND_HIT_POS5_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS5_total_count,             0
L1_SHADOW_DEMAND_HIT_POS5_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS6_count,             0
L1_SHADOW_DEMAND_HIT_POS6_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS6_total_count,             0
L1_SHADOW_DEMAND_HIT_POS6_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS7_count,             0
L1_SHADOW_DEMAND_HIT_POS7_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS7_total_count,             0
L1_SHADOW_DEMAND_HIT_POS7_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS8_count,             0
L1_SHADOW_DEMAND_HIT_POS8_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS8_total_count,             0
L1_SHADOW_DEMAND_HIT_POS8_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS9_count,             0
L1_SHADOW_DEMAND_HIT_POS9_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS9_total_count,             0
L1_SHADOW_DEMAND_HIT_POS9_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS10_count,             0
L1_SHADOW_DEMAND_HIT_POS10_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS10_total_count,             0
L1_SHADOW_DEMAND_HIT_POS10_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS11_count,             0
L1_SHADOW_DEMAND_HIT_POS11_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS11_total_count,             0
L1_SHADOW_DEMAND_HIT_POS11_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS12_count,             0
L1_SHADOW_DEMAND_HIT_POS12_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS12_total_count,             0
L1_SHADOW_DEMAND_HIT_POS12_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS13_count,             0
L1_SHADOW_DEMAND_HIT_POS13_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS13_total_count,             0
L1_SHADOW_DEMAND_HIT_POS13_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS14_count,             0
L1_SHADOW_DEMAND_HIT_POS14_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS14_total_count,             0
L1_SHADOW_DEMAND_HIT_POS14_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS15_count,             0
L1_SHADOW_DEMAND_HIT_POS15_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS15_total_count,             0
L1_SHADOW_DEMAND_HIT_POS15_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS16_count,             0
L1_SHADOW_DEMAND_HIT_POS16_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS16_total_count,             0
L1_SHADOW_DEMAND_HIT_POS16_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS17_count,             0
L1_SHADOW_DEMAND_HIT_POS17_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS17_total_count,             0
L1_SHADOW_DEMAND_HIT_POS17_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS18_count,             0
L1_SHADOW_DEMAND_HIT_POS18_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS18_total_count,             0
L1_SHADOW_DEMAND_HIT_POS18_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS19_count,             0
L1_SHADOW_DEMAND_HIT_POS19_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS19_total_count,             0
L1_SHADOW_DEMAND_HIT_POS19_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS20_count,             0
L1_SHADOW_DEMAND_HIT_POS20_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS20_total_count,             0
L1_SHADOW_DEMAND_HIT_POS20_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS21_count,             0
L1_SHADOW_DEMAND_HIT_POS21_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS21_total_count,             0
L1_SHADOW_DEMAND_HIT_POS21_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS22_count,             0
L1_SHADOW_DEMAND_HIT_POS22_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS22_total_count,             0
L1_SHADOW_DEMAND_HIT_POS22_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS23_count,             0
L1_SHADOW_DEMAND_HIT_POS23_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS23_total_count,             0
L1_SHADOW_DEMAND_HIT_POS23_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS24_count,             0
L1_SHADOW_DEMAND_HIT_POS24_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS24_total_count,             0
L1_SHADOW_DEMAND_HIT_POS24_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS25_count,             0
L1_SHADOW_DEMAND_HIT_POS25_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS25_total_count,             0
L1_SHADOW_DEMAND_HIT_POS25_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS26_count,             0
L1_SHADOW_DEMAND_HIT_POS26_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS26_total_count,             0
L1_SHADOW_DEMAND_HIT_POS26_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS27_count,             0
L1_SHADOW_DEMAND_HIT_POS27_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS27_total_count,             0
L1_SHADOW_DEMAND_HIT_POS27_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS28_count,             0
L1_SHADOW_DEMAND_HIT_POS28_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS28_total_count,             0
L1_SHADOW_DEMAND_HIT_POS28_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS29_count,             0
L1_SHADOW_DEMAND_HIT_POS29_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS29_total_count,             0
L1_SHADOW_DEMAND_HIT_POS29_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS30_count,             0
L1_SHADOW_DEMAND_HIT_POS30_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS30_total_count,             0
L1_SHADOW_DEMAND_HIT_POS30_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS31_count,             0
L1_SHADOW_DEMAND_HIT_POS31_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS31_total_count,             0
L1_SHADOW_DEMAND_HIT_POS31_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS32_count,             0
L1_SHADOW_DEMAND_HIT_POS32_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS32_total_count,             0
L1_SHADOW_DEMAND_HIT_POS32_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS33_count,             0
L1_SHADOW_DEMAND_HIT_POS33_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS33_total_count,             0
L1_SHADOW_DEMAND_HIT_POS33_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS34_count,             0
L1_SHADOW_DEMAND_HIT_POS34_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS34_total_count,             0
L1_SHADOW_DEMAND_HIT_POS34_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS35_count,             0
L1_SHADOW_DEMAND_HIT_POS35_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS35_total_count,             0
L1_SHADOW_DEMAND_HIT_POS35_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS36_count,             0
L1_SHADOW_DEMAND_HIT_POS36_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS36_total_count,             0
L1_SHADOW_DEMAND_HIT_POS36_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS37_count,             0
L1_SHADOW_DEMAND_HIT_POS37_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS37_total_count,             0
L1_SHADOW_DEMAND_HIT_POS37_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS38_count,             0
L1_SHADOW_DEMAND_HIT_POS38_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS38_total_count,             0
L1_SHADOW_DEMAND_HIT_POS38_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS39_count,             0
L1_SHADOW_DEMAND_HIT_POS39_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS39_total_count,             0
L1_SHADOW_DEMAND_HIT_POS39_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS40_count,             0
L1_SHADOW_DEMAND_HIT_POS40_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS40_total_count,             0
L1_SHADOW_DEMAND_HIT_POS40_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS41_count,             0
L1_SHADOW_DEMAND_HIT_POS41_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS41_total_count,             0
L1_SHADOW_DEMAND_HIT_POS41_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS42_count,             0
L1_SHADOW_DEMAND_HIT_POS42_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS42_total_count,             0
L1_SHADOW_DEMAND_HIT_POS42_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS43_count,             0
L1_SHADOW_DEMAND_HIT_POS43_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS43_total_count,             0
L1_SHADOW_DEMAND_HIT_POS43_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS44_count,             0
L1_SHADOW_DEMAND_HIT_POS44_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS44_total_count,             0
L1_SHADOW_DEMAND_HIT_POS44_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS45_count,             0
L1_SHADOW_DEMAND_HIT_POS45_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS45_total_count,             0
L1_SHADOW_DEMAND_HIT_POS45_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS46_count,             0
L1_SHADOW_DEMAND_HIT_POS46_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS46_total_count,             0
L1_SHADOW_DEMAND_HIT_POS46_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS47_count,             0
L1_SHADOW_DEMAND_HIT_POS47_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS47_total_count,             0
L1_SHADOW_DEMAND_HIT_POS47_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS48_count,             0
L1_SHADOW_DEMAND_HIT_POS48_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS48_total_count,             0
L1_SHADOW_DEMAND_HIT_POS48_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS49_count,             0
L1_SHADOW_DEMAND_HIT_POS49_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS49_total_count,             0
L1_SHADOW_DEMAND_HIT_POS49_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS50_count,             0
L1_SHADOW_DEMAND_HIT_POS50_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS50_total_count,             0
L1_SHADOW_DEMAND_HIT_POS50_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS51_count,             0
L1_SHADOW_DEMAND_HIT_POS51_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS51_total_count,             0
L1_SHADOW_DEMAND_HIT_POS51_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS52_count,             0
L1_SHADOW_DEMAND_HIT_POS52_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS52_total_count,             0
L1_SHADOW_DEMAND_HIT_POS52_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS53_count,             0
L1_SHADOW_DEMAND_HIT_POS53_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS53_total_count,             0
L1_SHADOW_DEMAND_HIT_POS53_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS54_count,             0
L1_SHADOW_DEMAND_HIT_POS54_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS54_total_count,             0
L1_SHADOW_DEMAND_HIT_POS54_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS55_count,             0
L1_SHADOW_DEMAND_HIT_POS55_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS55_total_count,             0
L1_SHADOW_DEMAND_HIT_POS55_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS56_count,             0
L1_SHADOW_DEMAND_HIT_POS56_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS56_total_count,             0
L1_SHADOW_DEMAND_HIT_POS56_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS57_count,             0
L1_SHADOW_DEMAND_HIT_POS57_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS57_total_count,             0
L1_SHADOW_DEMAND_HIT_POS57_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS58_count,             0
L1_SHADOW_DEMAND_HIT_POS58_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS58_total_count,             0
L1_SHADOW_DEMAND_HIT_POS58_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS59_count,             0
L1_SHADOW_DEMAND_HIT_POS59_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS59_total_count,             0
L1_SHADOW_DEMAND_HIT_POS59_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS60_count,             0
L1_SHADOW_DEMAND_HIT_POS60_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS60_total_count,             0
L1_SHADOW_DEMAND_HIT_POS60_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS61_count,             0
L1_SHADOW_DEMAND_HIT_POS61_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS61_total_count,             0
L1_SHADOW_DEMAND_HIT_POS61_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS62_count,             0
L1_SHADOW_DEMAND_HIT_POS62_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS62_total_count,             0
L1_SHADOW_DEMAND_HIT_POS62_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS63_count,             0
L1_SHADOW_DEMAND_HIT_POS63_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS63_total_count,             0
L1_SHADOW_DEMAND_HIT_POS63_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS64_count,             0
L1_SHADOW_DEMAND_HIT_POS64_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS64_total_count,             0
L1_SHADOW_DEMAND_HIT_POS64_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS65_count,             0
L1_SHADOW_DEMAND_HIT_POS65_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS65_total_count,             0
L1_SHADOW_DEMAND_HIT_POS65_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS66_count,             0
L1_SHADOW_DEMAND_HIT_POS66_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS66_total_count,             0
L1_SHADOW_DEMAND_HIT_POS66_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS67_count,             0
L1_SHADOW_DEMAND_HIT_POS67_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS67_total_count,             0
L1_SHADOW_DEMAND_HIT_POS67_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS68_count,             0
L1_SHADOW_DEMAND_HIT_POS68_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS68_total_count,             0
L1_SHADOW_DEMAND_HIT_POS68_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS69_count,             0
L1_SHADOW_DEMAND_HIT_POS69_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS69_total_count,             0
L1_SHADOW_DEMAND_HIT_POS69_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS70_count,             0
L1_SHADOW_DEMAND_HIT_POS70_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS70_total_count,             0
L1_SHADOW_DEMAND_HIT_POS70_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS71_count,             0
L1_SHADOW_DEMAND_HIT_POS71_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS71_total_count,             0
L1_SHADOW_DEMAND_HIT_POS71_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS72_count,             0
L1_SHADOW_DEMAND_HIT_POS72_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS72_total_count,             0
L1_SHADOW_DEMAND_HIT_POS72_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS73_count,             0
L1_SHADOW_DEMAND_HIT_POS73_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS73_total_count,             0
L1_SHADOW_DEMAND_HIT_POS73_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS74_count,             0
L1_SHADOW_DEMAND_HIT_POS74_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS74_total_count,             0
L1_SHADOW_DEMAND_HIT_POS74_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS75_count,             0
L1_SHADOW_DEMAND_HIT_POS75_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS75_total_count,             0
L1_SHADOW_DEMAND_HIT_POS75_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS76_count,             0
L1_SHADOW_DEMAND_HIT_POS76_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS76_total_count,             0
L1_SHADOW_DEMAND_HIT_POS76_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS77_count,             0
L1_SHADOW_DEMAND_HIT_POS77_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS77_total_count,             0
L1_SHADOW_DEMAND_HIT_POS77_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS78_count,             0
L1_SHADOW_DEMAND_HIT_POS78_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS78_total_count,             0
L1_SHADOW_DEMAND_HIT_POS78_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS79_count,             0
L1_SHADOW_DEMAND_HIT_POS79_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS79_total_count,             0
L1_SHADOW_DEMAND_HIT_POS79_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS80_count,             0
L1_SHADOW_DEMAND_HIT_POS80_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS80_total_count,             0
L1_SHADOW_DEMAND_HIT_POS80_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS81_count,             0
L1_SHADOW_DEMAND_HIT_POS81_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS81_total_count,             0
L1_SHADOW_DEMAND_HIT_POS81_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS82_count,             0
L1_SHADOW_DEMAND_HIT_POS82_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS82_total_count,             0
L1_SHADOW_DEMAND_HIT_POS82_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS83_count,             0
L1_SHADOW_DEMAND_HIT_POS83_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS83_total_count,             0
L1_SHADOW_DEMAND_HIT_POS83_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS84_count,             0
L1_SHADOW_DEMAND_HIT_POS84_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS84_total_count,             0
L1_SHADOW_DEMAND_HIT_POS84_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS85_count,             0
L1_SHADOW_DEMAND_HIT_POS85_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS85_total_count,             0
L1_SHADOW_DEMAND_HIT_POS85_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS86_count,             0
L1_SHADOW_DEMAND_HIT_POS86_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS86_total_count,             0
L1_SHADOW_DEMAND_HIT_POS86_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS87_count,             0
L1_SHADOW_DEMAND_HIT_POS87_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS87_total_count,             0
L1_SHADOW_DEMAND_HIT_POS87_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS88_count,             0
L1_SHADOW_DEMAND_HIT_POS88_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS88_total_count,             0
L1_SHADOW_DEMAND_HIT_POS88_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS89_count,             0
L1_SHADOW_DEMAND_HIT_POS89_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS89_total_count,             0
L1_SHADOW_DEMAND_HIT_POS89_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS90_count,             0
L1_SHADOW_DEMAND_HIT_POS90_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS90_total_count,             0
L1_SHADOW_DEMAND_HIT_POS90_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS91_count,             0
L1_SHADOW_DEMAND_HIT_POS91_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS91_total_count,             0
L1_SHADOW_DEMAND_HIT_POS91_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS92_count,             0
L1_SHADOW_DEMAND_HIT_POS92_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS92_total_count,             0
L1_SHADOW_DEMAND_HIT_POS92_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS93_count,             0
L1_SHADOW_DEMAND_HIT_POS93_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS93_total_count,             0
L1_SHADOW_DEMAND_HIT_POS93_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS94_count,             0
L1_SHADOW_DEMAND_HIT_POS94_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS94_total_count,             0
L1_SHADOW_DEMAND_HIT_POS94_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS95_count,             0
L1_SHADOW_DEMAND_HIT_POS95_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS95_total_count,             0
L1_SHADOW_DEMAND_HIT_POS95_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS96_count,             0
L1_SHADOW_DEMAND_HIT_POS96_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS96_total_count,             0
L1_SHADOW_DEMAND_HIT_POS96_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS97_count,             0
L1_SHADOW_DEMAND_HIT_POS97_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS97_total_count,             0
L1_SHADOW_DEMAND_HIT_POS97_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS98_count,             0
L1_SHADOW_DEMAND_HIT_POS98_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS98_total_count,             0
L1_SHADOW_DEMAND_HIT_POS98_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS99_count,             0
L1_SHADOW_DEMAND_HIT_POS99_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS99_total_count,             0
L1_SHADOW_DEMAND_HIT_POS99_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS100_count,             0
L1_SHADOW_DEMAND_HIT_POS100_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS100_total_count,             0
L1_SHADOW_DEMAND_HIT_POS100_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS101_count,             0
L1_SHADOW_DEMAND_HIT_POS101_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS101_total_count,             0
L1_SHADOW_DEMAND_HIT_POS101_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS102_count,             0
L1_SHADOW_DEMAND_HIT_POS102_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS102_total_count,             0
L1_SHADOW_DEMAND_HIT_POS102_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS103_count,             0
L1_SHADOW_DEMAND_HIT_POS103_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS103_total_count,             0
L1_SHADOW_DEMAND_HIT_POS103_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS104_count,             0
L1_SHADOW_DEMAND_HIT_POS104_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS104_total_count,             0
L1_SHADOW_DEMAND_HIT_POS104_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS105_count,             0
L1_SHADOW_DEMAND_HIT_POS105_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS105_total_count,             0
L1_SHADOW_DEMAND_HIT_POS105_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS106_count,             0
L1_SHADOW_DEMAND_HIT_POS106_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS106_total_count,             0
L1_SHADOW_DEMAND_HIT_POS106_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS107_count,             0
L1_SHADOW_DEMAND_HIT_POS107_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS107_total_count,             0
L1_SHADOW_DEMAND_HIT_POS107_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS108_count,             0
L1_SHADOW_DEMAND_HIT_POS108_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS108_total_count,             0
L1_SHADOW_DEMAND_HIT_POS108_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS109_count,             0
L1_SHADOW_DEMAND_HIT_POS109_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS109_total_count,             0
L1_SHADOW_DEMAND_HIT_POS109_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS110_count,             0
L1_SHADOW_DEMAND_HIT_POS110_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS110_total_count,             0
L1_SHADOW_DEMAND_HIT_POS110_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS111_count,             0
L1_SHADOW_DEMAND_HIT_POS111_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS111_total_count,             0
L1_SHADOW_DEMAND_HIT_POS111_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS112_count,             0
L1_SHADOW_DEMAND_HIT_POS112_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS112_total_count,             0
L1_SHADOW_DEMAND_HIT_POS112_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS113_count,             0
L1_SHADOW_DEMAND_HIT_POS113_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS113_total_count,             0
L1_SHADOW_DEMAND_HIT_POS113_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS114_count,             0
L1_SHADOW_DEMAND_HIT_POS114_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS114_total_count,             0
L1_SHADOW_DEMAND_HIT_POS114_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS115_count,             0
L1_SHADOW_DEMAND_HIT_POS115_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS115_total_count,             0
L1_SHADOW_DEMAND_HIT_POS115_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS116_count,             0
L1_SHADOW_DEMAND_HIT_POS116_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS116_total_count,             0
L1_SHADOW_DEMAND_HIT_POS116_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS117_count,             0
L1_SHADOW_DEMAND_HIT_POS117_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS117_total_count,             0
L1_SHADOW_DEMAND_HIT_POS117_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS118_count,             0
L1_SHADOW_DEMAND_HIT_POS118_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS118_total_count,             0
L1_SHADOW_DEMAND_HIT_POS118_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS119_count,             0
L1_SHADOW_DEMAND_HIT_POS119_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS119_total_count,             0
L1_SHADOW_DEMAND_HIT_POS119_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS120_count,             0
L1_SHADOW_DEMAND_HIT_POS120_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS120_total_count,             0
L1_SHADOW_DEMAND_HIT_POS120_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS121_count,             0
L1_SHADOW_DEMAND_HIT_POS121_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS121_total_count,             0
L1_SHADOW_DEMAND_HIT_POS121_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS122_count,             0
L1_SHADOW_DEMAND_HIT_POS122_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS122_total_count,             0
L1_SHADOW_DEMAND_HIT_POS122_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS123_count,             0
L1_SHADOW_DEMAND_HIT_POS123_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS123_total_count,             0
L1_SHADOW_DEMAND_HIT_POS123_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS124_count,             0
L1_SHADOW_DEMAND_HIT_POS124_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS124_total_count,             0
L1_SHADOW_DEMAND_HIT_POS124_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS125_count,             0
L1_SHADOW_DEMAND_HIT_POS125_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS125_total_count,             0
L1_SHADOW_DEMAND_HIT_POS125_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS126_count,             0
L1_SHADOW_DEMAND_HIT_POS126_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS126_total_count,             0
L1_SHADOW_DEMAND_HIT_POS126_total_pct,         -nan

L1_SHADOW_DEMAND_HIT_POS127_count,             0
L1_SHADOW_DEMAND_HIT_POS127_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_sum_total_count,             0
L1_SHADOW_DEMAND_HIT_POS127_sum_total_pct,         -nan
L1_SHADOW_DEMAND_HIT_POS127_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_stddev,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_mean,         -nan
L1_SHADOW_DEMAND_HIT_POS127_total_stddev,         -nan

CORE_PREF_MLC_SENT_count,             0
CORE_PREF_MLC_SENT_total_count,             0

CORE_PREF_MLC_USED_count,           246
CORE_PREF_MLC_USED_pct,       42.196
CORE_PREF_MLC_USED_total_count,           692
CORE_PREF_MLC_USED_total_pct,       32.382

CORE_PREF_MLC_PARTIAL_USED_count,           337
CORE_PREF_MLC_PARTIAL_USED_pct,       57.804
CORE_PREF_MLC_PARTIAL_USED_total_count,          1445
CORE_PREF_MLC_PARTIAL_USED_total_pct,       67.618

CORE_PREF_MLC_NOT_USED_count,             0
CORE_PREF_MLC_NOT_USED_pct,        0.000
CORE_PREF_MLC_NOT_USED_total_count,             0
CORE_PREF_MLC_NOT_USED_total_pct,        0.000

CORE_PREF_MLC_DROPPED_count,             0
CORE_PREF_MLC_DROPPED_pct,        0.000
CORE_PREF_MLC_DROPPED_total_count,             0
CORE_PREF_MLC_DROPPED_total_pct,        0.000
CORE_PREF_MLC_DROPPED_sum_count,           583
CORE_PREF_MLC_DROPPED_sum_pct,      100.000
CORE_PREF_MLC_DROPPED_sum_total_count,          2137
CORE_PREF_MLC_DROPPED_sum_total_pct,      100.000
CORE_PREF_MLC_DROPPED_mean,         0.58
CORE_PREF_MLC_DROPPED_stddev,         0.32
CORE_PREF_MLC_DROPPED_total_mean,         0.68
CORE_PREF_MLC_DROPPED_total_stddev,         0.27

CORE_PREF_L1_SENT_count,         17588
CORE_PREF_L1_SENT_total_count,         55909

CORE_PREF_L1_USED_count,          8519
CORE_PREF_L1_USED_pct,       29.689
CORE_PREF_L1_USED_total_count,         24243
CORE_PREF_L1_USED_total_pct,       39.761

CORE_PREF_L1_PARTIAL_USED_count,           299
CORE_PREF_L1_PARTIAL_USED_pct,        1.042
CORE_PREF_L1_PARTIAL_USED_total_count,          1398
CORE_PREF_L1_PARTIAL_USED_total_pct,        2.293

CORE_PREF_L1_NOT_USED_count,         19876
CORE_PREF_L1_NOT_USED_pct,       69.269
CORE_PREF_L1_NOT_USED_total_count,         35331
CORE_PREF_L1_NOT_USED_total_pct,       57.946

CORE_PREF_L1_DROPPED_count,             0
CORE_PREF_L1_DROPPED_pct,        0.000
CORE_PREF_L1_DROPPED_total_count,             0
CORE_PREF_L1_DROPPED_total_pct,        0.000
CORE_PREF_L1_DROPPED_sum_count,         28694
CORE_PREF_L1_DROPPED_sum_pct,      100.000
CORE_PREF_L1_DROPPED_sum_total_count,         60972
CORE_PREF_L1_DROPPED_sum_total_pct,      100.000
CORE_PREF_L1_DROPPED_mean,         1.40
CORE_PREF_L1_DROPPED_stddev,         0.50
CORE_PREF_L1_DROPPED_total_mean,         1.18
CORE_PREF_L1_DROPPED_total_stddev,         0.62

TOTAL_MEM_LATENCY_count,      18001670
TOTAL_MEM_LATENCY_pct,      370.420
TOTAL_MEM_LATENCY_total_count,      44416939
TOTAL_MEM_LATENCY_total_pct,      279.751

TOTAL_MEM_LATENCY_DEMAND_count,      13579042
TOTAL_MEM_LATENCY_DEMAND_pct,      437.949
TOTAL_MEM_LATENCY_DEMAND_total_count,      34098889
TOTAL_MEM_LATENCY_DEMAND_total_pct,      331.495

TOTAL_MEM_LATENCY_PREF_count,       4422628
TOTAL_MEM_LATENCY_PREF_pct,      251.400
TOTAL_MEM_LATENCY_PREF_total_count,      10318050
TOTAL_MEM_LATENCY_PREF_total_pct,      184.551

CORE_MEM_LATENCY_count,      18001670
CORE_MEM_LATENCY_pct,      370.420
CORE_MEM_LATENCY_total_count,      44416939
CORE_MEM_LATENCY_total_pct,      279.751

CORE_MEM_LATENCY_DEMAND_count,      13579042
CORE_MEM_LATENCY_DEMAND_pct,      437.949
CORE_MEM_LATENCY_DEMAND_total_count,      34098889
CORE_MEM_LATENCY_DEMAND_total_pct,      331.495

CORE_MEM_LATENCY_PREF_count,       4422628
CORE_MEM_LATENCY_PREF_pct,      251.400
CORE_MEM_LATENCY_PREF_total_count,      10318050
CORE_MEM_LATENCY_PREF_total_pct,      184.551

CORE_MEM_LATENCY_IFETCH_count,         18178
CORE_MEM_LATENCY_IFETCH_pct,        0.210
CORE_MEM_LATENCY_IFETCH_total_count,         45872
CORE_MEM_LATENCY_IFETCH_total_pct,        0.206

CORE_MEM_LATENCY_DFETCH_count,       3538723
CORE_MEM_LATENCY_DFETCH_pct,       40.967
CORE_MEM_LATENCY_DFETCH_total_count,      10938310
CORE_MEM_LATENCY_DFETCH_total_pct,       49.236

CORE_MEM_LATENCY_DSTORE_count,        954883
CORE_MEM_LATENCY_DSTORE_pct,       11.054
CORE_MEM_LATENCY_DSTORE_total_count,       1594528
CORE_MEM_LATENCY_DSTORE_total_pct,        7.177

CORE_MEM_LATENCY_IPRF_count,             0
CORE_MEM_LATENCY_IPRF_pct,        0.000
CORE_MEM_LATENCY_IPRF_total_count,             0
CORE_MEM_LATENCY_IPRF_total_pct,        0.000

CORE_MEM_LATENCY_UOCPRF_count,             0
CORE_MEM_LATENCY_UOCPRF_pct,        0.000
CORE_MEM_LATENCY_UOCPRF_total_count,             0
CORE_MEM_LATENCY_UOCPRF_total_pct,        0.000

CORE_MEM_LATENCY_FDIPPRF_count,         38582
CORE_MEM_LATENCY_FDIPPRF_pct,        0.447
CORE_MEM_LATENCY_FDIPPRF_total_count,         59930
CORE_MEM_LATENCY_FDIPPRF_total_pct,        0.270

CORE_MEM_LATENCY_DPRF_count,        296468
CORE_MEM_LATENCY_DPRF_pct,        3.432
CORE_MEM_LATENCY_DPRF_total_count,       1087039
CORE_MEM_LATENCY_DPRF_total_pct,        4.893

CORE_MEM_LATENCY_WB_count,       3791206
CORE_MEM_LATENCY_WB_pct,       43.890
CORE_MEM_LATENCY_WB_total_count,       8490276
CORE_MEM_LATENCY_WB_total_pct,       38.217

CORE_MEM_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_LATENCY_WB_NODIRTY_total_pct,        0.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_count,       8638040
CORE_MEM_LATENCY_WB_NODIRTY_sum_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_count,      22215955
CORE_MEM_LATENCY_WB_NODIRTY_sum_total_pct,      100.000
CORE_MEM_LATENCY_WB_NODIRTY_mean,         3.93
CORE_MEM_LATENCY_WB_NODIRTY_stddev,         2.87
CORE_MEM_LATENCY_WB_NODIRTY_total_mean,         3.62
CORE_MEM_LATENCY_WB_NODIRTY_total_stddev,         2.87

CORE_MEM_STALLING_LATENCY_IFETCH_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_IFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_IFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DFETCH_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_pct,         -nan
CORE_MEM_STALLING_LATENCY_DFETCH_total_count,             0
CORE_MEM_STALLING_LATENCY_DFETCH_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DSTORE_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_pct,         -nan
CORE_MEM_STALLING_LATENCY_DSTORE_total_count,             0
CORE_MEM_STALLING_LATENCY_DSTORE_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_IPRF_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_IPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_IPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_DPRF_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_pct,         -nan
CORE_MEM_STALLING_LATENCY_DPRF_total_count,             0
CORE_MEM_STALLING_LATENCY_DPRF_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_count,             0
CORE_MEM_STALLING_LATENCY_WB_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_total_pct,         -nan

CORE_MEM_STALLING_LATENCY_WB_NODIRTY_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_count,             0
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_sum_total_pct,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_stddev,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_mean,         -nan
CORE_MEM_STALLING_LATENCY_WB_NODIRTY_total_stddev,         -nan

TOTAL_L1_MISS_LATENCY_count,       8638040
TOTAL_L1_MISS_LATENCY_pct,      177.745
TOTAL_L1_MISS_LATENCY_total_count,      22215955
TOTAL_L1_MISS_LATENCY_total_pct,      139.923

TOTAL_L1_MISS_LATENCY_DEMAND_count,       4685846
TOTAL_L1_MISS_LATENCY_DEMAND_pct,      151.127
TOTAL_L1_MISS_LATENCY_DEMAND_total_count,      13306991
TOTAL_L1_MISS_LATENCY_DEMAND_total_pct,      129.365

TOTAL_L1_MISS_LATENCY_PREF_count,       3952194
TOTAL_L1_MISS_LATENCY_PREF_pct,      224.659
TOTAL_L1_MISS_LATENCY_PREF_total_count,       8908964
TOTAL_L1_MISS_LATENCY_PREF_total_pct,      159.348

CORE_L1_MISS_LATENCY_count,       8638040
CORE_L1_MISS_LATENCY_pct,      177.745
CORE_L1_MISS_LATENCY_total_count,      22215955
CORE_L1_MISS_LATENCY_total_pct,      139.923

CORE_L1_MISS_LATENCY_DEMAND_count,       4685846
CORE_L1_MISS_LATENCY_DEMAND_pct,      151.127
CORE_L1_MISS_LATENCY_DEMAND_total_count,      13306991
CORE_L1_MISS_LATENCY_DEMAND_total_pct,      129.365

CORE_L1_MISS_LATENCY_PREF_count,       3952194
CORE_L1_MISS_LATENCY_PREF_pct,      224.659
CORE_L1_MISS_LATENCY_PREF_total_count,       8908964
CORE_L1_MISS_LATENCY_PREF_total_pct,      159.348

CORE_EVICTED_L1_DEMAND_count,         21817
CORE_EVICTED_L1_DEMAND_pct,       44.874
CORE_EVICTED_L1_DEMAND_total_count,         79326
CORE_EVICTED_L1_DEMAND_total_pct,       62.586

CORE_EVICTED_L1_PREF_USED_count,         15699
CORE_EVICTED_L1_PREF_USED_pct,       32.291
CORE_EVICTED_L1_PREF_USED_total_count,         20864
CORE_EVICTED_L1_PREF_USED_total_pct,       16.461

CORE_EVICTED_L1_PREF_NOT_USED_count,         11102
CORE_EVICTED_L1_PREF_NOT_USED_pct,       22.835
CORE_EVICTED_L1_PREF_NOT_USED_total_count,         26557
CORE_EVICTED_L1_PREF_NOT_USED_total_pct,       20.953
CORE_EVICTED_L1_PREF_NOT_USED_sum_count,         48618
CORE_EVICTED_L1_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_count,        126747
CORE_EVICTED_L1_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_L1_PREF_NOT_USED_mean,         0.78
CORE_EVICTED_L1_PREF_NOT_USED_stddev,         0.70
CORE_EVICTED_L1_PREF_NOT_USED_total_mean,         0.58
CORE_EVICTED_L1_PREF_NOT_USED_total_stddev,         0.72

CORE_EVICTED_MLC_DEMAND_count,        117202
CORE_EVICTED_MLC_DEMAND_pct,       98.468
CORE_EVICTED_MLC_DEMAND_total_count,        212990
CORE_EVICTED_MLC_DEMAND_total_pct,       97.396

CORE_EVICTED_MLC_PREF_USED_count,           600
CORE_EVICTED_MLC_PREF_USED_pct,        0.504
CORE_EVICTED_MLC_PREF_USED_total_count,          2121
CORE_EVICTED_MLC_PREF_USED_total_pct,        0.970

CORE_EVICTED_MLC_PREF_NOT_USED_count,          1224
CORE_EVICTED_MLC_PREF_NOT_USED_pct,        1.028
CORE_EVICTED_MLC_PREF_NOT_USED_total_count,          3574
CORE_EVICTED_MLC_PREF_NOT_USED_total_pct,        1.634
CORE_EVICTED_MLC_PREF_NOT_USED_sum_count,        119026
CORE_EVICTED_MLC_PREF_NOT_USED_sum_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_count,        218685
CORE_EVICTED_MLC_PREF_NOT_USED_sum_total_pct,      100.000
CORE_EVICTED_MLC_PREF_NOT_USED_mean,         0.03
CORE_EVICTED_MLC_PREF_NOT_USED_stddev,         0.21
CORE_EVICTED_MLC_PREF_NOT_USED_total_mean,         0.04
CORE_EVICTED_MLC_PREF_NOT_USED_total_stddev,         0.27

CORE_MEM_LATENCY_AVE_DEMAND_count,      11796724
CORE_MEM_LATENCY_AVE_DEMAND_pct,      540.712
CORE_MEM_LATENCY_AVE_DEMAND_total_count,      29998665
CORE_MEM_LATENCY_AVE_DEMAND_total_pct,      378.169

CORE_MEM_LATENCY_AVE_PREF_USED_count,       3016650
CORE_MEM_LATENCY_AVE_PREF_USED_pct,      192.156
CORE_MEM_LATENCY_AVE_PREF_USED_total_count,       3931191
CORE_MEM_LATENCY_AVE_PREF_USED_total_pct,      188.420

CORE_MEM_LATENCY_AVE_PREF_NOT_USED_count,       2466904
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_pct,      222.204
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_count,       4941792
CORE_MEM_LATENCY_AVE_PREF_NOT_USED_total_pct,      186.082

DRAM_LATENCY_count,             0
DRAM_LATENCY_total_count,             0

TOTAL_DRAM_LATENCY_count,             0
TOTAL_DRAM_LATENCY_total_count,             0

DRAM_CLOSED_PAGE_POLICY_CMD_count,             0
DRAM_CLOSED_PAGE_POLICY_CMD_total_count,             0

DRAM_ACTIVATE_STALLING_count,             0
DRAM_ACTIVATE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_count,             0
DRAM_PRECHARGE_STALLING_total_count,             0

DRAM_PRECHARGE_STALLING_WAIT_CYCLES_count,             0
DRAM_PRECHARGE_STALLING_WAIT_CYCLES_total_count,             0

L1_STAY_DEMAND_count,   70565039387
L1_STAY_DEMAND_pct,  3234406.169
L1_STAY_DEMAND_total_count,  274809267330
L1_STAY_DEMAND_total_pct,  3464302.591

L1_STAY_PREF_USED_count,   58751564261
L1_STAY_PREF_USED_pct,  3742376.219
L1_STAY_PREF_USED_total_count,   80215506827
L1_STAY_PREF_USED_total_pct,  3844684.951

L1_STAY_PREF_NOT_USED_count,   31331242776
L1_STAY_PREF_NOT_USED_pct,  2822125.993
L1_STAY_PREF_NOT_USED_total_count,   80484755962
L1_STAY_PREF_NOT_USED_total_pct,  3030641.863

TOTAL_DATA_MISS_LATENCY_count,      11764872
TOTAL_DATA_MISS_LATENCY_total_count,      30692030

TOTAL_DATA_MISS_COUNT_count,        128208
TOTAL_DATA_MISS_COUNT_total_count,        288956

CORE_PREF_L1_NOT_USED_LATENCY200_count,          8892
CORE_PREF_L1_NOT_USED_LATENCY200_pct,       80.094
CORE_PREF_L1_NOT_USED_LATENCY200_total_count,         23092
CORE_PREF_L1_NOT_USED_LATENCY200_total_pct,       86.953

CORE_PREF_L1_NOT_USED_LATENCY400_count,           866
CORE_PREF_L1_NOT_USED_LATENCY400_pct,        7.800
CORE_PREF_L1_NOT_USED_LATENCY400_total_count,          1366
CORE_PREF_L1_NOT_USED_LATENCY400_total_pct,        5.144

CORE_PREF_L1_NOT_USED_LATENCY600_count,           588
CORE_PREF_L1_NOT_USED_LATENCY600_pct,        5.296
CORE_PREF_L1_NOT_USED_LATENCY600_total_count,          1093
CORE_PREF_L1_NOT_USED_LATENCY600_total_pct,        4.116

CORE_PREF_L1_NOT_USED_LATENCY800_count,           296
CORE_PREF_L1_NOT_USED_LATENCY800_pct,        2.666
CORE_PREF_L1_NOT_USED_LATENCY800_total_count,           390
CORE_PREF_L1_NOT_USED_LATENCY800_total_pct,        1.469

CORE_PREF_L1_NOT_USED_LATENCY1000_count,           172
CORE_PREF_L1_NOT_USED_LATENCY1000_pct,        1.549
CORE_PREF_L1_NOT_USED_LATENCY1000_total_count,           185
CORE_PREF_L1_NOT_USED_LATENCY1000_total_pct,        0.697

CORE_PREF_L1_NOT_USED_LATENCY1200_count,           115
CORE_PREF_L1_NOT_USED_LATENCY1200_pct,        1.036
CORE_PREF_L1_NOT_USED_LATENCY1200_total_count,           176
CORE_PREF_L1_NOT_USED_LATENCY1200_total_pct,        0.663

CORE_PREF_L1_NOT_USED_LATENCY1400_count,            86
CORE_PREF_L1_NOT_USED_LATENCY1400_pct,        0.775
CORE_PREF_L1_NOT_USED_LATENCY1400_total_count,           145
CORE_PREF_L1_NOT_USED_LATENCY1400_total_pct,        0.546

CORE_PREF_L1_NOT_USED_LATENCY1600_count,            47
CORE_PREF_L1_NOT_USED_LATENCY1600_pct,        0.423
CORE_PREF_L1_NOT_USED_LATENCY1600_total_count,            53
CORE_PREF_L1_NOT_USED_LATENCY1600_total_pct,        0.200

CORE_PREF_L1_NOT_USED_LATENCY1600MORE_count,            40
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_pct,        0.360
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_count,            57
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_pct,        0.215
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_count,         11102
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_count,         26557
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_mean,         0.48
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_stddev,         1.16
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_mean,         0.30
CORE_PREF_L1_NOT_USED_LATENCY1600MORE_total_stddev,         0.94

CORE_PREF_L1_NOT_USED_DISTANCE_1_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_NOT_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_NOT_USED_DISTANCE_2_count,            15
CORE_PREF_L1_NOT_USED_DISTANCE_2_pct,        0.135
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_count,           119
CORE_PREF_L1_NOT_USED_DISTANCE_2_total_pct,        0.448

CORE_PREF_L1_NOT_USED_DISTANCE_4_count,           704
CORE_PREF_L1_NOT_USED_DISTANCE_4_pct,        6.341
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_count,          2421
CORE_PREF_L1_NOT_USED_DISTANCE_4_total_pct,        9.116

CORE_PREF_L1_NOT_USED_DISTANCE_8_count,          2402
CORE_PREF_L1_NOT_USED_DISTANCE_8_pct,       21.636
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_count,          8974
CORE_PREF_L1_NOT_USED_DISTANCE_8_total_pct,       33.791

CORE_PREF_L1_NOT_USED_DISTANCE_16_count,          3531
CORE_PREF_L1_NOT_USED_DISTANCE_16_pct,       31.805
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_count,          9621
CORE_PREF_L1_NOT_USED_DISTANCE_16_total_pct,       36.228

CORE_PREF_L1_NOT_USED_DISTANCE_32_count,          1078
CORE_PREF_L1_NOT_USED_DISTANCE_32_pct,        9.710
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_count,          2050
CORE_PREF_L1_NOT_USED_DISTANCE_32_total_pct,        7.719

CORE_PREF_L1_NOT_USED_DISTANCE_MORE_count,          3372
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_pct,       30.373
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_count,          3372
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_pct,       12.697
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_count,         11102
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_count,         26557
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_mean,         4.36
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_stddev,         2.73
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_mean,         3.80
CORE_PREF_L1_NOT_USED_DISTANCE_MORE_total_stddev,         1.77

CORE_PREF_L1_USED_LATENCY200_count,         12504
CORE_PREF_L1_USED_LATENCY200_pct,       79.648
CORE_PREF_L1_USED_LATENCY200_total_count,         17065
CORE_PREF_L1_USED_LATENCY200_total_pct,       81.792

CORE_PREF_L1_USED_LATENCY400_count,          1265
CORE_PREF_L1_USED_LATENCY400_pct,        8.058
CORE_PREF_L1_USED_LATENCY400_total_count,          1541
CORE_PREF_L1_USED_LATENCY400_total_pct,        7.386

CORE_PREF_L1_USED_LATENCY600_count,           871
CORE_PREF_L1_USED_LATENCY600_pct,        5.548
CORE_PREF_L1_USED_LATENCY600_total_count,          1049
CORE_PREF_L1_USED_LATENCY600_total_pct,        5.028

CORE_PREF_L1_USED_LATENCY800_count,           359
CORE_PREF_L1_USED_LATENCY800_pct,        2.287
CORE_PREF_L1_USED_LATENCY800_total_count,           387
CORE_PREF_L1_USED_LATENCY800_total_pct,        1.855

CORE_PREF_L1_USED_LATENCY1000_count,           229
CORE_PREF_L1_USED_LATENCY1000_pct,        1.459
CORE_PREF_L1_USED_LATENCY1000_total_count,           258
CORE_PREF_L1_USED_LATENCY1000_total_pct,        1.237

CORE_PREF_L1_USED_LATENCY1200_count,           240
CORE_PREF_L1_USED_LATENCY1200_pct,        1.529
CORE_PREF_L1_USED_LATENCY1200_total_count,           284
CORE_PREF_L1_USED_LATENCY1200_total_pct,        1.361

CORE_PREF_L1_USED_LATENCY1400_count,           158
CORE_PREF_L1_USED_LATENCY1400_pct,        1.006
CORE_PREF_L1_USED_LATENCY1400_total_count,           187
CORE_PREF_L1_USED_LATENCY1400_total_pct,        0.896

CORE_PREF_L1_USED_LATENCY1600_count,            52
CORE_PREF_L1_USED_LATENCY1600_pct,        0.331
CORE_PREF_L1_USED_LATENCY1600_total_count,            61
CORE_PREF_L1_USED_LATENCY1600_total_pct,        0.292

CORE_PREF_L1_USED_LATENCY1600MORE_count,            21
CORE_PREF_L1_USED_LATENCY1600MORE_pct,        0.134
CORE_PREF_L1_USED_LATENCY1600MORE_total_count,            32
CORE_PREF_L1_USED_LATENCY1600MORE_total_pct,        0.153
CORE_PREF_L1_USED_LATENCY1600MORE_sum_count,         15699
CORE_PREF_L1_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_count,         20864
CORE_PREF_L1_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_LATENCY1600MORE_mean,         0.49
CORE_PREF_L1_USED_LATENCY1600MORE_stddev,         1.14
CORE_PREF_L1_USED_LATENCY1600MORE_total_mean,         0.43
CORE_PREF_L1_USED_LATENCY1600MORE_total_stddev,         1.10

CORE_PREF_L1_USED_DISTANCE_1_count,             0
CORE_PREF_L1_USED_DISTANCE_1_pct,        0.000
CORE_PREF_L1_USED_DISTANCE_1_total_count,             0
CORE_PREF_L1_USED_DISTANCE_1_total_pct,        0.000

CORE_PREF_L1_USED_DISTANCE_2_count,             4
CORE_PREF_L1_USED_DISTANCE_2_pct,        0.025
CORE_PREF_L1_USED_DISTANCE_2_total_count,            34
CORE_PREF_L1_USED_DISTANCE_2_total_pct,        0.163

CORE_PREF_L1_USED_DISTANCE_4_count,           250
CORE_PREF_L1_USED_DISTANCE_4_pct,        1.592
CORE_PREF_L1_USED_DISTANCE_4_total_count,           632
CORE_PREF_L1_USED_DISTANCE_4_total_pct,        3.029

CORE_PREF_L1_USED_DISTANCE_8_count,           919
CORE_PREF_L1_USED_DISTANCE_8_pct,        5.854
CORE_PREF_L1_USED_DISTANCE_8_total_count,          3153
CORE_PREF_L1_USED_DISTANCE_8_total_pct,       15.112

CORE_PREF_L1_USED_DISTANCE_16_count,          4563
CORE_PREF_L1_USED_DISTANCE_16_pct,       29.066
CORE_PREF_L1_USED_DISTANCE_16_total_count,          6748
CORE_PREF_L1_USED_DISTANCE_16_total_pct,       32.343

CORE_PREF_L1_USED_DISTANCE_32_count,          3628
CORE_PREF_L1_USED_DISTANCE_32_pct,       23.110
CORE_PREF_L1_USED_DISTANCE_32_total_count,          3962
CORE_PREF_L1_USED_DISTANCE_32_total_pct,       18.990

CORE_PREF_L1_USED_DISTANCE_MORE_count,          6335
CORE_PREF_L1_USED_DISTANCE_MORE_pct,       40.353
CORE_PREF_L1_USED_DISTANCE_MORE_total_count,          6335
CORE_PREF_L1_USED_DISTANCE_MORE_total_pct,       30.363
CORE_PREF_L1_USED_DISTANCE_MORE_sum_count,         15699
CORE_PREF_L1_USED_DISTANCE_MORE_sum_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_count,         20864
CORE_PREF_L1_USED_DISTANCE_MORE_sum_total_pct,      100.000
CORE_PREF_L1_USED_DISTANCE_MORE_mean,         4.95
CORE_PREF_L1_USED_DISTANCE_MORE_stddev,         3.31
CORE_PREF_L1_USED_DISTANCE_MORE_total_mean,         4.58
CORE_PREF_L1_USED_DISTANCE_MORE_total_stddev,         2.78

CORE_PREF_L1_DEMAND_LATENCY300_count,         20722
CORE_PREF_L1_DEMAND_LATENCY300_pct,       94.981
CORE_PREF_L1_DEMAND_LATENCY300_total_count,         75993
CORE_PREF_L1_DEMAND_LATENCY300_total_pct,       95.798

CORE_PREF_L1_DEMAND_LATENCY400_count,           269
CORE_PREF_L1_DEMAND_LATENCY400_pct,        1.233
CORE_PREF_L1_DEMAND_LATENCY400_total_count,          1101
CORE_PREF_L1_DEMAND_LATENCY400_total_pct,        1.388

CORE_PREF_L1_DEMAND_LATENCY500_count,           263
CORE_PREF_L1_DEMAND_LATENCY500_pct,        1.205
CORE_PREF_L1_DEMAND_LATENCY500_total_count,           703
CORE_PREF_L1_DEMAND_LATENCY500_total_pct,        0.886

CORE_PREF_L1_DEMAND_LATENCY600_count,           150
CORE_PREF_L1_DEMAND_LATENCY600_pct,        0.688
CORE_PREF_L1_DEMAND_LATENCY600_total_count,           433
CORE_PREF_L1_DEMAND_LATENCY600_total_pct,        0.546

CORE_PREF_L1_DEMAND_LATENCY700_count,            79
CORE_PREF_L1_DEMAND_LATENCY700_pct,        0.362
CORE_PREF_L1_DEMAND_LATENCY700_total_count,           160
CORE_PREF_L1_DEMAND_LATENCY700_total_pct,        0.202

CORE_PREF_L1_DEMAND_LATENCY800_count,            52
CORE_PREF_L1_DEMAND_LATENCY800_pct,        0.238
CORE_PREF_L1_DEMAND_LATENCY800_total_count,            78
CORE_PREF_L1_DEMAND_LATENCY800_total_pct,        0.098

CORE_PREF_L1_DEMAND_LATENCY900_count,            33
CORE_PREF_L1_DEMAND_LATENCY900_pct,        0.151
CORE_PREF_L1_DEMAND_LATENCY900_total_count,            58
CORE_PREF_L1_DEMAND_LATENCY900_total_pct,        0.073

CORE_PREF_L1_DEMAND_LATENCY1000_count,            20
CORE_PREF_L1_DEMAND_LATENCY1000_pct,        0.092
CORE_PREF_L1_DEMAND_LATENCY1000_total_count,            47
CORE_PREF_L1_DEMAND_LATENCY1000_total_pct,        0.059

CORE_PREF_L1_DEMAND_LATENCY1000MORE_count,           229
CORE_PREF_L1_DEMAND_LATENCY1000MORE_pct,        1.050
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_count,           753
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_pct,        0.949
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_count,         21817
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_count,         79326
CORE_PREF_L1_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_L1_DEMAND_LATENCY1000MORE_mean,         0.18
CORE_PREF_L1_DEMAND_LATENCY1000MORE_stddev,         0.97
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_mean,         0.15
CORE_PREF_L1_DEMAND_LATENCY1000MORE_total_stddev,         0.88

CORE_PREF_MLC_NOT_USED_LATENCY200_count,           451
CORE_PREF_MLC_NOT_USED_LATENCY200_pct,       36.846
CORE_PREF_MLC_NOT_USED_LATENCY200_total_count,           864
CORE_PREF_MLC_NOT_USED_LATENCY200_total_pct,       24.175

CORE_PREF_MLC_NOT_USED_LATENCY400_count,           476
CORE_PREF_MLC_NOT_USED_LATENCY400_pct,       38.889
CORE_PREF_MLC_NOT_USED_LATENCY400_total_count,          1979
CORE_PREF_MLC_NOT_USED_LATENCY400_total_pct,       55.372

CORE_PREF_MLC_NOT_USED_LATENCY600_count,           109
CORE_PREF_MLC_NOT_USED_LATENCY600_pct,        8.905
CORE_PREF_MLC_NOT_USED_LATENCY600_total_count,           419
CORE_PREF_MLC_NOT_USED_LATENCY600_total_pct,       11.724

CORE_PREF_MLC_NOT_USED_LATENCY800_count,           135
CORE_PREF_MLC_NOT_USED_LATENCY800_pct,       11.029
CORE_PREF_MLC_NOT_USED_LATENCY800_total_count,           204
CORE_PREF_MLC_NOT_USED_LATENCY800_total_pct,        5.708

CORE_PREF_MLC_NOT_USED_LATENCY1000_count,            39
CORE_PREF_MLC_NOT_USED_LATENCY1000_pct,        3.186
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_count,            67
CORE_PREF_MLC_NOT_USED_LATENCY1000_total_pct,        1.875

CORE_PREF_MLC_NOT_USED_LATENCY1200_count,            14
CORE_PREF_MLC_NOT_USED_LATENCY1200_pct,        1.144
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_count,            14
CORE_PREF_MLC_NOT_USED_LATENCY1200_total_pct,        0.392

CORE_PREF_MLC_NOT_USED_LATENCY1400_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1400_pct,        0.000
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_count,             7
CORE_PREF_MLC_NOT_USED_LATENCY1400_total_pct,        0.196

CORE_PREF_MLC_NOT_USED_LATENCY1600_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1600_pct,        0.000
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_count,            14
CORE_PREF_MLC_NOT_USED_LATENCY1600_total_pct,        0.392

CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_count,             0
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_pct,        0.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_count,             6
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_pct,        0.168
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_count,          1224
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_count,          3574
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_mean,         1.08
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_stddev,         0.96
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_mean,         1.11
CORE_PREF_MLC_NOT_USED_LATENCY1600MORE_total_stddev,         0.89

CORE_PREF_MLC_USED_LATENCY200_count,           310
CORE_PREF_MLC_USED_LATENCY200_pct,       51.667
CORE_PREF_MLC_USED_LATENCY200_total_count,          1352
CORE_PREF_MLC_USED_LATENCY200_total_pct,       63.744

CORE_PREF_MLC_USED_LATENCY400_count,           150
CORE_PREF_MLC_USED_LATENCY400_pct,       25.000
CORE_PREF_MLC_USED_LATENCY400_total_count,           503
CORE_PREF_MLC_USED_LATENCY400_total_pct,       23.715

CORE_PREF_MLC_USED_LATENCY600_count,            29
CORE_PREF_MLC_USED_LATENCY600_pct,        4.833
CORE_PREF_MLC_USED_LATENCY600_total_count,           106
CORE_PREF_MLC_USED_LATENCY600_total_pct,        4.998

CORE_PREF_MLC_USED_LATENCY800_count,            40
CORE_PREF_MLC_USED_LATENCY800_pct,        6.667
CORE_PREF_MLC_USED_LATENCY800_total_count,            60
CORE_PREF_MLC_USED_LATENCY800_total_pct,        2.829

CORE_PREF_MLC_USED_LATENCY1000_count,            19
CORE_PREF_MLC_USED_LATENCY1000_pct,        3.167
CORE_PREF_MLC_USED_LATENCY1000_total_count,            31
CORE_PREF_MLC_USED_LATENCY1000_total_pct,        1.462

CORE_PREF_MLC_USED_LATENCY1200_count,            22
CORE_PREF_MLC_USED_LATENCY1200_pct,        3.667
CORE_PREF_MLC_USED_LATENCY1200_total_count,            31
CORE_PREF_MLC_USED_LATENCY1200_total_pct,        1.462

CORE_PREF_MLC_USED_LATENCY1400_count,            11
CORE_PREF_MLC_USED_LATENCY1400_pct,        1.833
CORE_PREF_MLC_USED_LATENCY1400_total_count,            15
CORE_PREF_MLC_USED_LATENCY1400_total_pct,        0.707

CORE_PREF_MLC_USED_LATENCY1600_count,            19
CORE_PREF_MLC_USED_LATENCY1600_pct,        3.167
CORE_PREF_MLC_USED_LATENCY1600_total_count,            23
CORE_PREF_MLC_USED_LATENCY1600_total_pct,        1.084

CORE_PREF_MLC_USED_LATENCY1600MORE_count,             0
CORE_PREF_MLC_USED_LATENCY1600MORE_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1600MORE_total_count,             0
CORE_PREF_MLC_USED_LATENCY1600MORE_total_pct,        0.000
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_count,           600
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_count,          2121
CORE_PREF_MLC_USED_LATENCY1600MORE_sum_total_pct,      100.000
CORE_PREF_MLC_USED_LATENCY1600MORE_mean,         1.19
CORE_PREF_MLC_USED_LATENCY1600MORE_stddev,         1.59
CORE_PREF_MLC_USED_LATENCY1600MORE_total_mean,         0.67
CORE_PREF_MLC_USED_LATENCY1600MORE_total_stddev,         1.16

CORE_PREF_MLC_DEMAND_LATENCY300_count,        115015
CORE_PREF_MLC_DEMAND_LATENCY300_pct,       98.134
CORE_PREF_MLC_DEMAND_LATENCY300_total_count,        208501
CORE_PREF_MLC_DEMAND_LATENCY300_total_pct,       97.892

CORE_PREF_MLC_DEMAND_LATENCY400_count,           493
CORE_PREF_MLC_DEMAND_LATENCY400_pct,        0.421
CORE_PREF_MLC_DEMAND_LATENCY400_total_count,          1341
CORE_PREF_MLC_DEMAND_LATENCY400_total_pct,        0.630

CORE_PREF_MLC_DEMAND_LATENCY500_count,           432
CORE_PREF_MLC_DEMAND_LATENCY500_pct,        0.369
CORE_PREF_MLC_DEMAND_LATENCY500_total_count,           803
CORE_PREF_MLC_DEMAND_LATENCY500_total_pct,        0.377

CORE_PREF_MLC_DEMAND_LATENCY600_count,           512
CORE_PREF_MLC_DEMAND_LATENCY600_pct,        0.437
CORE_PREF_MLC_DEMAND_LATENCY600_total_count,           821
CORE_PREF_MLC_DEMAND_LATENCY600_total_pct,        0.385

CORE_PREF_MLC_DEMAND_LATENCY700_count,           227
CORE_PREF_MLC_DEMAND_LATENCY700_pct,        0.194
CORE_PREF_MLC_DEMAND_LATENCY700_total_count,           319
CORE_PREF_MLC_DEMAND_LATENCY700_total_pct,        0.150

CORE_PREF_MLC_DEMAND_LATENCY800_count,            91
CORE_PREF_MLC_DEMAND_LATENCY800_pct,        0.078
CORE_PREF_MLC_DEMAND_LATENCY800_total_count,           117
CORE_PREF_MLC_DEMAND_LATENCY800_total_pct,        0.055

CORE_PREF_MLC_DEMAND_LATENCY900_count,            50
CORE_PREF_MLC_DEMAND_LATENCY900_pct,        0.043
CORE_PREF_MLC_DEMAND_LATENCY900_total_count,            65
CORE_PREF_MLC_DEMAND_LATENCY900_total_pct,        0.031

CORE_PREF_MLC_DEMAND_LATENCY1000_count,            31
CORE_PREF_MLC_DEMAND_LATENCY1000_pct,        0.026
CORE_PREF_MLC_DEMAND_LATENCY1000_total_count,            53
CORE_PREF_MLC_DEMAND_LATENCY1000_total_pct,        0.025

CORE_PREF_MLC_DEMAND_LATENCY1000MORE_count,           351
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_pct,        0.299
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_count,           970
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_pct,        0.455
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_count,        117202
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_count,        212990
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_sum_total_pct,      100.000
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_mean,         0.06
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_stddev,         0.57
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_mean,         0.07
CORE_PREF_MLC_DEMAND_LATENCY1000MORE_total_stddev,         0.63

TOTAL_BATCH_FORMED_count,             0
TOTAL_BATCH_FORMED_total_count,             0

TOTAL_BATCH_MEM_REQ_MARKED_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_pct,         -nan
TOTAL_BATCH_MEM_REQ_MARKED_total_count,             0
TOTAL_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_count,             0
CORE_BATCH_MEM_REQ_MARKED_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_DEMAND_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_DEMAND_total_pct,         -nan

CORE_BATCH_MEM_REQ_MARKED_PREF_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_pct,         -nan
CORE_BATCH_MEM_REQ_MARKED_PREF_total_count,             0
CORE_BATCH_MEM_REQ_MARKED_PREF_total_pct,         -nan

DRAM_ROW_BATCHES_count,             0
DRAM_ROW_BATCHES_total_count,             0

REJECTED_QUEUE_MLC_count,             0
REJECTED_QUEUE_MLC_total_count,             0

REJECTED_QUEUE_L1_count,             1
REJECTED_QUEUE_L1_total_count,             1

REJECTED_QUEUE_BUS_OUT_count,             0
REJECTED_QUEUE_BUS_OUT_total_count,             0

LEADING_LOAD_LATENCY_count,             0
LEADING_LOAD_LATENCY_pct,        0.000
LEADING_LOAD_LATENCY_total_count,             0
LEADING_LOAD_LATENCY_total_pct,        0.000

LEADING_LOADS_count,             0
LEADING_LOADS_pct,        0.000
LEADING_LOADS_total_count,             0
LEADING_LOADS_total_pct,        0.000

MEM_REQ_CRITICAL_PATH_LENGTH_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_pct,        0.000
MEM_REQ_CRITICAL_PATH_LENGTH_total_count,             0
MEM_REQ_CRITICAL_PATH_LENGTH_total_pct,        0.000

TOTAL_MEM_REQ_LATENCY_count,             0
TOTAL_MEM_REQ_LATENCY_total_count,             0

TOTAL_CRITICAL_MEM_REQ_LATENCY_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_pct,         -nan
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_count,             0
TOTAL_CRITICAL_MEM_REQ_LATENCY_total_pct,         -nan

TOTAL_CRITICAL_BANK_LATENCY_count,             0
TOTAL_CRITICAL_BANK_LATENCY_pct,         -nan
TOTAL_CRITICAL_BANK_LATENCY_total_count,             0
TOTAL_CRITICAL_BANK_LATENCY_total_pct,         -nan

TOTAL_MEMORY_SLACK_count,             0
TOTAL_MEMORY_SLACK_pct,        0.000
TOTAL_MEMORY_SLACK_total_count,             0
TOTAL_MEMORY_SLACK_total_pct,        0.000

TOTAL_CHIP_UTILIZATION_count,             0
TOTAL_CHIP_UTILIZATION_pct,        0.000
TOTAL_CHIP_UTILIZATION_total_count,             0
TOTAL_CHIP_UTILIZATION_total_pct,        0.000

CHIP_BUSY_UNDER_CRITICAL_REQS_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_pct,        0.000
CHIP_BUSY_UNDER_CRITICAL_REQS_total_count,             0
CHIP_BUSY_UNDER_CRITICAL_REQS_total_pct,        0.000

PERF_PRED_NUM_STAT_RESETS_count,             0
PERF_PRED_NUM_STAT_RESETS_total_count,             0

PERF_PRED_RESET_STATS_CYCLE_count,             0
PERF_PRED_RESET_STATS_CYCLE_total_count,             0

PERF_PRED_CYCLE_count,      21949559
PERF_PRED_CYCLE_total_count,      34052804

ESTIMATED_ALONE_CYCLES_count,             0
ESTIMATED_ALONE_CYCLES_pct,        0.000
ESTIMATED_ALONE_CYCLES_total_count,             0
ESTIMATED_ALONE_CYCLES_total_pct,        0.000

NUM_WINDOWS_WITH_DCACHE_MISS_count,         27307
NUM_WINDOWS_WITH_DCACHE_MISS_total_count,         51786

LONGEST_DCACHE_MISS_CHAIN_count,        106176
LONGEST_DCACHE_MISS_CHAIN_total_count,        198092

NUM_DCACHE_MISSES_IN_WINDOW_1_count,           760
NUM_DCACHE_MISSES_IN_WINDOW_1_pct,        2.783
NUM_DCACHE_MISSES_IN_WINDOW_1_total_count,          2265
NUM_DCACHE_MISSES_IN_WINDOW_1_total_pct,        4.374

NUM_DCACHE_MISSES_IN_WINDOW_2_count,           917
NUM_DCACHE_MISSES_IN_WINDOW_2_pct,        3.358
NUM_DCACHE_MISSES_IN_WINDOW_2_total_count,          2448
NUM_DCACHE_MISSES_IN_WINDOW_2_total_pct,        4.727

NUM_DCACHE_MISSES_IN_WINDOW_3_count,          2529
NUM_DCACHE_MISSES_IN_WINDOW_3_pct,        9.261
NUM_DCACHE_MISSES_IN_WINDOW_3_total_count,          5179
NUM_DCACHE_MISSES_IN_WINDOW_3_total_pct,       10.001

NUM_DCACHE_MISSES_IN_WINDOW_4_count,          3217
NUM_DCACHE_MISSES_IN_WINDOW_4_pct,       11.781
NUM_DCACHE_MISSES_IN_WINDOW_4_total_count,          6242
NUM_DCACHE_MISSES_IN_WINDOW_4_total_pct,       12.053

NUM_DCACHE_MISSES_IN_WINDOW_5_count,          3828
NUM_DCACHE_MISSES_IN_WINDOW_5_pct,       14.018
NUM_DCACHE_MISSES_IN_WINDOW_5_total_count,          6964
NUM_DCACHE_MISSES_IN_WINDOW_5_total_pct,       13.448

NUM_DCACHE_MISSES_IN_WINDOW_6_count,          3915
NUM_DCACHE_MISSES_IN_WINDOW_6_pct,       14.337
NUM_DCACHE_MISSES_IN_WINDOW_6_total_count,          6879
NUM_DCACHE_MISSES_IN_WINDOW_6_total_pct,       13.284

NUM_DCACHE_MISSES_IN_WINDOW_7_count,          3484
NUM_DCACHE_MISSES_IN_WINDOW_7_pct,       12.759
NUM_DCACHE_MISSES_IN_WINDOW_7_total_count,          6146
NUM_DCACHE_MISSES_IN_WINDOW_7_total_pct,       11.868

NUM_DCACHE_MISSES_IN_WINDOW_8_count,          2741
NUM_DCACHE_MISSES_IN_WINDOW_8_pct,       10.038
NUM_DCACHE_MISSES_IN_WINDOW_8_total_count,          4688
NUM_DCACHE_MISSES_IN_WINDOW_8_total_pct,        9.053

NUM_DCACHE_MISSES_IN_WINDOW_9_count,          1957
NUM_DCACHE_MISSES_IN_WINDOW_9_pct,        7.167
NUM_DCACHE_MISSES_IN_WINDOW_9_total_count,          3324
NUM_DCACHE_MISSES_IN_WINDOW_9_total_pct,        6.419

NUM_DCACHE_MISSES_IN_WINDOW_10_count,          1288
NUM_DCACHE_MISSES_IN_WINDOW_10_pct,        4.717
NUM_DCACHE_MISSES_IN_WINDOW_10_total_count,          2272
NUM_DCACHE_MISSES_IN_WINDOW_10_total_pct,        4.387

NUM_DCACHE_MISSES_IN_WINDOW_11_count,           863
NUM_DCACHE_MISSES_IN_WINDOW_11_pct,        3.160
NUM_DCACHE_MISSES_IN_WINDOW_11_total_count,          1600
NUM_DCACHE_MISSES_IN_WINDOW_11_total_pct,        3.090

NUM_DCACHE_MISSES_IN_WINDOW_12_count,           521
NUM_DCACHE_MISSES_IN_WINDOW_12_pct,        1.908
NUM_DCACHE_MISSES_IN_WINDOW_12_total_count,          1000
NUM_DCACHE_MISSES_IN_WINDOW_12_total_pct,        1.931

NUM_DCACHE_MISSES_IN_WINDOW_13_count,           306
NUM_DCACHE_MISSES_IN_WINDOW_13_pct,        1.121
NUM_DCACHE_MISSES_IN_WINDOW_13_total_count,           630
NUM_DCACHE_MISSES_IN_WINDOW_13_total_pct,        1.217

NUM_DCACHE_MISSES_IN_WINDOW_14_count,           182
NUM_DCACHE_MISSES_IN_WINDOW_14_pct,        0.666
NUM_DCACHE_MISSES_IN_WINDOW_14_total_count,           391
NUM_DCACHE_MISSES_IN_WINDOW_14_total_pct,        0.755

NUM_DCACHE_MISSES_IN_WINDOW_15_count,            92
NUM_DCACHE_MISSES_IN_WINDOW_15_pct,        0.337
NUM_DCACHE_MISSES_IN_WINDOW_15_total_count,           225
NUM_DCACHE_MISSES_IN_WINDOW_15_total_pct,        0.434

NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_count,           707
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_pct,        2.589
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_count,          1533
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_pct,        2.960
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_count,         27307
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_count,         51786
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_sum_total_pct,      100.000
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_mean,         5.50
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_stddev,         3.10
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_mean,         5.34
NUM_DCACHE_MISSES_IN_WINDOW_16_OR_MORE_total_stddev,         3.24

DCACHE_MLP_IN_WINDOW_1_0_count,          7185
DCACHE_MLP_IN_WINDOW_1_0_pct,       26.312
DCACHE_MLP_IN_WINDOW_1_0_total_count,         14957
DCACHE_MLP_IN_WINDOW_1_0_total_pct,       28.882

DCACHE_MLP_IN_WINDOW_1_5_count,          8423
DCACHE_MLP_IN_WINDOW_1_5_pct,       30.846
DCACHE_MLP_IN_WINDOW_1_5_total_count,         15998
DCACHE_MLP_IN_WINDOW_1_5_total_pct,       30.893

DCACHE_MLP_IN_WINDOW_2_0_count,          5347
DCACHE_MLP_IN_WINDOW_2_0_pct,       19.581
DCACHE_MLP_IN_WINDOW_2_0_total_count,          9490
DCACHE_MLP_IN_WINDOW_2_0_total_pct,       18.325

DCACHE_MLP_IN_WINDOW_2_5_count,          3283
DCACHE_MLP_IN_WINDOW_2_5_pct,       12.023
DCACHE_MLP_IN_WINDOW_2_5_total_count,          5457
DCACHE_MLP_IN_WINDOW_2_5_total_pct,       10.538

DCACHE_MLP_IN_WINDOW_3_0_count,          1390
DCACHE_MLP_IN_WINDOW_3_0_pct,        5.090
DCACHE_MLP_IN_WINDOW_3_0_total_count,          2603
DCACHE_MLP_IN_WINDOW_3_0_total_pct,        5.026

DCACHE_MLP_IN_WINDOW_3_5_count,           696
DCACHE_MLP_IN_WINDOW_3_5_pct,        2.549
DCACHE_MLP_IN_WINDOW_3_5_total_count,          1253
DCACHE_MLP_IN_WINDOW_3_5_total_pct,        2.420

DCACHE_MLP_IN_WINDOW_4_0_count,           417
DCACHE_MLP_IN_WINDOW_4_0_pct,        1.527
DCACHE_MLP_IN_WINDOW_4_0_total_count,           836
DCACHE_MLP_IN_WINDOW_4_0_total_pct,        1.614

DCACHE_MLP_IN_WINDOW_4_5_count,           188
DCACHE_MLP_IN_WINDOW_4_5_pct,        0.688
DCACHE_MLP_IN_WINDOW_4_5_total_count,           393
DCACHE_MLP_IN_WINDOW_4_5_total_pct,        0.759

DCACHE_MLP_IN_WINDOW_5_0_count,           139
DCACHE_MLP_IN_WINDOW_5_0_pct,        0.509
DCACHE_MLP_IN_WINDOW_5_0_total_count,           319
DCACHE_MLP_IN_WINDOW_5_0_total_pct,        0.616

DCACHE_MLP_IN_WINDOW_5_5_count,            48
DCACHE_MLP_IN_WINDOW_5_5_pct,        0.176
DCACHE_MLP_IN_WINDOW_5_5_total_count,           103
DCACHE_MLP_IN_WINDOW_5_5_total_pct,        0.199

DCACHE_MLP_IN_WINDOW_6_0_count,            50
DCACHE_MLP_IN_WINDOW_6_0_pct,        0.183
DCACHE_MLP_IN_WINDOW_6_0_total_count,           136
DCACHE_MLP_IN_WINDOW_6_0_total_pct,        0.263

DCACHE_MLP_IN_WINDOW_6_5_count,            22
DCACHE_MLP_IN_WINDOW_6_5_pct,        0.081
DCACHE_MLP_IN_WINDOW_6_5_total_count,            37
DCACHE_MLP_IN_WINDOW_6_5_total_pct,        0.071

DCACHE_MLP_IN_WINDOW_7_0_count,            43
DCACHE_MLP_IN_WINDOW_7_0_pct,        0.157
DCACHE_MLP_IN_WINDOW_7_0_total_count,            87
DCACHE_MLP_IN_WINDOW_7_0_total_pct,        0.168

DCACHE_MLP_IN_WINDOW_7_5_count,             9
DCACHE_MLP_IN_WINDOW_7_5_pct,        0.033
DCACHE_MLP_IN_WINDOW_7_5_total_count,            11
DCACHE_MLP_IN_WINDOW_7_5_total_pct,        0.021

DCACHE_MLP_IN_WINDOW_8_0_count,            30
DCACHE_MLP_IN_WINDOW_8_0_pct,        0.110
DCACHE_MLP_IN_WINDOW_8_0_total_count,            48
DCACHE_MLP_IN_WINDOW_8_0_total_pct,        0.093

DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_count,            37
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_pct,        0.135
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_count,            58
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_pct,        0.112
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_count,         27307
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_count,         51786
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_sum_total_pct,      100.000
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_mean,         1.67
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_stddev,         1.59
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_mean,         1.62
DCACHE_MLP_IN_WINDOW_8_5_OR_MORE_total_stddev,         1.61

PARAM_CHIP_CYCLE_TIME_count,             0
PARAM_CHIP_CYCLE_TIME_total_count,             0

PARAM_CORE_CYCLE_TIME_count,             0
PARAM_CORE_CYCLE_TIME_total_count,        312500

PARAM_L1_CYCLE_TIME_count,             0
PARAM_L1_CYCLE_TIME_total_count,        312500

PARAM_MEMORY_CYCLE_TIME_count,             0
PARAM_MEMORY_CYCLE_TIME_total_count,        833333

MEM_REQ_NON_SCHEDULED__0_count,             0
MEM_REQ_NON_SCHEDULED__0_pct,         -nan
MEM_REQ_NON_SCHEDULED__0_total_count,             0
MEM_REQ_NON_SCHEDULED__0_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__4_count,             0
MEM_REQ_NON_SCHEDULED__4_pct,         -nan
MEM_REQ_NON_SCHEDULED__4_total_count,             0
MEM_REQ_NON_SCHEDULED__4_total_pct,         -nan

MEM_REQ_NON_SCHEDULED__8_count,             0
MEM_REQ_NON_SCHEDULED__8_pct,         -nan
MEM_REQ_NON_SCHEDULED__8_total_count,             0
MEM_REQ_NON_SCHEDULED__8_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_12_count,             0
MEM_REQ_NON_SCHEDULED_12_pct,         -nan
MEM_REQ_NON_SCHEDULED_12_total_count,             0
MEM_REQ_NON_SCHEDULED_12_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_16_count,             0
MEM_REQ_NON_SCHEDULED_16_pct,         -nan
MEM_REQ_NON_SCHEDULED_16_total_count,             0
MEM_REQ_NON_SCHEDULED_16_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_20_count,             0
MEM_REQ_NON_SCHEDULED_20_pct,         -nan
MEM_REQ_NON_SCHEDULED_20_total_count,             0
MEM_REQ_NON_SCHEDULED_20_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_24_count,             0
MEM_REQ_NON_SCHEDULED_24_pct,         -nan
MEM_REQ_NON_SCHEDULED_24_total_count,             0
MEM_REQ_NON_SCHEDULED_24_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_28_count,             0
MEM_REQ_NON_SCHEDULED_28_pct,         -nan
MEM_REQ_NON_SCHEDULED_28_total_count,             0
MEM_REQ_NON_SCHEDULED_28_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_32_count,             0
MEM_REQ_NON_SCHEDULED_32_pct,         -nan
MEM_REQ_NON_SCHEDULED_32_total_count,             0
MEM_REQ_NON_SCHEDULED_32_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_36_count,             0
MEM_REQ_NON_SCHEDULED_36_pct,         -nan
MEM_REQ_NON_SCHEDULED_36_total_count,             0
MEM_REQ_NON_SCHEDULED_36_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_40_count,             0
MEM_REQ_NON_SCHEDULED_40_pct,         -nan
MEM_REQ_NON_SCHEDULED_40_total_count,             0
MEM_REQ_NON_SCHEDULED_40_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_44_count,             0
MEM_REQ_NON_SCHEDULED_44_pct,         -nan
MEM_REQ_NON_SCHEDULED_44_total_count,             0
MEM_REQ_NON_SCHEDULED_44_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_48_count,             0
MEM_REQ_NON_SCHEDULED_48_pct,         -nan
MEM_REQ_NON_SCHEDULED_48_total_count,             0
MEM_REQ_NON_SCHEDULED_48_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_52_count,             0
MEM_REQ_NON_SCHEDULED_52_pct,         -nan
MEM_REQ_NON_SCHEDULED_52_total_count,             0
MEM_REQ_NON_SCHEDULED_52_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_56_count,             0
MEM_REQ_NON_SCHEDULED_56_pct,         -nan
MEM_REQ_NON_SCHEDULED_56_total_count,             0
MEM_REQ_NON_SCHEDULED_56_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_60_count,             0
MEM_REQ_NON_SCHEDULED_60_pct,         -nan
MEM_REQ_NON_SCHEDULED_60_total_count,             0
MEM_REQ_NON_SCHEDULED_60_total_pct,         -nan

MEM_REQ_NON_SCHEDULED_64_count,             0
MEM_REQ_NON_SCHEDULED_64_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_total_count,             0
MEM_REQ_NON_SCHEDULED_64_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_sum_total_count,             0
MEM_REQ_NON_SCHEDULED_64_sum_total_pct,         -nan
MEM_REQ_NON_SCHEDULED_64_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_stddev,         -nan
MEM_REQ_NON_SCHEDULED_64_total_mean,         -nan
MEM_REQ_NON_SCHEDULED_64_total_stddev,         -nan

MEM_REQ_DEMANDS__0_count,       9164284
MEM_REQ_DEMANDS__0_pct,       93.073
MEM_REQ_DEMANDS__0_total_count,      20578467
MEM_REQ_DEMANDS__0_total_pct,       93.753

MEM_REQ_DEMANDS__4_count,        622214
MEM_REQ_DEMANDS__4_pct,        6.319
MEM_REQ_DEMANDS__4_total_count,       1253343
MEM_REQ_DEMANDS__4_total_pct,        5.710

MEM_REQ_DEMANDS__8_count,         48460
MEM_REQ_DEMANDS__8_pct,        0.492
MEM_REQ_DEMANDS__8_total_count,         90384
MEM_REQ_DEMANDS__8_total_pct,        0.412

MEM_REQ_DEMANDS_12_count,          4594
MEM_REQ_DEMANDS_12_pct,        0.047
MEM_REQ_DEMANDS_12_total_count,         16451
MEM_REQ_DEMANDS_12_total_pct,        0.075

MEM_REQ_DEMANDS_16_count,          1893
MEM_REQ_DEMANDS_16_pct,        0.019
MEM_REQ_DEMANDS_16_total_count,          4419
MEM_REQ_DEMANDS_16_total_pct,        0.020

MEM_REQ_DEMANDS_20_count,          1918
MEM_REQ_DEMANDS_20_pct,        0.019
MEM_REQ_DEMANDS_20_total_count,          2358
MEM_REQ_DEMANDS_20_total_pct,        0.011

MEM_REQ_DEMANDS_24_count,           765
MEM_REQ_DEMANDS_24_pct,        0.008
MEM_REQ_DEMANDS_24_total_count,          1231
MEM_REQ_DEMANDS_24_total_pct,        0.006

MEM_REQ_DEMANDS_28_count,           472
MEM_REQ_DEMANDS_28_pct,        0.005
MEM_REQ_DEMANDS_28_total_count,           866
MEM_REQ_DEMANDS_28_total_pct,        0.004

MEM_REQ_DEMANDS_32_count,           708
MEM_REQ_DEMANDS_32_pct,        0.007
MEM_REQ_DEMANDS_32_total_count,           929
MEM_REQ_DEMANDS_32_total_pct,        0.004

MEM_REQ_DEMANDS_36_count,           256
MEM_REQ_DEMANDS_36_pct,        0.003
MEM_REQ_DEMANDS_36_total_count,           361
MEM_REQ_DEMANDS_36_total_pct,        0.002

MEM_REQ_DEMANDS_40_count,           290
MEM_REQ_DEMANDS_40_pct,        0.003
MEM_REQ_DEMANDS_40_total_count,           290
MEM_REQ_DEMANDS_40_total_pct,        0.001

MEM_REQ_DEMANDS_44_count,           338
MEM_REQ_DEMANDS_44_pct,        0.003
MEM_REQ_DEMANDS_44_total_count,           338
MEM_REQ_DEMANDS_44_total_pct,        0.002

MEM_REQ_DEMANDS_48_count,            85
MEM_REQ_DEMANDS_48_pct,        0.001
MEM_REQ_DEMANDS_48_total_count,            85
MEM_REQ_DEMANDS_48_total_pct,        0.000

MEM_REQ_DEMANDS_52_count,            37
MEM_REQ_DEMANDS_52_pct,        0.000
MEM_REQ_DEMANDS_52_total_count,            37
MEM_REQ_DEMANDS_52_total_pct,        0.000

MEM_REQ_DEMANDS_56_count,             0
MEM_REQ_DEMANDS_56_pct,        0.000
MEM_REQ_DEMANDS_56_total_count,             0
MEM_REQ_DEMANDS_56_total_pct,        0.000

MEM_REQ_DEMANDS_60_count,             0
MEM_REQ_DEMANDS_60_pct,        0.000
MEM_REQ_DEMANDS_60_total_count,             0
MEM_REQ_DEMANDS_60_total_pct,        0.000

MEM_REQ_DEMANDS_64_count,             0
MEM_REQ_DEMANDS_64_pct,        0.000
MEM_REQ_DEMANDS_64_total_count,             0
MEM_REQ_DEMANDS_64_total_pct,        0.000
MEM_REQ_DEMANDS_64_sum_count,       9846314
MEM_REQ_DEMANDS_64_sum_pct,      100.000
MEM_REQ_DEMANDS_64_sum_total_count,      21949559
MEM_REQ_DEMANDS_64_sum_total_pct,      100.000
MEM_REQ_DEMANDS_64_mean,         0.08
MEM_REQ_DEMANDS_64_stddev,         0.32
MEM_REQ_DEMANDS_64_total_mean,         0.07
MEM_REQ_DEMANDS_64_total_stddev,         0.30

MEM_REQ_PREFS__0_count,       9381002
MEM_REQ_PREFS__0_pct,       95.274
MEM_REQ_PREFS__0_total_count,      20671525
MEM_REQ_PREFS__0_total_pct,       94.177

MEM_REQ_PREFS__4_count,        258393
MEM_REQ_PREFS__4_pct,        2.624
MEM_REQ_PREFS__4_total_count,        862221
MEM_REQ_PREFS__4_total_pct,        3.928

MEM_REQ_PREFS__8_count,         90242
MEM_REQ_PREFS__8_pct,        0.917
MEM_REQ_PREFS__8_total_count,        185538
MEM_REQ_PREFS__8_total_pct,        0.845

MEM_REQ_PREFS_12_count,         42987
MEM_REQ_PREFS_12_pct,        0.437
MEM_REQ_PREFS_12_total_count,         86123
MEM_REQ_PREFS_12_total_pct,        0.392

MEM_REQ_PREFS_16_count,         25497
MEM_REQ_PREFS_16_pct,        0.259
MEM_REQ_PREFS_16_total_count,         60170
MEM_REQ_PREFS_16_total_pct,        0.274

MEM_REQ_PREFS_20_count,         15545
MEM_REQ_PREFS_20_pct,        0.158
MEM_REQ_PREFS_20_total_count,         27503
MEM_REQ_PREFS_20_total_pct,        0.125

MEM_REQ_PREFS_24_count,          9300
MEM_REQ_PREFS_24_pct,        0.094
MEM_REQ_PREFS_24_total_count,         19132
MEM_REQ_PREFS_24_total_pct,        0.087

MEM_REQ_PREFS_28_count,          6588
MEM_REQ_PREFS_28_pct,        0.067
MEM_REQ_PREFS_28_total_count,         12270
MEM_REQ_PREFS_28_total_pct,        0.056

MEM_REQ_PREFS_32_count,          4783
MEM_REQ_PREFS_32_pct,        0.049
MEM_REQ_PREFS_32_total_count,          8537
MEM_REQ_PREFS_32_total_pct,        0.039

MEM_REQ_PREFS_36_count,          4625
MEM_REQ_PREFS_36_pct,        0.047
MEM_REQ_PREFS_36_total_count,          6860
MEM_REQ_PREFS_36_total_pct,        0.031

MEM_REQ_PREFS_40_count,          3821
MEM_REQ_PREFS_40_pct,        0.039
MEM_REQ_PREFS_40_total_count,          4968
MEM_REQ_PREFS_40_total_pct,        0.023

MEM_REQ_PREFS_44_count,          2065
MEM_REQ_PREFS_44_pct,        0.021
MEM_REQ_PREFS_44_total_count,          2815
MEM_REQ_PREFS_44_total_pct,        0.013

MEM_REQ_PREFS_48_count,           662
MEM_REQ_PREFS_48_pct,        0.007
MEM_REQ_PREFS_48_total_count,          1093
MEM_REQ_PREFS_48_total_pct,        0.005

MEM_REQ_PREFS_52_count,           176
MEM_REQ_PREFS_52_pct,        0.002
MEM_REQ_PREFS_52_total_count,           176
MEM_REQ_PREFS_52_total_pct,        0.001

MEM_REQ_PREFS_56_count,           628
MEM_REQ_PREFS_56_pct,        0.006
MEM_REQ_PREFS_56_total_count,           628
MEM_REQ_PREFS_56_total_pct,        0.003

MEM_REQ_PREFS_60_count,             0
MEM_REQ_PREFS_60_pct,        0.000
MEM_REQ_PREFS_60_total_count,             0
MEM_REQ_PREFS_60_total_pct,        0.000

MEM_REQ_PREFS_64_count,             0
MEM_REQ_PREFS_64_pct,        0.000
MEM_REQ_PREFS_64_total_count,             0
MEM_REQ_PREFS_64_total_pct,        0.000
MEM_REQ_PREFS_64_sum_count,       9846314
MEM_REQ_PREFS_64_sum_pct,      100.000
MEM_REQ_PREFS_64_sum_total_count,      21949559
MEM_REQ_PREFS_64_sum_total_pct,      100.000
MEM_REQ_PREFS_64_mean,         0.10
MEM_REQ_PREFS_64_stddev,         0.62
MEM_REQ_PREFS_64_total_mean,         0.11
MEM_REQ_PREFS_64_total_stddev,         0.57

MEM_REQ_WRITEBACKS__0_count,       9836589
MEM_REQ_WRITEBACKS__0_pct,       99.901
MEM_REQ_WRITEBACKS__0_total_count,      21933757
MEM_REQ_WRITEBACKS__0_total_pct,       99.928

MEM_REQ_WRITEBACKS__4_count,          9395
MEM_REQ_WRITEBACKS__4_pct,        0.095
MEM_REQ_WRITEBACKS__4_total_count,         15426
MEM_REQ_WRITEBACKS__4_total_pct,        0.070

MEM_REQ_WRITEBACKS__8_count,           290
MEM_REQ_WRITEBACKS__8_pct,        0.003
MEM_REQ_WRITEBACKS__8_total_count,           336
MEM_REQ_WRITEBACKS__8_total_pct,        0.002

MEM_REQ_WRITEBACKS_12_count,            40
MEM_REQ_WRITEBACKS_12_pct,        0.000
MEM_REQ_WRITEBACKS_12_total_count,            40
MEM_REQ_WRITEBACKS_12_total_pct,        0.000

MEM_REQ_WRITEBACKS_16_count,             0
MEM_REQ_WRITEBACKS_16_pct,        0.000
MEM_REQ_WRITEBACKS_16_total_count,             0
MEM_REQ_WRITEBACKS_16_total_pct,        0.000

MEM_REQ_WRITEBACKS_20_count,             0
MEM_REQ_WRITEBACKS_20_pct,        0.000
MEM_REQ_WRITEBACKS_20_total_count,             0
MEM_REQ_WRITEBACKS_20_total_pct,        0.000

MEM_REQ_WRITEBACKS_24_count,             0
MEM_REQ_WRITEBACKS_24_pct,        0.000
MEM_REQ_WRITEBACKS_24_total_count,             0
MEM_REQ_WRITEBACKS_24_total_pct,        0.000

MEM_REQ_WRITEBACKS_28_count,             0
MEM_REQ_WRITEBACKS_28_pct,        0.000
MEM_REQ_WRITEBACKS_28_total_count,             0
MEM_REQ_WRITEBACKS_28_total_pct,        0.000

MEM_REQ_WRITEBACKS_32_count,             0
MEM_REQ_WRITEBACKS_32_pct,        0.000
MEM_REQ_WRITEBACKS_32_total_count,             0
MEM_REQ_WRITEBACKS_32_total_pct,        0.000

MEM_REQ_WRITEBACKS_36_count,             0
MEM_REQ_WRITEBACKS_36_pct,        0.000
MEM_REQ_WRITEBACKS_36_total_count,             0
MEM_REQ_WRITEBACKS_36_total_pct,        0.000

MEM_REQ_WRITEBACKS_40_count,             0
MEM_REQ_WRITEBACKS_40_pct,        0.000
MEM_REQ_WRITEBACKS_40_total_count,             0
MEM_REQ_WRITEBACKS_40_total_pct,        0.000

MEM_REQ_WRITEBACKS_44_count,             0
MEM_REQ_WRITEBACKS_44_pct,        0.000
MEM_REQ_WRITEBACKS_44_total_count,             0
MEM_REQ_WRITEBACKS_44_total_pct,        0.000

MEM_REQ_WRITEBACKS_48_count,             0
MEM_REQ_WRITEBACKS_48_pct,        0.000
MEM_REQ_WRITEBACKS_48_total_count,             0
MEM_REQ_WRITEBACKS_48_total_pct,        0.000

MEM_REQ_WRITEBACKS_52_count,             0
MEM_REQ_WRITEBACKS_52_pct,        0.000
MEM_REQ_WRITEBACKS_52_total_count,             0
MEM_REQ_WRITEBACKS_52_total_pct,        0.000

MEM_REQ_WRITEBACKS_56_count,             0
MEM_REQ_WRITEBACKS_56_pct,        0.000
MEM_REQ_WRITEBACKS_56_total_count,             0
MEM_REQ_WRITEBACKS_56_total_pct,        0.000

MEM_REQ_WRITEBACKS_60_count,             0
MEM_REQ_WRITEBACKS_60_pct,        0.000
MEM_REQ_WRITEBACKS_60_total_count,             0
MEM_REQ_WRITEBACKS_60_total_pct,        0.000

MEM_REQ_WRITEBACKS_64_count,             0
MEM_REQ_WRITEBACKS_64_pct,        0.000
MEM_REQ_WRITEBACKS_64_total_count,             0
MEM_REQ_WRITEBACKS_64_total_pct,        0.000
MEM_REQ_WRITEBACKS_64_sum_count,       9846314
MEM_REQ_WRITEBACKS_64_sum_pct,      100.000
MEM_REQ_WRITEBACKS_64_sum_total_count,      21949559
MEM_REQ_WRITEBACKS_64_sum_total_pct,      100.000
MEM_REQ_WRITEBACKS_64_mean,         0.00
MEM_REQ_WRITEBACKS_64_stddev,         0.03
MEM_REQ_WRITEBACKS_64_total_mean,         0.00
MEM_REQ_WRITEBACKS_64_total_stddev,         0.03

MEM_REQ_DEMAND_CYCLES_count,      12458960
MEM_REQ_DEMAND_CYCLES_total_count,      27235870

MEM_REQ_PREF_CYCLES_count,       5252253
MEM_REQ_PREF_CYCLES_total_count,      13962655

MEM_REQ_WB_CYCLES_count,       1657810
MEM_REQ_WB_CYCLES_total_count,       3529607

DRAM_CHANNEL_REQS_count,             0
DRAM_CHANNEL_REQS_total_count,             0

DRAM_CHANNEL_CRIT_REQS_count,             0
DRAM_CHANNEL_CRIT_REQS_total_count,             0

DRAM_CHANNEL_CRIT_DIR_SWITCHES_count,             0
DRAM_CHANNEL_CRIT_DIR_SWITCHES_total_count,             0

DRAM_BANK_CRIT_REQS_count,             0
DRAM_BANK_CRIT_REQS_total_count,             0

DRAM_INSTA_MLP_SAMPLES_count,             0
DRAM_INSTA_MLP_SAMPLES_total_count,             0

DRAM_INSTA_MLP_UNIQUE_REQS_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_pct,         -nan
DRAM_INSTA_MLP_UNIQUE_REQS_total_count,             0
DRAM_INSTA_MLP_UNIQUE_REQS_total_pct,         -nan

DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_pct,         -nan
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_total_count,             0
DRAM_INST_MLP_HITS_NORM_SPREAD_TIMES_100_total_pct,         -nan

DRAM_GLOBAL_MLP_count,             0
DRAM_GLOBAL_MLP_pct,         -nan
DRAM_GLOBAL_MLP_total_count,             0
DRAM_GLOBAL_MLP_total_pct,         -nan

DRAM_GLOBAL_MLP_0_count,             0
DRAM_GLOBAL_MLP_0_pct,         -nan
DRAM_GLOBAL_MLP_0_total_count,             0
DRAM_GLOBAL_MLP_0_total_pct,         -nan

DRAM_GLOBAL_MLP_1_count,             0
DRAM_GLOBAL_MLP_1_pct,         -nan
DRAM_GLOBAL_MLP_1_total_count,             0
DRAM_GLOBAL_MLP_1_total_pct,         -nan

DRAM_GLOBAL_MLP_2_count,             0
DRAM_GLOBAL_MLP_2_pct,         -nan
DRAM_GLOBAL_MLP_2_total_count,             0
DRAM_GLOBAL_MLP_2_total_pct,         -nan

DRAM_GLOBAL_MLP_3_count,             0
DRAM_GLOBAL_MLP_3_pct,         -nan
DRAM_GLOBAL_MLP_3_total_count,             0
DRAM_GLOBAL_MLP_3_total_pct,         -nan

DRAM_GLOBAL_MLP_4_count,             0
DRAM_GLOBAL_MLP_4_pct,         -nan
DRAM_GLOBAL_MLP_4_total_count,             0
DRAM_GLOBAL_MLP_4_total_pct,         -nan

DRAM_GLOBAL_MLP_5_count,             0
DRAM_GLOBAL_MLP_5_pct,         -nan
DRAM_GLOBAL_MLP_5_total_count,             0
DRAM_GLOBAL_MLP_5_total_pct,         -nan

DRAM_GLOBAL_MLP_6_count,             0
DRAM_GLOBAL_MLP_6_pct,         -nan
DRAM_GLOBAL_MLP_6_total_count,             0
DRAM_GLOBAL_MLP_6_total_pct,         -nan

DRAM_GLOBAL_MLP_7_count,             0
DRAM_GLOBAL_MLP_7_pct,         -nan
DRAM_GLOBAL_MLP_7_total_count,             0
DRAM_GLOBAL_MLP_7_total_pct,         -nan

DRAM_GLOBAL_MLP_8_count,             0
DRAM_GLOBAL_MLP_8_pct,         -nan
DRAM_GLOBAL_MLP_8_total_count,             0
DRAM_GLOBAL_MLP_8_total_pct,         -nan

DRAM_GLOBAL_MLP_9_count,             0
DRAM_GLOBAL_MLP_9_pct,         -nan
DRAM_GLOBAL_MLP_9_total_count,             0
DRAM_GLOBAL_MLP_9_total_pct,         -nan

DRAM_GLOBAL_MLP_10_count,             0
DRAM_GLOBAL_MLP_10_pct,         -nan
DRAM_GLOBAL_MLP_10_total_count,             0
DRAM_GLOBAL_MLP_10_total_pct,         -nan

DRAM_GLOBAL_MLP_11_count,             0
DRAM_GLOBAL_MLP_11_pct,         -nan
DRAM_GLOBAL_MLP_11_total_count,             0
DRAM_GLOBAL_MLP_11_total_pct,         -nan

DRAM_GLOBAL_MLP_12_count,             0
DRAM_GLOBAL_MLP_12_pct,         -nan
DRAM_GLOBAL_MLP_12_total_count,             0
DRAM_GLOBAL_MLP_12_total_pct,         -nan

DRAM_GLOBAL_MLP_13_count,             0
DRAM_GLOBAL_MLP_13_pct,         -nan
DRAM_GLOBAL_MLP_13_total_count,             0
DRAM_GLOBAL_MLP_13_total_pct,         -nan

DRAM_GLOBAL_MLP_14_count,             0
DRAM_GLOBAL_MLP_14_pct,         -nan
DRAM_GLOBAL_MLP_14_total_count,             0
DRAM_GLOBAL_MLP_14_total_pct,         -nan

DRAM_GLOBAL_MLP_15_count,             0
DRAM_GLOBAL_MLP_15_pct,         -nan
DRAM_GLOBAL_MLP_15_total_count,             0
DRAM_GLOBAL_MLP_15_total_pct,         -nan

DRAM_GLOBAL_MLP_16_count,             0
DRAM_GLOBAL_MLP_16_pct,         -nan
DRAM_GLOBAL_MLP_16_total_count,             0
DRAM_GLOBAL_MLP_16_total_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_count,             0
DRAM_GLOBAL_MLP_16_sum_pct,         -nan
DRAM_GLOBAL_MLP_16_sum_total_count,             0
DRAM_GLOBAL_MLP_16_sum_total_pct,         -nan
DRAM_GLOBAL_MLP_16_mean,         -nan
DRAM_GLOBAL_MLP_16_stddev,         -nan
DRAM_GLOBAL_MLP_16_total_mean,         -nan
DRAM_GLOBAL_MLP_16_total_stddev,         -nan

DRAM_TOTAL_GLOBAL_MLP_0_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_0_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_0_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_1_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_1_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_1_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_2_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_2_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_2_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_3_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_3_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_3_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_4_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_4_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_4_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_5_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_5_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_5_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_6_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_6_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_6_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_7_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_7_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_7_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_8_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_8_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_8_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_9_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_9_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_9_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_10_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_10_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_10_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_11_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_11_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_11_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_12_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_12_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_12_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_13_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_13_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_13_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_14_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_14_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_14_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_15_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_15_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_15_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_16_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_16_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_16_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_17_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_17_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_17_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_18_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_18_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_18_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_19_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_19_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_19_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_20_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_20_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_20_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_21_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_21_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_21_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_22_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_22_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_22_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_23_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_23_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_23_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_24_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_24_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_24_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_25_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_25_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_25_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_26_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_26_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_26_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_27_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_27_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_27_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_28_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_28_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_28_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_29_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_29_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_29_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_30_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_30_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_30_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_31_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_31_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_31_total_pct,         -nan

DRAM_TOTAL_GLOBAL_MLP_32_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_count,             0
DRAM_TOTAL_GLOBAL_MLP_32_sum_total_pct,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_stddev,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_mean,         -nan
DRAM_TOTAL_GLOBAL_MLP_32_total_stddev,         -nan

UNIQUE_ROWS_PER_BANK_0_count,             0
UNIQUE_ROWS_PER_BANK_0_pct,         -nan
UNIQUE_ROWS_PER_BANK_0_total_count,             0
UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_1_count,             0
UNIQUE_ROWS_PER_BANK_1_pct,         -nan
UNIQUE_ROWS_PER_BANK_1_total_count,             0
UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_2_count,             0
UNIQUE_ROWS_PER_BANK_2_pct,         -nan
UNIQUE_ROWS_PER_BANK_2_total_count,             0
UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_3_count,             0
UNIQUE_ROWS_PER_BANK_3_pct,         -nan
UNIQUE_ROWS_PER_BANK_3_total_count,             0
UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_4_count,             0
UNIQUE_ROWS_PER_BANK_4_pct,         -nan
UNIQUE_ROWS_PER_BANK_4_total_count,             0
UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_5_count,             0
UNIQUE_ROWS_PER_BANK_5_pct,         -nan
UNIQUE_ROWS_PER_BANK_5_total_count,             0
UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_6_count,             0
UNIQUE_ROWS_PER_BANK_6_pct,         -nan
UNIQUE_ROWS_PER_BANK_6_total_count,             0
UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_7_count,             0
UNIQUE_ROWS_PER_BANK_7_pct,         -nan
UNIQUE_ROWS_PER_BANK_7_total_count,             0
UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

UNIQUE_ROWS_PER_BANK_MORE_count,             0
UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORE_UNIQUE_ROWS_PER_BANK_0_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_0_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_0_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_1_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_1_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_1_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_2_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_2_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_2_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_3_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_3_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_3_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_4_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_4_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_4_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_5_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_5_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_5_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_6_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_6_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_6_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_7_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_7_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_7_total_pct,         -nan

CORE_UNIQUE_ROWS_PER_BANK_MORE_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_count,             0
CORE_UNIQUE_ROWS_PER_BANK_MORE_sum_total_pct,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_stddev,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_mean,         -nan
CORE_UNIQUE_ROWS_PER_BANK_MORE_total_stddev,         -nan

CORES_PER_BANK_0_count,             0
CORES_PER_BANK_0_pct,         -nan
CORES_PER_BANK_0_total_count,             0
CORES_PER_BANK_0_total_pct,         -nan

CORES_PER_BANK_1_count,             0
CORES_PER_BANK_1_pct,         -nan
CORES_PER_BANK_1_total_count,             0
CORES_PER_BANK_1_total_pct,         -nan

CORES_PER_BANK_2_count,             0
CORES_PER_BANK_2_pct,         -nan
CORES_PER_BANK_2_total_count,             0
CORES_PER_BANK_2_total_pct,         -nan

CORES_PER_BANK_3_count,             0
CORES_PER_BANK_3_pct,         -nan
CORES_PER_BANK_3_total_count,             0
CORES_PER_BANK_3_total_pct,         -nan

CORES_PER_BANK_4_count,             0
CORES_PER_BANK_4_pct,         -nan
CORES_PER_BANK_4_total_count,             0
CORES_PER_BANK_4_total_pct,         -nan

CORES_PER_BANK_5_count,             0
CORES_PER_BANK_5_pct,         -nan
CORES_PER_BANK_5_total_count,             0
CORES_PER_BANK_5_total_pct,         -nan

CORES_PER_BANK_6_count,             0
CORES_PER_BANK_6_pct,         -nan
CORES_PER_BANK_6_total_count,             0
CORES_PER_BANK_6_total_pct,         -nan

CORES_PER_BANK_7_count,             0
CORES_PER_BANK_7_pct,         -nan
CORES_PER_BANK_7_total_count,             0
CORES_PER_BANK_7_total_pct,         -nan

CORES_PER_BANK_MORE_count,             0
CORES_PER_BANK_MORE_pct,         -nan
CORES_PER_BANK_MORE_total_count,             0
CORES_PER_BANK_MORE_total_pct,         -nan
CORES_PER_BANK_MORE_sum_count,             0
CORES_PER_BANK_MORE_sum_pct,         -nan
CORES_PER_BANK_MORE_sum_total_count,             0
CORES_PER_BANK_MORE_sum_total_pct,         -nan
CORES_PER_BANK_MORE_mean,         -nan
CORES_PER_BANK_MORE_stddev,         -nan
CORES_PER_BANK_MORE_total_mean,         -nan
CORES_PER_BANK_MORE_total_stddev,         -nan

MEM_BANKS_WITH_REQS_0_count,             0
MEM_BANKS_WITH_REQS_0_pct,         -nan
MEM_BANKS_WITH_REQS_0_total_count,             0
MEM_BANKS_WITH_REQS_0_total_pct,         -nan

MEM_BANKS_WITH_REQS_1_count,             0
MEM_BANKS_WITH_REQS_1_pct,         -nan
MEM_BANKS_WITH_REQS_1_total_count,             0
MEM_BANKS_WITH_REQS_1_total_pct,         -nan

MEM_BANKS_WITH_REQS_2_count,             0
MEM_BANKS_WITH_REQS_2_pct,         -nan
MEM_BANKS_WITH_REQS_2_total_count,             0
MEM_BANKS_WITH_REQS_2_total_pct,         -nan

MEM_BANKS_WITH_REQS_3_count,             0
MEM_BANKS_WITH_REQS_3_pct,         -nan
MEM_BANKS_WITH_REQS_3_total_count,             0
MEM_BANKS_WITH_REQS_3_total_pct,         -nan

MEM_BANKS_WITH_REQS_4_count,             0
MEM_BANKS_WITH_REQS_4_pct,         -nan
MEM_BANKS_WITH_REQS_4_total_count,             0
MEM_BANKS_WITH_REQS_4_total_pct,         -nan

MEM_BANKS_WITH_REQS_5_count,             0
MEM_BANKS_WITH_REQS_5_pct,         -nan
MEM_BANKS_WITH_REQS_5_total_count,             0
MEM_BANKS_WITH_REQS_5_total_pct,         -nan

MEM_BANKS_WITH_REQS_6_count,             0
MEM_BANKS_WITH_REQS_6_pct,         -nan
MEM_BANKS_WITH_REQS_6_total_count,             0
MEM_BANKS_WITH_REQS_6_total_pct,         -nan

MEM_BANKS_WITH_REQS_7_count,             0
MEM_BANKS_WITH_REQS_7_pct,         -nan
MEM_BANKS_WITH_REQS_7_total_count,             0
MEM_BANKS_WITH_REQS_7_total_pct,         -nan

MEM_BANKS_WITH_REQS_8_count,             0
MEM_BANKS_WITH_REQS_8_pct,         -nan
MEM_BANKS_WITH_REQS_8_total_count,             0
MEM_BANKS_WITH_REQS_8_total_pct,         -nan

MEM_BANKS_WITH_REQS_9_count,             0
MEM_BANKS_WITH_REQS_9_pct,         -nan
MEM_BANKS_WITH_REQS_9_total_count,             0
MEM_BANKS_WITH_REQS_9_total_pct,         -nan

MEM_BANKS_WITH_REQS_10_count,             0
MEM_BANKS_WITH_REQS_10_pct,         -nan
MEM_BANKS_WITH_REQS_10_total_count,             0
MEM_BANKS_WITH_REQS_10_total_pct,         -nan

MEM_BANKS_WITH_REQS_11_count,             0
MEM_BANKS_WITH_REQS_11_pct,         -nan
MEM_BANKS_WITH_REQS_11_total_count,             0
MEM_BANKS_WITH_REQS_11_total_pct,         -nan

MEM_BANKS_WITH_REQS_12_count,             0
MEM_BANKS_WITH_REQS_12_pct,         -nan
MEM_BANKS_WITH_REQS_12_total_count,             0
MEM_BANKS_WITH_REQS_12_total_pct,         -nan

MEM_BANKS_WITH_REQS_13_count,             0
MEM_BANKS_WITH_REQS_13_pct,         -nan
MEM_BANKS_WITH_REQS_13_total_count,             0
MEM_BANKS_WITH_REQS_13_total_pct,         -nan

MEM_BANKS_WITH_REQS_14_count,             0
MEM_BANKS_WITH_REQS_14_pct,         -nan
MEM_BANKS_WITH_REQS_14_total_count,             0
MEM_BANKS_WITH_REQS_14_total_pct,         -nan

MEM_BANKS_WITH_REQS_15_count,             0
MEM_BANKS_WITH_REQS_15_pct,         -nan
MEM_BANKS_WITH_REQS_15_total_count,             0
MEM_BANKS_WITH_REQS_15_total_pct,         -nan

MEM_BANKS_WITH_REQS_16_count,             0
MEM_BANKS_WITH_REQS_16_pct,         -nan
MEM_BANKS_WITH_REQS_16_total_count,             0
MEM_BANKS_WITH_REQS_16_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_count,             0
MEM_BANKS_WITH_REQS_16_sum_pct,         -nan
MEM_BANKS_WITH_REQS_16_sum_total_count,             0
MEM_BANKS_WITH_REQS_16_sum_total_pct,         -nan
MEM_BANKS_WITH_REQS_16_mean,         -nan
MEM_BANKS_WITH_REQS_16_stddev,         -nan
MEM_BANKS_WITH_REQS_16_total_mean,         -nan
MEM_BANKS_WITH_REQS_16_total_stddev,         -nan

MEM_BANKS_WITH_REQS_count,             0
MEM_BANKS_WITH_REQS_total_count,             0

DRAM_CHANNEL_IN_DEMAND_count,             0
DRAM_CHANNEL_IN_DEMAND_total_count,             0

DRAM_BUS_IN_DEMAND_count,             0
DRAM_BUS_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_count,             0
DRAM_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_STALLING_count,             0
DRAM_BANK_IN_DEMAND_STALLING_total_count,             0

DRAM_ANY_BANK_IN_DEMAND_count,             0
DRAM_ANY_BANK_IN_DEMAND_total_count,             0

DRAM_BANK_IN_DEMAND_BANK_0_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_0_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_0_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_1_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_1_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_1_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_2_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_2_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_2_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_3_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_3_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_3_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_4_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_4_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_4_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_5_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_5_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_5_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_6_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_6_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_6_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_7_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_7_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_7_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_8_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_8_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_8_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_9_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_9_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_9_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_10_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_10_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_10_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_11_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_11_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_11_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_12_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_12_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_12_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_13_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_13_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_13_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_14_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_14_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_14_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_15_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_15_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_15_total_pct,         -nan

DRAM_BANK_IN_DEMAND_BANK_16_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_count,             0
DRAM_BANK_IN_DEMAND_BANK_16_sum_total_pct,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_stddev,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_mean,         -nan
DRAM_BANK_IN_DEMAND_BANK_16_total_stddev,         -nan

DRAM_CONTENTION_BUS_count,             0
DRAM_CONTENTION_BUS_pct,         -nan
DRAM_CONTENTION_BUS_total_count,             0
DRAM_CONTENTION_BUS_total_pct,         -nan

DRAM_CONTENTION_BANKS_count,             0
DRAM_CONTENTION_BANKS_pct,         -nan
DRAM_CONTENTION_BANKS_total_count,             0
DRAM_CONTENTION_BANKS_total_pct,         -nan

DRAM_CONTENTION_FAW_count,             0
DRAM_CONTENTION_FAW_pct,         -nan
DRAM_CONTENTION_FAW_total_count,             0
DRAM_CONTENTION_FAW_total_pct,         -nan

DRAM_CONTENTION_BANKS_TIMES_1000_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_pct,         -nan
DRAM_CONTENTION_BANKS_TIMES_1000_total_count,             0
DRAM_CONTENTION_BANKS_TIMES_1000_total_pct,         -nan

DRAM_STALL_OTHER_CORE_count,             0
DRAM_STALL_OTHER_CORE_total_count,             0

DRAM_STALLED_BY_OTHER_CORE_count,             0
DRAM_STALLED_BY_OTHER_CORE_total_count,             0

DRAM_MP_CRIT_PATH_count,             0
DRAM_MP_CRIT_PATH_total_count,             0

DRAM_MP_CRIT_PATH_BUS_count,             0
DRAM_MP_CRIT_PATH_BUS_pct,         -nan
DRAM_MP_CRIT_PATH_BUS_total_count,             0
DRAM_MP_CRIT_PATH_BUS_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_count,             0
DRAM_MP_CRIT_PATH_BANK_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_total_count,             0
DRAM_MP_CRIT_PATH_BANK_total_pct,         -nan

DRAM_MP_CRIT_PATH_BANK_TRAS_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_pct,         -nan
DRAM_MP_CRIT_PATH_BANK_TRAS_total_count,             0
DRAM_MP_CRIT_PATH_BANK_TRAS_total_pct,         -nan

DRAM_MP_CRIT_PATH_FAW_count,             0
DRAM_MP_CRIT_PATH_FAW_pct,         -nan
DRAM_MP_CRIT_PATH_FAW_total_count,             0
DRAM_MP_CRIT_PATH_FAW_total_pct,         -nan

DRAM_BLACK_BOX_SERVICE_TIMES_1000_count,             0
DRAM_BLACK_BOX_SERVICE_TIMES_1000_total_count,             0

DRAM_BLACK_BOX_REQS_BUSY_0_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_0_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_0_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_1_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_1_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_1_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_2_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_2_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_2_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_3_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_3_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_3_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_4_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_4_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_4_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_5_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_5_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_5_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_6_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_6_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_6_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_7_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_7_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_7_total_pct,         -nan

DRAM_BLACK_BOX_REQS_BUSY_8_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_count,             0
DRAM_BLACK_BOX_REQS_BUSY_8_sum_total_pct,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_stddev,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_mean,         -nan
DRAM_BLACK_BOX_REQS_BUSY_8_total_stddev,         -nan

NUM_MEM_SCHED_DECISIONS_count,             0
NUM_MEM_SCHED_DECISIONS_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_total_pct,         -nan

NUM_MEM_SCHED_DECISIONS_PER_BANK_count,             0
NUM_MEM_SCHED_DECISIONS_PER_BANK_total_count,             0

MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_pct,         -nan
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_total_count,             0
MEM_REQ_NON_SCHEDULED_CANDIDATES_PER_BAN_total_pct,         -nan

ROW_BUFFER_HITS_BANK_0_count,             0
ROW_BUFFER_HITS_BANK_0_pct,         -nan
ROW_BUFFER_HITS_BANK_0_total_count,             0
ROW_BUFFER_HITS_BANK_0_total_pct,         -nan

ROW_BUFFER_HITS_BANK_1_count,             0
ROW_BUFFER_HITS_BANK_1_pct,         -nan
ROW_BUFFER_HITS_BANK_1_total_count,             0
ROW_BUFFER_HITS_BANK_1_total_pct,         -nan

ROW_BUFFER_HITS_BANK_2_count,             0
ROW_BUFFER_HITS_BANK_2_pct,         -nan
ROW_BUFFER_HITS_BANK_2_total_count,             0
ROW_BUFFER_HITS_BANK_2_total_pct,         -nan

ROW_BUFFER_HITS_BANK_3_count,             0
ROW_BUFFER_HITS_BANK_3_pct,         -nan
ROW_BUFFER_HITS_BANK_3_total_count,             0
ROW_BUFFER_HITS_BANK_3_total_pct,         -nan

ROW_BUFFER_HITS_BANK_4_count,             0
ROW_BUFFER_HITS_BANK_4_pct,         -nan
ROW_BUFFER_HITS_BANK_4_total_count,             0
ROW_BUFFER_HITS_BANK_4_total_pct,         -nan

ROW_BUFFER_HITS_BANK_5_count,             0
ROW_BUFFER_HITS_BANK_5_pct,         -nan
ROW_BUFFER_HITS_BANK_5_total_count,             0
ROW_BUFFER_HITS_BANK_5_total_pct,         -nan

ROW_BUFFER_HITS_BANK_6_count,             0
ROW_BUFFER_HITS_BANK_6_pct,         -nan
ROW_BUFFER_HITS_BANK_6_total_count,             0
ROW_BUFFER_HITS_BANK_6_total_pct,         -nan

ROW_BUFFER_HITS_BANK_7_count,             0
ROW_BUFFER_HITS_BANK_7_pct,         -nan
ROW_BUFFER_HITS_BANK_7_total_count,             0
ROW_BUFFER_HITS_BANK_7_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_count,             0
ROW_BUFFER_HITS_BANK_7_sum_pct,         -nan
ROW_BUFFER_HITS_BANK_7_sum_total_count,             0
ROW_BUFFER_HITS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_HITS_BANK_7_mean,         -nan
ROW_BUFFER_HITS_BANK_7_stddev,         -nan
ROW_BUFFER_HITS_BANK_7_total_mean,         -nan
ROW_BUFFER_HITS_BANK_7_total_stddev,         -nan

ROW_BUFFER_CONFLICTS_BANK_0_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_0_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_0_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_1_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_1_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_1_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_2_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_2_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_2_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_3_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_3_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_3_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_4_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_4_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_4_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_5_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_5_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_5_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_6_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_6_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_6_total_pct,         -nan

ROW_BUFFER_CONFLICTS_BANK_7_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_count,             0
ROW_BUFFER_CONFLICTS_BANK_7_sum_total_pct,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_stddev,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_mean,         -nan
ROW_BUFFER_CONFLICTS_BANK_7_total_stddev,         -nan

MEM_BANK_WAITING_CYCLES_count,             0
MEM_BANK_WAITING_CYCLES_total_count,             0

MEM_WAITING_CYCLES_TIMES_840_count,             0
MEM_WAITING_CYCLES_TIMES_840_total_count,             0

MEM_PROB_WAITING_CYCLES_count,             0
MEM_PROB_WAITING_CYCLES_total_count,             0

DRAM_SCHED_QUANTA_count,             0
DRAM_SCHED_QUANTA_total_count,             0

DRAM_SCHED_CORE_PRIORITY_0_count,             0
DRAM_SCHED_CORE_PRIORITY_0_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_0_total_count,             0
DRAM_SCHED_CORE_PRIORITY_0_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_1_count,             0
DRAM_SCHED_CORE_PRIORITY_1_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_1_total_count,             0
DRAM_SCHED_CORE_PRIORITY_1_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_2_count,             0
DRAM_SCHED_CORE_PRIORITY_2_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_2_total_count,             0
DRAM_SCHED_CORE_PRIORITY_2_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_3_count,             0
DRAM_SCHED_CORE_PRIORITY_3_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_3_total_count,             0
DRAM_SCHED_CORE_PRIORITY_3_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_4_count,             0
DRAM_SCHED_CORE_PRIORITY_4_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_4_total_count,             0
DRAM_SCHED_CORE_PRIORITY_4_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_5_count,             0
DRAM_SCHED_CORE_PRIORITY_5_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_5_total_count,             0
DRAM_SCHED_CORE_PRIORITY_5_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_6_count,             0
DRAM_SCHED_CORE_PRIORITY_6_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_6_total_count,             0
DRAM_SCHED_CORE_PRIORITY_6_total_pct,         -nan

DRAM_SCHED_CORE_PRIORITY_7_count,             0
DRAM_SCHED_CORE_PRIORITY_7_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_sum_total_count,             0
DRAM_SCHED_CORE_PRIORITY_7_sum_total_pct,         -nan
DRAM_SCHED_CORE_PRIORITY_7_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_stddev,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_mean,         -nan
DRAM_SCHED_CORE_PRIORITY_7_total_stddev,         -nan

DRAM_SCHED_CMD_SCHEDULED_count,             0
DRAM_SCHED_CMD_SCHEDULED_pct,         -nan
DRAM_SCHED_CMD_SCHEDULED_total_count,             0
DRAM_SCHED_CMD_SCHEDULED_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_AVAILABLE_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_pct,         -nan
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_count,             0
DRAM_SCHED_DIFF_CORE_AVAILABLE_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_1_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_2_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_3_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_4_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_5_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_6_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_7_total_pct,         -nan

DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_count,             0
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_sum_total_pct,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_stddev,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_mean,         -nan
DRAM_SCHED_DIFF_CORE_DECIDING_INPUT_8_total_stddev,         -nan

DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_CONFLICT_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_MISS_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_MISS_total_count,             0

DRAM_BANK_WAIT_CYCLES_ROW_HIT_count,             0
DRAM_BANK_WAIT_CYCLES_ROW_HIT_total_count,             0

DRAM_ROW_OPEN_WAIT_count,             0
DRAM_ROW_OPEN_WAIT_total_count,             0

MEM_QUEUE_ARRIVAL_DISTANCE_0_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_0_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_10_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_10_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_20_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_20_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_30_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_30_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_40_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_40_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_50_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_50_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_60_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_60_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_70_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_70_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_80_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_80_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_90_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_90_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_100_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_100_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_110_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_110_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_120_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_120_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_130_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_130_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_140_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_140_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_150_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_150_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_160_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_160_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_170_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_170_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_180_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_180_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_190_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_190_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_200_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_200_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_210_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_210_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_220_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_220_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_230_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_230_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_240_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_240_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_250_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_250_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_260_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_260_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_270_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_270_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_280_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_280_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_290_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_290_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_300_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_300_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_310_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_310_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_320_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_320_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_330_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_330_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_340_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_340_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_350_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_350_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_360_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_360_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_370_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_370_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_380_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_380_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_390_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_390_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_400_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_400_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_410_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_410_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_420_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_420_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_430_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_430_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_440_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_440_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_450_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_450_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_460_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_460_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_470_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_470_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_480_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_480_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_490_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_490_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_500_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_500_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_510_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_510_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_520_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_520_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_530_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_530_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_540_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_540_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_550_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_550_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_560_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_560_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_570_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_570_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_580_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_580_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_590_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_590_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_600_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_600_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_610_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_610_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_620_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_620_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_630_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_630_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_640_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_640_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_650_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_650_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_660_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_660_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_670_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_670_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_680_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_680_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_690_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_690_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_700_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_700_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_710_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_710_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_720_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_720_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_730_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_730_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_740_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_740_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_750_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_750_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_760_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_760_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_770_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_770_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_780_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_780_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_790_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_790_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_800_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_800_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_810_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_810_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_820_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_820_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_830_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_830_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_840_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_840_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_850_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_850_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_860_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_860_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_870_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_870_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_880_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_880_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_890_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_890_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_900_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_900_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_910_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_910_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_920_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_920_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_930_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_930_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_940_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_940_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_950_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_950_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_960_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_960_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_970_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_970_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_980_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_980_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_990_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_990_total_pct,         -nan

MEM_QUEUE_ARRIVAL_DISTANCE_1000_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_count,             0
MEM_QUEUE_ARRIVAL_DISTANCE_1000_sum_total_pct,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_stddev,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_mean,         -nan
MEM_QUEUE_ARRIVAL_DISTANCE_1000_total_stddev,         -nan

EQUAL_USE_QUANTUMS_count,             0
EQUAL_USE_QUANTUMS_total_count,             0

EQUAL_USE_BW_MEASURE_PERIODS_count,             0
EQUAL_USE_BW_MEASURE_PERIODS_total_count,             0

EQUAL_USE_BW_count,             0
EQUAL_USE_BW_total_count,             0

EQUAL_USE_BOTTLENECK_BUS_count,             0
EQUAL_USE_BOTTLENECK_BUS_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BANK_count,             0
EQUAL_USE_BOTTLENECK_BANK_pct,         -nan
EQUAL_USE_BOTTLENECK_BANK_total_count,             0
EQUAL_USE_BOTTLENECK_BANK_total_pct,         -nan

EQUAL_USE_BOTTLENECK_FAW_count,             0
EQUAL_USE_BOTTLENECK_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_FAW_total_pct,         -nan

EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_count,             0
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_sum_total_pct,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_stddev,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_mean,         -nan
EQUAL_USE_BOTTLENECK_BUS_PLUS_FAW_total_stddev,         -nan

EQUAL_USE_BW_BUS_count,             0
EQUAL_USE_BW_BUS_total_count,             0

EQUAL_USE_BW_BANK_count,             0
EQUAL_USE_BW_BANK_total_count,             0

EQUAL_USE_BW_FAW_count,             0
EQUAL_USE_BW_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW2_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW2_total_count,             0

EQUAL_USE_BW_BUS_PLUS_FAW3_count,             0
EQUAL_USE_BW_BUS_PLUS_FAW3_total_count,             0

EQUAL_USE_BW_CRIT_PATH_count,             0
EQUAL_USE_BW_CRIT_PATH_total_count,             0

EQUAL_USE_BW_BLACK_BOX_count,             0
EQUAL_USE_BW_BLACK_BOX_total_count,             0

DRAM_BANK_SERVICE_count,             0
DRAM_BANK_SERVICE_total_count,             0

DRAM_CONTENDED_BANK_SERVICE_count,             0
DRAM_CONTENDED_BANK_SERVICE_total_count,             0

DRAM_BUS_DIR_SWITCHES_count,             0
DRAM_BUS_DIR_SWITCHES_total_count,             0

DRAM_ACTIVATE_TO_COLUMN_LATENCY_count,             0
DRAM_ACTIVATE_TO_COLUMN_LATENCY_total_count,             0

DRAM_ACTIVATE_TO_READ_count,             0
DRAM_ACTIVATE_TO_READ_total_count,             0

DRAM_ACTIVATE_TO_READ_LATENCY_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_READ_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_READ_LATENCY_total_pct,         -nan

DRAM_ACTIVATE_TO_WRITE_count,             0
DRAM_ACTIVATE_TO_WRITE_total_count,             0

DRAM_ACTIVATE_TO_WRITE_LATENCY_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_pct,         -nan
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_count,             0
DRAM_ACTIVATE_TO_WRITE_LATENCY_total_pct,         -nan

EQUAL_USE_PRIORITY_0_count,             0
EQUAL_USE_PRIORITY_0_pct,         -nan
EQUAL_USE_PRIORITY_0_total_count,             0
EQUAL_USE_PRIORITY_0_total_pct,         -nan

EQUAL_USE_PRIORITY_1_count,             0
EQUAL_USE_PRIORITY_1_pct,         -nan
EQUAL_USE_PRIORITY_1_total_count,             0
EQUAL_USE_PRIORITY_1_total_pct,         -nan

EQUAL_USE_PRIORITY_2_count,             0
EQUAL_USE_PRIORITY_2_pct,         -nan
EQUAL_USE_PRIORITY_2_total_count,             0
EQUAL_USE_PRIORITY_2_total_pct,         -nan

EQUAL_USE_PRIORITY_3_count,             0
EQUAL_USE_PRIORITY_3_pct,         -nan
EQUAL_USE_PRIORITY_3_total_count,             0
EQUAL_USE_PRIORITY_3_total_pct,         -nan

EQUAL_USE_PRIORITY_4_count,             0
EQUAL_USE_PRIORITY_4_pct,         -nan
EQUAL_USE_PRIORITY_4_total_count,             0
EQUAL_USE_PRIORITY_4_total_pct,         -nan

EQUAL_USE_PRIORITY_5_count,             0
EQUAL_USE_PRIORITY_5_pct,         -nan
EQUAL_USE_PRIORITY_5_total_count,             0
EQUAL_USE_PRIORITY_5_total_pct,         -nan

EQUAL_USE_PRIORITY_6_count,             0
EQUAL_USE_PRIORITY_6_pct,         -nan
EQUAL_USE_PRIORITY_6_total_count,             0
EQUAL_USE_PRIORITY_6_total_pct,         -nan

EQUAL_USE_PRIORITY_7_count,             0
EQUAL_USE_PRIORITY_7_pct,         -nan
EQUAL_USE_PRIORITY_7_total_count,             0
EQUAL_USE_PRIORITY_7_total_pct,         -nan

EQUAL_USE_PRIORITY_8_count,             0
EQUAL_USE_PRIORITY_8_pct,         -nan
EQUAL_USE_PRIORITY_8_total_count,             0
EQUAL_USE_PRIORITY_8_total_pct,         -nan

EQUAL_USE_PRIORITY_9_count,             0
EQUAL_USE_PRIORITY_9_pct,         -nan
EQUAL_USE_PRIORITY_9_total_count,             0
EQUAL_USE_PRIORITY_9_total_pct,         -nan

EQUAL_USE_PRIORITY_10_count,             0
EQUAL_USE_PRIORITY_10_pct,         -nan
EQUAL_USE_PRIORITY_10_total_count,             0
EQUAL_USE_PRIORITY_10_total_pct,         -nan

EQUAL_USE_PRIORITY_11_count,             0
EQUAL_USE_PRIORITY_11_pct,         -nan
EQUAL_USE_PRIORITY_11_total_count,             0
EQUAL_USE_PRIORITY_11_total_pct,         -nan

EQUAL_USE_PRIORITY_12_count,             0
EQUAL_USE_PRIORITY_12_pct,         -nan
EQUAL_USE_PRIORITY_12_total_count,             0
EQUAL_USE_PRIORITY_12_total_pct,         -nan

EQUAL_USE_PRIORITY_13_count,             0
EQUAL_USE_PRIORITY_13_pct,         -nan
EQUAL_USE_PRIORITY_13_total_count,             0
EQUAL_USE_PRIORITY_13_total_pct,         -nan

EQUAL_USE_PRIORITY_14_count,             0
EQUAL_USE_PRIORITY_14_pct,         -nan
EQUAL_USE_PRIORITY_14_total_count,             0
EQUAL_USE_PRIORITY_14_total_pct,         -nan

EQUAL_USE_PRIORITY_15_count,             0
EQUAL_USE_PRIORITY_15_pct,         -nan
EQUAL_USE_PRIORITY_15_total_count,             0
EQUAL_USE_PRIORITY_15_total_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_count,             0
EQUAL_USE_PRIORITY_15_sum_pct,         -nan
EQUAL_USE_PRIORITY_15_sum_total_count,             0
EQUAL_USE_PRIORITY_15_sum_total_pct,         -nan
EQUAL_USE_PRIORITY_15_mean,         -nan
EQUAL_USE_PRIORITY_15_stddev,         -nan
EQUAL_USE_PRIORITY_15_total_mean,         -nan
EQUAL_USE_PRIORITY_15_total_stddev,         -nan

DRAM_ROW_ACCESSES_0_count,             0
DRAM_ROW_ACCESSES_0_pct,         -nan
DRAM_ROW_ACCESSES_0_total_count,             0
DRAM_ROW_ACCESSES_0_total_pct,         -nan

DRAM_ROW_ACCESSES_1_count,             0
DRAM_ROW_ACCESSES_1_pct,         -nan
DRAM_ROW_ACCESSES_1_total_count,             0
DRAM_ROW_ACCESSES_1_total_pct,         -nan

DRAM_ROW_ACCESSES_2_count,             0
DRAM_ROW_ACCESSES_2_pct,         -nan
DRAM_ROW_ACCESSES_2_total_count,             0
DRAM_ROW_ACCESSES_2_total_pct,         -nan

DRAM_ROW_ACCESSES_3_count,             0
DRAM_ROW_ACCESSES_3_pct,         -nan
DRAM_ROW_ACCESSES_3_total_count,             0
DRAM_ROW_ACCESSES_3_total_pct,         -nan

DRAM_ROW_ACCESSES_4_count,             0
DRAM_ROW_ACCESSES_4_pct,         -nan
DRAM_ROW_ACCESSES_4_total_count,             0
DRAM_ROW_ACCESSES_4_total_pct,         -nan

DRAM_ROW_ACCESSES_5_count,             0
DRAM_ROW_ACCESSES_5_pct,         -nan
DRAM_ROW_ACCESSES_5_total_count,             0
DRAM_ROW_ACCESSES_5_total_pct,         -nan

DRAM_ROW_ACCESSES_6_count,             0
DRAM_ROW_ACCESSES_6_pct,         -nan
DRAM_ROW_ACCESSES_6_total_count,             0
DRAM_ROW_ACCESSES_6_total_pct,         -nan

DRAM_ROW_ACCESSES_7_count,             0
DRAM_ROW_ACCESSES_7_pct,         -nan
DRAM_ROW_ACCESSES_7_total_count,             0
DRAM_ROW_ACCESSES_7_total_pct,         -nan

DRAM_ROW_ACCESSES_8_count,             0
DRAM_ROW_ACCESSES_8_pct,         -nan
DRAM_ROW_ACCESSES_8_total_count,             0
DRAM_ROW_ACCESSES_8_total_pct,         -nan

DRAM_ROW_ACCESSES_9_count,             0
DRAM_ROW_ACCESSES_9_pct,         -nan
DRAM_ROW_ACCESSES_9_total_count,             0
DRAM_ROW_ACCESSES_9_total_pct,         -nan

DRAM_ROW_ACCESSES_10_count,             0
DRAM_ROW_ACCESSES_10_pct,         -nan
DRAM_ROW_ACCESSES_10_total_count,             0
DRAM_ROW_ACCESSES_10_total_pct,         -nan

DRAM_ROW_ACCESSES_11_count,             0
DRAM_ROW_ACCESSES_11_pct,         -nan
DRAM_ROW_ACCESSES_11_total_count,             0
DRAM_ROW_ACCESSES_11_total_pct,         -nan

DRAM_ROW_ACCESSES_12_count,             0
DRAM_ROW_ACCESSES_12_pct,         -nan
DRAM_ROW_ACCESSES_12_total_count,             0
DRAM_ROW_ACCESSES_12_total_pct,         -nan

DRAM_ROW_ACCESSES_13_count,             0
DRAM_ROW_ACCESSES_13_pct,         -nan
DRAM_ROW_ACCESSES_13_total_count,             0
DRAM_ROW_ACCESSES_13_total_pct,         -nan

DRAM_ROW_ACCESSES_14_count,             0
DRAM_ROW_ACCESSES_14_pct,         -nan
DRAM_ROW_ACCESSES_14_total_count,             0
DRAM_ROW_ACCESSES_14_total_pct,         -nan

DRAM_ROW_ACCESSES_15_count,             0
DRAM_ROW_ACCESSES_15_pct,         -nan
DRAM_ROW_ACCESSES_15_total_count,             0
DRAM_ROW_ACCESSES_15_total_pct,         -nan

DRAM_ROW_ACCESSES_16_count,             0
DRAM_ROW_ACCESSES_16_pct,         -nan
DRAM_ROW_ACCESSES_16_total_count,             0
DRAM_ROW_ACCESSES_16_total_pct,         -nan

DRAM_ROW_ACCESSES_17_count,             0
DRAM_ROW_ACCESSES_17_pct,         -nan
DRAM_ROW_ACCESSES_17_total_count,             0
DRAM_ROW_ACCESSES_17_total_pct,         -nan

DRAM_ROW_ACCESSES_18_count,             0
DRAM_ROW_ACCESSES_18_pct,         -nan
DRAM_ROW_ACCESSES_18_total_count,             0
DRAM_ROW_ACCESSES_18_total_pct,         -nan

DRAM_ROW_ACCESSES_19_count,             0
DRAM_ROW_ACCESSES_19_pct,         -nan
DRAM_ROW_ACCESSES_19_total_count,             0
DRAM_ROW_ACCESSES_19_total_pct,         -nan

DRAM_ROW_ACCESSES_20_count,             0
DRAM_ROW_ACCESSES_20_pct,         -nan
DRAM_ROW_ACCESSES_20_total_count,             0
DRAM_ROW_ACCESSES_20_total_pct,         -nan

DRAM_ROW_ACCESSES_21_count,             0
DRAM_ROW_ACCESSES_21_pct,         -nan
DRAM_ROW_ACCESSES_21_total_count,             0
DRAM_ROW_ACCESSES_21_total_pct,         -nan

DRAM_ROW_ACCESSES_22_count,             0
DRAM_ROW_ACCESSES_22_pct,         -nan
DRAM_ROW_ACCESSES_22_total_count,             0
DRAM_ROW_ACCESSES_22_total_pct,         -nan

DRAM_ROW_ACCESSES_23_count,             0
DRAM_ROW_ACCESSES_23_pct,         -nan
DRAM_ROW_ACCESSES_23_total_count,             0
DRAM_ROW_ACCESSES_23_total_pct,         -nan

DRAM_ROW_ACCESSES_24_count,             0
DRAM_ROW_ACCESSES_24_pct,         -nan
DRAM_ROW_ACCESSES_24_total_count,             0
DRAM_ROW_ACCESSES_24_total_pct,         -nan

DRAM_ROW_ACCESSES_25_count,             0
DRAM_ROW_ACCESSES_25_pct,         -nan
DRAM_ROW_ACCESSES_25_total_count,             0
DRAM_ROW_ACCESSES_25_total_pct,         -nan

DRAM_ROW_ACCESSES_26_count,             0
DRAM_ROW_ACCESSES_26_pct,         -nan
DRAM_ROW_ACCESSES_26_total_count,             0
DRAM_ROW_ACCESSES_26_total_pct,         -nan

DRAM_ROW_ACCESSES_27_count,             0
DRAM_ROW_ACCESSES_27_pct,         -nan
DRAM_ROW_ACCESSES_27_total_count,             0
DRAM_ROW_ACCESSES_27_total_pct,         -nan

DRAM_ROW_ACCESSES_28_count,             0
DRAM_ROW_ACCESSES_28_pct,         -nan
DRAM_ROW_ACCESSES_28_total_count,             0
DRAM_ROW_ACCESSES_28_total_pct,         -nan

DRAM_ROW_ACCESSES_29_count,             0
DRAM_ROW_ACCESSES_29_pct,         -nan
DRAM_ROW_ACCESSES_29_total_count,             0
DRAM_ROW_ACCESSES_29_total_pct,         -nan

DRAM_ROW_ACCESSES_30_count,             0
DRAM_ROW_ACCESSES_30_pct,         -nan
DRAM_ROW_ACCESSES_30_total_count,             0
DRAM_ROW_ACCESSES_30_total_pct,         -nan

DRAM_ROW_ACCESSES_31_count,             0
DRAM_ROW_ACCESSES_31_pct,         -nan
DRAM_ROW_ACCESSES_31_total_count,             0
DRAM_ROW_ACCESSES_31_total_pct,         -nan

DRAM_ROW_ACCESSES_32_count,             0
DRAM_ROW_ACCESSES_32_pct,         -nan
DRAM_ROW_ACCESSES_32_total_count,             0
DRAM_ROW_ACCESSES_32_total_pct,         -nan

DRAM_ROW_ACCESSES_33_count,             0
DRAM_ROW_ACCESSES_33_pct,         -nan
DRAM_ROW_ACCESSES_33_total_count,             0
DRAM_ROW_ACCESSES_33_total_pct,         -nan

DRAM_ROW_ACCESSES_34_count,             0
DRAM_ROW_ACCESSES_34_pct,         -nan
DRAM_ROW_ACCESSES_34_total_count,             0
DRAM_ROW_ACCESSES_34_total_pct,         -nan

DRAM_ROW_ACCESSES_35_count,             0
DRAM_ROW_ACCESSES_35_pct,         -nan
DRAM_ROW_ACCESSES_35_total_count,             0
DRAM_ROW_ACCESSES_35_total_pct,         -nan

DRAM_ROW_ACCESSES_36_count,             0
DRAM_ROW_ACCESSES_36_pct,         -nan
DRAM_ROW_ACCESSES_36_total_count,             0
DRAM_ROW_ACCESSES_36_total_pct,         -nan

DRAM_ROW_ACCESSES_37_count,             0
DRAM_ROW_ACCESSES_37_pct,         -nan
DRAM_ROW_ACCESSES_37_total_count,             0
DRAM_ROW_ACCESSES_37_total_pct,         -nan

DRAM_ROW_ACCESSES_38_count,             0
DRAM_ROW_ACCESSES_38_pct,         -nan
DRAM_ROW_ACCESSES_38_total_count,             0
DRAM_ROW_ACCESSES_38_total_pct,         -nan

DRAM_ROW_ACCESSES_39_count,             0
DRAM_ROW_ACCESSES_39_pct,         -nan
DRAM_ROW_ACCESSES_39_total_count,             0
DRAM_ROW_ACCESSES_39_total_pct,         -nan

DRAM_ROW_ACCESSES_40_count,             0
DRAM_ROW_ACCESSES_40_pct,         -nan
DRAM_ROW_ACCESSES_40_total_count,             0
DRAM_ROW_ACCESSES_40_total_pct,         -nan

DRAM_ROW_ACCESSES_41_count,             0
DRAM_ROW_ACCESSES_41_pct,         -nan
DRAM_ROW_ACCESSES_41_total_count,             0
DRAM_ROW_ACCESSES_41_total_pct,         -nan

DRAM_ROW_ACCESSES_42_count,             0
DRAM_ROW_ACCESSES_42_pct,         -nan
DRAM_ROW_ACCESSES_42_total_count,             0
DRAM_ROW_ACCESSES_42_total_pct,         -nan

DRAM_ROW_ACCESSES_43_count,             0
DRAM_ROW_ACCESSES_43_pct,         -nan
DRAM_ROW_ACCESSES_43_total_count,             0
DRAM_ROW_ACCESSES_43_total_pct,         -nan

DRAM_ROW_ACCESSES_44_count,             0
DRAM_ROW_ACCESSES_44_pct,         -nan
DRAM_ROW_ACCESSES_44_total_count,             0
DRAM_ROW_ACCESSES_44_total_pct,         -nan

DRAM_ROW_ACCESSES_45_count,             0
DRAM_ROW_ACCESSES_45_pct,         -nan
DRAM_ROW_ACCESSES_45_total_count,             0
DRAM_ROW_ACCESSES_45_total_pct,         -nan

DRAM_ROW_ACCESSES_46_count,             0
DRAM_ROW_ACCESSES_46_pct,         -nan
DRAM_ROW_ACCESSES_46_total_count,             0
DRAM_ROW_ACCESSES_46_total_pct,         -nan

DRAM_ROW_ACCESSES_47_count,             0
DRAM_ROW_ACCESSES_47_pct,         -nan
DRAM_ROW_ACCESSES_47_total_count,             0
DRAM_ROW_ACCESSES_47_total_pct,         -nan

DRAM_ROW_ACCESSES_48_count,             0
DRAM_ROW_ACCESSES_48_pct,         -nan
DRAM_ROW_ACCESSES_48_total_count,             0
DRAM_ROW_ACCESSES_48_total_pct,         -nan

DRAM_ROW_ACCESSES_49_count,             0
DRAM_ROW_ACCESSES_49_pct,         -nan
DRAM_ROW_ACCESSES_49_total_count,             0
DRAM_ROW_ACCESSES_49_total_pct,         -nan

DRAM_ROW_ACCESSES_50_count,             0
DRAM_ROW_ACCESSES_50_pct,         -nan
DRAM_ROW_ACCESSES_50_total_count,             0
DRAM_ROW_ACCESSES_50_total_pct,         -nan

DRAM_ROW_ACCESSES_51_count,             0
DRAM_ROW_ACCESSES_51_pct,         -nan
DRAM_ROW_ACCESSES_51_total_count,             0
DRAM_ROW_ACCESSES_51_total_pct,         -nan

DRAM_ROW_ACCESSES_52_count,             0
DRAM_ROW_ACCESSES_52_pct,         -nan
DRAM_ROW_ACCESSES_52_total_count,             0
DRAM_ROW_ACCESSES_52_total_pct,         -nan

DRAM_ROW_ACCESSES_53_count,             0
DRAM_ROW_ACCESSES_53_pct,         -nan
DRAM_ROW_ACCESSES_53_total_count,             0
DRAM_ROW_ACCESSES_53_total_pct,         -nan

DRAM_ROW_ACCESSES_54_count,             0
DRAM_ROW_ACCESSES_54_pct,         -nan
DRAM_ROW_ACCESSES_54_total_count,             0
DRAM_ROW_ACCESSES_54_total_pct,         -nan

DRAM_ROW_ACCESSES_55_count,             0
DRAM_ROW_ACCESSES_55_pct,         -nan
DRAM_ROW_ACCESSES_55_total_count,             0
DRAM_ROW_ACCESSES_55_total_pct,         -nan

DRAM_ROW_ACCESSES_56_count,             0
DRAM_ROW_ACCESSES_56_pct,         -nan
DRAM_ROW_ACCESSES_56_total_count,             0
DRAM_ROW_ACCESSES_56_total_pct,         -nan

DRAM_ROW_ACCESSES_57_count,             0
DRAM_ROW_ACCESSES_57_pct,         -nan
DRAM_ROW_ACCESSES_57_total_count,             0
DRAM_ROW_ACCESSES_57_total_pct,         -nan

DRAM_ROW_ACCESSES_58_count,             0
DRAM_ROW_ACCESSES_58_pct,         -nan
DRAM_ROW_ACCESSES_58_total_count,             0
DRAM_ROW_ACCESSES_58_total_pct,         -nan

DRAM_ROW_ACCESSES_59_count,             0
DRAM_ROW_ACCESSES_59_pct,         -nan
DRAM_ROW_ACCESSES_59_total_count,             0
DRAM_ROW_ACCESSES_59_total_pct,         -nan

DRAM_ROW_ACCESSES_60_count,             0
DRAM_ROW_ACCESSES_60_pct,         -nan
DRAM_ROW_ACCESSES_60_total_count,             0
DRAM_ROW_ACCESSES_60_total_pct,         -nan

DRAM_ROW_ACCESSES_61_count,             0
DRAM_ROW_ACCESSES_61_pct,         -nan
DRAM_ROW_ACCESSES_61_total_count,             0
DRAM_ROW_ACCESSES_61_total_pct,         -nan

DRAM_ROW_ACCESSES_62_count,             0
DRAM_ROW_ACCESSES_62_pct,         -nan
DRAM_ROW_ACCESSES_62_total_count,             0
DRAM_ROW_ACCESSES_62_total_pct,         -nan

DRAM_ROW_ACCESSES_63_count,             0
DRAM_ROW_ACCESSES_63_pct,         -nan
DRAM_ROW_ACCESSES_63_total_count,             0
DRAM_ROW_ACCESSES_63_total_pct,         -nan

DRAM_ROW_ACCESSES_64_count,             0
DRAM_ROW_ACCESSES_64_pct,         -nan
DRAM_ROW_ACCESSES_64_total_count,             0
DRAM_ROW_ACCESSES_64_total_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_count,             0
DRAM_ROW_ACCESSES_64_sum_pct,         -nan
DRAM_ROW_ACCESSES_64_sum_total_count,             0
DRAM_ROW_ACCESSES_64_sum_total_pct,         -nan
DRAM_ROW_ACCESSES_64_mean,         -nan
DRAM_ROW_ACCESSES_64_stddev,         -nan
DRAM_ROW_ACCESSES_64_total_mean,         -nan
DRAM_ROW_ACCESSES_64_total_stddev,         -nan

DRAM_NUM_REQS_0_TOTAL_count,             0
DRAM_NUM_REQS_0_TOTAL_total_count,             0

DRAM_NUM_REQS_1_TOTAL_count,             0
DRAM_NUM_REQS_1_TOTAL_total_count,             0

DRAM_NUM_REQS_2_TOTAL_count,             0
DRAM_NUM_REQS_2_TOTAL_total_count,             0

DRAM_NUM_REQS_3_TOTAL_count,             0
DRAM_NUM_REQS_3_TOTAL_total_count,             0

DRAM_NUM_REQS_4_TOTAL_count,             0
DRAM_NUM_REQS_4_TOTAL_total_count,             0

DRAM_NUM_REQS_5_TOTAL_count,             0
DRAM_NUM_REQS_5_TOTAL_total_count,             0

DRAM_NUM_REQS_6_TOTAL_count,             0
DRAM_NUM_REQS_6_TOTAL_total_count,             0

DRAM_NUM_REQS_7_TOTAL_count,             0
DRAM_NUM_REQS_7_TOTAL_total_count,             0

DRAM_NUM_REQS_8_TOTAL_count,             0
DRAM_NUM_REQS_8_TOTAL_total_count,             0

DRAM_NUM_REQS_9_TOTAL_count,             0
DRAM_NUM_REQS_9_TOTAL_total_count,             0

DRAM_NUM_REQS_10_TOTAL_count,             0
DRAM_NUM_REQS_10_TOTAL_total_count,             0

DRAM_NUM_REQS_11_TOTAL_count,             0
DRAM_NUM_REQS_11_TOTAL_total_count,             0

DRAM_NUM_REQS_12_TOTAL_count,             0
DRAM_NUM_REQS_12_TOTAL_total_count,             0

DRAM_NUM_REQS_13_TOTAL_count,             0
DRAM_NUM_REQS_13_TOTAL_total_count,             0

DRAM_NUM_REQS_14_TOTAL_count,             0
DRAM_NUM_REQS_14_TOTAL_total_count,             0

DRAM_NUM_REQS_15_TOTAL_count,             0
DRAM_NUM_REQS_15_TOTAL_total_count,             0

DRAM_NUM_REQS_16_TOTAL_count,             0
DRAM_NUM_REQS_16_TOTAL_total_count,             0

DRAM_NUM_REQS_17_TOTAL_count,             0
DRAM_NUM_REQS_17_TOTAL_total_count,             0

DRAM_NUM_REQS_18_TOTAL_count,             0
DRAM_NUM_REQS_18_TOTAL_total_count,             0

DRAM_NUM_REQS_19_TOTAL_count,             0
DRAM_NUM_REQS_19_TOTAL_total_count,             0

DRAM_NUM_REQS_20_TOTAL_count,             0
DRAM_NUM_REQS_20_TOTAL_total_count,             0

DRAM_NUM_REQS_21_TOTAL_count,             0
DRAM_NUM_REQS_21_TOTAL_total_count,             0

DRAM_NUM_REQS_22_TOTAL_count,             0
DRAM_NUM_REQS_22_TOTAL_total_count,             0

DRAM_NUM_REQS_23_TOTAL_count,             0
DRAM_NUM_REQS_23_TOTAL_total_count,             0

DRAM_NUM_REQS_24_TOTAL_count,             0
DRAM_NUM_REQS_24_TOTAL_total_count,             0

DRAM_NUM_REQS_25_TOTAL_count,             0
DRAM_NUM_REQS_25_TOTAL_total_count,             0

DRAM_NUM_REQS_26_TOTAL_count,             0
DRAM_NUM_REQS_26_TOTAL_total_count,             0

DRAM_NUM_REQS_27_TOTAL_count,             0
DRAM_NUM_REQS_27_TOTAL_total_count,             0

DRAM_NUM_REQS_28_TOTAL_count,             0
DRAM_NUM_REQS_28_TOTAL_total_count,             0

DRAM_NUM_REQS_29_TOTAL_count,             0
DRAM_NUM_REQS_29_TOTAL_total_count,             0

DRAM_NUM_REQS_30_TOTAL_count,             0
DRAM_NUM_REQS_30_TOTAL_total_count,             0

DRAM_NUM_REQS_31_TOTAL_count,             0
DRAM_NUM_REQS_31_TOTAL_total_count,             0

DRAM_NUM_REQS_32_TOTAL_count,             0
DRAM_NUM_REQS_32_TOTAL_total_count,             0

DRAM_NUM_REQS_0_IFETCH_count,             0
DRAM_NUM_REQS_0_IFETCH_pct,         -nan
DRAM_NUM_REQS_0_IFETCH_total_count,             0
DRAM_NUM_REQS_0_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DFETCH_count,             0
DRAM_NUM_REQS_0_DFETCH_pct,         -nan
DRAM_NUM_REQS_0_DFETCH_total_count,             0
DRAM_NUM_REQS_0_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_0_DSTORE_count,             0
DRAM_NUM_REQS_0_DSTORE_pct,         -nan
DRAM_NUM_REQS_0_DSTORE_total_count,             0
DRAM_NUM_REQS_0_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_0_IPRF_count,             0
DRAM_NUM_REQS_0_IPRF_pct,         -nan
DRAM_NUM_REQS_0_IPRF_total_count,             0
DRAM_NUM_REQS_0_IPRF_total_pct,         -nan

DRAM_NUM_REQS_0_DPRF_count,             0
DRAM_NUM_REQS_0_DPRF_pct,         -nan
DRAM_NUM_REQS_0_DPRF_total_count,             0
DRAM_NUM_REQS_0_DPRF_total_pct,         -nan

DRAM_NUM_REQS_0_WB_count,             0
DRAM_NUM_REQS_0_WB_pct,         -nan
DRAM_NUM_REQS_0_WB_total_count,             0
DRAM_NUM_REQS_0_WB_total_pct,         -nan

DRAM_NUM_REQS_0_WB_NODIRTY_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_0_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_0_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_1_IFETCH_count,             0
DRAM_NUM_REQS_1_IFETCH_pct,         -nan
DRAM_NUM_REQS_1_IFETCH_total_count,             0
DRAM_NUM_REQS_1_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DFETCH_count,             0
DRAM_NUM_REQS_1_DFETCH_pct,         -nan
DRAM_NUM_REQS_1_DFETCH_total_count,             0
DRAM_NUM_REQS_1_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_1_DSTORE_count,             0
DRAM_NUM_REQS_1_DSTORE_pct,         -nan
DRAM_NUM_REQS_1_DSTORE_total_count,             0
DRAM_NUM_REQS_1_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_1_IPRF_count,             0
DRAM_NUM_REQS_1_IPRF_pct,         -nan
DRAM_NUM_REQS_1_IPRF_total_count,             0
DRAM_NUM_REQS_1_IPRF_total_pct,         -nan

DRAM_NUM_REQS_1_DPRF_count,             0
DRAM_NUM_REQS_1_DPRF_pct,         -nan
DRAM_NUM_REQS_1_DPRF_total_count,             0
DRAM_NUM_REQS_1_DPRF_total_pct,         -nan

DRAM_NUM_REQS_1_WB_count,             0
DRAM_NUM_REQS_1_WB_pct,         -nan
DRAM_NUM_REQS_1_WB_total_count,             0
DRAM_NUM_REQS_1_WB_total_pct,         -nan

DRAM_NUM_REQS_1_WB_NODIRTY_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_1_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_1_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_2_IFETCH_count,             0
DRAM_NUM_REQS_2_IFETCH_pct,         -nan
DRAM_NUM_REQS_2_IFETCH_total_count,             0
DRAM_NUM_REQS_2_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DFETCH_count,             0
DRAM_NUM_REQS_2_DFETCH_pct,         -nan
DRAM_NUM_REQS_2_DFETCH_total_count,             0
DRAM_NUM_REQS_2_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_2_DSTORE_count,             0
DRAM_NUM_REQS_2_DSTORE_pct,         -nan
DRAM_NUM_REQS_2_DSTORE_total_count,             0
DRAM_NUM_REQS_2_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_2_IPRF_count,             0
DRAM_NUM_REQS_2_IPRF_pct,         -nan
DRAM_NUM_REQS_2_IPRF_total_count,             0
DRAM_NUM_REQS_2_IPRF_total_pct,         -nan

DRAM_NUM_REQS_2_DPRF_count,             0
DRAM_NUM_REQS_2_DPRF_pct,         -nan
DRAM_NUM_REQS_2_DPRF_total_count,             0
DRAM_NUM_REQS_2_DPRF_total_pct,         -nan

DRAM_NUM_REQS_2_WB_count,             0
DRAM_NUM_REQS_2_WB_pct,         -nan
DRAM_NUM_REQS_2_WB_total_count,             0
DRAM_NUM_REQS_2_WB_total_pct,         -nan

DRAM_NUM_REQS_2_WB_NODIRTY_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_2_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_2_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_3_IFETCH_count,             0
DRAM_NUM_REQS_3_IFETCH_pct,         -nan
DRAM_NUM_REQS_3_IFETCH_total_count,             0
DRAM_NUM_REQS_3_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DFETCH_count,             0
DRAM_NUM_REQS_3_DFETCH_pct,         -nan
DRAM_NUM_REQS_3_DFETCH_total_count,             0
DRAM_NUM_REQS_3_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_3_DSTORE_count,             0
DRAM_NUM_REQS_3_DSTORE_pct,         -nan
DRAM_NUM_REQS_3_DSTORE_total_count,             0
DRAM_NUM_REQS_3_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_3_IPRF_count,             0
DRAM_NUM_REQS_3_IPRF_pct,         -nan
DRAM_NUM_REQS_3_IPRF_total_count,             0
DRAM_NUM_REQS_3_IPRF_total_pct,         -nan

DRAM_NUM_REQS_3_DPRF_count,             0
DRAM_NUM_REQS_3_DPRF_pct,         -nan
DRAM_NUM_REQS_3_DPRF_total_count,             0
DRAM_NUM_REQS_3_DPRF_total_pct,         -nan

DRAM_NUM_REQS_3_WB_count,             0
DRAM_NUM_REQS_3_WB_pct,         -nan
DRAM_NUM_REQS_3_WB_total_count,             0
DRAM_NUM_REQS_3_WB_total_pct,         -nan

DRAM_NUM_REQS_3_WB_NODIRTY_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_3_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_3_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_4_IFETCH_count,             0
DRAM_NUM_REQS_4_IFETCH_pct,         -nan
DRAM_NUM_REQS_4_IFETCH_total_count,             0
DRAM_NUM_REQS_4_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DFETCH_count,             0
DRAM_NUM_REQS_4_DFETCH_pct,         -nan
DRAM_NUM_REQS_4_DFETCH_total_count,             0
DRAM_NUM_REQS_4_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_4_DSTORE_count,             0
DRAM_NUM_REQS_4_DSTORE_pct,         -nan
DRAM_NUM_REQS_4_DSTORE_total_count,             0
DRAM_NUM_REQS_4_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_4_IPRF_count,             0
DRAM_NUM_REQS_4_IPRF_pct,         -nan
DRAM_NUM_REQS_4_IPRF_total_count,             0
DRAM_NUM_REQS_4_IPRF_total_pct,         -nan

DRAM_NUM_REQS_4_DPRF_count,             0
DRAM_NUM_REQS_4_DPRF_pct,         -nan
DRAM_NUM_REQS_4_DPRF_total_count,             0
DRAM_NUM_REQS_4_DPRF_total_pct,         -nan

DRAM_NUM_REQS_4_WB_count,             0
DRAM_NUM_REQS_4_WB_pct,         -nan
DRAM_NUM_REQS_4_WB_total_count,             0
DRAM_NUM_REQS_4_WB_total_pct,         -nan

DRAM_NUM_REQS_4_WB_NODIRTY_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_4_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_4_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_5_IFETCH_count,             0
DRAM_NUM_REQS_5_IFETCH_pct,         -nan
DRAM_NUM_REQS_5_IFETCH_total_count,             0
DRAM_NUM_REQS_5_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DFETCH_count,             0
DRAM_NUM_REQS_5_DFETCH_pct,         -nan
DRAM_NUM_REQS_5_DFETCH_total_count,             0
DRAM_NUM_REQS_5_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_5_DSTORE_count,             0
DRAM_NUM_REQS_5_DSTORE_pct,         -nan
DRAM_NUM_REQS_5_DSTORE_total_count,             0
DRAM_NUM_REQS_5_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_5_IPRF_count,             0
DRAM_NUM_REQS_5_IPRF_pct,         -nan
DRAM_NUM_REQS_5_IPRF_total_count,             0
DRAM_NUM_REQS_5_IPRF_total_pct,         -nan

DRAM_NUM_REQS_5_DPRF_count,             0
DRAM_NUM_REQS_5_DPRF_pct,         -nan
DRAM_NUM_REQS_5_DPRF_total_count,             0
DRAM_NUM_REQS_5_DPRF_total_pct,         -nan

DRAM_NUM_REQS_5_WB_count,             0
DRAM_NUM_REQS_5_WB_pct,         -nan
DRAM_NUM_REQS_5_WB_total_count,             0
DRAM_NUM_REQS_5_WB_total_pct,         -nan

DRAM_NUM_REQS_5_WB_NODIRTY_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_5_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_5_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_6_IFETCH_count,             0
DRAM_NUM_REQS_6_IFETCH_pct,         -nan
DRAM_NUM_REQS_6_IFETCH_total_count,             0
DRAM_NUM_REQS_6_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DFETCH_count,             0
DRAM_NUM_REQS_6_DFETCH_pct,         -nan
DRAM_NUM_REQS_6_DFETCH_total_count,             0
DRAM_NUM_REQS_6_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_6_DSTORE_count,             0
DRAM_NUM_REQS_6_DSTORE_pct,         -nan
DRAM_NUM_REQS_6_DSTORE_total_count,             0
DRAM_NUM_REQS_6_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_6_IPRF_count,             0
DRAM_NUM_REQS_6_IPRF_pct,         -nan
DRAM_NUM_REQS_6_IPRF_total_count,             0
DRAM_NUM_REQS_6_IPRF_total_pct,         -nan

DRAM_NUM_REQS_6_DPRF_count,             0
DRAM_NUM_REQS_6_DPRF_pct,         -nan
DRAM_NUM_REQS_6_DPRF_total_count,             0
DRAM_NUM_REQS_6_DPRF_total_pct,         -nan

DRAM_NUM_REQS_6_WB_count,             0
DRAM_NUM_REQS_6_WB_pct,         -nan
DRAM_NUM_REQS_6_WB_total_count,             0
DRAM_NUM_REQS_6_WB_total_pct,         -nan

DRAM_NUM_REQS_6_WB_NODIRTY_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_6_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_6_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_7_IFETCH_count,             0
DRAM_NUM_REQS_7_IFETCH_pct,         -nan
DRAM_NUM_REQS_7_IFETCH_total_count,             0
DRAM_NUM_REQS_7_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DFETCH_count,             0
DRAM_NUM_REQS_7_DFETCH_pct,         -nan
DRAM_NUM_REQS_7_DFETCH_total_count,             0
DRAM_NUM_REQS_7_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_7_DSTORE_count,             0
DRAM_NUM_REQS_7_DSTORE_pct,         -nan
DRAM_NUM_REQS_7_DSTORE_total_count,             0
DRAM_NUM_REQS_7_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_7_IPRF_count,             0
DRAM_NUM_REQS_7_IPRF_pct,         -nan
DRAM_NUM_REQS_7_IPRF_total_count,             0
DRAM_NUM_REQS_7_IPRF_total_pct,         -nan

DRAM_NUM_REQS_7_DPRF_count,             0
DRAM_NUM_REQS_7_DPRF_pct,         -nan
DRAM_NUM_REQS_7_DPRF_total_count,             0
DRAM_NUM_REQS_7_DPRF_total_pct,         -nan

DRAM_NUM_REQS_7_WB_count,             0
DRAM_NUM_REQS_7_WB_pct,         -nan
DRAM_NUM_REQS_7_WB_total_count,             0
DRAM_NUM_REQS_7_WB_total_pct,         -nan

DRAM_NUM_REQS_7_WB_NODIRTY_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_7_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_7_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_8_IFETCH_count,             0
DRAM_NUM_REQS_8_IFETCH_pct,         -nan
DRAM_NUM_REQS_8_IFETCH_total_count,             0
DRAM_NUM_REQS_8_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DFETCH_count,             0
DRAM_NUM_REQS_8_DFETCH_pct,         -nan
DRAM_NUM_REQS_8_DFETCH_total_count,             0
DRAM_NUM_REQS_8_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_8_DSTORE_count,             0
DRAM_NUM_REQS_8_DSTORE_pct,         -nan
DRAM_NUM_REQS_8_DSTORE_total_count,             0
DRAM_NUM_REQS_8_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_8_IPRF_count,             0
DRAM_NUM_REQS_8_IPRF_pct,         -nan
DRAM_NUM_REQS_8_IPRF_total_count,             0
DRAM_NUM_REQS_8_IPRF_total_pct,         -nan

DRAM_NUM_REQS_8_DPRF_count,             0
DRAM_NUM_REQS_8_DPRF_pct,         -nan
DRAM_NUM_REQS_8_DPRF_total_count,             0
DRAM_NUM_REQS_8_DPRF_total_pct,         -nan

DRAM_NUM_REQS_8_WB_count,             0
DRAM_NUM_REQS_8_WB_pct,         -nan
DRAM_NUM_REQS_8_WB_total_count,             0
DRAM_NUM_REQS_8_WB_total_pct,         -nan

DRAM_NUM_REQS_8_WB_NODIRTY_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_8_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_8_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_9_IFETCH_count,             0
DRAM_NUM_REQS_9_IFETCH_pct,         -nan
DRAM_NUM_REQS_9_IFETCH_total_count,             0
DRAM_NUM_REQS_9_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DFETCH_count,             0
DRAM_NUM_REQS_9_DFETCH_pct,         -nan
DRAM_NUM_REQS_9_DFETCH_total_count,             0
DRAM_NUM_REQS_9_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_9_DSTORE_count,             0
DRAM_NUM_REQS_9_DSTORE_pct,         -nan
DRAM_NUM_REQS_9_DSTORE_total_count,             0
DRAM_NUM_REQS_9_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_9_IPRF_count,             0
DRAM_NUM_REQS_9_IPRF_pct,         -nan
DRAM_NUM_REQS_9_IPRF_total_count,             0
DRAM_NUM_REQS_9_IPRF_total_pct,         -nan

DRAM_NUM_REQS_9_DPRF_count,             0
DRAM_NUM_REQS_9_DPRF_pct,         -nan
DRAM_NUM_REQS_9_DPRF_total_count,             0
DRAM_NUM_REQS_9_DPRF_total_pct,         -nan

DRAM_NUM_REQS_9_WB_count,             0
DRAM_NUM_REQS_9_WB_pct,         -nan
DRAM_NUM_REQS_9_WB_total_count,             0
DRAM_NUM_REQS_9_WB_total_pct,         -nan

DRAM_NUM_REQS_9_WB_NODIRTY_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_9_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_9_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_10_IFETCH_count,             0
DRAM_NUM_REQS_10_IFETCH_pct,         -nan
DRAM_NUM_REQS_10_IFETCH_total_count,             0
DRAM_NUM_REQS_10_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DFETCH_count,             0
DRAM_NUM_REQS_10_DFETCH_pct,         -nan
DRAM_NUM_REQS_10_DFETCH_total_count,             0
DRAM_NUM_REQS_10_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_10_DSTORE_count,             0
DRAM_NUM_REQS_10_DSTORE_pct,         -nan
DRAM_NUM_REQS_10_DSTORE_total_count,             0
DRAM_NUM_REQS_10_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_10_IPRF_count,             0
DRAM_NUM_REQS_10_IPRF_pct,         -nan
DRAM_NUM_REQS_10_IPRF_total_count,             0
DRAM_NUM_REQS_10_IPRF_total_pct,         -nan

DRAM_NUM_REQS_10_DPRF_count,             0
DRAM_NUM_REQS_10_DPRF_pct,         -nan
DRAM_NUM_REQS_10_DPRF_total_count,             0
DRAM_NUM_REQS_10_DPRF_total_pct,         -nan

DRAM_NUM_REQS_10_WB_count,             0
DRAM_NUM_REQS_10_WB_pct,         -nan
DRAM_NUM_REQS_10_WB_total_count,             0
DRAM_NUM_REQS_10_WB_total_pct,         -nan

DRAM_NUM_REQS_10_WB_NODIRTY_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_10_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_10_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_11_IFETCH_count,             0
DRAM_NUM_REQS_11_IFETCH_pct,         -nan
DRAM_NUM_REQS_11_IFETCH_total_count,             0
DRAM_NUM_REQS_11_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DFETCH_count,             0
DRAM_NUM_REQS_11_DFETCH_pct,         -nan
DRAM_NUM_REQS_11_DFETCH_total_count,             0
DRAM_NUM_REQS_11_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_11_DSTORE_count,             0
DRAM_NUM_REQS_11_DSTORE_pct,         -nan
DRAM_NUM_REQS_11_DSTORE_total_count,             0
DRAM_NUM_REQS_11_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_11_IPRF_count,             0
DRAM_NUM_REQS_11_IPRF_pct,         -nan
DRAM_NUM_REQS_11_IPRF_total_count,             0
DRAM_NUM_REQS_11_IPRF_total_pct,         -nan

DRAM_NUM_REQS_11_DPRF_count,             0
DRAM_NUM_REQS_11_DPRF_pct,         -nan
DRAM_NUM_REQS_11_DPRF_total_count,             0
DRAM_NUM_REQS_11_DPRF_total_pct,         -nan

DRAM_NUM_REQS_11_WB_count,             0
DRAM_NUM_REQS_11_WB_pct,         -nan
DRAM_NUM_REQS_11_WB_total_count,             0
DRAM_NUM_REQS_11_WB_total_pct,         -nan

DRAM_NUM_REQS_11_WB_NODIRTY_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_11_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_11_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_12_IFETCH_count,             0
DRAM_NUM_REQS_12_IFETCH_pct,         -nan
DRAM_NUM_REQS_12_IFETCH_total_count,             0
DRAM_NUM_REQS_12_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DFETCH_count,             0
DRAM_NUM_REQS_12_DFETCH_pct,         -nan
DRAM_NUM_REQS_12_DFETCH_total_count,             0
DRAM_NUM_REQS_12_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_12_DSTORE_count,             0
DRAM_NUM_REQS_12_DSTORE_pct,         -nan
DRAM_NUM_REQS_12_DSTORE_total_count,             0
DRAM_NUM_REQS_12_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_12_IPRF_count,             0
DRAM_NUM_REQS_12_IPRF_pct,         -nan
DRAM_NUM_REQS_12_IPRF_total_count,             0
DRAM_NUM_REQS_12_IPRF_total_pct,         -nan

DRAM_NUM_REQS_12_DPRF_count,             0
DRAM_NUM_REQS_12_DPRF_pct,         -nan
DRAM_NUM_REQS_12_DPRF_total_count,             0
DRAM_NUM_REQS_12_DPRF_total_pct,         -nan

DRAM_NUM_REQS_12_WB_count,             0
DRAM_NUM_REQS_12_WB_pct,         -nan
DRAM_NUM_REQS_12_WB_total_count,             0
DRAM_NUM_REQS_12_WB_total_pct,         -nan

DRAM_NUM_REQS_12_WB_NODIRTY_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_12_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_12_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_13_IFETCH_count,             0
DRAM_NUM_REQS_13_IFETCH_pct,         -nan
DRAM_NUM_REQS_13_IFETCH_total_count,             0
DRAM_NUM_REQS_13_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DFETCH_count,             0
DRAM_NUM_REQS_13_DFETCH_pct,         -nan
DRAM_NUM_REQS_13_DFETCH_total_count,             0
DRAM_NUM_REQS_13_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_13_DSTORE_count,             0
DRAM_NUM_REQS_13_DSTORE_pct,         -nan
DRAM_NUM_REQS_13_DSTORE_total_count,             0
DRAM_NUM_REQS_13_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_13_IPRF_count,             0
DRAM_NUM_REQS_13_IPRF_pct,         -nan
DRAM_NUM_REQS_13_IPRF_total_count,             0
DRAM_NUM_REQS_13_IPRF_total_pct,         -nan

DRAM_NUM_REQS_13_DPRF_count,             0
DRAM_NUM_REQS_13_DPRF_pct,         -nan
DRAM_NUM_REQS_13_DPRF_total_count,             0
DRAM_NUM_REQS_13_DPRF_total_pct,         -nan

DRAM_NUM_REQS_13_WB_count,             0
DRAM_NUM_REQS_13_WB_pct,         -nan
DRAM_NUM_REQS_13_WB_total_count,             0
DRAM_NUM_REQS_13_WB_total_pct,         -nan

DRAM_NUM_REQS_13_WB_NODIRTY_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_13_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_13_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_14_IFETCH_count,             0
DRAM_NUM_REQS_14_IFETCH_pct,         -nan
DRAM_NUM_REQS_14_IFETCH_total_count,             0
DRAM_NUM_REQS_14_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DFETCH_count,             0
DRAM_NUM_REQS_14_DFETCH_pct,         -nan
DRAM_NUM_REQS_14_DFETCH_total_count,             0
DRAM_NUM_REQS_14_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_14_DSTORE_count,             0
DRAM_NUM_REQS_14_DSTORE_pct,         -nan
DRAM_NUM_REQS_14_DSTORE_total_count,             0
DRAM_NUM_REQS_14_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_14_IPRF_count,             0
DRAM_NUM_REQS_14_IPRF_pct,         -nan
DRAM_NUM_REQS_14_IPRF_total_count,             0
DRAM_NUM_REQS_14_IPRF_total_pct,         -nan

DRAM_NUM_REQS_14_DPRF_count,             0
DRAM_NUM_REQS_14_DPRF_pct,         -nan
DRAM_NUM_REQS_14_DPRF_total_count,             0
DRAM_NUM_REQS_14_DPRF_total_pct,         -nan

DRAM_NUM_REQS_14_WB_count,             0
DRAM_NUM_REQS_14_WB_pct,         -nan
DRAM_NUM_REQS_14_WB_total_count,             0
DRAM_NUM_REQS_14_WB_total_pct,         -nan

DRAM_NUM_REQS_14_WB_NODIRTY_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_14_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_14_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_15_IFETCH_count,             0
DRAM_NUM_REQS_15_IFETCH_pct,         -nan
DRAM_NUM_REQS_15_IFETCH_total_count,             0
DRAM_NUM_REQS_15_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DFETCH_count,             0
DRAM_NUM_REQS_15_DFETCH_pct,         -nan
DRAM_NUM_REQS_15_DFETCH_total_count,             0
DRAM_NUM_REQS_15_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_15_DSTORE_count,             0
DRAM_NUM_REQS_15_DSTORE_pct,         -nan
DRAM_NUM_REQS_15_DSTORE_total_count,             0
DRAM_NUM_REQS_15_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_15_IPRF_count,             0
DRAM_NUM_REQS_15_IPRF_pct,         -nan
DRAM_NUM_REQS_15_IPRF_total_count,             0
DRAM_NUM_REQS_15_IPRF_total_pct,         -nan

DRAM_NUM_REQS_15_DPRF_count,             0
DRAM_NUM_REQS_15_DPRF_pct,         -nan
DRAM_NUM_REQS_15_DPRF_total_count,             0
DRAM_NUM_REQS_15_DPRF_total_pct,         -nan

DRAM_NUM_REQS_15_WB_count,             0
DRAM_NUM_REQS_15_WB_pct,         -nan
DRAM_NUM_REQS_15_WB_total_count,             0
DRAM_NUM_REQS_15_WB_total_pct,         -nan

DRAM_NUM_REQS_15_WB_NODIRTY_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_15_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_15_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_16_IFETCH_count,             0
DRAM_NUM_REQS_16_IFETCH_pct,         -nan
DRAM_NUM_REQS_16_IFETCH_total_count,             0
DRAM_NUM_REQS_16_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DFETCH_count,             0
DRAM_NUM_REQS_16_DFETCH_pct,         -nan
DRAM_NUM_REQS_16_DFETCH_total_count,             0
DRAM_NUM_REQS_16_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_16_DSTORE_count,             0
DRAM_NUM_REQS_16_DSTORE_pct,         -nan
DRAM_NUM_REQS_16_DSTORE_total_count,             0
DRAM_NUM_REQS_16_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_16_IPRF_count,             0
DRAM_NUM_REQS_16_IPRF_pct,         -nan
DRAM_NUM_REQS_16_IPRF_total_count,             0
DRAM_NUM_REQS_16_IPRF_total_pct,         -nan

DRAM_NUM_REQS_16_DPRF_count,             0
DRAM_NUM_REQS_16_DPRF_pct,         -nan
DRAM_NUM_REQS_16_DPRF_total_count,             0
DRAM_NUM_REQS_16_DPRF_total_pct,         -nan

DRAM_NUM_REQS_16_WB_count,             0
DRAM_NUM_REQS_16_WB_pct,         -nan
DRAM_NUM_REQS_16_WB_total_count,             0
DRAM_NUM_REQS_16_WB_total_pct,         -nan

DRAM_NUM_REQS_16_WB_NODIRTY_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_16_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_16_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_17_IFETCH_count,             0
DRAM_NUM_REQS_17_IFETCH_pct,         -nan
DRAM_NUM_REQS_17_IFETCH_total_count,             0
DRAM_NUM_REQS_17_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DFETCH_count,             0
DRAM_NUM_REQS_17_DFETCH_pct,         -nan
DRAM_NUM_REQS_17_DFETCH_total_count,             0
DRAM_NUM_REQS_17_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_17_DSTORE_count,             0
DRAM_NUM_REQS_17_DSTORE_pct,         -nan
DRAM_NUM_REQS_17_DSTORE_total_count,             0
DRAM_NUM_REQS_17_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_17_IPRF_count,             0
DRAM_NUM_REQS_17_IPRF_pct,         -nan
DRAM_NUM_REQS_17_IPRF_total_count,             0
DRAM_NUM_REQS_17_IPRF_total_pct,         -nan

DRAM_NUM_REQS_17_DPRF_count,             0
DRAM_NUM_REQS_17_DPRF_pct,         -nan
DRAM_NUM_REQS_17_DPRF_total_count,             0
DRAM_NUM_REQS_17_DPRF_total_pct,         -nan

DRAM_NUM_REQS_17_WB_count,             0
DRAM_NUM_REQS_17_WB_pct,         -nan
DRAM_NUM_REQS_17_WB_total_count,             0
DRAM_NUM_REQS_17_WB_total_pct,         -nan

DRAM_NUM_REQS_17_WB_NODIRTY_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_17_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_17_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_18_IFETCH_count,             0
DRAM_NUM_REQS_18_IFETCH_pct,         -nan
DRAM_NUM_REQS_18_IFETCH_total_count,             0
DRAM_NUM_REQS_18_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DFETCH_count,             0
DRAM_NUM_REQS_18_DFETCH_pct,         -nan
DRAM_NUM_REQS_18_DFETCH_total_count,             0
DRAM_NUM_REQS_18_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_18_DSTORE_count,             0
DRAM_NUM_REQS_18_DSTORE_pct,         -nan
DRAM_NUM_REQS_18_DSTORE_total_count,             0
DRAM_NUM_REQS_18_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_18_IPRF_count,             0
DRAM_NUM_REQS_18_IPRF_pct,         -nan
DRAM_NUM_REQS_18_IPRF_total_count,             0
DRAM_NUM_REQS_18_IPRF_total_pct,         -nan

DRAM_NUM_REQS_18_DPRF_count,             0
DRAM_NUM_REQS_18_DPRF_pct,         -nan
DRAM_NUM_REQS_18_DPRF_total_count,             0
DRAM_NUM_REQS_18_DPRF_total_pct,         -nan

DRAM_NUM_REQS_18_WB_count,             0
DRAM_NUM_REQS_18_WB_pct,         -nan
DRAM_NUM_REQS_18_WB_total_count,             0
DRAM_NUM_REQS_18_WB_total_pct,         -nan

DRAM_NUM_REQS_18_WB_NODIRTY_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_18_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_18_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_19_IFETCH_count,             0
DRAM_NUM_REQS_19_IFETCH_pct,         -nan
DRAM_NUM_REQS_19_IFETCH_total_count,             0
DRAM_NUM_REQS_19_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DFETCH_count,             0
DRAM_NUM_REQS_19_DFETCH_pct,         -nan
DRAM_NUM_REQS_19_DFETCH_total_count,             0
DRAM_NUM_REQS_19_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_19_DSTORE_count,             0
DRAM_NUM_REQS_19_DSTORE_pct,         -nan
DRAM_NUM_REQS_19_DSTORE_total_count,             0
DRAM_NUM_REQS_19_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_19_IPRF_count,             0
DRAM_NUM_REQS_19_IPRF_pct,         -nan
DRAM_NUM_REQS_19_IPRF_total_count,             0
DRAM_NUM_REQS_19_IPRF_total_pct,         -nan

DRAM_NUM_REQS_19_DPRF_count,             0
DRAM_NUM_REQS_19_DPRF_pct,         -nan
DRAM_NUM_REQS_19_DPRF_total_count,             0
DRAM_NUM_REQS_19_DPRF_total_pct,         -nan

DRAM_NUM_REQS_19_WB_count,             0
DRAM_NUM_REQS_19_WB_pct,         -nan
DRAM_NUM_REQS_19_WB_total_count,             0
DRAM_NUM_REQS_19_WB_total_pct,         -nan

DRAM_NUM_REQS_19_WB_NODIRTY_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_19_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_19_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_20_IFETCH_count,             0
DRAM_NUM_REQS_20_IFETCH_pct,         -nan
DRAM_NUM_REQS_20_IFETCH_total_count,             0
DRAM_NUM_REQS_20_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DFETCH_count,             0
DRAM_NUM_REQS_20_DFETCH_pct,         -nan
DRAM_NUM_REQS_20_DFETCH_total_count,             0
DRAM_NUM_REQS_20_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_20_DSTORE_count,             0
DRAM_NUM_REQS_20_DSTORE_pct,         -nan
DRAM_NUM_REQS_20_DSTORE_total_count,             0
DRAM_NUM_REQS_20_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_20_IPRF_count,             0
DRAM_NUM_REQS_20_IPRF_pct,         -nan
DRAM_NUM_REQS_20_IPRF_total_count,             0
DRAM_NUM_REQS_20_IPRF_total_pct,         -nan

DRAM_NUM_REQS_20_DPRF_count,             0
DRAM_NUM_REQS_20_DPRF_pct,         -nan
DRAM_NUM_REQS_20_DPRF_total_count,             0
DRAM_NUM_REQS_20_DPRF_total_pct,         -nan

DRAM_NUM_REQS_20_WB_count,             0
DRAM_NUM_REQS_20_WB_pct,         -nan
DRAM_NUM_REQS_20_WB_total_count,             0
DRAM_NUM_REQS_20_WB_total_pct,         -nan

DRAM_NUM_REQS_20_WB_NODIRTY_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_20_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_20_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_21_IFETCH_count,             0
DRAM_NUM_REQS_21_IFETCH_pct,         -nan
DRAM_NUM_REQS_21_IFETCH_total_count,             0
DRAM_NUM_REQS_21_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DFETCH_count,             0
DRAM_NUM_REQS_21_DFETCH_pct,         -nan
DRAM_NUM_REQS_21_DFETCH_total_count,             0
DRAM_NUM_REQS_21_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_21_DSTORE_count,             0
DRAM_NUM_REQS_21_DSTORE_pct,         -nan
DRAM_NUM_REQS_21_DSTORE_total_count,             0
DRAM_NUM_REQS_21_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_21_IPRF_count,             0
DRAM_NUM_REQS_21_IPRF_pct,         -nan
DRAM_NUM_REQS_21_IPRF_total_count,             0
DRAM_NUM_REQS_21_IPRF_total_pct,         -nan

DRAM_NUM_REQS_21_DPRF_count,             0
DRAM_NUM_REQS_21_DPRF_pct,         -nan
DRAM_NUM_REQS_21_DPRF_total_count,             0
DRAM_NUM_REQS_21_DPRF_total_pct,         -nan

DRAM_NUM_REQS_21_WB_count,             0
DRAM_NUM_REQS_21_WB_pct,         -nan
DRAM_NUM_REQS_21_WB_total_count,             0
DRAM_NUM_REQS_21_WB_total_pct,         -nan

DRAM_NUM_REQS_21_WB_NODIRTY_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_21_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_21_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_22_IFETCH_count,             0
DRAM_NUM_REQS_22_IFETCH_pct,         -nan
DRAM_NUM_REQS_22_IFETCH_total_count,             0
DRAM_NUM_REQS_22_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DFETCH_count,             0
DRAM_NUM_REQS_22_DFETCH_pct,         -nan
DRAM_NUM_REQS_22_DFETCH_total_count,             0
DRAM_NUM_REQS_22_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_22_DSTORE_count,             0
DRAM_NUM_REQS_22_DSTORE_pct,         -nan
DRAM_NUM_REQS_22_DSTORE_total_count,             0
DRAM_NUM_REQS_22_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_22_IPRF_count,             0
DRAM_NUM_REQS_22_IPRF_pct,         -nan
DRAM_NUM_REQS_22_IPRF_total_count,             0
DRAM_NUM_REQS_22_IPRF_total_pct,         -nan

DRAM_NUM_REQS_22_DPRF_count,             0
DRAM_NUM_REQS_22_DPRF_pct,         -nan
DRAM_NUM_REQS_22_DPRF_total_count,             0
DRAM_NUM_REQS_22_DPRF_total_pct,         -nan

DRAM_NUM_REQS_22_WB_count,             0
DRAM_NUM_REQS_22_WB_pct,         -nan
DRAM_NUM_REQS_22_WB_total_count,             0
DRAM_NUM_REQS_22_WB_total_pct,         -nan

DRAM_NUM_REQS_22_WB_NODIRTY_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_22_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_22_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_23_IFETCH_count,             0
DRAM_NUM_REQS_23_IFETCH_pct,         -nan
DRAM_NUM_REQS_23_IFETCH_total_count,             0
DRAM_NUM_REQS_23_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DFETCH_count,             0
DRAM_NUM_REQS_23_DFETCH_pct,         -nan
DRAM_NUM_REQS_23_DFETCH_total_count,             0
DRAM_NUM_REQS_23_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_23_DSTORE_count,             0
DRAM_NUM_REQS_23_DSTORE_pct,         -nan
DRAM_NUM_REQS_23_DSTORE_total_count,             0
DRAM_NUM_REQS_23_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_23_IPRF_count,             0
DRAM_NUM_REQS_23_IPRF_pct,         -nan
DRAM_NUM_REQS_23_IPRF_total_count,             0
DRAM_NUM_REQS_23_IPRF_total_pct,         -nan

DRAM_NUM_REQS_23_DPRF_count,             0
DRAM_NUM_REQS_23_DPRF_pct,         -nan
DRAM_NUM_REQS_23_DPRF_total_count,             0
DRAM_NUM_REQS_23_DPRF_total_pct,         -nan

DRAM_NUM_REQS_23_WB_count,             0
DRAM_NUM_REQS_23_WB_pct,         -nan
DRAM_NUM_REQS_23_WB_total_count,             0
DRAM_NUM_REQS_23_WB_total_pct,         -nan

DRAM_NUM_REQS_23_WB_NODIRTY_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_23_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_23_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_24_IFETCH_count,             0
DRAM_NUM_REQS_24_IFETCH_pct,         -nan
DRAM_NUM_REQS_24_IFETCH_total_count,             0
DRAM_NUM_REQS_24_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DFETCH_count,             0
DRAM_NUM_REQS_24_DFETCH_pct,         -nan
DRAM_NUM_REQS_24_DFETCH_total_count,             0
DRAM_NUM_REQS_24_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_24_DSTORE_count,             0
DRAM_NUM_REQS_24_DSTORE_pct,         -nan
DRAM_NUM_REQS_24_DSTORE_total_count,             0
DRAM_NUM_REQS_24_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_24_IPRF_count,             0
DRAM_NUM_REQS_24_IPRF_pct,         -nan
DRAM_NUM_REQS_24_IPRF_total_count,             0
DRAM_NUM_REQS_24_IPRF_total_pct,         -nan

DRAM_NUM_REQS_24_DPRF_count,             0
DRAM_NUM_REQS_24_DPRF_pct,         -nan
DRAM_NUM_REQS_24_DPRF_total_count,             0
DRAM_NUM_REQS_24_DPRF_total_pct,         -nan

DRAM_NUM_REQS_24_WB_count,             0
DRAM_NUM_REQS_24_WB_pct,         -nan
DRAM_NUM_REQS_24_WB_total_count,             0
DRAM_NUM_REQS_24_WB_total_pct,         -nan

DRAM_NUM_REQS_24_WB_NODIRTY_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_24_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_24_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_25_IFETCH_count,             0
DRAM_NUM_REQS_25_IFETCH_pct,         -nan
DRAM_NUM_REQS_25_IFETCH_total_count,             0
DRAM_NUM_REQS_25_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DFETCH_count,             0
DRAM_NUM_REQS_25_DFETCH_pct,         -nan
DRAM_NUM_REQS_25_DFETCH_total_count,             0
DRAM_NUM_REQS_25_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_25_DSTORE_count,             0
DRAM_NUM_REQS_25_DSTORE_pct,         -nan
DRAM_NUM_REQS_25_DSTORE_total_count,             0
DRAM_NUM_REQS_25_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_25_IPRF_count,             0
DRAM_NUM_REQS_25_IPRF_pct,         -nan
DRAM_NUM_REQS_25_IPRF_total_count,             0
DRAM_NUM_REQS_25_IPRF_total_pct,         -nan

DRAM_NUM_REQS_25_DPRF_count,             0
DRAM_NUM_REQS_25_DPRF_pct,         -nan
DRAM_NUM_REQS_25_DPRF_total_count,             0
DRAM_NUM_REQS_25_DPRF_total_pct,         -nan

DRAM_NUM_REQS_25_WB_count,             0
DRAM_NUM_REQS_25_WB_pct,         -nan
DRAM_NUM_REQS_25_WB_total_count,             0
DRAM_NUM_REQS_25_WB_total_pct,         -nan

DRAM_NUM_REQS_25_WB_NODIRTY_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_25_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_25_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_26_IFETCH_count,             0
DRAM_NUM_REQS_26_IFETCH_pct,         -nan
DRAM_NUM_REQS_26_IFETCH_total_count,             0
DRAM_NUM_REQS_26_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DFETCH_count,             0
DRAM_NUM_REQS_26_DFETCH_pct,         -nan
DRAM_NUM_REQS_26_DFETCH_total_count,             0
DRAM_NUM_REQS_26_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_26_DSTORE_count,             0
DRAM_NUM_REQS_26_DSTORE_pct,         -nan
DRAM_NUM_REQS_26_DSTORE_total_count,             0
DRAM_NUM_REQS_26_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_26_IPRF_count,             0
DRAM_NUM_REQS_26_IPRF_pct,         -nan
DRAM_NUM_REQS_26_IPRF_total_count,             0
DRAM_NUM_REQS_26_IPRF_total_pct,         -nan

DRAM_NUM_REQS_26_DPRF_count,             0
DRAM_NUM_REQS_26_DPRF_pct,         -nan
DRAM_NUM_REQS_26_DPRF_total_count,             0
DRAM_NUM_REQS_26_DPRF_total_pct,         -nan

DRAM_NUM_REQS_26_WB_count,             0
DRAM_NUM_REQS_26_WB_pct,         -nan
DRAM_NUM_REQS_26_WB_total_count,             0
DRAM_NUM_REQS_26_WB_total_pct,         -nan

DRAM_NUM_REQS_26_WB_NODIRTY_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_26_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_26_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_27_IFETCH_count,             0
DRAM_NUM_REQS_27_IFETCH_pct,         -nan
DRAM_NUM_REQS_27_IFETCH_total_count,             0
DRAM_NUM_REQS_27_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DFETCH_count,             0
DRAM_NUM_REQS_27_DFETCH_pct,         -nan
DRAM_NUM_REQS_27_DFETCH_total_count,             0
DRAM_NUM_REQS_27_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_27_DSTORE_count,             0
DRAM_NUM_REQS_27_DSTORE_pct,         -nan
DRAM_NUM_REQS_27_DSTORE_total_count,             0
DRAM_NUM_REQS_27_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_27_IPRF_count,             0
DRAM_NUM_REQS_27_IPRF_pct,         -nan
DRAM_NUM_REQS_27_IPRF_total_count,             0
DRAM_NUM_REQS_27_IPRF_total_pct,         -nan

DRAM_NUM_REQS_27_DPRF_count,             0
DRAM_NUM_REQS_27_DPRF_pct,         -nan
DRAM_NUM_REQS_27_DPRF_total_count,             0
DRAM_NUM_REQS_27_DPRF_total_pct,         -nan

DRAM_NUM_REQS_27_WB_count,             0
DRAM_NUM_REQS_27_WB_pct,         -nan
DRAM_NUM_REQS_27_WB_total_count,             0
DRAM_NUM_REQS_27_WB_total_pct,         -nan

DRAM_NUM_REQS_27_WB_NODIRTY_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_27_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_27_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_28_IFETCH_count,             0
DRAM_NUM_REQS_28_IFETCH_pct,         -nan
DRAM_NUM_REQS_28_IFETCH_total_count,             0
DRAM_NUM_REQS_28_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DFETCH_count,             0
DRAM_NUM_REQS_28_DFETCH_pct,         -nan
DRAM_NUM_REQS_28_DFETCH_total_count,             0
DRAM_NUM_REQS_28_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_28_DSTORE_count,             0
DRAM_NUM_REQS_28_DSTORE_pct,         -nan
DRAM_NUM_REQS_28_DSTORE_total_count,             0
DRAM_NUM_REQS_28_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_28_IPRF_count,             0
DRAM_NUM_REQS_28_IPRF_pct,         -nan
DRAM_NUM_REQS_28_IPRF_total_count,             0
DRAM_NUM_REQS_28_IPRF_total_pct,         -nan

DRAM_NUM_REQS_28_DPRF_count,             0
DRAM_NUM_REQS_28_DPRF_pct,         -nan
DRAM_NUM_REQS_28_DPRF_total_count,             0
DRAM_NUM_REQS_28_DPRF_total_pct,         -nan

DRAM_NUM_REQS_28_WB_count,             0
DRAM_NUM_REQS_28_WB_pct,         -nan
DRAM_NUM_REQS_28_WB_total_count,             0
DRAM_NUM_REQS_28_WB_total_pct,         -nan

DRAM_NUM_REQS_28_WB_NODIRTY_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_28_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_28_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_29_IFETCH_count,             0
DRAM_NUM_REQS_29_IFETCH_pct,         -nan
DRAM_NUM_REQS_29_IFETCH_total_count,             0
DRAM_NUM_REQS_29_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DFETCH_count,             0
DRAM_NUM_REQS_29_DFETCH_pct,         -nan
DRAM_NUM_REQS_29_DFETCH_total_count,             0
DRAM_NUM_REQS_29_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_29_DSTORE_count,             0
DRAM_NUM_REQS_29_DSTORE_pct,         -nan
DRAM_NUM_REQS_29_DSTORE_total_count,             0
DRAM_NUM_REQS_29_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_29_IPRF_count,             0
DRAM_NUM_REQS_29_IPRF_pct,         -nan
DRAM_NUM_REQS_29_IPRF_total_count,             0
DRAM_NUM_REQS_29_IPRF_total_pct,         -nan

DRAM_NUM_REQS_29_DPRF_count,             0
DRAM_NUM_REQS_29_DPRF_pct,         -nan
DRAM_NUM_REQS_29_DPRF_total_count,             0
DRAM_NUM_REQS_29_DPRF_total_pct,         -nan

DRAM_NUM_REQS_29_WB_count,             0
DRAM_NUM_REQS_29_WB_pct,         -nan
DRAM_NUM_REQS_29_WB_total_count,             0
DRAM_NUM_REQS_29_WB_total_pct,         -nan

DRAM_NUM_REQS_29_WB_NODIRTY_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_29_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_29_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_30_IFETCH_count,             0
DRAM_NUM_REQS_30_IFETCH_pct,         -nan
DRAM_NUM_REQS_30_IFETCH_total_count,             0
DRAM_NUM_REQS_30_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DFETCH_count,             0
DRAM_NUM_REQS_30_DFETCH_pct,         -nan
DRAM_NUM_REQS_30_DFETCH_total_count,             0
DRAM_NUM_REQS_30_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_30_DSTORE_count,             0
DRAM_NUM_REQS_30_DSTORE_pct,         -nan
DRAM_NUM_REQS_30_DSTORE_total_count,             0
DRAM_NUM_REQS_30_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_30_IPRF_count,             0
DRAM_NUM_REQS_30_IPRF_pct,         -nan
DRAM_NUM_REQS_30_IPRF_total_count,             0
DRAM_NUM_REQS_30_IPRF_total_pct,         -nan

DRAM_NUM_REQS_30_DPRF_count,             0
DRAM_NUM_REQS_30_DPRF_pct,         -nan
DRAM_NUM_REQS_30_DPRF_total_count,             0
DRAM_NUM_REQS_30_DPRF_total_pct,         -nan

DRAM_NUM_REQS_30_WB_count,             0
DRAM_NUM_REQS_30_WB_pct,         -nan
DRAM_NUM_REQS_30_WB_total_count,             0
DRAM_NUM_REQS_30_WB_total_pct,         -nan

DRAM_NUM_REQS_30_WB_NODIRTY_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_30_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_30_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_31_IFETCH_count,             0
DRAM_NUM_REQS_31_IFETCH_pct,         -nan
DRAM_NUM_REQS_31_IFETCH_total_count,             0
DRAM_NUM_REQS_31_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DFETCH_count,             0
DRAM_NUM_REQS_31_DFETCH_pct,         -nan
DRAM_NUM_REQS_31_DFETCH_total_count,             0
DRAM_NUM_REQS_31_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_31_DSTORE_count,             0
DRAM_NUM_REQS_31_DSTORE_pct,         -nan
DRAM_NUM_REQS_31_DSTORE_total_count,             0
DRAM_NUM_REQS_31_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_31_IPRF_count,             0
DRAM_NUM_REQS_31_IPRF_pct,         -nan
DRAM_NUM_REQS_31_IPRF_total_count,             0
DRAM_NUM_REQS_31_IPRF_total_pct,         -nan

DRAM_NUM_REQS_31_DPRF_count,             0
DRAM_NUM_REQS_31_DPRF_pct,         -nan
DRAM_NUM_REQS_31_DPRF_total_count,             0
DRAM_NUM_REQS_31_DPRF_total_pct,         -nan

DRAM_NUM_REQS_31_WB_count,             0
DRAM_NUM_REQS_31_WB_pct,         -nan
DRAM_NUM_REQS_31_WB_total_count,             0
DRAM_NUM_REQS_31_WB_total_pct,         -nan

DRAM_NUM_REQS_31_WB_NODIRTY_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_31_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_31_WB_NODIRTY_total_pct,         -nan

DRAM_NUM_REQS_32_IFETCH_count,             0
DRAM_NUM_REQS_32_IFETCH_pct,         -nan
DRAM_NUM_REQS_32_IFETCH_total_count,             0
DRAM_NUM_REQS_32_IFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DFETCH_count,             0
DRAM_NUM_REQS_32_DFETCH_pct,         -nan
DRAM_NUM_REQS_32_DFETCH_total_count,             0
DRAM_NUM_REQS_32_DFETCH_total_pct,         -nan

DRAM_NUM_REQS_32_DSTORE_count,             0
DRAM_NUM_REQS_32_DSTORE_pct,         -nan
DRAM_NUM_REQS_32_DSTORE_total_count,             0
DRAM_NUM_REQS_32_DSTORE_total_pct,         -nan

DRAM_NUM_REQS_32_IPRF_count,             0
DRAM_NUM_REQS_32_IPRF_pct,         -nan
DRAM_NUM_REQS_32_IPRF_total_count,             0
DRAM_NUM_REQS_32_IPRF_total_pct,         -nan

DRAM_NUM_REQS_32_DPRF_count,             0
DRAM_NUM_REQS_32_DPRF_pct,         -nan
DRAM_NUM_REQS_32_DPRF_total_count,             0
DRAM_NUM_REQS_32_DPRF_total_pct,         -nan

DRAM_NUM_REQS_32_WB_count,             0
DRAM_NUM_REQS_32_WB_pct,         -nan
DRAM_NUM_REQS_32_WB_total_count,             0
DRAM_NUM_REQS_32_WB_total_pct,         -nan

DRAM_NUM_REQS_32_WB_NODIRTY_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_pct,         -nan
DRAM_NUM_REQS_32_WB_NODIRTY_total_count,             0
DRAM_NUM_REQS_32_WB_NODIRTY_total_pct,         -nan

DRAM_BOTTLENECK_BUS_0_count,             0
DRAM_BOTTLENECK_BUS_0_pct,         -nan
DRAM_BOTTLENECK_BUS_0_total_count,             0
DRAM_BOTTLENECK_BUS_0_total_pct,         -nan

DRAM_BOTTLENECK_BUS_10_count,             0
DRAM_BOTTLENECK_BUS_10_pct,         -nan
DRAM_BOTTLENECK_BUS_10_total_count,             0
DRAM_BOTTLENECK_BUS_10_total_pct,         -nan

DRAM_BOTTLENECK_BUS_20_count,             0
DRAM_BOTTLENECK_BUS_20_pct,         -nan
DRAM_BOTTLENECK_BUS_20_total_count,             0
DRAM_BOTTLENECK_BUS_20_total_pct,         -nan

DRAM_BOTTLENECK_BUS_30_count,             0
DRAM_BOTTLENECK_BUS_30_pct,         -nan
DRAM_BOTTLENECK_BUS_30_total_count,             0
DRAM_BOTTLENECK_BUS_30_total_pct,         -nan

DRAM_BOTTLENECK_BUS_40_count,             0
DRAM_BOTTLENECK_BUS_40_pct,         -nan
DRAM_BOTTLENECK_BUS_40_total_count,             0
DRAM_BOTTLENECK_BUS_40_total_pct,         -nan

DRAM_BOTTLENECK_BUS_50_count,             0
DRAM_BOTTLENECK_BUS_50_pct,         -nan
DRAM_BOTTLENECK_BUS_50_total_count,             0
DRAM_BOTTLENECK_BUS_50_total_pct,         -nan

DRAM_BOTTLENECK_BUS_60_count,             0
DRAM_BOTTLENECK_BUS_60_pct,         -nan
DRAM_BOTTLENECK_BUS_60_total_count,             0
DRAM_BOTTLENECK_BUS_60_total_pct,         -nan

DRAM_BOTTLENECK_BUS_70_count,             0
DRAM_BOTTLENECK_BUS_70_pct,         -nan
DRAM_BOTTLENECK_BUS_70_total_count,             0
DRAM_BOTTLENECK_BUS_70_total_pct,         -nan

DRAM_BOTTLENECK_BUS_80_count,             0
DRAM_BOTTLENECK_BUS_80_pct,         -nan
DRAM_BOTTLENECK_BUS_80_total_count,             0
DRAM_BOTTLENECK_BUS_80_total_pct,         -nan

DRAM_BOTTLENECK_BUS_90_count,             0
DRAM_BOTTLENECK_BUS_90_pct,         -nan
DRAM_BOTTLENECK_BUS_90_total_count,             0
DRAM_BOTTLENECK_BUS_90_total_pct,         -nan

DRAM_BOTTLENECK_BUS_100_count,             0
DRAM_BOTTLENECK_BUS_100_pct,         -nan
DRAM_BOTTLENECK_BUS_100_total_count,             0
DRAM_BOTTLENECK_BUS_100_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_count,             0
DRAM_BOTTLENECK_BUS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BUS_100_sum_total_count,             0
DRAM_BOTTLENECK_BUS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BUS_100_mean,         -nan
DRAM_BOTTLENECK_BUS_100_stddev,         -nan
DRAM_BOTTLENECK_BUS_100_total_mean,         -nan
DRAM_BOTTLENECK_BUS_100_total_stddev,         -nan

DRAM_BOTTLENECK_BANKS_0_count,             0
DRAM_BOTTLENECK_BANKS_0_pct,         -nan
DRAM_BOTTLENECK_BANKS_0_total_count,             0
DRAM_BOTTLENECK_BANKS_0_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_10_count,             0
DRAM_BOTTLENECK_BANKS_10_pct,         -nan
DRAM_BOTTLENECK_BANKS_10_total_count,             0
DRAM_BOTTLENECK_BANKS_10_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_20_count,             0
DRAM_BOTTLENECK_BANKS_20_pct,         -nan
DRAM_BOTTLENECK_BANKS_20_total_count,             0
DRAM_BOTTLENECK_BANKS_20_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_30_count,             0
DRAM_BOTTLENECK_BANKS_30_pct,         -nan
DRAM_BOTTLENECK_BANKS_30_total_count,             0
DRAM_BOTTLENECK_BANKS_30_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_40_count,             0
DRAM_BOTTLENECK_BANKS_40_pct,         -nan
DRAM_BOTTLENECK_BANKS_40_total_count,             0
DRAM_BOTTLENECK_BANKS_40_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_50_count,             0
DRAM_BOTTLENECK_BANKS_50_pct,         -nan
DRAM_BOTTLENECK_BANKS_50_total_count,             0
DRAM_BOTTLENECK_BANKS_50_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_60_count,             0
DRAM_BOTTLENECK_BANKS_60_pct,         -nan
DRAM_BOTTLENECK_BANKS_60_total_count,             0
DRAM_BOTTLENECK_BANKS_60_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_70_count,             0
DRAM_BOTTLENECK_BANKS_70_pct,         -nan
DRAM_BOTTLENECK_BANKS_70_total_count,             0
DRAM_BOTTLENECK_BANKS_70_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_80_count,             0
DRAM_BOTTLENECK_BANKS_80_pct,         -nan
DRAM_BOTTLENECK_BANKS_80_total_count,             0
DRAM_BOTTLENECK_BANKS_80_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_90_count,             0
DRAM_BOTTLENECK_BANKS_90_pct,         -nan
DRAM_BOTTLENECK_BANKS_90_total_count,             0
DRAM_BOTTLENECK_BANKS_90_total_pct,         -nan

DRAM_BOTTLENECK_BANKS_100_count,             0
DRAM_BOTTLENECK_BANKS_100_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_total_count,             0
DRAM_BOTTLENECK_BANKS_100_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_sum_total_count,             0
DRAM_BOTTLENECK_BANKS_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_BANKS_100_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_stddev,         -nan
DRAM_BOTTLENECK_BANKS_100_total_mean,         -nan
DRAM_BOTTLENECK_BANKS_100_total_stddev,         -nan

DRAM_BOTTLENECK_FAW_0_count,             0
DRAM_BOTTLENECK_FAW_0_pct,         -nan
DRAM_BOTTLENECK_FAW_0_total_count,             0
DRAM_BOTTLENECK_FAW_0_total_pct,         -nan

DRAM_BOTTLENECK_FAW_10_count,             0
DRAM_BOTTLENECK_FAW_10_pct,         -nan
DRAM_BOTTLENECK_FAW_10_total_count,             0
DRAM_BOTTLENECK_FAW_10_total_pct,         -nan

DRAM_BOTTLENECK_FAW_20_count,             0
DRAM_BOTTLENECK_FAW_20_pct,         -nan
DRAM_BOTTLENECK_FAW_20_total_count,             0
DRAM_BOTTLENECK_FAW_20_total_pct,         -nan

DRAM_BOTTLENECK_FAW_30_count,             0
DRAM_BOTTLENECK_FAW_30_pct,         -nan
DRAM_BOTTLENECK_FAW_30_total_count,             0
DRAM_BOTTLENECK_FAW_30_total_pct,         -nan

DRAM_BOTTLENECK_FAW_40_count,             0
DRAM_BOTTLENECK_FAW_40_pct,         -nan
DRAM_BOTTLENECK_FAW_40_total_count,             0
DRAM_BOTTLENECK_FAW_40_total_pct,         -nan

DRAM_BOTTLENECK_FAW_50_count,             0
DRAM_BOTTLENECK_FAW_50_pct,         -nan
DRAM_BOTTLENECK_FAW_50_total_count,             0
DRAM_BOTTLENECK_FAW_50_total_pct,         -nan

DRAM_BOTTLENECK_FAW_60_count,             0
DRAM_BOTTLENECK_FAW_60_pct,         -nan
DRAM_BOTTLENECK_FAW_60_total_count,             0
DRAM_BOTTLENECK_FAW_60_total_pct,         -nan

DRAM_BOTTLENECK_FAW_70_count,             0
DRAM_BOTTLENECK_FAW_70_pct,         -nan
DRAM_BOTTLENECK_FAW_70_total_count,             0
DRAM_BOTTLENECK_FAW_70_total_pct,         -nan

DRAM_BOTTLENECK_FAW_80_count,             0
DRAM_BOTTLENECK_FAW_80_pct,         -nan
DRAM_BOTTLENECK_FAW_80_total_count,             0
DRAM_BOTTLENECK_FAW_80_total_pct,         -nan

DRAM_BOTTLENECK_FAW_90_count,             0
DRAM_BOTTLENECK_FAW_90_pct,         -nan
DRAM_BOTTLENECK_FAW_90_total_count,             0
DRAM_BOTTLENECK_FAW_90_total_pct,         -nan

DRAM_BOTTLENECK_FAW_100_count,             0
DRAM_BOTTLENECK_FAW_100_pct,         -nan
DRAM_BOTTLENECK_FAW_100_total_count,             0
DRAM_BOTTLENECK_FAW_100_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_count,             0
DRAM_BOTTLENECK_FAW_100_sum_pct,         -nan
DRAM_BOTTLENECK_FAW_100_sum_total_count,             0
DRAM_BOTTLENECK_FAW_100_sum_total_pct,         -nan
DRAM_BOTTLENECK_FAW_100_mean,         -nan
DRAM_BOTTLENECK_FAW_100_stddev,         -nan
DRAM_BOTTLENECK_FAW_100_total_mean,         -nan
DRAM_BOTTLENECK_FAW_100_total_stddev,         -nan

DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_count,             0
DRAM_ROW_HIT_GEN_AFTER_ROW_OPEN_STALLING_total_count,             0

KNOWN_BAD_ADDRESS_count,             0
KNOWN_BAD_ADDRESS_pct,        0.000
KNOWN_BAD_ADDRESS_total_count,             0
KNOWN_BAD_ADDRESS_total_pct,        0.000

GOOD_ADDRESS_count,       9098263
GOOD_ADDRESS_pct,      100.000
GOOD_ADDRESS_total_count,      19053972
GOOD_ADDRESS_total_pct,      100.000
GOOD_ADDRESS_sum_count,       9098263
GOOD_ADDRESS_sum_pct,      100.000
GOOD_ADDRESS_sum_total_count,      19053972
GOOD_ADDRESS_sum_total_pct,      100.000
GOOD_ADDRESS_mean,         1.00
GOOD_ADDRESS_stddev,         1.00
GOOD_ADDRESS_total_mean,         1.00
GOOD_ADDRESS_total_stddev,         1.00

BBL_LENGTH_1_count,             0
BBL_LENGTH_1_pct,         -nan
BBL_LENGTH_1_total_count,             0
BBL_LENGTH_1_total_pct,         -nan

BBL_LENGTH_2_count,             0
BBL_LENGTH_2_pct,         -nan
BBL_LENGTH_2_total_count,             0
BBL_LENGTH_2_total_pct,         -nan

BBL_LENGTH_3_count,             0
BBL_LENGTH_3_pct,         -nan
BBL_LENGTH_3_total_count,             0
BBL_LENGTH_3_total_pct,         -nan

BBL_LENGTH_4_count,             0
BBL_LENGTH_4_pct,         -nan
BBL_LENGTH_4_total_count,             0
BBL_LENGTH_4_total_pct,         -nan

BBL_LENGTH_5_count,             0
BBL_LENGTH_5_pct,         -nan
BBL_LENGTH_5_total_count,             0
BBL_LENGTH_5_total_pct,         -nan

BBL_LENGTH_6_count,             0
BBL_LENGTH_6_pct,         -nan
BBL_LENGTH_6_total_count,             0
BBL_LENGTH_6_total_pct,         -nan

BBL_LENGTH_7_count,             0
BBL_LENGTH_7_pct,         -nan
BBL_LENGTH_7_total_count,             0
BBL_LENGTH_7_total_pct,         -nan

BBL_LENGTH_8_count,             0
BBL_LENGTH_8_pct,         -nan
BBL_LENGTH_8_total_count,             0
BBL_LENGTH_8_total_pct,         -nan

BBL_LENGTH_9_count,             0
BBL_LENGTH_9_pct,         -nan
BBL_LENGTH_9_total_count,             0
BBL_LENGTH_9_total_pct,         -nan

BBL_LENGTH_10_count,             0
BBL_LENGTH_10_pct,         -nan
BBL_LENGTH_10_total_count,             0
BBL_LENGTH_10_total_pct,         -nan

BBL_LENGTH_11_count,             0
BBL_LENGTH_11_pct,         -nan
BBL_LENGTH_11_total_count,             0
BBL_LENGTH_11_total_pct,         -nan

BBL_LENGTH_12_count,             0
BBL_LENGTH_12_pct,         -nan
BBL_LENGTH_12_total_count,             0
BBL_LENGTH_12_total_pct,         -nan

BBL_LENGTH_13_count,             0
BBL_LENGTH_13_pct,         -nan
BBL_LENGTH_13_total_count,             0
BBL_LENGTH_13_total_pct,         -nan

BBL_LENGTH_14_count,             0
BBL_LENGTH_14_pct,         -nan
BBL_LENGTH_14_total_count,             0
BBL_LENGTH_14_total_pct,         -nan

BBL_LENGTH_15_count,             0
BBL_LENGTH_15_pct,         -nan
BBL_LENGTH_15_total_count,             0
BBL_LENGTH_15_total_pct,         -nan

BBL_LENGTH_16_count,             0
BBL_LENGTH_16_pct,         -nan
BBL_LENGTH_16_total_count,             0
BBL_LENGTH_16_total_pct,         -nan

BBL_LENGTH_17_count,             0
BBL_LENGTH_17_pct,         -nan
BBL_LENGTH_17_total_count,             0
BBL_LENGTH_17_total_pct,         -nan

BBL_LENGTH_18_count,             0
BBL_LENGTH_18_pct,         -nan
BBL_LENGTH_18_total_count,             0
BBL_LENGTH_18_total_pct,         -nan

BBL_LENGTH_19_count,             0
BBL_LENGTH_19_pct,         -nan
BBL_LENGTH_19_total_count,             0
BBL_LENGTH_19_total_pct,         -nan

BBL_LENGTH_20_count,             0
BBL_LENGTH_20_pct,         -nan
BBL_LENGTH_20_total_count,             0
BBL_LENGTH_20_total_pct,         -nan

BBL_LENGTH_21_count,             0
BBL_LENGTH_21_pct,         -nan
BBL_LENGTH_21_total_count,             0
BBL_LENGTH_21_total_pct,         -nan

BBL_LENGTH_22_count,             0
BBL_LENGTH_22_pct,         -nan
BBL_LENGTH_22_total_count,             0
BBL_LENGTH_22_total_pct,         -nan

BBL_LENGTH_23_count,             0
BBL_LENGTH_23_pct,         -nan
BBL_LENGTH_23_total_count,             0
BBL_LENGTH_23_total_pct,         -nan

BBL_LENGTH_24_count,             0
BBL_LENGTH_24_pct,         -nan
BBL_LENGTH_24_total_count,             0
BBL_LENGTH_24_total_pct,         -nan
BBL_LENGTH_24_sum_count,             0
BBL_LENGTH_24_sum_pct,         -nan
BBL_LENGTH_24_sum_total_count,             0
BBL_LENGTH_24_sum_total_pct,         -nan
BBL_LENGTH_24_mean,         -nan
BBL_LENGTH_24_stddev,         -nan
BBL_LENGTH_24_total_mean,         -nan
BBL_LENGTH_24_total_stddev,         -nan

BBL_DONT_END_PRED_NT_LENGTH_1_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_1_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_1_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_2_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_2_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_2_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_3_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_3_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_3_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_4_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_4_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_4_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_5_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_5_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_5_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_6_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_6_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_6_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_7_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_7_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_7_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_8_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_8_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_8_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_9_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_9_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_9_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_10_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_10_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_10_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_11_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_11_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_11_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_12_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_12_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_12_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_13_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_13_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_13_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_14_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_14_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_14_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_15_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_15_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_15_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_16_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_16_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_16_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_17_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_17_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_17_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_18_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_18_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_18_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_19_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_19_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_19_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_20_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_20_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_20_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_21_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_21_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_21_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_22_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_22_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_22_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_23_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_23_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_23_total_pct,         -nan

BBL_DONT_END_PRED_NT_LENGTH_24_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_count,             0
BBL_DONT_END_PRED_NT_LENGTH_24_sum_total_pct,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_stddev,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_mean,         -nan
BBL_DONT_END_PRED_NT_LENGTH_24_total_stddev,         -nan



