/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* SW0 */
#define SW0_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW0_0_INBUF_ENABLED 1u
#define SW0_0_INIT_DRIVESTATE 1u
#define SW0_0_INIT_MUXSEL 0u
#define SW0_0_INPUT_SYNC 2u
#define SW0_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW0_0_NUM 0u
#define SW0_0_PORT GPIO_PRT9
#define SW0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW0_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW0_INBUF_ENABLED 1u
#define SW0_INIT_DRIVESTATE 1u
#define SW0_INIT_MUXSEL 0u
#define SW0_INPUT_SYNC 2u
#define SW0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW0_NUM 0u
#define SW0_PORT GPIO_PRT9
#define SW0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW1 */
#define SW1_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW1_0_INBUF_ENABLED 1u
#define SW1_0_INIT_DRIVESTATE 1u
#define SW1_0_INIT_MUXSEL 0u
#define SW1_0_INPUT_SYNC 2u
#define SW1_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW1_0_NUM 1u
#define SW1_0_PORT GPIO_PRT9
#define SW1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW1_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW1_INBUF_ENABLED 1u
#define SW1_INIT_DRIVESTATE 1u
#define SW1_INIT_MUXSEL 0u
#define SW1_INPUT_SYNC 2u
#define SW1_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW1_NUM 1u
#define SW1_PORT GPIO_PRT9
#define SW1_SLEWRATE CY_GPIO_SLEW_FAST
#define SW1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW2 */
#define SW2_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW2_0_INBUF_ENABLED 1u
#define SW2_0_INIT_DRIVESTATE 1u
#define SW2_0_INIT_MUXSEL 0u
#define SW2_0_INPUT_SYNC 2u
#define SW2_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW2_0_NUM 3u
#define SW2_0_PORT GPIO_PRT9
#define SW2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW2_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW2_INBUF_ENABLED 1u
#define SW2_INIT_DRIVESTATE 1u
#define SW2_INIT_MUXSEL 0u
#define SW2_INPUT_SYNC 2u
#define SW2_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW2_NUM 3u
#define SW2_PORT GPIO_PRT9
#define SW2_SLEWRATE CY_GPIO_SLEW_FAST
#define SW2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW3 */
#define SW3_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW3_0_INBUF_ENABLED 1u
#define SW3_0_INIT_DRIVESTATE 1u
#define SW3_0_INIT_MUXSEL 0u
#define SW3_0_INPUT_SYNC 2u
#define SW3_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW3_0_NUM 4u
#define SW3_0_PORT GPIO_PRT9
#define SW3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW3_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW3_INBUF_ENABLED 1u
#define SW3_INIT_DRIVESTATE 1u
#define SW3_INIT_MUXSEL 0u
#define SW3_INPUT_SYNC 2u
#define SW3_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW3_NUM 4u
#define SW3_PORT GPIO_PRT9
#define SW3_SLEWRATE CY_GPIO_SLEW_FAST
#define SW3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SW4 */
#define SW4_0_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW4_0_INBUF_ENABLED 1u
#define SW4_0_INIT_DRIVESTATE 1u
#define SW4_0_INIT_MUXSEL 0u
#define SW4_0_INPUT_SYNC 2u
#define SW4_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW4_0_NUM 5u
#define SW4_0_PORT GPIO_PRT9
#define SW4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SW4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SW4_DRIVEMODE CY_GPIO_DM_PULLUP
#define SW4_INBUF_ENABLED 1u
#define SW4_INIT_DRIVESTATE 1u
#define SW4_INIT_MUXSEL 0u
#define SW4_INPUT_SYNC 2u
#define SW4_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define SW4_NUM 5u
#define SW4_PORT GPIO_PRT9
#define SW4_SLEWRATE CY_GPIO_SLEW_FAST
#define SW4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Rele_1 */
#define Rele_1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Rele_1_0_INBUF_ENABLED 0u
#define Rele_1_0_INIT_DRIVESTATE 1u
#define Rele_1_0_INIT_MUXSEL 0u
#define Rele_1_0_INPUT_SYNC 2u
#define Rele_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Rele_1_0_NUM 0u
#define Rele_1_0_PORT GPIO_PRT10
#define Rele_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Rele_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Rele_1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Rele_1_INBUF_ENABLED 0u
#define Rele_1_INIT_DRIVESTATE 1u
#define Rele_1_INIT_MUXSEL 0u
#define Rele_1_INPUT_SYNC 2u
#define Rele_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Rele_1_NUM 0u
#define Rele_1_PORT GPIO_PRT10
#define Rele_1_SLEWRATE CY_GPIO_SLEW_FAST
#define Rele_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Rele_2 */
#define Rele_2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Rele_2_0_INBUF_ENABLED 0u
#define Rele_2_0_INIT_DRIVESTATE 1u
#define Rele_2_0_INIT_MUXSEL 0u
#define Rele_2_0_INPUT_SYNC 2u
#define Rele_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Rele_2_0_NUM 1u
#define Rele_2_0_PORT GPIO_PRT10
#define Rele_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Rele_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Rele_2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Rele_2_INBUF_ENABLED 0u
#define Rele_2_INIT_DRIVESTATE 1u
#define Rele_2_INIT_MUXSEL 0u
#define Rele_2_INPUT_SYNC 2u
#define Rele_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Rele_2_NUM 1u
#define Rele_2_PORT GPIO_PRT10
#define Rele_2_SLEWRATE CY_GPIO_SLEW_FAST
#define Rele_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_rojo */
#define LED_rojo_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW_IN_OFF
#define LED_rojo_0_INBUF_ENABLED 0u
#define LED_rojo_0_INIT_DRIVESTATE 0u
#define LED_rojo_0_INIT_MUXSEL 0u
#define LED_rojo_0_INPUT_SYNC 2u
#define LED_rojo_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_rojo_0_NUM 3u
#define LED_rojo_0_PORT GPIO_PRT6
#define LED_rojo_0_SLEWRATE CY_GPIO_SLEW_SLOW
#define LED_rojo_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_rojo_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW_IN_OFF
#define LED_rojo_INBUF_ENABLED 0u
#define LED_rojo_INIT_DRIVESTATE 0u
#define LED_rojo_INIT_MUXSEL 0u
#define LED_rojo_INPUT_SYNC 2u
#define LED_rojo_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_rojo_NUM 3u
#define LED_rojo_PORT GPIO_PRT6
#define LED_rojo_SLEWRATE CY_GPIO_SLEW_SLOW
#define LED_rojo_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_1_scl */
#define I2C_1_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_scl_0_INBUF_ENABLED 1u
#define I2C_1_scl_0_INIT_DRIVESTATE 1u
#define I2C_1_scl_0_INIT_MUXSEL 19u
#define I2C_1_scl_0_INPUT_SYNC 2u
#define I2C_1_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_scl_0_NUM 4u
#define I2C_1_scl_0_PORT GPIO_PRT6
#define I2C_1_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_1_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_scl_INBUF_ENABLED 1u
#define I2C_1_scl_INIT_DRIVESTATE 1u
#define I2C_1_scl_INIT_MUXSEL 19u
#define I2C_1_scl_INPUT_SYNC 2u
#define I2C_1_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_scl_NUM 4u
#define I2C_1_scl_PORT GPIO_PRT6
#define I2C_1_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_1_sda */
#define I2C_1_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_sda_0_INBUF_ENABLED 1u
#define I2C_1_sda_0_INIT_DRIVESTATE 1u
#define I2C_1_sda_0_INIT_MUXSEL 19u
#define I2C_1_sda_0_INPUT_SYNC 2u
#define I2C_1_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_sda_0_NUM 5u
#define I2C_1_sda_0_PORT GPIO_PRT6
#define I2C_1_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_1_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_sda_INBUF_ENABLED 1u
#define I2C_1_sda_INIT_DRIVESTATE 1u
#define I2C_1_sda_INIT_MUXSEL 19u
#define I2C_1_sda_INPUT_SYNC 2u
#define I2C_1_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_sda_NUM 5u
#define I2C_1_sda_PORT GPIO_PRT6
#define I2C_1_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LED_verde */
#define LED_verde_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW_IN_OFF
#define LED_verde_0_INBUF_ENABLED 0u
#define LED_verde_0_INIT_DRIVESTATE 0u
#define LED_verde_0_INIT_MUXSEL 0u
#define LED_verde_0_INPUT_SYNC 2u
#define LED_verde_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_verde_0_NUM 1u
#define LED_verde_0_PORT GPIO_PRT7
#define LED_verde_0_SLEWRATE CY_GPIO_SLEW_SLOW
#define LED_verde_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LED_verde_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW_IN_OFF
#define LED_verde_INBUF_ENABLED 0u
#define LED_verde_INIT_DRIVESTATE 0u
#define LED_verde_INIT_MUXSEL 0u
#define LED_verde_INPUT_SYNC 2u
#define LED_verde_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LED_verde_NUM 1u
#define LED_verde_PORT GPIO_PRT7
#define LED_verde_SLEWRATE CY_GPIO_SLEW_SLOW
#define LED_verde_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OPTO_trig */
#define OPTO_trig_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OPTO_trig_0_INBUF_ENABLED 0u
#define OPTO_trig_0_INIT_DRIVESTATE 0u
#define OPTO_trig_0_INIT_MUXSEL 0u
#define OPTO_trig_0_INPUT_SYNC 2u
#define OPTO_trig_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OPTO_trig_0_NUM 3u
#define OPTO_trig_0_PORT GPIO_PRT5
#define OPTO_trig_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OPTO_trig_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OPTO_trig_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define OPTO_trig_INBUF_ENABLED 0u
#define OPTO_trig_INIT_DRIVESTATE 0u
#define OPTO_trig_INIT_MUXSEL 0u
#define OPTO_trig_INPUT_SYNC 2u
#define OPTO_trig_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OPTO_trig_NUM 3u
#define OPTO_trig_PORT GPIO_PRT5
#define OPTO_trig_SLEWRATE CY_GPIO_SLEW_FAST
#define OPTO_trig_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_rx */
#define UART_1_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_0_INBUF_ENABLED 1u
#define UART_1_rx_0_INIT_DRIVESTATE 1u
#define UART_1_rx_0_INIT_MUXSEL 18u
#define UART_1_rx_0_INPUT_SYNC 2u
#define UART_1_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_0_NUM 0u
#define UART_1_rx_0_PORT GPIO_PRT5
#define UART_1_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_INBUF_ENABLED 1u
#define UART_1_rx_INIT_DRIVESTATE 1u
#define UART_1_rx_INIT_MUXSEL 18u
#define UART_1_rx_INPUT_SYNC 2u
#define UART_1_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_NUM 0u
#define UART_1_rx_PORT GPIO_PRT5
#define UART_1_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_tx */
#define UART_1_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_0_INBUF_ENABLED 0u
#define UART_1_tx_0_INIT_DRIVESTATE 1u
#define UART_1_tx_0_INIT_MUXSEL 18u
#define UART_1_tx_0_INPUT_SYNC 2u
#define UART_1_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_0_NUM 1u
#define UART_1_tx_0_PORT GPIO_PRT5
#define UART_1_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_INBUF_ENABLED 0u
#define UART_1_tx_INIT_DRIVESTATE 1u
#define UART_1_tx_INIT_MUXSEL 18u
#define UART_1_tx_INPUT_SYNC 2u
#define UART_1_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_NUM 1u
#define UART_1_tx_PORT GPIO_PRT5
#define UART_1_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OPTO_PC817 */
#define OPTO_PC817_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define OPTO_PC817_0_INBUF_ENABLED 1u
#define OPTO_PC817_0_INIT_DRIVESTATE 0u
#define OPTO_PC817_0_INIT_MUXSEL 0u
#define OPTO_PC817_0_INPUT_SYNC 2u
#define OPTO_PC817_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define OPTO_PC817_0_NUM 2u
#define OPTO_PC817_0_PORT GPIO_PRT5
#define OPTO_PC817_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OPTO_PC817_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OPTO_PC817_DRIVEMODE CY_GPIO_DM_HIGHZ
#define OPTO_PC817_INBUF_ENABLED 1u
#define OPTO_PC817_INIT_DRIVESTATE 0u
#define OPTO_PC817_INIT_MUXSEL 0u
#define OPTO_PC817_INPUT_SYNC 2u
#define OPTO_PC817_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define OPTO_PC817_NUM 2u
#define OPTO_PC817_PORT GPIO_PRT5
#define OPTO_PC817_SLEWRATE CY_GPIO_SLEW_FAST
#define OPTO_PC817_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Encoder_ChA */
#define Encoder_ChA_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Encoder_ChA_0_INBUF_ENABLED 1u
#define Encoder_ChA_0_INIT_DRIVESTATE 0u
#define Encoder_ChA_0_INIT_MUXSEL 0u
#define Encoder_ChA_0_INPUT_SYNC 2u
#define Encoder_ChA_0_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define Encoder_ChA_0_NUM 4u
#define Encoder_ChA_0_PORT GPIO_PRT10
#define Encoder_ChA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Encoder_ChA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Encoder_ChA_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Encoder_ChA_INBUF_ENABLED 1u
#define Encoder_ChA_INIT_DRIVESTATE 0u
#define Encoder_ChA_INIT_MUXSEL 0u
#define Encoder_ChA_INPUT_SYNC 2u
#define Encoder_ChA_INTERRUPT_MODE CY_GPIO_INTR_RISING
#define Encoder_ChA_NUM 4u
#define Encoder_ChA_PORT GPIO_PRT10
#define Encoder_ChA_SLEWRATE CY_GPIO_SLEW_FAST
#define Encoder_ChA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Encoder_ChB */
#define Encoder_ChB_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Encoder_ChB_0_INBUF_ENABLED 1u
#define Encoder_ChB_0_INIT_DRIVESTATE 0u
#define Encoder_ChB_0_INIT_MUXSEL 0u
#define Encoder_ChB_0_INPUT_SYNC 2u
#define Encoder_ChB_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Encoder_ChB_0_NUM 5u
#define Encoder_ChB_0_PORT GPIO_PRT10
#define Encoder_ChB_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Encoder_ChB_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Encoder_ChB_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Encoder_ChB_INBUF_ENABLED 1u
#define Encoder_ChB_INIT_DRIVESTATE 0u
#define Encoder_ChB_INIT_MUXSEL 0u
#define Encoder_ChB_INPUT_SYNC 2u
#define Encoder_ChB_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Encoder_ChB_NUM 5u
#define Encoder_ChB_PORT GPIO_PRT10
#define Encoder_ChB_SLEWRATE CY_GPIO_SLEW_FAST
#define Encoder_ChB_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
