{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711204170283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711204170290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 21:29:30 2024 " "Processing started: Sat Mar 23 21:29:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711204170290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204170290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off do_an_1 -c do_an_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off do_an_1 -c do_an_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204170290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711204171425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711204171426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "qsys/system/synthesis/system.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "qsys/system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185555 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mm_interconnect_0_cmd_mux_002" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185603 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185614 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185625 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711204185631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185635 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_memory2_0 " "Found entity 1: system_onchip_memory2_0" {  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2 " "Found entity 1: system_nios2" {  } { { "qsys/system/synthesis/submodules/system_nios2.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_register_bank_a_module " "Found entity 1: system_nios2_cpu_register_bank_a_module" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_cpu_register_bank_b_module " "Found entity 2: system_nios2_cpu_register_bank_b_module" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_cpu_nios2_oci_debug " "Found entity 3: system_nios2_cpu_nios2_oci_debug" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_cpu_nios2_oci_break " "Found entity 4: system_nios2_cpu_nios2_oci_break" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_cpu_nios2_oci_xbrk " "Found entity 5: system_nios2_cpu_nios2_oci_xbrk" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_cpu_nios2_oci_dbrk " "Found entity 6: system_nios2_cpu_nios2_oci_dbrk" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_cpu_nios2_oci_itrace " "Found entity 7: system_nios2_cpu_nios2_oci_itrace" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_cpu_nios2_oci_td_mode " "Found entity 8: system_nios2_cpu_nios2_oci_td_mode" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_cpu_nios2_oci_dtrace " "Found entity 9: system_nios2_cpu_nios2_oci_dtrace" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_cpu_nios2_oci_fifo " "Found entity 13: system_nios2_cpu_nios2_oci_fifo" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_cpu_nios2_oci_pib " "Found entity 14: system_nios2_cpu_nios2_oci_pib" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_cpu_nios2_oci_im " "Found entity 15: system_nios2_cpu_nios2_oci_im" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_cpu_nios2_performance_monitors " "Found entity 16: system_nios2_cpu_nios2_performance_monitors" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_cpu_nios2_avalon_reg " "Found entity 17: system_nios2_cpu_nios2_avalon_reg" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_cpu_ociram_sp_ram_module " "Found entity 18: system_nios2_cpu_ociram_sp_ram_module" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_cpu_nios2_ocimem " "Found entity 19: system_nios2_cpu_nios2_ocimem" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_cpu_nios2_oci " "Found entity 20: system_nios2_cpu_nios2_oci" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_cpu " "Found entity 21: system_nios2_cpu" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_debug_slave_sysclk " "Found entity 1: system_nios2_cpu_debug_slave_sysclk" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_debug_slave_tck " "Found entity 1: system_nios2_cpu_debug_slave_tck" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_debug_slave_wrapper " "Found entity 1: system_nios2_cpu_debug_slave_wrapper" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_test_bench " "Found entity 1: system_nios2_cpu_test_bench" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185800 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185800 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185800 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185800 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_switchs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_switchs.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_SWITCHS " "Found entity 1: system_SWITCHS" {  } { { "qsys/system/synthesis/submodules/system_SWITCHS.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_SWITCHS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/custom_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/custom_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_led " "Found entity 1: custom_led" {  } { { "qsys/system/synthesis/submodules/custom_led.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/custom_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185820 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "custom_led.v " "Can't analyze file -- file custom_led.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711204185826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_led/tb_custom_led.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_led/tb_custom_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "custom_led/tb_custom_led.v" "" { Text "D:/quartus/do_an_1/custom_led/tb_custom_led.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204185835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "do_an_1.v 1 1 " "Using design file do_an_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 do_an_1 " "Found entity 1: do_an_1" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204185987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711204185987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "do_an_1 " "Elaborating entity \"do_an_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711204186004 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 do_an_1.v(24) " "Output port \"HEX0\" at do_an_1.v(24) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711204186011 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 do_an_1.v(25) " "Output port \"HEX1\" at do_an_1.v(25) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711204186011 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 do_an_1.v(26) " "Output port \"HEX2\" at do_an_1.v(26) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711204186011 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 do_an_1.v(27) " "Output port \"HEX3\" at do_an_1.v(27) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711204186011 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 do_an_1.v(28) " "Output port \"HEX4\" at do_an_1.v(28) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711204186011 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 do_an_1.v(30) " "Output port \"HEX5\" at do_an_1.v(30) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711204186011 "|do_an_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:sys " "Elaborating entity \"system\" for hierarchy \"system:sys\"" {  } { { "do_an_1.v" "sys" { Text "D:/quartus/do_an_1/do_an_1.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_led system:sys\|custom_led:leds " "Elaborating entity \"custom_led\" for hierarchy \"system:sys\|custom_led:leds\"" {  } { { "qsys/system/synthesis/system.v" "leds" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186075 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "custom_led.v(53) " "Verilog HDL Case Statement information at custom_led.v(53): all case item expressions in this case statement are onehot" {  } { { "qsys/system/synthesis/submodules/custom_led.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/custom_led.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711204186077 "|do_an_1|system:sys|custom_led:leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_SWITCHS system:sys\|system_SWITCHS:switchs " "Elaborating entity \"system_SWITCHS\" for hierarchy \"system:sys\|system_SWITCHS:switchs\"" {  } { { "qsys/system/synthesis/system.v" "switchs" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:sys\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "qsys/system/synthesis/system.v" "jtag_uart_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204186401 ""}  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204186401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/quartus/do_an_1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204186472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204186472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204186513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204186513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/quartus/do_an_1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/quartus/do_an_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204186551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204186551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/quartus/do_an_1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204186627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204186627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/quartus/do_an_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204186717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204186717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/quartus/do_an_1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204186796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204186796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204186860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204187272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204187301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204187301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204187301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204187301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204187301 ""}  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204187301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2 system:sys\|system_nios2:nios2 " "Elaborating entity \"system_nios2\" for hierarchy \"system:sys\|system_nios2:nios2\"" {  } { { "qsys/system/synthesis/system.v" "nios2" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu " "Elaborating entity \"system_nios2_cpu\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\"" {  } { { "qsys/system/synthesis/submodules/system_nios2.v" "cpu" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_test_bench system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_test_bench:the_system_nios2_cpu_test_bench " "Elaborating entity \"system_nios2_cpu_test_bench\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_test_bench:the_system_nios2_cpu_test_bench\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_test_bench" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_register_bank_a_module system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a " "Elaborating entity \"system_nios2_cpu_register_bank_a_module\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_register_bank_a" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_altsyncram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188635 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204188635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204188708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204188708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_register_bank_b_module system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_b_module:system_nios2_cpu_register_bank_b " "Elaborating entity \"system_nios2_cpu_register_bank_b_module\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_b_module:system_nios2_cpu_register_bank_b\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_register_bank_b" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci " "Elaborating entity \"system_nios2_cpu_nios2_oci\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_debug system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"system_nios2_cpu_nios2_oci_debug\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_debug" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204188942 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204188942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_break system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_break:the_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"system_nios2_cpu_nios2_oci_break\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_break:the_system_nios2_cpu_nios2_oci_break\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_break" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204188959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_xbrk system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_xbrk:the_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_xbrk:the_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_xbrk" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_dbrk system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dbrk:the_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dbrk:the_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_dbrk" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_itrace system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_itrace:the_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_itrace:the_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_itrace" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_dtrace system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_dtrace" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_td_mode system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace\|system_nios2_cpu_nios2_oci_td_mode:system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace\|system_nios2_cpu_nios2_oci_td_mode:system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_fifo system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_fifo" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_compute_input_tm_cnt system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_fifo_wrptr_inc system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_fifo_cnt_inc system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_pib system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_pib:the_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"system_nios2_cpu_nios2_oci_pib\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_pib:the_system_nios2_cpu_nios2_oci_pib\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_pib" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_im system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_im:the_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"system_nios2_cpu_nios2_oci_im\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_im:the_system_nios2_cpu_nios2_oci_im\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_im" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_avalon_reg system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_avalon_reg:the_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_avalon_reg:the_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_avalon_reg" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_ocimem system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"system_nios2_cpu_nios2_ocimem\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_ocimem" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_ociram_sp_ram_module system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_ociram_sp_ram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_altsyncram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189423 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204189423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204189501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204189501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_debug_slave_wrapper system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"system_nios2_cpu_debug_slave_wrapper\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_debug_slave_wrapper" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_debug_slave_tck system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_tck:the_system_nios2_cpu_debug_slave_tck " "Elaborating entity \"system_nios2_cpu_debug_slave_tck\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_tck:the_system_nios2_cpu_debug_slave_tck\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "the_system_nios2_cpu_debug_slave_tck" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_debug_slave_sysclk system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_sysclk:the_system_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"system_nios2_cpu_debug_slave_sysclk\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_sysclk:the_system_nios2_cpu_debug_slave_sysclk\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "the_system_nios2_cpu_debug_slave_sysclk" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "system_nios2_cpu_debug_slave_phy" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204189859 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204189859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204189950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_onchip_memory2_0 system:sys\|system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_onchip_memory2_0\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/system/synthesis/system.v" "onchip_memory2_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204190009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204190067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204190106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711204190106 ""}  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711204190106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbn1 " "Found entity 1: altsyncram_vbn1" {  } { { "db/altsyncram_vbn1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_vbn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204190220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204190220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbn1 system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated " "Elaborating entity \"altsyncram_vbn1\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204190228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/quartus/do_an_1/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204190719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204190719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_vbn1.tdf" "decode3" { Text "D:/quartus/do_an_1/db/altsyncram_vbn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204190728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/quartus/do_an_1/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204190787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204190787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_vbn1.tdf" "mux2" { Text "D:/quartus/do_an_1/db/altsyncram_vbn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204190794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:sys\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/system/synthesis/system.v" "mm_interconnect_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_avalon_slave_0_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "leds_avalon_slave_0_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switchs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switchs_s1_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "switchs_s1_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router_004" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_002 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204191987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:sys\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:sys\|system_irq_mapper:irq_mapper\"" {  } { { "qsys/system/synthesis/system.v" "irq_mapper" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:sys\|altera_reset_controller:rst_controller\"" {  } { { "qsys/system/synthesis/system.v" "rst_controller" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204192154 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711204193293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.23.21:29:58 Progress: Loading sld06a70ab7/alt_sld_fab_wrapper_hw.tcl " "2024.03.23.21:29:58 Progress: Loading sld06a70ab7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204198795 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204202865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204203122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204206081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204206343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204206670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204206985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204206993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204206995 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711204207750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld06a70ab7/alt_sld_fab.v" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204208121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204208281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204208300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204208424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204208585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711204208755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204208755 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711204212579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711204213590 "|do_an_1|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711204213590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204213815 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711204214863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/do_an_1/do_an_1.map.smsg " "Generated suppressed messages file D:/quartus/do_an_1/do_an_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204215665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711204218637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711204218637 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711204218919 "|do_an_1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711204218919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1820 " "Implemented 1820 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711204218929 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711204218929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1569 " "Implemented 1569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711204218929 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711204218929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711204218929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711204218983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 21:30:18 2024 " "Processing ended: Sat Mar 23 21:30:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711204218983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711204218983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711204218983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711204218983 ""}
