<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_noc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v</a>
time_elapsed: 0.136s
ram usage: 13640 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v.html#l-3" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v:3</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
         ) (input    [els_p-1:0  ][width_p-1:0] i
                                  ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:49</a>: ... note: In file included from bsg_mem_banked_crossbar.v
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v.html#l-3" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v:3</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
         ) (input    [els_p-1:0  ][width_p-1:0] i
                     ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:49</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v.html#l-4" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v:4</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
     , output [width_p-1:0][els_p-1:0]   o
                           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:49</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v.html#l-4" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_transpose.v:4</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
     , output [width_p-1:0][els_p-1:0]   o
              ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-49" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:49</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  ( input  [i_els_p-1:0][width_p-1:0] i
                        ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
  ( input  [i_els_p-1:0][width_p-1:0] i
           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:9</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   ,input  [o_els_p-1:0][i_els_p-1:0] sel_oi_one_hot_i
                        ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:9</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   ,input  [o_els_p-1:0][i_els_p-1:0] sel_oi_one_hot_i
           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:10</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   ,output [o_els_p-1:0][width_p-1:0] o
                        ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:10</a>: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
   ,output [o_els_p-1:0][width_p-1:0] o
           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:8</a>: Width of bit range is huge; vector of over 1billion bits: 0x1fffffff
  ( input  [i_els_p-1:0][width_p-1:0] i
                        ^
        <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-8" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:8</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  ( input  [i_els_p-1:0][width_p-1:0] i
           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:9</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input  [o_els_p-1:0][i_els_p-1:0] sel_oi_one_hot_i
                        ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-9" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:9</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input  [o_els_p-1:0][i_els_p-1:0] sel_oi_one_hot_i
           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:10</a>: Width of bit range is huge; vector of over 1billion bits: 0x1fffffff
   ,output [o_els_p-1:0][width_p-1:0] o
                        ^
        <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v.html#l-10" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_crossbar_o_by_i.v:10</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [o_els_p-1:0][width_p-1:0] o
           ^
                    <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-241" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:241</a>: ... note: In file included from bsg_mem_banked_crossbar.v
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:24</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [i_els_p-1:0]                  valid_i
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-25" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:25</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [i_els_p-1:0][lg_o_els_lp-1:0] sel_io_i
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:26</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [i_els_p-1:0]                 yumi_o
           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-29" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:29</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [o_els_p-1:0]                  ready_i
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-30" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:30</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [o_els_p-1:0]                 valid_o
           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:31</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [o_els_p-1:0][i_els_p-1:0]    grants_oi_one_hot_o
                        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:31</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [o_els_p-1:0][i_els_p-1:0]    grants_oi_one_hot_o
           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-34" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:34</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [i_els_p-1:0][o_els_p-1:0] sel_io_one_hot, grants_io_one_hot;
                     ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-34" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:34</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [i_els_p-1:0][o_els_p-1:0] sel_io_one_hot, grants_io_one_hot;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [o_els_p-1:0][i_els_p-1:0] sel_oi_one_hot;
                     ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-35" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:35</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [o_els_p-1:0][i_els_p-1:0] sel_oi_one_hot;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-153" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:153</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [num_ports_p-1:0]                     v_i
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-154" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:154</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [num_ports_p-1:0]                     w_i
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-155" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:155</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [num_ports_p-1:0][addr_width_lp-1:0]  addr_i
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-156" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:156</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [num_ports_p-1:0][data_width_p-1:0]   data_i
                           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-156" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:156</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [num_ports_p-1:0][data_width_p-1:0]   data_i
          ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-157" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:157</a>: Width of bit range is huge; vector of over 1billion bits: 0x1fffffff
   ,input [num_ports_p-1:0][mask_width_lp-1:0]  mask_i   
                           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-157" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:157</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,input [num_ports_p-1:0][mask_width_lp-1:0]  mask_i   
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-159" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:159</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [num_ports_p-1:0]                    yumi_o
           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-160" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:160</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [num_ports_p-1:0]                    v_o
           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-161" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:161</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [num_ports_p-1:0][data_width_p-1:0]  data_o
                            ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-161" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:161</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   ,output [num_ports_p-1:0][data_width_p-1:0]  data_o
           ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-177" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:177</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_ports_p-1:0][addr_hash_width_lp-1:0] bank_reqs;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-182" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:182</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   logic [num_ports_p-1:0][addr_width_lp-1:0] addr_r;
         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-208" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:208</a>: Operator ASSIGNW expects 60 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                                                          : ... In instance bsg_mem_banked_crossbar
    assign bank_reqs = 1&#39;b0;
                     ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-211" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:211</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   logic [num_banks_p-1:0][num_ports_p-1:0] bank_port_grants_one_hot
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-211" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:211</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   logic [num_banks_p-1:0][num_ports_p-1:0] bank_port_grants_one_hot
         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-213" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:213</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
   logic [num_banks_p-1:0]                  bank_v, bank_v_r;
         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-228" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:228</a>: Input port connection &#39;ready_i&#39; expects 3 bits on the pin connection, but pin connection&#39;s REPLICATE generates ffffffff bits.
                                                                                                                          : ... In instance bsg_mem_banked_crossbar
       ,.ready_i            ({num_banks_p{1&#39;b1}})
         ^~~~~~~
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-234" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:234</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_banks_p-1:0][data_width_p-1:0] bank_data, bank_data_out;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-234" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:234</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_banks_p-1:0][data_width_p-1:0] bank_data, bank_data_out;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-246" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:246</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_ports_p-1:0][bank_addr_width_lp-1:0] bank_req_addr;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-252" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:252</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_banks_p-1:0][bank_addr_width_lp-1:0] bank_addr;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-264" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:264</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_banks_p-1:0] bank_w, bank_w_r;
        ^
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-276" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:276</a>: Width of bit range is huge; vector of over 1billion bits: 0x1fffffff
  logic [num_banks_p-1:0][mask_width_lp-1:0] bank_mask;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-276" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:276</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_banks_p-1:0][mask_width_lp-1:0] bank_mask;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-329" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:329</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_ports_p-1:0][num_banks_p-1:0] port_bank_grants_one_hot;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v.html#l-329" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_banked_crossbar.v:329</a>: Little bit endian vector: MSB &lt; LSB of bit range: fffffffe:0
  logic [num_ports_p-1:0][num_banks_p-1:0] port_bank_grants_one_hot;
        ^
%Error: Exiting due to 4 error(s)

</pre>
</body>