###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:35:43 2023
#  Design:            system_top
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix system_top_postCTS -outDir timingReports
###############################################################
Path 1: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.529
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.552
  Arrival Time                  0.630
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                            |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset                      |           |       |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset                      | MX2XLM    | 0.000 |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset          | MX2XLM    | 0.181 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/A          |  ^   | multiplexed_reset          | DLY4X1M   | 0.000 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/Y          |  ^   | FE_PHN14_multiplexed_reset | DLY4X1M   | 0.450 |   0.630 |    0.552 | 
     | U_UART_reset_synchronizer/Q_reg[1]/RN |  ^   | FE_PHN14_multiplexed_reset | SDFFRQX1M | 0.000 |   0.630 |    0.552 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.078 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.078 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.013 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |   0.171 |    0.249 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.172 |    0.250 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |   0.223 |    0.301 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.224 |    0.302 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |   0.373 |    0.451 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.374 |    0.452 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |   0.433 |    0.511 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.434 |    0.512 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |   0.528 |    0.606 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.529 |    0.606 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[0]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.529
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.552
  Arrival Time                  0.630
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                            |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset                      |           |       |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset                      | MX2XLM    | 0.000 |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset          | MX2XLM    | 0.181 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/A          |  ^   | multiplexed_reset          | DLY4X1M   | 0.000 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/Y          |  ^   | FE_PHN14_multiplexed_reset | DLY4X1M   | 0.450 |   0.630 |    0.552 | 
     | U_UART_reset_synchronizer/Q_reg[0]/RN |  ^   | FE_PHN14_multiplexed_reset | SDFFRQX1M | 0.000 |   0.630 |    0.552 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.078 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.078 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.013 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |   0.171 |    0.249 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.172 |    0.250 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |   0.223 |    0.301 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.224 |    0.302 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |   0.373 |    0.451 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.374 |    0.452 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |   0.433 |    0.511 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.434 |    0.512 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |   0.528 |    0.606 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.529 |    0.606 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin U_reference_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[0]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.245
+ Removal                      -0.075
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.730
  Arrival Time                  0.181
  Slack Time                   12.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |  -12.911 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |  -12.911 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.181 |   0.181 |  -12.730 | 
     | U_reference_reset_synchronizer/Q_reg[0]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.181 |  -12.730 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |   24.911 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.000 |  12.000 |   24.911 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.016 |  12.016 |   24.927 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.000 |  12.016 |   24.927 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.013 |  12.029 |   24.940 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.029 |   24.940 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  12.097 |   25.007 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.097 |   25.007 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  12.159 |   25.069 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.159 |   25.070 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  12.196 |   25.106 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.198 |   25.108 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  12.242 |   25.153 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.245 |   25.156 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/RN (^) checked with 
trailing edge of 'REFERENCE_CLK'
Beginpoint: reset                                      (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.245
+ Removal                      -0.075
+ Phase Shift                 -25.000
+ Uncertainty                   0.100
= Required Time               -12.730
  Arrival Time                  0.181
  Slack Time                   12.911
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                            |      |                   |           |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------+-----------+-------+---------+----------| 
     | reset                                      |  ^   | reset             |           |       |   0.000 |  -12.911 | 
     | U_reset_multiplexer/U1/A                   |  ^   | reset             | MX2XLM    | 0.000 |   0.000 |  -12.911 | 
     | U_reset_multiplexer/U1/Y                   |  ^   | multiplexed_reset | MX2XLM    | 0.181 |   0.181 |  -12.730 | 
     | U_reference_reset_synchronizer/Q_reg[1]/RN |  ^   | multiplexed_reset | SDFFRQX1M | 0.000 |   0.181 |  -12.730 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |   24.911 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.000 |  12.000 |   24.911 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.016 |  12.016 |   24.927 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.000 |  12.016 |   24.927 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.013 |  12.029 |   24.940 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.029 |   24.940 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  12.097 |   25.007 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.097 |   25.007 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  12.159 |   25.069 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.159 |   25.070 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  12.196 |   25.106 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.198 |   25.109 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  12.242 |   25.153 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.245 |   25.156 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U_register_file/memory_reg[10][2]/CK 
Endpoint:   U_register_file/memory_reg[10][2]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: SI[0]                                (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.591
  Arrival Time                  0.000
  Slack Time                   49.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                      |      |       |           |       |  Time   |   Time   | 
     |--------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[0]                                |  ^   | SI[0] |           |       |   0.000 |  -49.591 | 
     | U_register_file/memory_reg[10][2]/SI |  ^   | SI[0] | SDFFRQX1M | 0.000 |   0.000 |  -49.591 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                             |  ^   | scan_clk                         |            |       |  50.000 |   99.591 | 
     | scan_clk__L1_I0/A                    |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.591 | 
     | scan_clk__L1_I0/Y                    |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.609 | 
     | scan_clk__L2_I1/A                    |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.609 | 
     | scan_clk__L2_I1/Y                    |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   99.659 | 
     | scan_clk__L3_I0/A                    |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   99.659 | 
     | scan_clk__L3_I0/Y                    |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   99.723 | 
     | scan_clk__L4_I0/A                    |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   99.725 | 
     | scan_clk__L4_I0/Y                    |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   99.745 | 
     | U_reference_clock_multiplexer/U1/B   |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   99.745 | 
     | U_reference_clock_multiplexer/U1/Y   |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   99.813 | 
     | multiplexed_reference_clk__L1_I0/A   |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   99.813 | 
     | multiplexed_reference_clk__L1_I0/Y   |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   99.875 | 
     | multiplexed_reference_clk__L2_I0/A   |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   99.875 | 
     | multiplexed_reference_clk__L2_I0/Y   |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   99.912 | 
     | multiplexed_reference_clk__L3_I2/A   |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.003 |  50.324 |   99.915 | 
     | multiplexed_reference_clk__L3_I2/Y   |  ^   | multiplexed_reference_clk__L3_N2 | CLKINVX40M | 0.043 |  50.367 |   99.958 | 
     | U_register_file/memory_reg[10][2]/CK |  ^   | multiplexed_reference_clk__L3_N2 | SDFFRQX1M  | 0.004 |  50.371 |   99.962 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/U_bus_
synchronizer/U0_register/Q_reg[0]/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/
Q_reg[0]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: SI[2]                                                               
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.284
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.678
  Arrival Time                  0.001
  Slack Time                   49.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                                              |  ^   | SI[2] |           |       |   0.000 |  -49.678 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | SI[2] | SDFFRQX1M | 0.001 |   0.001 |  -49.678 | 
     | nizer/U0_register/Q_reg[0]/SI                      |      |       |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   99.678 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   99.678 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   99.696 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   99.697 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |   99.746 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |   99.746 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.132 |   99.811 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |   99.812 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |   99.833 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |   99.833 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |   99.897 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |   99.897 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |   99.962 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | SDFFRQX1M  | 0.001 |  50.284 |   99.963 | 
     | nizer/U0_register/Q_reg[0]/CK                      |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U_clock_divider/counter_reg[4]/CK 
Endpoint:   U_clock_divider/counter_reg[4]/SI (^) checked with trailing edge of 
'SCAN_CLK'
Beginpoint: SI[1]                             (^) triggered by  leading edge of 
'@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.173
+ Hold                         -0.062
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.789
  Arrival Time                  0.000
  Slack Time                   49.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                   |      |       |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[1]                             |  ^   | SI[1] |           |       |   0.000 |  -49.789 | 
     | U_clock_divider/counter_reg[4]/SI |  ^   | SI[1] | SDFFRQX1M | 0.000 |   0.000 |  -49.789 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk                                       |            |       |  50.000 |   99.789 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk                                       | CLKINVX40M | 0.000 |  50.000 |   99.789 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0                                | CLKINVX40M | 0.018 |  50.018 |   99.806 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0                                | CLKINVX32M | 0.001 |  50.019 |   99.807 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0                                | CLKINVX32M | 0.014 |  50.032 |   99.821 | 
     | U_UART_clock_multiplexer/U1/B                    |  ^   | scan_clk__L2_N0                                | MX2X8M     | 0.000 |  50.032 |   99.821 | 
     | U_UART_clock_multiplexer/U1/Y                    |  ^   | multiplexed_UART_clk                           | MX2X8M     | 0.084 |  50.116 |   99.905 | 
     | U_clock_divider/multiplexed_UART_clk__Fence_I0/A |  ^   | multiplexed_UART_clk                           | CLKBUFX40M | 0.000 |  50.116 |   99.905 | 
     | U_clock_divider/multiplexed_UART_clk__Fence_I0/Y |  ^   | U_clock_divider/multiplexed_UART_clk__Fence_N0 | CLKBUFX40M | 0.056 |  50.173 |   99.961 | 
     | U_clock_divider/counter_reg[4]/CK                |  ^   | U_clock_divider/multiplexed_UART_clk__Fence_N0 | SDFFRQX1M  | 0.001 |  50.173 |   99.962 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.367
  Slack Time                   49.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.801 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.801 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.438 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.004 |   0.367 |  -49.434 | 
     | a_reg[3]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.801 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.801 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.819 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.820 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.833 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.833 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.917 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.917 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.973 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.974 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.025 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.027 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.076 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.076 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.124 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.124 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.175 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.176 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.235 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.237 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.259 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.259 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.276 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.276 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.330 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.530 |  100.331 | 
     | a_reg[3]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.367
  Slack Time                   49.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.801 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.801 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.438 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.004 |   0.367 |  -49.434 | 
     | a_reg[2]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.801 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.801 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.819 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.820 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.833 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.833 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.917 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.917 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.973 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.974 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.026 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.027 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.076 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.076 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.125 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.125 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.175 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.176 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.235 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.237 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.260 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.260 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.276 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.276 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.330 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.530 |  100.331 | 
     | a_reg[2]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[4]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.369
  Slack Time                   49.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.803 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.803 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.440 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.006 |   0.369 |  -49.434 | 
     | a_reg[4]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.803 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.803 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.821 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.822 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.835 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.835 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.919 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.919 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.975 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.976 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.028 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.029 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.078 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.078 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.177 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.178 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.237 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.262 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.262 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.278 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.278 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.332 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.530 |  100.333 | 
     | a_reg[4]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[5]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.369
  Slack Time                   49.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.804 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.804 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.440 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.006 |   0.369 |  -49.434 | 
     | a_reg[5]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.804 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.804 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.821 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.822 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.836 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.836 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.920 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.920 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.976 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.977 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.028 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.029 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.078 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.078 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.177 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.178 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.238 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.262 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.262 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.278 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.278 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.333 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.530 |  100.333 | 
     | a_reg[5]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin U_UART/U_UART_receiver/U_parity_bit_checker/
parity_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.060
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.430
  Arrival Time                  0.373
  Slack Time                   49.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.804 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.804 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.441 | 
     | U_UART/U_UART_receiver/U_parity_bit_checker/parity |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX2M | 0.010 |   0.373 |  -49.430 | 
     | _bit_error_reg/RN                                  |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.804 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.804 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.822 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.822 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.836 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.836 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.920 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.920 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.976 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.977 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.028 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.029 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.078 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.078 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.127 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.177 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.178 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.238 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.262 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.262 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.279 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.279 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.333 | 
     | U_UART/U_UART_receiver/U_parity_bit_checker/parity |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX2M  | 0.000 |  50.530 |  100.333 | 
     | _bit_error_reg/CK                                  |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[6]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.371
  Slack Time                   49.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.805 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.805 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.442 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.008 |   0.371 |  -49.435 | 
     | a_reg[6]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.805 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.805 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.823 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.824 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.838 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.838 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.921 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.921 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.977 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.979 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.030 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.031 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.080 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.080 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.129 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.129 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.179 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.180 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.241 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.280 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.280 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.334 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.335 | 
     | a_reg[6]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[7]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.371
  Slack Time                   49.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.805 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.805 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.442 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.008 |   0.371 |  -49.434 | 
     | a_reg[7]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.805 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.805 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.823 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.824 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.838 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.838 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.922 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.922 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.978 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.979 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.030 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.031 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.080 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.080 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.129 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.129 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.179 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.180 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.239 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.241 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.264 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.280 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.280 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.335 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.335 | 
     | a_reg[7]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.373
  Slack Time                   49.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.807 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.807 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.444 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.010 |   0.373 |  -49.434 | 
     | a_reg[1]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.807 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.807 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.825 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.826 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.839 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.839 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.923 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.923 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.979 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.980 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.032 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.033 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.082 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.082 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.131 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.131 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.181 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.182 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.241 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.243 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.265 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.265 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.282 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.282 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.337 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.337 | 
     | a_reg[1]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[0]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.376
  Slack Time                   49.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.447 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.013 |   0.376 |  -49.435 | 
     | ansmission_state_reg[0]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.811 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.811 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.828 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.829 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.843 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.843 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.983 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.035 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.036 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.085 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.085 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.134 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.134 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.184 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.185 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.245 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.269 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.269 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.285 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.285 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.340 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.340 | 
     | ansmission_state_reg[0]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[1]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.377
  Slack Time                   49.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.448 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.377 |  -49.435 | 
     | ansmission_state_reg[1]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.811 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.811 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.829 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.830 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.983 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.036 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.185 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.245 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.286 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.286 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.340 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.341 | 
     | ansmission_state_reg[1]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
current_state_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                         
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.377
  Slack Time                   49.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.811 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.448 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.377 |  -49.435 | 
     | _state_reg[1]/RN                                   |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.811 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.811 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.829 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.830 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.927 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.983 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.036 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.185 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.245 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.286 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.286 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.340 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.341 | 
     | _state_reg[1]/CK                                   |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[2]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.377
  Slack Time                   49.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.448 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.377 |  -49.434 | 
     | ansmission_state_reg[2]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.812 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.812 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.829 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.830 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.036 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.086 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.135 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.185 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.270 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.286 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.286 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.341 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.341 | 
     | ansmission_state_reg[2]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
current_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                         
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.377
  Slack Time                   49.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.449 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.014 |   0.377 |  -49.435 | 
     | _state_reg[2]/RN                                   |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.812 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.812 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.830 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.844 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.341 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.341 | 
     | _state_reg[2]/CK                                   |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.378
  Slack Time                   49.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.449 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.378 |  -49.434 | 
     | eg[3]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.812 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.812 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.830 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.342 | 
     | eg[3]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
data_transmission_state_reg[3]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_
reg[3]/RN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.378
  Slack Time                   49.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.449 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.378 |  -49.434 | 
     | ansmission_state_reg[3]/RN                         |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.812 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.812 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.830 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.928 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.984 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/data_tr |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.342 | 
     | ansmission_state_reg[3]/CK                         |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin U_UART/U_UART_receiver/U_deserializer/
parallel_data_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                    (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.378
  Slack Time                   49.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.449 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.378 |  -49.434 | 
     | a_reg[0]/RN                                        |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.812 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.812 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.830 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_deserializer/parallel_dat |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.342 | 
     | a_reg[0]/CK                                        |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.378
  Slack Time                   49.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.812 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.449 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.378 |  -49.434 | 
     | eg[0]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.812 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.812 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.830 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.246 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.342 | 
     | eg[0]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
samples_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/RN (^) checked 
with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                              (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.449 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.015 |   0.379 |  -49.434 | 
     | 2]/RN                                              |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.830 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.287 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.530 |  100.342 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.342 | 
     | 2]/CK                                              |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[4]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.434 | 
     | eg[4]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.343 | 
     | eg[4]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
sample_enable_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_data_sampler/sample_enabl |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.434 | 
     | e_reg/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.186 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_data_sampler/sample_enabl |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.343 | 
     | e_reg/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
samples_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/RN (^) checked 
with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                              (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.434 | 
     | 0]/RN                                              |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.530 |  100.342 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.530 |  100.343 | 
     | 0]/CK                                              |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin U_UART/U_UART_receiver/U_data_sampler/
samples_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/RN (^) checked 
with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                              (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.434 | 
     | 1]/RN                                              |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.831 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.037 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.087 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.136 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.271 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.530 |  100.342 | 
     | U_UART/U_UART_receiver/U_data_sampler/samples_reg[ |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.530 |  100.343 | 
     | 1]/CK                                              |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[1]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.434 | 
     | eg[1]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.832 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.249 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.343 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.000 |  50.530 |  100.343 | 
     | eg[1]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin U_UART/U_UART_receiver/U_edge_counter/edge_
count_reg[2]/CK 
Endpoint:   U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                 (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.434
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.434 | 
     | eg[2]/RN                                           |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.832 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.845 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.225 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.324 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.324 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.249 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I1/Y                      |  ^   | multiplexed_UART_clk__L9_N1 | CLKBUFX20M | 0.055 |  50.529 |  100.343 | 
     | U_UART/U_UART_receiver/U_edge_counter/edge_count_r |  ^   | multiplexed_UART_clk__L9_N1 | SDFFRQX1M  | 0.001 |  50.530 |  100.343 | 
     | eg[2]/CK                                           |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin U_UART/U_UART_receiver/U_stop_bit_checker/
stop_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/RN (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                      (^) 
triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.379
  Slack Time                   49.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.813 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.450 | 
     | U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.435 | 
     | _error_reg/RN                                      |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.813 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.813 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.831 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.832 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.846 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.846 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.929 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.985 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.187 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.247 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.249 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.288 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.342 | 
     | U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.343 | 
     | _error_reg/CK                                      |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin U_UART/U_UART_receiver/U_start_bit_checker/
start_bit_error_reg/CK 
Endpoint:   U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                        
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.379
  Slack Time                   49.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.814 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.814 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.451 | 
     | U_UART/U_UART_receiver/U_start_bit_checker/start_b |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.435 | 
     | it_error_reg/RN                                    |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.814 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.814 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.832 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.832 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.846 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.846 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.930 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.930 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.189 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.249 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.289 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.289 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.343 | 
     | U_UART/U_UART_receiver/U_start_bit_checker/start_b |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.343 | 
     | it_error_reg/CK                                    |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin U_UART/U_UART_receiver/U_UART_receiver_FSM/
current_state_reg[0]/CK 
Endpoint:   U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/RN 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                         
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.529
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.435
  Arrival Time                  0.379
  Slack Time                   49.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.814 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.814 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.451 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_reset_synchronized | SDFFRQX1M | 0.016 |   0.379 |  -49.435 | 
     | _state_reg[0]/RN                                   |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                    |            |       |  50.000 |   99.814 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   99.814 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   99.832 | 
     | scan_clk__L2_I0/A                                  |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   99.832 | 
     | scan_clk__L2_I0/Y                                  |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   99.846 | 
     | U_UART_clock_multiplexer/U1/B                      |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   99.846 | 
     | U_UART_clock_multiplexer/U1/Y                      |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   99.930 | 
     | multiplexed_UART_clk__L1_I0/A                      |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   99.930 | 
     | multiplexed_UART_clk__L1_I0/Y                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   99.986 | 
     | multiplexed_UART_clk__L2_I0/A                      |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   99.987 | 
     | multiplexed_UART_clk__L2_I0/Y                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |  100.038 | 
     | multiplexed_UART_clk__L3_I0/A                      |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |  100.039 | 
     | multiplexed_UART_clk__L3_I0/Y                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/A                      |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |  100.088 | 
     | multiplexed_UART_clk__L4_I0/Y                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/A                      |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |  100.137 | 
     | multiplexed_UART_clk__L5_I0/Y                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |  100.188 | 
     | multiplexed_UART_clk__L6_I0/A                      |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |  100.189 | 
     | multiplexed_UART_clk__L6_I0/Y                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |  100.248 | 
     | multiplexed_UART_clk__L7_I0/A                      |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |  100.249 | 
     | multiplexed_UART_clk__L7_I0/Y                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/A                      |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |  100.272 | 
     | multiplexed_UART_clk__L8_I0/Y                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |  100.289 | 
     | multiplexed_UART_clk__L9_I0/A                      |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |  100.289 | 
     | multiplexed_UART_clk__L9_I0/Y                      |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |  100.343 | 
     | U_UART/U_UART_receiver/U_UART_receiver_FSM/current |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.000 |  50.529 |  100.343 | 
     | _state_reg[0]/CK                                   |      |                             |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin U_register_file/memory_reg[3][2]/CK 
Endpoint:   U_register_file/memory_reg[3][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                       0.066
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.463
  Arrival Time                  0.378
  Slack Time                   49.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |            |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+------------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |            |       |   0.000 |  -49.841 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M     | 0.000 |   0.000 |  -49.841 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M     | 0.365 |   0.365 |  -49.477 | 
     | U_register_file/memory_reg[3][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRHQX4M | 0.013 |   0.378 |  -49.463 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.841 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.841 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.859 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.859 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   99.909 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   99.909 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   99.974 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   99.975 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   99.996 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   99.996 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.063 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.063 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.125 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.126 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.162 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.164 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.208 | 
     | U_register_file/memory_reg[3][2]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRHQX4M | 0.003 |  50.370 |  100.211 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin U_register_file/memory_reg[3][3]/CK 
Endpoint:   U_register_file/memory_reg[3][3]/SN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Removal                       0.061
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.468
  Arrival Time                  0.376
  Slack Time                   49.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.845 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.845 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.480 | 
     | U_register_file/memory_reg[3][3]/SN |  ^   | multiplexed_reference_reset_synchronized | SDFFSQX1M | 0.012 |   0.376 |  -49.468 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.845 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.845 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.863 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.863 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   99.913 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   99.913 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.133 |   99.977 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   99.979 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   99.999 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   99.999 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.067 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.067 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.129 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.129 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.166 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.168 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |  100.213 | 
     | U_register_file/memory_reg[3][3]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFSQX1M  | 0.003 |  50.371 |  100.215 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin U_UART/U_UART_transmitter/U_UART_
transmitter_FSM/current_state_reg[2]/CK 
Endpoint:   U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[2]/SN (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: scan_reset                                                          
(^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.284
+ Removal                       0.059
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.556
  Arrival Time                  0.382
  Slack Time                   49.938
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                                         |  ^   | scan_reset                          |           |       |   0.000 |  -49.938 | 
     | U_UART_reset_multiplexer/U1/B                      |  ^   | scan_reset                          | MX2X6M    | 0.000 |   0.000 |  -49.938 | 
     | U_UART_reset_multiplexer/U1/Y                      |  ^   | multiplexed_UART_reset_synchronized | MX2X6M    | 0.363 |   0.363 |  -49.575 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_reset_synchronized | SDFFSQX1M | 0.018 |   0.382 |  -49.556 | 
     | urrent_state_reg[2]/SN                             |      |                                     |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   99.938 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   99.938 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   99.956 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   99.956 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |  100.006 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |  100.006 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.133 |  100.070 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |  100.072 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |  100.092 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |  100.092 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |  100.157 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |  100.157 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |  100.221 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | SDFFSQX1M  | 0.001 |  50.284 |  100.222 | 
     | urrent_state_reg[2]/CK                             |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin U_register_file/memory_reg[2][2]/CK 
Endpoint:   U_register_file/memory_reg[2][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.594
  Arrival Time                  0.366
  Slack Time                   49.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.596 | 
     | U_register_file/memory_reg[2][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.366 |  -49.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.960 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.960 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.028 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.028 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.093 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.094 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.115 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.115 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.182 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.182 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.244 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.245 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.281 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.283 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.327 | 
     | U_register_file/memory_reg[2][2]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.370 |  100.330 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin U_register_file/memory_reg[2][1]/CK 
Endpoint:   U_register_file/memory_reg[2][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.594
  Arrival Time                  0.366
  Slack Time                   49.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.960 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.596 | 
     | U_register_file/memory_reg[2][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.002 |   0.366 |  -49.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.960 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.960 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.978 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.028 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.028 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.093 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.094 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.115 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.115 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.182 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.182 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.244 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.245 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.281 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.283 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.328 | 
     | U_register_file/memory_reg[2][1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.370 |  100.330 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin U_register_file/memory_reg[2][5]/CK 
Endpoint:   U_register_file/memory_reg[2][5]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.594
  Arrival Time                  0.367
  Slack Time                   49.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.961 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.961 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.597 | 
     | U_register_file/memory_reg[2][5]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.367 |  -49.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.961 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.961 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.979 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.979 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.095 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.183 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.183 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.245 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.246 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.282 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.284 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.328 | 
     | U_register_file/memory_reg[2][5]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.370 |  100.331 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin U_register_file/memory_reg[2][3]/CK 
Endpoint:   U_register_file/memory_reg[2][3]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.594
  Arrival Time                  0.368
  Slack Time                   49.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.961 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.961 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.597 | 
     | U_register_file/memory_reg[2][3]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.368 |  -49.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.961 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.961 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.979 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.980 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.095 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.183 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.183 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.245 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.246 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.282 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.329 | 
     | U_register_file/memory_reg[2][3]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.370 |  100.331 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin U_register_file/memory_reg[2][4]/CK 
Endpoint:   U_register_file/memory_reg[2][4]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.594
  Arrival Time                  0.368
  Slack Time                   49.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.961 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.961 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.597 | 
     | U_register_file/memory_reg[2][4]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.003 |   0.368 |  -49.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.961 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.961 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.979 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.980 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.029 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.029 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.095 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.183 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.183 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.245 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.246 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.282 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.329 | 
     | U_register_file/memory_reg[2][4]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.370 |  100.331 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin U_register_file/memory_reg[3][0]/CK 
Endpoint:   U_register_file/memory_reg[3][0]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.594
  Arrival Time                  0.368
  Slack Time                   49.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.962 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.962 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.597 | 
     | U_register_file/memory_reg[3][0]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.004 |   0.368 |  -49.594 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.962 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.962 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.980 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.980 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.030 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.030 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.094 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.096 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.116 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.184 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.184 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.246 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.246 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.283 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.329 | 
     | U_register_file/memory_reg[3][0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.332 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin U_register_file/memory_reg[2][7]/CK 
Endpoint:   U_register_file/memory_reg[2][7]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.369
  Slack Time                   49.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.963 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.963 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.598 | 
     | U_register_file/memory_reg[2][7]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.005 |   0.369 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.963 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.963 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.981 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.981 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.031 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.031 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.095 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.097 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.117 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.117 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.185 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.247 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.284 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.286 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.330 | 
     | U_register_file/memory_reg[2][7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.333 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin U_register_file/memory_reg[2][6]/CK 
Endpoint:   U_register_file/memory_reg[2][6]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.370
  Slack Time                   49.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.964 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.964 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.599 | 
     | U_register_file/memory_reg[2][6]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.006 |   0.370 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.964 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.964 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.982 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.982 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.032 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.032 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.096 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.098 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.118 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.118 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.186 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.186 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.285 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.287 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.331 | 
     | U_register_file/memory_reg[2][6]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.334 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin U_register_file/memory_reg[3][1]/CK 
Endpoint:   U_register_file/memory_reg[3][1]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.371
  Slack Time                   49.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.965 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.965 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.600 | 
     | U_register_file/memory_reg[3][1]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.007 |   0.371 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.965 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.965 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.983 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.983 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.033 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.033 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.097 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.099 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.119 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.119 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.187 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.187 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.248 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.249 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.286 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.288 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.332 | 
     | U_register_file/memory_reg[3][1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.335 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin U_register_file/memory_reg[3][6]/CK 
Endpoint:   U_register_file/memory_reg[3][6]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.373
  Slack Time                   49.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.966 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.966 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.601 | 
     | U_register_file/memory_reg[3][6]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.008 |   0.373 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.966 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.966 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.984 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.984 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.034 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.034 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.098 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.100 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.120 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.120 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.188 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.188 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.250 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.250 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.287 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.289 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.333 | 
     | U_register_file/memory_reg[3][6]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.336 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin U_register_file/memory_reg[3][7]/CK 
Endpoint:   U_register_file/memory_reg[3][7]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.374
  Slack Time                   49.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.967 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.967 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.602 | 
     | U_register_file/memory_reg[3][7]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.009 |   0.374 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.967 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.967 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.985 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.985 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.035 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.035 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.099 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.101 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.121 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.121 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.189 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.189 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.251 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.251 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.288 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.290 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.334 | 
     | U_register_file/memory_reg[3][7]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.337 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin U_register_file/memory_reg[3][5]/CK 
Endpoint:   U_register_file/memory_reg[3][5]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.375
  Slack Time                   49.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.968 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.604 | 
     | U_register_file/memory_reg[3][5]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.011 |   0.375 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.968 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.968 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.986 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.987 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.036 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.036 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |  100.101 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.102 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.123 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.123 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.190 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.190 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.252 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.253 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.289 | 
     | multiplexed_reference_clk__L3_I0/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.292 | 
     | multiplexed_reference_clk__L3_I0/Y  |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |  100.336 | 
     | U_register_file/memory_reg[3][5]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |  100.339 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin U_register_file/memory_reg[4][2]/CK 
Endpoint:   U_register_file/memory_reg[4][2]/RN (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                          (^) triggered by  leading edge 
of '@'
Path Groups: {default}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Removal                      -0.064
+ Phase Shift                 -100.000
+ Uncertainty                   0.100
= Required Time               -49.593
  Arrival Time                  0.377
  Slack Time                   49.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |                   Net                    |   Cell    | Delay | Arrival | Required | 
     |                                     |      |                                          |           |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------------------+-----------+-------+---------+----------| 
     | scan_reset                          |  ^   | scan_reset                               |           |       |   0.000 |  -49.970 | 
     | U_reference_reset_multiplexer/U1/B  |  ^   | scan_reset                               | MX2X8M    | 0.000 |   0.000 |  -49.970 | 
     | U_reference_reset_multiplexer/U1/Y  |  ^   | multiplexed_reference_reset_synchronized | MX2X8M    | 0.365 |   0.365 |  -49.606 | 
     | U_register_file/memory_reg[4][2]/RN |  ^   | multiplexed_reference_reset_synchronized | SDFFRQX1M | 0.013 |   0.377 |  -49.593 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   99.970 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   99.970 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   99.988 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   99.989 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |  100.038 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |  100.038 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.133 |  100.103 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |  100.104 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |  100.125 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |  100.125 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |  100.192 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |  100.192 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |  100.254 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |  100.255 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |  100.291 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |  100.293 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |  100.338 | 
     | U_register_file/memory_reg[4][2]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.003 |  50.371 |  100.341 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

