{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "a1d54b2e_9d8b147e",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 7
      },
      "lineNbr": 0,
      "author": {
        "id": 1000910
      },
      "writtenOn": "2024-03-05T22:18:58Z",
      "side": 1,
      "message": "CI+2 failure is unrelated to patch. Manually applying V+1",
      "revId": "1ba369a5e0a982bf9ecccc71d17274763ea4e6a5",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "3f433955_0624aaaa",
        "filename": "plat/arm/board/fvp/fvp_cpu_errata.mk",
        "patchSetId": 7
      },
      "lineNbr": 20,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2024-03-05T22:12:46Z",
      "side": 1,
      "message": "nit: We may want to add Cortex-X4 eventually as all other 7/8 CPU cores are listed here. This could be taken care as a separate patch on top of the 4 implementation.",
      "range": {
        "startLine": 14,
        "startChar": 0,
        "endLine": 20,
        "endChar": 22
      },
      "revId": "1ba369a5e0a982bf9ecccc71d17274763ea4e6a5",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "d71c39e6_b4e6ac2e",
        "filename": "plat/arm/board/fvp/fvp_cpu_errata.mk",
        "patchSetId": 7
      },
      "lineNbr": 20,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2024-03-05T22:13:35Z",
      "side": 1,
      "message": "*on top of the X4 errata implementation.",
      "parentUuid": "3f433955_0624aaaa",
      "range": {
        "startLine": 14,
        "startChar": 0,
        "endLine": 20,
        "endChar": 22
      },
      "revId": "1ba369a5e0a982bf9ecccc71d17274763ea4e6a5",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "d9484ffe_27bb8f42",
        "filename": "plat/arm/board/fvp/fvp_cpu_errata.mk",
        "patchSetId": 7
      },
      "lineNbr": 20,
      "author": {
        "id": 1000910
      },
      "writtenOn": "2024-03-05T22:18:58Z",
      "side": 1,
      "message": "Acknowledged",
      "parentUuid": "d71c39e6_b4e6ac2e",
      "range": {
        "startLine": 14,
        "startChar": 0,
        "endLine": 20,
        "endChar": 22
      },
      "revId": "1ba369a5e0a982bf9ecccc71d17274763ea4e6a5",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ],
  "submitRequirementResults": []
}