
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28243 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1273.977 ; gain = 79.820 ; free physical = 1523 ; free virtual = 3360
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:1]
	Parameter RED bound to: 4'b0000 
	Parameter GREEN bound to: 4'b0001 
	Parameter BLUE bound to: 4'b0010 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/cz9812/capstone2/final/final.runs/synth_1/.Xil/Vivado-28239-cz9812-IdeaPad-3-15ALC6/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/cz9812/capstone2/final/final.runs/synth_1/.Xil/Vivado-28239-cz9812-IdeaPad-3-15ALC6/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/uart_rx.v:1]
	Parameter IDLE_ST bound to: 4'b0000 
	Parameter START_ST bound to: 4'b0001 
	Parameter D0_ST bound to: 4'b0010 
	Parameter D1_ST bound to: 4'b0011 
	Parameter D2_ST bound to: 4'b0100 
	Parameter D3_ST bound to: 4'b0101 
	Parameter D4_ST bound to: 4'b0110 
	Parameter D5_ST bound to: 4'b0111 
	Parameter D6_ST bound to: 4'b1000 
	Parameter D7_ST bound to: 4'b1001 
	Parameter STOP_ST bound to: 4'b1010 
	Parameter RED bound to: 4'b0000 
	Parameter GREEN bound to: 4'b0001 
	Parameter BLUE bound to: 4'b0010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/cz9812/capstone2/final/final.srcs/sources_1/new/uart_rx.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cz9812/capstone2/final/final.srcs/sources_1/new/uart_rx.v:66]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [/home/cz9812/capstone2/final/final.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/uart_tx.v:2]
	Parameter IDLE_ST bound to: 4'b0000 
	Parameter START_ST bound to: 4'b0001 
	Parameter D0_ST bound to: 4'b0010 
	Parameter D1_ST bound to: 4'b0011 
	Parameter D2_ST bound to: 4'b0100 
	Parameter D3_ST bound to: 4'b0101 
	Parameter D4_ST bound to: 4'b0110 
	Parameter D5_ST bound to: 4'b0111 
	Parameter D6_ST bound to: 4'b1000 
	Parameter D7_ST bound to: 4'b1001 
	Parameter STOP_ST bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [/home/cz9812/capstone2/final/final.srcs/sources_1/new/uart_tx.v:2]
INFO: [Synth 8-6157] synthesizing module 'sync_mod' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/sync_mod.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_mod' (4#1) [/home/cz9812/capstone2/final/final.srcs/sources_1/new/sync_mod.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'x' does not match port width (10) of module 'sync_mod' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:130]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (10) of module 'sync_mod' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:130]
INFO: [Synth 8-6157] synthesizing module 'ram_65536x12' [/home/cz9812/capstone2/final/final.srcs/sources_1/new/ram_65536x12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram_65536x12' (5#1) [/home/cz9812/capstone2/final/final.srcs/sources_1/new/ram_65536x12.v:1]
WARNING: [Synth 8-5788] Register din_reg in module top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design ram_65536x12 has unconnected port clk_25m
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.602 ; gain = 136.445 ; free physical = 1528 ; free virtual = 3367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.602 ; gain = 136.445 ; free physical = 1530 ; free virtual = 3369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1330.602 ; gain = 136.445 ; free physical = 1530 ; free virtual = 3369
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cz9812/capstone2/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst'
Finished Parsing XDC File [/home/cz9812/capstone2/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_inst'
Parsing XDC File [/home/cz9812/capstone2/final/final.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/cz9812/capstone2/final/final.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cz9812/capstone2/final/final.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1705.539 ; gain = 0.000 ; free physical = 1259 ; free virtual = 3098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1705.539 ; gain = 511.383 ; free physical = 1340 ; free virtual = 3178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1705.539 ; gain = 511.383 ; free physical = 1340 ; free virtual = 3178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/cz9812/capstone2/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/cz9812/capstone2/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1705.539 ; gain = 511.383 ; free physical = 1341 ; free virtual = 3180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'color_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "rx_data_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "transit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_rx_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5546] ROM "transit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fail_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "yeild_uart_tx_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_ST |                      00000010000 |                             0000
                START_ST |                      00001000000 |                             0001
                   D0_ST |                      00000001000 |                             0010
                   D1_ST |                      00000000001 |                             0011
                   D2_ST |                      00000000010 |                             0100
                   D3_ST |                      00000000100 |                             0101
                   D4_ST |                      10000000000 |                             0110
                   D5_ST |                      00010000000 |                             0111
                   D6_ST |                      00100000000 |                             1000
                   D7_ST |                      01000000000 |                             1001
                 STOP_ST |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RED |                              001 |                             0000
                   GREEN |                              010 |                             0001
                    BLUE |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'color_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 IDLE_ST |                      00000000001 |                             0000
                START_ST |                      00000000010 |                             0001
                   D0_ST |                      00000000100 |                             0010
                   D1_ST |                      00000001000 |                             0011
                   D2_ST |                      00000010000 |                             0100
                   D3_ST |                      00000100000 |                             0101
                   D4_ST |                      00001000000 |                             0110
                   D5_ST |                      00010000000 |                             0111
                   D6_ST |                      00100000000 |                             1000
                   D7_ST |                      01000000000 |                             1001
                 STOP_ST |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1705.539 ; gain = 511.383 ; free physical = 1332 ; free virtual = 3171
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---RAMs : 
	             768K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   6 Input     12 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 22    
	   2 Input     10 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module sync_mod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module ram_65536x12 
Detailed RTL Component Info : 
+---RAMs : 
	             768K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "urx/transit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "urx/rx_data_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "utx/transit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sync_inst/trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_tx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "yeild_uart_tx_data" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP yeild1, operation Mode is: A*(B:0x64).
DSP Report: operator yeild1 is absorbed into DSP yeild1.
WARNING: [Synth 8-3332] Sequential element (urx/uart_rx_data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (urx/uart_rx_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (urx/uart_rx_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (urx/uart_rx_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (yeild_reg[8]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'i_4/count_reg[19]' (FDCE) to 'i_4/count_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_4/count_reg[16]' (FDCE) to 'i_4/count_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_4/count_reg[17]' (FDCE) to 'i_4/count_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\count_reg[18] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1705.539 ; gain = 511.383 ; free physical = 1268 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------+-----------+----------------------+-----------------+
|top         | ram_inst/data_reg | Implied   | 64 K x 12            | RAM64M x 4096   | 
+------------+-------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*(B:0x64)  | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_inst/clk_out1' to pin 'clk_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1705.539 ; gain = 511.383 ; free physical = 1129 ; free virtual = 2971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1786.297 ; gain = 592.141 ; free physical = 1073 ; free virtual = 2916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------+-----------+----------------------+-----------------+
|top         | ram_inst/data_reg | Implied   | 64 K x 12            | RAM64M x 4096   | 
+------------+-------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/cz9812/capstone2/final/final.srcs/sources_1/new/top.v:100]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1064 ; free virtual = 2906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1061 ; free virtual = 2903
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:57 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1060 ; free virtual = 2902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1054 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:01 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1054 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1054 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1054 ; free virtual = 2897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |   150|
|3     |DSP48E1   |     1|
|4     |LUT1      |    36|
|5     |LUT2      |   139|
|6     |LUT3      |   596|
|7     |LUT4      |  4177|
|8     |LUT5      |   935|
|9     |LUT6      |  6592|
|10    |MUXF7     |  1632|
|11    |MUXF8     |   768|
|12    |RAM64M    |  4096|
|13    |FDCE      |   463|
|14    |FDPE      |     3|
|15    |FDRE      |   195|
|16    |IBUF      |     2|
|17    |OBUF      |    15|
+------+----------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             | 19802|
|2     |  ram_inst  |ram_65536x12 | 14071|
|3     |  sync_inst |sync_mod     |    93|
|4     |  urx       |uart_rx      |  4387|
|5     |  utx       |uart_tx      |    64|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1885.109 ; gain = 690.953 ; free physical = 1054 ; free virtual = 2897
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1885.109 ; gain = 316.016 ; free physical = 1126 ; free virtual = 2968
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1885.117 ; gain = 690.953 ; free physical = 1126 ; free virtual = 2968
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4096 instances

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1917.125 ; gain = 734.602 ; free physical = 1119 ; free virtual = 2962
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/cz9812/capstone2/final/final.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1941.137 ; gain = 0.000 ; free physical = 1113 ; free virtual = 2960
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 19:34:04 2023...
