{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552342235404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552342235405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 17:10:35 2019 " "Processing started: Mon Mar 11 17:10:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552342235405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552342235405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552342235405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1552342235834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_rest_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_rest_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_rest_8b_tb-testbench " "Found design unit 1: sum_rest_8b_tb-testbench" {  } { { "sum_rest_8b_tb.vhd" "" { Text "C:/Users/estudiante/Documents/OP/sum_rest_8b_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236277 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_rest_8b_tb " "Found entity 1: sum_rest_8b_tb" {  } { { "sum_rest_8b_tb.vhd" "" { Text "C:/Users/estudiante/Documents/OP/sum_rest_8b_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_rest_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum_rest_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_rest_8b-functional " "Found design unit 1: sum_rest_8b-functional" {  } { { "sum_rest_8b.vhd" "" { Text "C:/Users/estudiante/Documents/OP/sum_rest_8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236280 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_rest_8b " "Found entity 1: sum_rest_8b" {  } { { "sum_rest_8b.vhd" "" { Text "C:/Users/estudiante/Documents/OP/sum_rest_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gateLevel " "Found design unit 1: full_adder-gateLevel" {  } { { "full_adder.vhd" "" { Text "C:/Users/estudiante/Documents/OP/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236283 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/estudiante/Documents/OP/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcomparator_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitcomparator_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bitcomparator_8-functional " "Found design unit 1: Bitcomparator_8-functional" {  } { { "Bitcomparator_8.vhd" "" { Text "C:/Users/estudiante/Documents/OP/Bitcomparator_8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bitcomparator_8 " "Found entity 1: Bitcomparator_8" {  } { { "Bitcomparator_8.vhd" "" { Text "C:/Users/estudiante/Documents/OP/Bitcomparator_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-functional " "Found design unit 1: ALU-functional" {  } { { "ALU.vhd" "" { Text "C:/Users/estudiante/Documents/OP/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236291 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/estudiante/Documents/OP/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDOP-gatelevel " "Found design unit 1: ANDOP-gatelevel" {  } { { "ANDOP.vhd" "" { Text "C:/Users/estudiante/Documents/OP/ANDOP.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236295 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDOP " "Found entity 1: ANDOP" {  } { { "ANDOP.vhd" "" { Text "C:/Users/estudiante/Documents/OP/ANDOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal-fun " "Found design unit 1: equal-fun" {  } { { "equal.vhd" "" { Text "C:/Users/estudiante/Documents/OP/equal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236299 ""} { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.vhd" "" { Text "C:/Users/estudiante/Documents/OP/equal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OROP-gatelevel " "Found design unit 1: OROP-gatelevel" {  } { { "OROP.vhd" "" { Text "C:/Users/estudiante/Documents/OP/OROP.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236302 ""} { "Info" "ISGN_ENTITY_NAME" "1 OROP " "Found entity 1: OROP" {  } { { "OROP.vhd" "" { Text "C:/Users/estudiante/Documents/OP/OROP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552342236302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552342236302 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "IG ALU.vhd(45) " "VHDL Association List error at ALU.vhd(45): formal \"IG\" does not exist" {  } { { "ALU.vhd" "" { Text "C:/Users/estudiante/Documents/OP/ALU.vhd" 45 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1552342236304 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552342236457 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 11 17:10:36 2019 " "Processing ended: Mon Mar 11 17:10:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552342236457 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552342236457 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552342236457 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552342236457 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552342237143 ""}
