INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gcapo/Documents/CESE_docs/04 FPGA/TP/NCO_senoidal/Vivado_VIO/NCO senoidal VIO.sim/sim_1/synth/timing/xsim/seno_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module acumulador
INFO: [VRFC 10-311] analyzing module cfa_seno
INFO: [VRFC 10-311] analyzing module seno
INFO: [VRFC 10-311] analyzing module seno_VIO
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_decoder
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_probe_in_one
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_probe_out_all
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_probe_out_one
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_probe_out_one_0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_probe_out_one__parameterized0
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_probe_width
INFO: [VRFC 10-311] analyzing module vio_0_vio_v3_0_18_vio
INFO: [VRFC 10-311] analyzing module vio_0_xsdbs_v1_0_2_xsdbs
INFO: [VRFC 10-311] analyzing module glbl
