// Seed: 1841371978
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    input uwire module_0,
    output uwire id_10
);
  assign module_1.id_1 = 0;
  wire id_12, id_13;
  assign id_0  = 1'b0;
  assign id_10 = id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input supply1 id_3
    , id_7,
    output tri0 id_4,
    input tri id_5
);
  tri id_8;
  assign id_4 = 1 ? 1 : id_7;
  assign id_8 = id_3;
  assign id_7 = id_8;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_5,
      id_0,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_3,
      id_4
  );
endmodule
