Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 26 02:16:25 2018
| Host         : DESKTOP-7N7RCM0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Complete_MIPS_timing_summary_routed.rpt -rpx Complete_MIPS_timing_summary_routed.rpx
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/instr_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/opsave_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/opsave_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/opsave_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/opsave_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/opsave_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU/opsave_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: CPU/state_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: CPU/state_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: CPU/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: div2/slowClk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.111        0.000                      0                 3089        0.158        0.000                      0                 3089        3.750        0.000                       0                  1379  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.111        0.000                      0                 3089        0.158        0.000                      0                 3089        3.750        0.000                       0                  1379  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_19_19/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.148ns (26.192%)  route 3.235ns (73.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.784 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.851     7.922    CPU/Register/instr[31]_i_6_n_2
    SLICE_X44Y35         LUT4 (Prop_lut4_I3_O)        0.118     8.040 r  CPU/Register/instr[19]_i_2/O
                         net (fo=1, routed)           0.456     8.496    CPU/Register/instr[19]_i_2_n_2
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.326     8.822 r  CPU/Register/instr[19]_i_1/O
                         net (fo=4, routed)           0.643     9.465    MEM/RAM_reg_0_127_19_19/D
    SLICE_X46Y35         RAMS64E                                      r  MEM/RAM_reg_0_127_19_19/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.443     9.784    MEM/RAM_reg_0_127_19_19/WCLK
    SLICE_X46Y35         RAMS64E                                      r  MEM/RAM_reg_0_127_19_19/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.044    
                         clock uncertainty           -0.035    10.009    
    SLICE_X46Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.576    MEM/RAM_reg_0_127_19_19/HIGH
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_27_27/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.056ns (25.537%)  route 3.079ns (74.463%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.559     5.080    CPU/CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/state_reg[0]/Q
                         net (fo=53, routed)          1.243     6.779    CPU/Register/state[0]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.903 r  CPU/Register/instr[31]_i_5/O
                         net (fo=64, routed)          0.926     7.829    CPU/Register/instr[31]_i_5_n_2
    SLICE_X44Y34         LUT4 (Prop_lut4_I1_O)        0.150     7.979 r  CPU/Register/instr[27]_i_2/O
                         net (fo=1, routed)           0.695     8.674    CPU/Register/instr[27]_i_2_n_2
    SLICE_X47Y38         LUT2 (Prop_lut2_I0_O)        0.326     9.000 r  CPU/Register/instr[27]_i_1/O
                         net (fo=4, routed)           0.215     9.215    MEM/RAM_reg_0_127_27_27/D
    SLICE_X46Y38         RAMS64E                                      r  MEM/RAM_reg_0_127_27_27/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.445     9.786    MEM/RAM_reg_0_127_27_27/WCLK
    SLICE_X46Y38         RAMS64E                                      r  MEM/RAM_reg_0_127_27_27/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.046    
                         clock uncertainty           -0.035    10.011    
    SLICE_X46Y38         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.394    MEM/RAM_reg_0_127_27_27/HIGH
  -------------------------------------------------------------------
                         required time                          9.394    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_12_12/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.148ns (27.855%)  route 2.973ns (72.145%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.894     7.965    CPU/Register/instr[31]_i_6_n_2
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.118     8.083 r  CPU/Register/instr[12]_i_3/O
                         net (fo=1, routed)           0.434     8.517    CPU/Register/instr[12]_i_3_n_2
    SLICE_X44Y33         LUT2 (Prop_lut2_I1_O)        0.326     8.843 r  CPU/Register/instr[12]_i_1/O
                         net (fo=4, routed)           0.361     9.204    MEM/RAM_reg_0_127_12_12/D
    SLICE_X46Y32         RAMS64E                                      r  MEM/RAM_reg_0_127_12_12/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.440     9.781    MEM/RAM_reg_0_127_12_12/WCLK
    SLICE_X46Y32         RAMS64E                                      r  MEM/RAM_reg_0_127_12_12/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.260    10.041    
                         clock uncertainty           -0.035    10.006    
    SLICE_X46Y32         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.389    MEM/RAM_reg_0_127_12_12/HIGH
  -------------------------------------------------------------------
                         required time                          9.389    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_21_21/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.058ns (25.844%)  route 3.036ns (74.156%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 9.784 - 5.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.559     5.080    CPU/CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/state_reg[0]/Q
                         net (fo=53, routed)          1.243     6.779    CPU/Register/state[0]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.903 r  CPU/Register/instr[31]_i_5/O
                         net (fo=64, routed)          0.950     7.853    CPU/Register/instr[31]_i_5_n_2
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.152     8.005 r  CPU/Register/instr[21]_i_3/O
                         net (fo=1, routed)           0.440     8.445    CPU/Register/instr[21]_i_3_n_2
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.326     8.771 r  CPU/Register/instr[21]_i_1/O
                         net (fo=4, routed)           0.403     9.174    MEM/RAM_reg_0_127_21_21/D
    SLICE_X42Y37         RAMS64E                                      r  MEM/RAM_reg_0_127_21_21/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.443     9.784    MEM/RAM_reg_0_127_21_21/WCLK
    SLICE_X42Y37         RAMS64E                                      r  MEM/RAM_reg_0_127_21_21/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.058    
                         clock uncertainty           -0.035    10.023    
    SLICE_X42Y37         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.406    MEM/RAM_reg_0_127_21_21/HIGH
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_14_14/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.180ns (28.857%)  route 2.909ns (71.143%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.951     8.022    CPU/Register/instr[31]_i_6_n_2
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.172 r  CPU/Register/instr[14]_i_3/O
                         net (fo=1, routed)           0.296     8.468    CPU/Register/instr[14]_i_3_n_2
    SLICE_X45Y35         LUT2 (Prop_lut2_I1_O)        0.326     8.794 r  CPU/Register/instr[14]_i_1/O
                         net (fo=4, routed)           0.378     9.171    MEM/RAM_reg_0_127_14_14/D
    SLICE_X42Y36         RAMS64E                                      r  MEM/RAM_reg_0_127_14_14/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.442     9.783    MEM/RAM_reg_0_127_14_14/WCLK
    SLICE_X42Y36         RAMS64E                                      r  MEM/RAM_reg_0_127_14_14/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.277    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X42Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.408    MEM/RAM_reg_0_127_14_14/HIGH
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_30_30/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.180ns (29.252%)  route 2.854ns (70.748%))
  Logic Levels:           4  (LUT2=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 9.782 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.798     7.869    CPU/Register/instr[31]_i_6_n_2
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.150     8.019 r  CPU/Register/instr[30]_i_3/O
                         net (fo=1, routed)           0.409     8.428    CPU/Register/instr[30]_i_3_n_2
    SLICE_X41Y35         LUT2 (Prop_lut2_I1_O)        0.326     8.754 r  CPU/Register/instr[30]_i_1/O
                         net (fo=4, routed)           0.362     9.116    MEM/RAM_reg_0_127_30_30/D
    SLICE_X42Y34         RAMS64E                                      r  MEM/RAM_reg_0_127_30_30/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.441     9.782    MEM/RAM_reg_0_127_30_30/WCLK
    SLICE_X42Y34         RAMS64E                                      r  MEM/RAM_reg_0_127_30_30/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.056    
                         clock uncertainty           -0.035    10.021    
    SLICE_X42Y34         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.404    MEM/RAM_reg_0_127_30_30/HIGH
  -------------------------------------------------------------------
                         required time                          9.404    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_22_22/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.186ns (28.422%)  route 2.987ns (71.578%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.789     7.860    CPU/Register/instr[31]_i_6_n_2
    SLICE_X41Y36         LUT4 (Prop_lut4_I3_O)        0.150     8.010 r  CPU/Register/instr[22]_i_2/O
                         net (fo=1, routed)           0.425     8.435    CPU/Register/instr[22]_i_2_n_2
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.332     8.767 r  CPU/Register/instr[22]_i_1/O
                         net (fo=4, routed)           0.488     9.255    MEM/RAM_reg_0_127_22_22/D
    SLICE_X42Y33         RAMS64E                                      r  MEM/RAM_reg_0_127_22_22/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.440     9.781    MEM/RAM_reg_0_127_22_22/WCLK
    SLICE_X42Y33         RAMS64E                                      r  MEM/RAM_reg_0_127_22_22/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X42Y33         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.587    MEM/RAM_reg_0_127_22_22/HIGH
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_23_23/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.155ns (28.984%)  route 2.830ns (71.016%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 9.781 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.638     7.709    CPU/Register/instr[31]_i_6_n_2
    SLICE_X40Y36         LUT4 (Prop_lut4_I3_O)        0.119     7.828 r  CPU/Register/instr[23]_i_2/O
                         net (fo=1, routed)           0.283     8.111    CPU/Register/instr[23]_i_2_n_2
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.332     8.443 r  CPU/Register/instr[23]_i_1/O
                         net (fo=4, routed)           0.624     9.067    MEM/RAM_reg_0_127_23_23/D
    SLICE_X42Y33         RAMS64E                                      r  MEM/RAM_reg_0_127_23_23/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.440     9.781    MEM/RAM_reg_0_127_23_23/WCLK
    SLICE_X42Y33         RAMS64E                                      r  MEM/RAM_reg_0_127_23_23/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X42Y33         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.617     9.403    MEM/RAM_reg_0_127_23_23/HIGH
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 CPU/instr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_13_13/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.952ns (22.843%)  route 3.216ns (77.157%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.561     5.082    CPU/CLK_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  CPU/instr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CPU/instr_reg[31]/Q
                         net (fo=14, routed)          0.670     6.209    CPU/Register/instr_reg[31][31]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.333 r  CPU/Register/state[2]_i_2/O
                         net (fo=6, routed)           0.614     6.947    CPU/Register/alu_or_mem_save_reg
    SLICE_X41Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.071 r  CPU/Register/instr[31]_i_6/O
                         net (fo=64, routed)          0.690     7.761    CPU/Register/instr[31]_i_6_n_2
    SLICE_X43Y35         LUT4 (Prop_lut4_I3_O)        0.124     7.885 r  CPU/Register/instr[13]_i_2/O
                         net (fo=1, routed)           0.729     8.614    CPU/Register/instr[13]_i_2_n_2
    SLICE_X45Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.738 r  CPU/Register/instr[13]_i_1/O
                         net (fo=4, routed)           0.512     9.250    MEM/RAM_reg_0_127_13_13/D
    SLICE_X42Y36         RAMS64E                                      r  MEM/RAM_reg_0_127_13_13/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.442     9.783    MEM/RAM_reg_0_127_13_13/WCLK
    SLICE_X42Y36         RAMS64E                                      r  MEM/RAM_reg_0_127_13_13/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.277    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X42Y36         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.592    MEM/RAM_reg_0_127_13_13/HIGH
  -------------------------------------------------------------------
                         required time                          9.592    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 CPU/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/RAM_reg_0_127_0_0/HIGH/I
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.060ns (25.441%)  route 3.106ns (74.559%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.559     5.080    CPU/CLK_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  CPU/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/state_reg[0]/Q
                         net (fo=53, routed)          1.243     6.779    CPU/Register/state[0]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.903 r  CPU/Register/instr[31]_i_5/O
                         net (fo=64, routed)          0.904     7.808    CPU/Register/instr[31]_i_5_n_2
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.153     7.961 r  CPU/Register/instr[0]_i_3/O
                         net (fo=1, routed)           0.307     8.268    CPU/Register/instr[0]_i_3_n_2
    SLICE_X43Y35         LUT2 (Prop_lut2_I1_O)        0.327     8.595 r  CPU/Register/instr[0]_i_1/O
                         net (fo=4, routed)           0.652     9.247    MEM/RAM_reg_0_127_0_0/D
    SLICE_X42Y35         RAMS64E                                      r  MEM/RAM_reg_0_127_0_0/HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.442     9.783    MEM/RAM_reg_0_127_0_0/WCLK
    SLICE_X42Y35         RAMS64E                                      r  MEM/RAM_reg_0_127_0_0/HIGH/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X42Y35         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.433     9.589    MEM/RAM_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 CPU/Register/REG_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.017%)  route 0.129ns (40.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.563     1.446    CPU/Register/CLK_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  CPU/Register/REG_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CPU/Register/REG_reg[2][10]/Q
                         net (fo=3, routed)           0.129     1.716    CPU/Register/REG_reg_n_2_[2][10]
    SLICE_X50Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  CPU/Register/d3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    CPU_n_48
    SLICE_X50Y37         FDRE                                         r  d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.833     1.960    CLK_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  d3_reg[2]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X50Y37         FDRE (Hold_fdre_C_D)         0.121     1.603    d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CPU/Register/REG_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.473%)  route 0.138ns (42.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.562     1.445    CPU/Register/CLK_IBUF_BUFG
    SLICE_X49Y35         FDRE                                         r  CPU/Register/REG_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CPU/Register/REG_reg[2][2]/Q
                         net (fo=3, routed)           0.138     1.724    CPU/Register/REG_reg_n_2_[2][2]
    SLICE_X50Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  CPU/Register/d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    CPU_n_56
    SLICE_X50Y34         FDRE                                         r  d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.831     1.958    CLK_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  d1_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.121     1.601    d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CPU/Register/REG_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.645%)  route 0.111ns (37.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.563     1.446    CPU/Register/CLK_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  CPU/Register/REG_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CPU/Register/REG_reg[2][15]/Q
                         net (fo=3, routed)           0.111     1.698    CPU/Register/REG_reg_n_2_[2][15]
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  CPU/Register/d4[3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    CPU_n_43
    SLICE_X44Y42         FDRE                                         r  d4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.833     1.960    CLK_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  d4_reg[3]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.092     1.551    d4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 CPU/Register/REG_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.748%)  route 0.125ns (40.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.563     1.446    CPU/Register/CLK_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  CPU/Register/REG_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CPU/Register/REG_reg[2][25]/Q
                         net (fo=3, routed)           0.125     1.712    CPU/Register/REG_reg_n_2_[2][25]
    SLICE_X44Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.757 r  CPU/Register/d3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    CPU_n_49
    SLICE_X44Y42         FDRE                                         r  d3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.833     1.960    CLK_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  d3_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.091     1.553    d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CPU/Register/REG_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.498%)  route 0.149ns (44.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.563     1.446    CPU/Register/CLK_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  CPU/Register/REG_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CPU/Register/REG_reg[2][13]/Q
                         net (fo=3, routed)           0.149     1.736    CPU/Register/REG_reg_n_2_[2][13]
    SLICE_X44Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.781 r  CPU/Register/d4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    CPU_n_45
    SLICE_X44Y42         FDRE                                         r  d4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.833     1.960    CLK_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  d4_reg[1]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X44Y42         FDRE (Hold_fdre_C_D)         0.092     1.551    d4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CPU/Register/REG_reg[2][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.262%)  route 0.126ns (35.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.563     1.446    CPU/Register/CLK_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  CPU/Register/REG_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  CPU/Register/REG_reg[2][28]/Q
                         net (fo=3, routed)           0.126     1.700    CPU/Register/p_0_in[0]
    SLICE_X47Y42         LUT6 (Prop_lut6_I3_O)        0.098     1.798 r  CPU/Register/d4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    CPU_n_46
    SLICE_X47Y42         FDRE                                         r  d4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.833     1.960    CLK_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  d4_reg[0]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X47Y42         FDRE (Hold_fdre_C_D)         0.091     1.553    d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CPU/Register/ReadReg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/alu_result_save_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.231ns (38.187%)  route 0.374ns (61.813%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.555     1.438    CPU/Register/CLK_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  CPU/Register/ReadReg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CPU/Register/ReadReg1_reg[17]/Q
                         net (fo=12, routed)          0.323     1.902    CPU/Register/Q[17]
    SLICE_X37Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.947 r  CPU/Register/alu_result_save[17]_i_4/O
                         net (fo=1, routed)           0.051     1.998    CPU/Register/alu_result_save[17]_i_4_n_2
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.045     2.043 r  CPU/Register/alu_result_save[17]_i_1/O
                         net (fo=1, routed)           0.000     2.043    CPU/Register_n_236
    SLICE_X37Y31         FDRE                                         r  CPU/alu_result_save_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.823     1.950    CPU/CLK_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  CPU/alu_result_save_reg[17]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.091     1.792    CPU/alu_result_save_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.558     1.441    div2/CLK_0
    SLICE_X52Y30         FDRE                                         r  div2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  div2/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.780    div2/counter[0]
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  div2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    div2/counter_0[0]
    SLICE_X52Y30         FDRE                                         r  div2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.827     1.954    div2/CLK_0
    SLICE_X52Y30         FDRE                                         r  div2/counter_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.120     1.561    div2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.559     1.442    div2/CLK_0
    SLICE_X53Y31         FDRE                                         r  div2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  div2/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.703    div2/counter[12]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  div2/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    div2/data0[12]
    SLICE_X53Y31         FDRE                                         r  div2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.828     1.955    div2/CLK_0
    SLICE_X53Y31         FDRE                                         r  div2/counter_reg[12]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X53Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    div2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.560     1.443    div2/CLK_0
    SLICE_X53Y32         FDRE                                         r  div2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  div2/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.704    div2/counter[16]
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  div2/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.812    div2/data0[16]
    SLICE_X53Y32         FDRE                                         r  div2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.829     1.956    div2/CLK_0
    SLICE_X53Y32         FDRE                                         r  div2/counter_reg[16]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    div2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y24   CPU/mult_result_save_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y29   CPU/mult_result_save_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y27   CPU/mult_result_save_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y29   CPU/mult_result_save_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y29   CPU/mult_result_save_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y29   CPU/mult_result_save_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y29   CPU/mult_result_save_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y25   CPU/mult_result_save_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y25   CPU/mult_result_save_reg[17]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   MEM/RAM_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   MEM/RAM_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   MEM/RAM_reg_0_127_10_10/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y35   MEM/RAM_reg_0_127_10_10/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   MEM/RAM_reg_0_127_11_11/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   MEM/RAM_reg_0_127_11_11/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   MEM/RAM_reg_0_127_12_12/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y32   MEM/RAM_reg_0_127_12_12/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   MEM/RAM_reg_0_127_13_13/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y36   MEM/RAM_reg_0_127_13_13/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_15_15/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_15_15/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_15_15/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_15_15/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_16_16/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_16_16/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_16_16/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y39   MEM/RAM_reg_0_127_16_16/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y37   MEM/RAM_reg_0_127_24_24/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y37   MEM/RAM_reg_0_127_24_24/LOW/CLK



