Timing Analyzer report for usb_capture
Sun Jul  2 22:26:41 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ftdi_clk'
 13. Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'ftdi_clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'ftdi_clk'
 24. Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'ftdi_clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'ftdi_clk'
 34. Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'ftdi_clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; usb_capture                                            ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.65        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.5%      ;
;     Processor 3            ;   5.5%      ;
;     Processor 4            ;   4.7%      ;
;     Processors 5-16        ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; ftdi_clk                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { ftdi_clk }                                          ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_0|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                               ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 124.78 MHz ; 124.78 MHz      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 280.03 MHz ; 250.0 MHz       ; ftdi_clk                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; ftdi_clk                                          ; -2.571 ; -88.433       ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; -2.073 ; -25.690       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.301 ; 0.000         ;
; ftdi_clk                                          ; 0.313 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; ftdi_clk                                          ; -3.000 ; -81.726       ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 4.742  ; 0.000         ;
; CLOCK_50                                          ; 9.747  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ftdi_clk'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.571 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.504      ;
; -2.443 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.376      ;
; -2.334 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.267      ;
; -2.261 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 3.195      ;
; -2.261 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 3.195      ;
; -2.218 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 3.152      ;
; -2.165 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.098      ;
; -2.160 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.093      ;
; -2.138 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.071      ;
; -2.107 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 3.040      ;
; -2.043 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.976      ;
; -2.037 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.970      ;
; -2.032 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.964      ;
; -2.028 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.961      ;
; -2.019 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.953      ;
; -2.019 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.953      ;
; -2.015 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.949      ;
; -1.989 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.922      ;
; -1.980 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[0]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[0]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.817      ; 4.702      ;
; -1.970 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.903      ;
; -1.957 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[5]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.821      ; 4.683      ;
; -1.937 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.870      ;
; -1.931 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.864      ;
; -1.905 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.839      ;
; -1.905 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.839      ;
; -1.904 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.837      ;
; -1.896 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.828      ;
; -1.896 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.829      ;
; -1.894 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[1]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[1]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.820      ; 4.619      ;
; -1.892 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.825      ;
; -1.855 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[5] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.592      ;
; -1.841 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.774      ;
; -1.841 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.775      ;
; -1.826 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.760      ;
; -1.826 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.760      ;
; -1.824 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[2]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[2]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.817      ; 4.546      ;
; -1.816 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.749      ;
; -1.811 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.548      ;
; -1.807 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.544      ;
; -1.797 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.731      ;
; -1.797 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.731      ;
; -1.790 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.722      ;
; -1.756 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.689      ;
; -1.736 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.669      ;
; -1.734 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[6]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[6]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.818      ; 4.457      ;
; -1.731 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.663      ;
; -1.728 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.465      ;
; -1.725 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.658      ;
; -1.721 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.458      ;
; -1.711 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.645      ;
; -1.709 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.643      ;
; -1.696 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.630      ;
; -1.696 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.630      ;
; -1.664 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[3]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[3]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.821      ; 4.390      ;
; -1.662 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.595      ;
; -1.661 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[4]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.821      ; 4.387      ;
; -1.654 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.587      ;
; -1.647 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.579      ;
; -1.645 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[4] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.382      ;
; -1.641 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.574      ;
; -1.637 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.570      ;
; -1.618 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.550      ;
; -1.609 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.541      ;
; -1.568 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.500      ;
; -1.563 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.496      ;
; -1.552 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.485      ;
; -1.548 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.481      ;
; -1.540 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.473      ;
; -1.539 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rbin[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.832      ; 4.276      ;
; -1.537 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.470      ;
; -1.528 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.461      ;
; -1.525 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.458      ;
; -1.522 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.455      ;
; -1.518 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.450      ;
; -1.503 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.436      ;
; -1.492 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.425      ;
; -1.490 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.422      ;
; -1.484 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.417      ;
; -1.477 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.411      ;
; -1.473 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.406      ;
; -1.469 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.402      ;
; -1.468 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.402      ;
; -1.467 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.399      ;
; -1.463 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.395      ;
; -1.461 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.394      ;
; -1.461 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.394      ;
; -1.457 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.390      ;
; -1.453 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.386      ;
; -1.453 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.385      ;
; -1.445 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.378      ;
; -1.440 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.373      ;
; -1.435 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.368      ;
; -1.432 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.365      ;
; -1.416 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.349      ;
; -1.406 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.338      ;
; -1.404 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.337      ;
; -1.402 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.336      ;
; -1.394 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.061     ; 2.328      ;
; -1.390 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.062     ; 2.323      ;
; -1.390 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.063     ; 2.322      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.073 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[4] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.320     ; 0.688      ;
; -2.072 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[5] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.320     ; 0.687      ;
; -1.884 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[6] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.971     ; 0.848      ;
; -1.883 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[1]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.982     ; 0.836      ;
; -1.877 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[0]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.982     ; 0.830      ;
; -1.870 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[3] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.971     ; 0.834      ;
; -1.868 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[6]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 0.843      ;
; -1.857 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[5]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 0.832      ;
; -1.743 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[3]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.987     ; 0.691      ;
; -1.740 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[4]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.987     ; 0.688      ;
; -1.738 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[2]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.987     ; 0.686      ;
; -1.696 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[2] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.943     ; 0.688      ;
; -1.695 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[1] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.943     ; 0.687      ;
; -1.694 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[0] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.943     ; 0.686      ;
; 1.986  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.936      ;
; 2.004  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.932      ;
; 2.021  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.922      ;
; 2.064  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.879      ;
; 2.067  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.846      ;
; 2.074  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.873      ;
; 2.113  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.830      ;
; 2.158  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.775      ;
; 2.165  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.757      ;
; 2.183  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.753      ;
; 2.189  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.744      ;
; 2.192  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.745      ;
; 2.216  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.721      ;
; 2.235  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.687      ;
; 2.253  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.694      ;
; 2.265  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[4]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.682      ;
; 2.297  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.625      ;
; 2.303  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.610      ;
; 2.315  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.621      ;
; 2.325  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.618      ;
; 2.325  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.608      ;
; 2.371  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.572      ;
; 2.385  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.562      ;
; 2.414  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.508      ;
; 2.418  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.529      ;
; 2.428  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.509      ;
; 2.452  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.461      ;
; 2.452  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.485      ;
; 2.486  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.428      ;
; 2.501  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[4]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.446      ;
; 2.529  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[9]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.384      ;
; 2.531  ; sdram_peri:ram_peri|data[4][5]                                           ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.380      ;
; 2.546  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.376      ;
; 2.557  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.386      ;
; 2.584  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.349      ;
; 2.585  ; sdram_peri:ram_peri|data[6][5]                                           ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.343      ;
; 2.586  ; sdram_peri:ram_peri|data[6][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.332      ;
; 2.589  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.358      ;
; 2.590  ; sdram_peri:ram_peri|data[4][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 7.311      ;
; 2.592  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.351      ;
; 2.597  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[6]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.349      ;
; 2.609  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.328      ;
; 2.624  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[3]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.309      ;
; 2.631  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.282      ;
; 2.636  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[0]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[0]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 2.258      ;
; 2.651  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.292      ;
; 2.654  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.293      ;
; 2.662  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.281      ;
; 2.674  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.239      ;
; 2.676  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[3]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[3]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 2.241      ;
; 2.685  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[12]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.262      ;
; 2.698  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[15]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.216      ;
; 2.699  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.244      ;
; 2.714  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[10]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.222      ;
; 2.720  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[13]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[13]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 2.197      ;
; 2.722  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.192      ;
; 2.723  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 7.199      ;
; 2.741  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.195      ;
; 2.742  ; sdram_peri:ram_peri|data[9][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 7.188      ;
; 2.763  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.150      ;
; 2.765  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[9]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.148      ;
; 2.766  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[3]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.167      ;
; 2.776  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[6]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.170      ;
; 2.786  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.161      ;
; 2.786  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.157      ;
; 2.807  ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req                        ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.141      ;
; 2.813  ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req                        ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.135      ;
; 2.819  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.128      ;
; 2.842  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[0]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.101      ;
; 2.843  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.WRITE                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.092      ;
; 2.843  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.READ_BURST                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.092      ;
; 2.843  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.IDLE                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.092      ;
; 2.843  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.REFRESH                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.092      ;
; 2.847  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[0]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.096      ;
; 2.853  ; sdram_peri:ram_peri|data[17][1]                                          ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 7.047      ;
; 2.853  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.094      ;
; 2.861  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.053      ;
; 2.861  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[0]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.082      ;
; 2.862  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[6]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.081      ;
; 2.864  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[12]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.083      ;
; 2.872  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.075      ;
; 2.876  ; sdram_peri:ram_peri|data[24][1]                                          ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 7.026      ;
; 2.877  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[15]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.037      ;
; 2.899  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 7.038      ;
; 2.899  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.044      ;
; 2.901  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.046      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.301 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[5] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.866      ;
; 0.317 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[1] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.882      ;
; 0.322 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[2] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.887      ;
; 0.340 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[4] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.905      ;
; 0.344 ; bus_encode:benc|fsm_state.HEADER                                       ; bus_encode:benc|fsm_state.HEADER                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_encode:benc|fsm_state.IDLE                                         ; bus_encode:benc|fsm_state.IDLE                                                                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.352 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[0] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.917      ;
; 0.357 ; sdram_peri:ram_peri|data[30][15]                                       ; sdram_peri:ram_peri|data[30][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][14]                                       ; sdram_peri:ram_peri|data[30][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][13]                                       ; sdram_peri:ram_peri|data[30][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][11]                                       ; sdram_peri:ram_peri|data[30][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][10]                                       ; sdram_peri:ram_peri|data[30][10]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][9]                                        ; sdram_peri:ram_peri|data[30][9]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][8]                                        ; sdram_peri:ram_peri|data[30][8]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][15]                                       ; sdram_peri:ram_peri|data[26][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][15]                                       ; sdram_peri:ram_peri|data[16][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][15]                                       ; sdram_peri:ram_peri|data[24][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][15]                                       ; sdram_peri:ram_peri|data[21][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][15]                                       ; sdram_peri:ram_peri|data[17][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[31][15]                                       ; sdram_peri:ram_peri|data[31][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[27][15]                                       ; sdram_peri:ram_peri|data[27][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[19][15]                                       ; sdram_peri:ram_peri|data[19][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][15]                                       ; sdram_peri:ram_peri|data[23][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][31]                                       ; sdram_peri:ram_peri|data[30][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][31]                                       ; sdram_peri:ram_peri|data[26][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[8][31]                                        ; sdram_peri:ram_peri|data[8][31]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][23]                                       ; sdram_peri:ram_peri|data[30][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[31][7]                                        ; sdram_peri:ram_peri|data[31][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][7]                                        ; sdram_peri:ram_peri|data[23][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[19][7]                                        ; sdram_peri:ram_peri|data[19][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[27][7]                                        ; sdram_peri:ram_peri|data[27][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][7]                                        ; sdram_peri:ram_peri|data[30][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][7]                                        ; sdram_peri:ram_peri|data[18][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][7]                                        ; sdram_peri:ram_peri|data[26][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[25][7]                                        ; sdram_peri:ram_peri|data[25][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][30]                                       ; sdram_peri:ram_peri|data[26][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[8][30]                                        ; sdram_peri:ram_peri|data[8][30]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[14][14]                                       ; sdram_peri:ram_peri|data[14][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][14]                                       ; sdram_peri:ram_peri|data[28][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][14]                                       ; sdram_peri:ram_peri|data[24][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][14]                                       ; sdram_peri:ram_peri|data[16][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][14]                                       ; sdram_peri:ram_peri|data[21][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][14]                                       ; sdram_peri:ram_peri|data[17][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[25][14]                                       ; sdram_peri:ram_peri|data[25][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[29][14]                                       ; sdram_peri:ram_peri|data[29][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[31][6]                                        ; sdram_peri:ram_peri|data[31][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][6]                                        ; sdram_peri:ram_peri|data[23][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][6]                                        ; sdram_peri:ram_peri|data[18][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][6]                                        ; sdram_peri:ram_peri|data[30][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][6]                                        ; sdram_peri:ram_peri|data[26][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][22]                                       ; sdram_peri:ram_peri|data[30][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][22]                                       ; sdram_peri:ram_peri|data[22][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][22]                                       ; sdram_peri:ram_peri|data[28][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][22]                                       ; sdram_peri:ram_peri|data[20][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][22]                                       ; sdram_peri:ram_peri|data[16][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][22]                                       ; sdram_peri:ram_peri|data[24][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][13]                                       ; sdram_peri:ram_peri|data[26][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[17][13]                                       ; sdram_peri:ram_peri|data[17][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[21][13]                                       ; sdram_peri:ram_peri|data[21][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][13]                                       ; sdram_peri:ram_peri|data[24][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][29]                                       ; sdram_peri:ram_peri|data[26][29]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][29]                                       ; sdram_peri:ram_peri|data[30][29]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][21]                                       ; sdram_peri:ram_peri|data[16][21]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][21]                                       ; sdram_peri:ram_peri|data[20][21]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][21]                                       ; sdram_peri:ram_peri|data[24][21]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][21]                                       ; sdram_peri:ram_peri|data[28][21]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][5]                                        ; sdram_peri:ram_peri|data[10][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][5]                                        ; sdram_peri:ram_peri|data[18][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][5]                                        ; sdram_peri:ram_peri|data[26][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][5]                                        ; sdram_peri:ram_peri|data[30][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][5]                                        ; sdram_peri:ram_peri|data[24][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][5]                                        ; sdram_peri:ram_peri|data[20][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[12][12]                                       ; sdram_peri:ram_peri|data[12][12]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[13][12]                                       ; sdram_peri:ram_peri|data[13][12]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][28]                                       ; sdram_peri:ram_peri|data[30][28]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][28]                                       ; sdram_peri:ram_peri|data[26][28]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[8][28]                                        ; sdram_peri:ram_peri|data[8][28]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][20]                                       ; sdram_peri:ram_peri|data[20][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][20]                                       ; sdram_peri:ram_peri|data[16][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][20]                                       ; sdram_peri:ram_peri|data[28][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][20]                                       ; sdram_peri:ram_peri|data[24][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][20]                                       ; sdram_peri:ram_peri|data[18][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[22][20]                                       ; sdram_peri:ram_peri|data[22][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][20]                                       ; sdram_peri:ram_peri|data[26][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][20]                                       ; sdram_peri:ram_peri|data[30][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[23][4]                                        ; sdram_peri:ram_peri|data[23][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[27][4]                                        ; sdram_peri:ram_peri|data[27][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[31][4]                                        ; sdram_peri:ram_peri|data[31][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[26][4]                                        ; sdram_peri:ram_peri|data[26][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[30][4]                                        ; sdram_peri:ram_peri|data[30][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[18][4]                                        ; sdram_peri:ram_peri|data[18][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[28][4]                                        ; sdram_peri:ram_peri|data[28][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[16][4]                                        ; sdram_peri:ram_peri|data[16][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[20][4]                                        ; sdram_peri:ram_peri|data[20][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[24][4]                                        ; sdram_peri:ram_peri|data[24][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[11][20]                                       ; sdram_peri:ram_peri|data[11][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[10][20]                                       ; sdram_peri:ram_peri|data[10][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[15][20]                                       ; sdram_peri:ram_peri|data[15][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[13][20]                                       ; sdram_peri:ram_peri|data[13][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sdram_peri:ram_peri|data[27][11]                                       ; sdram_peri:ram_peri|data[27][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ftdi_clk'                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.313 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.377      ; 0.877      ;
; 0.344 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.377      ; 0.908      ;
; 0.358 ; syncFT245:ft245_bus|io_wr_n                                                ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; syncFT245:ft245_bus|next_RD                                                ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; syncFT245:ft245_bus|next_dOE                                               ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.577      ;
; 0.366 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.377      ; 0.930      ;
; 0.368 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.377      ; 0.932      ;
; 0.373 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[0]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.594      ;
; 0.381 ; syncFT245:ft245_bus|fsm_state.W2I                                          ; syncFT245:ft245_bus|next_OE                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.600      ;
; 0.409 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 0.915      ;
; 0.412 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.631      ;
; 0.431 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 0.937      ;
; 0.504 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[6]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.723      ;
; 0.507 ; syncFT245:ft245_bus|next_RD                                                ; syncFT245:ft245_bus|io_rd_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 0.725      ;
; 0.516 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[4]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.737      ;
; 0.526 ; syncFT245:ft245_bus|next_OE                                                ; syncFT245:ft245_bus|io_oe_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.745      ;
; 0.571 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.W2I                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 0.789      ;
; 0.601 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|fsm_state.W2I                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.820      ;
; 0.605 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.I2W                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.824      ;
; 0.646 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.865      ;
; 0.647 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[3]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.866      ;
; 0.650 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.869      ;
; 0.669 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.READ                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.888      ;
; 0.675 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[5]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.894      ;
; 0.677 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[1]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.896      ;
; 0.688 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.907      ;
; 0.693 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.912      ;
; 0.698 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.917      ;
; 0.700 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.919      ;
; 0.708 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.927      ;
; 0.755 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.974      ;
; 0.775 ; syncFT245:ft245_bus|fsm_state.READ                                         ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 0.994      ;
; 0.783 ; syncFT245:ft245_bus|fsm_state.READ2                                        ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.002      ;
; 0.790 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.008      ;
; 0.824 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.377      ; 1.388      ;
; 0.833 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.052      ;
; 0.845 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.064      ;
; 0.859 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.377      ; 1.423      ;
; 0.877 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 1.383      ;
; 0.883 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.102      ;
; 0.889 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.107      ;
; 0.892 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 1.398      ;
; 0.895 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.114      ;
; 0.898 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 1.404      ;
; 0.906 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[2]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.125      ;
; 0.936 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.058      ; 1.151      ;
; 0.944 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.163      ;
; 0.946 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.165      ;
; 0.950 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.058      ; 1.165      ;
; 0.954 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.172      ;
; 0.957 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 1.463      ;
; 0.963 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.182      ;
; 0.969 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.058      ; 1.184      ;
; 0.972 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.191      ;
; 0.977 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.319      ; 1.483      ;
; 0.980 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.199      ;
; 0.981 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.199      ;
; 0.983 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.202      ;
; 0.985 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.204      ;
; 0.986 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.205      ;
; 0.986 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.205      ;
; 0.987 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.206      ;
; 0.988 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.207      ;
; 0.989 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.208      ;
; 1.003 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.222      ;
; 1.005 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.224      ;
; 1.017 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.236      ;
; 1.019 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.060      ; 1.236      ;
; 1.025 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.244      ;
; 1.027 ; syncFT245:ft245_bus|fsm_state.READ                                         ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.246      ;
; 1.028 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.247      ;
; 1.032 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|next_OE                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.251      ;
; 1.036 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.254      ;
; 1.070 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.289      ;
; 1.073 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.292      ;
; 1.077 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.296      ;
; 1.093 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.312      ;
; 1.094 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.I2W                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.312      ;
; 1.095 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.314      ;
; 1.096 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.315      ;
; 1.098 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.317      ;
; 1.098 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.317      ;
; 1.099 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.318      ;
; 1.100 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.319      ;
; 1.113 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.332      ;
; 1.113 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.332      ;
; 1.115 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.334      ;
; 1.127 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.345      ;
; 1.171 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.389      ;
; 1.171 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.390      ;
; 1.177 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.395      ;
; 1.181 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.399      ;
; 1.183 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.061      ; 1.401      ;
; 1.186 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.405      ;
; 1.191 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.410      ;
; 1.202 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.062      ; 1.421      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                                          ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
; 139.02 MHz ; 139.02 MHz      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 312.79 MHz ; 250.0 MHz       ; ftdi_clk                                          ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; ftdi_clk                                          ; -2.197 ; -73.218       ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; -1.705 ; -20.940       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.291 ; 0.000         ;
; ftdi_clk                                          ; 0.303 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; ftdi_clk                                          ; -3.000 ; -81.724       ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 4.740  ; 0.000         ;
; CLOCK_50                                          ; 9.709  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ftdi_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.197 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 3.137      ;
; -2.059 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.999      ;
; -1.985 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.925      ;
; -1.930 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.871      ;
; -1.930 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.871      ;
; -1.900 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.841      ;
; -1.816 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.756      ;
; -1.811 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.751      ;
; -1.780 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.720      ;
; -1.770 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.710      ;
; -1.722 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.662      ;
; -1.719 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.660      ;
; -1.718 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.659      ;
; -1.718 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.659      ;
; -1.714 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.653      ;
; -1.693 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[5]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.588      ; 4.186      ;
; -1.691 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.631      ;
; -1.690 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.630      ;
; -1.678 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[0]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[0]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.585      ; 4.168      ;
; -1.667 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.607      ;
; -1.646 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.586      ;
; -1.633 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.573      ;
; -1.612 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[5] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 4.115      ;
; -1.610 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.551      ;
; -1.610 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.551      ;
; -1.608 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.548      ;
; -1.589 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[1]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[1]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.588      ; 4.082      ;
; -1.588 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.528      ;
; -1.577 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.517      ;
; -1.567 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 4.070      ;
; -1.565 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.505      ;
; -1.565 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.505      ;
; -1.563 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.504      ;
; -1.562 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 4.065      ;
; -1.547 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 4.050      ;
; -1.543 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.484      ;
; -1.543 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.484      ;
; -1.529 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[2]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[2]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.585      ; 4.019      ;
; -1.522 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.462      ;
; -1.516 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[6]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[6]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.585      ; 4.006      ;
; -1.513 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.454      ;
; -1.513 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.454      ;
; -1.502 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.441      ;
; -1.500 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.440      ;
; -1.493 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 3.996      ;
; -1.475 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[3]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[3]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.588      ; 3.968      ;
; -1.462 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.402      ;
; -1.441 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.381      ;
; -1.437 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[4]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.588      ; 3.930      ;
; -1.436 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.377      ;
; -1.435 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.375      ;
; -1.428 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[4] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 3.931      ;
; -1.428 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.368      ;
; -1.424 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.365      ;
; -1.424 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.365      ;
; -1.400 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rbin[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.598      ; 3.903      ;
; -1.387 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.328      ;
; -1.365 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.305      ;
; -1.360 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.300      ;
; -1.357 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.296      ;
; -1.353 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.293      ;
; -1.353 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.293      ;
; -1.353 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.293      ;
; -1.318 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.258      ;
; -1.297 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.236      ;
; -1.281 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.221      ;
; -1.275 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.215      ;
; -1.273 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.213      ;
; -1.271 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.211      ;
; -1.264 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.204      ;
; -1.260 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.200      ;
; -1.257 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.197      ;
; -1.252 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.191      ;
; -1.245 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.185      ;
; -1.239 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.179      ;
; -1.228 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.168      ;
; -1.227 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.167      ;
; -1.219 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.159      ;
; -1.213 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.153      ;
; -1.208 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.149      ;
; -1.208 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.147      ;
; -1.201 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.141      ;
; -1.200 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.141      ;
; -1.190 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.130      ;
; -1.190 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.130      ;
; -1.184 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.124      ;
; -1.183 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.123      ;
; -1.182 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.122      ;
; -1.178 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.118      ;
; -1.176 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.056     ; 2.115      ;
; -1.170 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.110      ;
; -1.163 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.103      ;
; -1.160 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.100      ;
; -1.159 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.100      ;
; -1.153 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.093      ;
; -1.148 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.054     ; 2.089      ;
; -1.148 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.088      ;
; -1.148 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.088      ;
; -1.142 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.082      ;
; -1.139 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.055     ; 2.079      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.705 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[4] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.030     ; 0.610      ;
; -1.704 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[5] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.030     ; 0.609      ;
; -1.545 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[1]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.729     ; 0.751      ;
; -1.545 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[6] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.717     ; 0.763      ;
; -1.540 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[0]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.729     ; 0.746      ;
; -1.532 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[3] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.717     ; 0.750      ;
; -1.530 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[6]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.707     ; 0.758      ;
; -1.520 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[5]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.707     ; 0.748      ;
; -1.411 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[3]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.734     ; 0.612      ;
; -1.409 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[4]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.734     ; 0.610      ;
; -1.407 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[2]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.734     ; 0.608      ;
; -1.365 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[2] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.690     ; 0.610      ;
; -1.364 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[1] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.690     ; 0.609      ;
; -1.363 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[0] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.690     ; 0.608      ;
; 2.807  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 7.124      ;
; 2.851  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 7.092      ;
; 2.872  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.077      ;
; 2.885  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 7.068      ;
; 2.900  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.049      ;
; 2.902  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[0]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[0]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 2.013      ;
; 2.912  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.036      ;
; 2.937  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[3]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[3]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 2.001      ;
; 2.941  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[13]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[13]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.058     ; 1.996      ;
; 2.944  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.987      ;
; 2.961  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.961      ;
; 2.988  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.955      ;
; 2.988  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.955      ;
; 2.996  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.943      ;
; 2.999  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.940      ;
; 3.009  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.944      ;
; 3.041  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.902      ;
; 3.060  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.870      ;
; 3.074  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.857      ;
; 3.104  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.838      ;
; 3.112  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[4]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.841      ;
; 3.125  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.827      ;
; 3.131  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 6.817      ;
; 3.138  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 6.800      ;
; 3.162  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.792      ;
; 3.165  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.757      ;
; 3.192  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.751      ;
; 3.211  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.720      ;
; 3.217  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 6.731      ;
; 3.245  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.698      ;
; 3.293  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.629      ;
; 3.297  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.625      ;
; 3.309  ; sdram_peri:ram_peri|data[4][5]                                           ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.615      ;
; 3.312  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.641      ;
; 3.316  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[4]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.637      ;
; 3.326  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 6.622      ;
; 3.327  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.603      ;
; 3.332  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.610      ;
; 3.341  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[9]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.581      ;
; 3.350  ; sdram_peri:ram_peri|data[6][5]                                           ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.585      ;
; 3.356  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 6.582      ;
; 3.366  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.588      ;
; 3.376  ; sdram_peri:ram_peri|data[6][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.549      ;
; 3.389  ; sdram_peri:ram_peri|data[4][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.525      ;
; 3.402  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[11]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[11]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 1.527      ;
; 3.403  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[10]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[10]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 1.525      ;
; 3.418  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[6]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.535      ;
; 3.420  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[9]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[9]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 1.508      ;
; 3.426  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[3]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.513      ;
; 3.427  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.522      ;
; 3.430  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.492      ;
; 3.434  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[14]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[14]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 1.494      ;
; 3.445  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.485      ;
; 3.445  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 6.503      ;
; 3.454  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.495      ;
; 3.458  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[4]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[4]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.067     ; 1.470      ;
; 3.459  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.462      ;
; 3.471  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.471      ;
; 3.472  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[10]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.471      ;
; 3.487  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.465      ;
; 3.493  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.456      ;
; 3.496  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[12]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.457      ;
; 3.501  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.421      ;
; 3.504  ; sdram_peri:ram_peri|data[9][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.433      ;
; 3.505  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[15]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.417      ;
; 3.520  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.433      ;
; 3.527  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.426      ;
; 3.528  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[7]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[7]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.417      ;
; 3.542  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[3]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.397      ;
; 3.545  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[9]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.377      ;
; 3.546  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.375      ;
; 3.553  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.396      ;
; 3.555  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[6]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 6.398      ;
; 3.558  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[8]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[8]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.403      ;
; 3.577  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[12]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[12]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.384      ;
; 3.578  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.374      ;
; 3.579  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.WRITE                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.362      ;
; 3.579  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.READ_BURST                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.362      ;
; 3.579  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.IDLE                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.362      ;
; 3.579  ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[1]                     ; sdram_peri:ram_peri|sdram_ctl:ram|state.REFRESH                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.362      ;
; 3.581  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[0]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 6.368      ;
; 3.597  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.355      ;
; 3.602  ; sdram_peri:ram_peri|data[24][1]                                          ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 6.312      ;
; 3.604  ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req                        ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.351      ;
; 3.610  ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req                        ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.345      ;
; 3.619  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.302      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.291 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[5] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.799      ;
; 0.299 ; bus_encode:benc|fsm_state.HEADER                                       ; bus_encode:benc|fsm_state.HEADER                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_encode:benc|fsm_state.IDLE                                         ; bus_encode:benc|fsm_state.IDLE                                                                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.310 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[2] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.818      ;
; 0.311 ; sdram_peri:ram_peri|data[26][15]                                       ; sdram_peri:ram_peri|data[26][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][15]                                       ; sdram_peri:ram_peri|data[31][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][15]                                       ; sdram_peri:ram_peri|data[27][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][15]                                       ; sdram_peri:ram_peri|data[19][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][15]                                       ; sdram_peri:ram_peri|data[23][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][31]                                       ; sdram_peri:ram_peri|data[30][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][31]                                       ; sdram_peri:ram_peri|data[10][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][23]                                       ; sdram_peri:ram_peri|data[30][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][7]                                        ; sdram_peri:ram_peri|data[31][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][7]                                        ; sdram_peri:ram_peri|data[23][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][7]                                        ; sdram_peri:ram_peri|data[19][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][7]                                        ; sdram_peri:ram_peri|data[27][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][7]                                        ; sdram_peri:ram_peri|data[30][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][7]                                        ; sdram_peri:ram_peri|data[25][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][30]                                       ; sdram_peri:ram_peri|data[30][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][30]                                       ; sdram_peri:ram_peri|data[10][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][6]                                        ; sdram_peri:ram_peri|data[31][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][6]                                        ; sdram_peri:ram_peri|data[23][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][6]                                        ; sdram_peri:ram_peri|data[30][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][6]                                        ; sdram_peri:ram_peri|data[26][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][22]                                       ; sdram_peri:ram_peri|data[30][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[22][22]                                       ; sdram_peri:ram_peri|data[22][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[28][22]                                       ; sdram_peri:ram_peri|data[28][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][22]                                       ; sdram_peri:ram_peri|data[20][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[16][22]                                       ; sdram_peri:ram_peri|data[16][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[24][22]                                       ; sdram_peri:ram_peri|data[24][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][13]                                       ; sdram_peri:ram_peri|data[26][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][29]                                       ; sdram_peri:ram_peri|data[10][29]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[8][29]                                        ; sdram_peri:ram_peri|data[8][29]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][29]                                       ; sdram_peri:ram_peri|data[30][29]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][5]                                        ; sdram_peri:ram_peri|data[30][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[24][5]                                        ; sdram_peri:ram_peri|data[24][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][5]                                        ; sdram_peri:ram_peri|data[20][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][28]                                       ; sdram_peri:ram_peri|data[30][28]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][28]                                       ; sdram_peri:ram_peri|data[10][28]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][20]                                       ; sdram_peri:ram_peri|data[20][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[16][20]                                       ; sdram_peri:ram_peri|data[16][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[28][20]                                       ; sdram_peri:ram_peri|data[28][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[24][20]                                       ; sdram_peri:ram_peri|data[24][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][20]                                       ; sdram_peri:ram_peri|data[30][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][4]                                        ; sdram_peri:ram_peri|data[27][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[28][4]                                        ; sdram_peri:ram_peri|data[28][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[16][4]                                        ; sdram_peri:ram_peri|data[16][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][4]                                        ; sdram_peri:ram_peri|data[20][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[24][4]                                        ; sdram_peri:ram_peri|data[24][4]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[11][20]                                       ; sdram_peri:ram_peri|data[11][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][20]                                       ; sdram_peri:ram_peri|data[10][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][20]                                       ; sdram_peri:ram_peri|data[15][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[13][20]                                       ; sdram_peri:ram_peri|data[13][20]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][11]                                       ; sdram_peri:ram_peri|data[27][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][11]                                       ; sdram_peri:ram_peri|data[31][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][11]                                       ; sdram_peri:ram_peri|data[19][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][11]                                       ; sdram_peri:ram_peri|data[23][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][11]                                       ; sdram_peri:ram_peri|data[26][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[8][11]                                        ; sdram_peri:ram_peri|data[8][11]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][27]                                       ; sdram_peri:ram_peri|data[10][27]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][3]                                        ; sdram_peri:ram_peri|data[30][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][3]                                        ; sdram_peri:ram_peri|data[27][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][3]                                        ; sdram_peri:ram_peri|data[20][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[24][3]                                        ; sdram_peri:ram_peri|data[24][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][2]                                        ; sdram_peri:ram_peri|data[31][2]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[19][2]                                        ; sdram_peri:ram_peri|data[19][2]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][2]                                        ; sdram_peri:ram_peri|data[27][2]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[23][2]                                        ; sdram_peri:ram_peri|data[23][2]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[22][18]                                       ; sdram_peri:ram_peri|data[22][18]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][18]                                       ; sdram_peri:ram_peri|data[30][18]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[26][10]                                       ; sdram_peri:ram_peri|data[26][10]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][26]                                       ; sdram_peri:ram_peri|data[30][26]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][26]                                       ; sdram_peri:ram_peri|data[10][26]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][9]                                        ; sdram_peri:ram_peri|data[27][9]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][25]                                       ; sdram_peri:ram_peri|data[10][25]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[20][1]                                        ; sdram_peri:ram_peri|data[20][1]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][8]                                        ; sdram_peri:ram_peri|data[27][8]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][16]                                       ; sdram_peri:ram_peri|data[15][16]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[12][16]                                       ; sdram_peri:ram_peri|data[12][16]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[13][16]                                       ; sdram_peri:ram_peri|data[13][16]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][16]                                       ; sdram_peri:ram_peri|data[30][16]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][0]                                        ; sdram_peri:ram_peri|data[27][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][0]                                        ; sdram_peri:ram_peri|data[30][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[11][24]                                       ; sdram_peri:ram_peri|data[11][24]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[8][24]                                        ; sdram_peri:ram_peri|data[8][24]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[10][24]                                       ; sdram_peri:ram_peri|data[10][24]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[30][24]                                       ; sdram_peri:ram_peri|data[30][24]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][31]                                       ; sdram_peri:ram_peri|data[25][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][31]                                       ; sdram_peri:ram_peri|data[27][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][31]                                       ; sdram_peri:ram_peri|data[31][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[11][31]                                       ; sdram_peri:ram_peri|data[11][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[14][31]                                       ; sdram_peri:ram_peri|data[14][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][31]                                       ; sdram_peri:ram_peri|data[15][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][23]                                       ; sdram_peri:ram_peri|data[31][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[25][30]                                       ; sdram_peri:ram_peri|data[25][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[29][30]                                       ; sdram_peri:ram_peri|data[29][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[31][30]                                       ; sdram_peri:ram_peri|data[31][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[27][30]                                       ; sdram_peri:ram_peri|data[27][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[11][30]                                       ; sdram_peri:ram_peri|data[11][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sdram_peri:ram_peri|data[15][30]                                       ; sdram_peri:ram_peri|data[15][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ftdi_clk'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.337      ; 0.809      ;
; 0.312 ; syncFT245:ft245_bus|io_wr_n                                                ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; syncFT245:ft245_bus|next_RD                                                ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; syncFT245:ft245_bus|next_dOE                                               ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.511      ;
; 0.332 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.337      ; 0.838      ;
; 0.338 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[0]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.540      ;
; 0.346 ; syncFT245:ft245_bus|fsm_state.W2I                                          ; syncFT245:ft245_bus|next_OE                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.545      ;
; 0.352 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.337      ; 0.858      ;
; 0.353 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.337      ; 0.859      ;
; 0.363 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.562      ;
; 0.399 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 0.850      ;
; 0.421 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 0.872      ;
; 0.464 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[6]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.663      ;
; 0.465 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[4]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.664      ;
; 0.467 ; syncFT245:ft245_bus|next_RD                                                ; syncFT245:ft245_bus|io_rd_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.666      ;
; 0.473 ; syncFT245:ft245_bus|next_OE                                                ; syncFT245:ft245_bus|io_oe_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.672      ;
; 0.520 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.W2I                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 0.718      ;
; 0.537 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|fsm_state.W2I                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.736      ;
; 0.542 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.I2W                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.741      ;
; 0.576 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.775      ;
; 0.578 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.777      ;
; 0.591 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[3]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.790      ;
; 0.598 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.READ                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.797      ;
; 0.618 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[5]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.817      ;
; 0.619 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[1]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.818      ;
; 0.622 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.821      ;
; 0.635 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.834      ;
; 0.635 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.834      ;
; 0.637 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.836      ;
; 0.646 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.845      ;
; 0.679 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.878      ;
; 0.705 ; syncFT245:ft245_bus|fsm_state.READ2                                        ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.904      ;
; 0.715 ; syncFT245:ft245_bus|fsm_state.READ                                         ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.914      ;
; 0.721 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 0.919      ;
; 0.748 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.947      ;
; 0.757 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.956      ;
; 0.777 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.337      ; 1.283      ;
; 0.796 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 0.995      ;
; 0.807 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.337      ; 1.313      ;
; 0.807 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.006      ;
; 0.809 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.007      ;
; 0.826 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 1.277      ;
; 0.832 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[2]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.031      ;
; 0.842 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 1.293      ;
; 0.846 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.045      ;
; 0.850 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 1.301      ;
; 0.855 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.054      ;
; 0.862 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.061      ;
; 0.865 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.065      ;
; 0.867 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.051      ; 1.062      ;
; 0.871 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.051      ; 1.066      ;
; 0.872 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 1.323      ;
; 0.879 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.077      ;
; 0.881 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.080      ;
; 0.884 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.083      ;
; 0.886 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.085      ;
; 0.887 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.051      ; 1.082      ;
; 0.888 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.087      ;
; 0.889 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.088      ;
; 0.889 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.088      ;
; 0.892 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.091      ;
; 0.893 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.091      ;
; 0.893 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.092      ;
; 0.905 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.104      ;
; 0.915 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.114      ;
; 0.921 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.282      ; 1.372      ;
; 0.922 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.121      ;
; 0.925 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.124      ;
; 0.926 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|next_OE                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.125      ;
; 0.927 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.126      ;
; 0.941 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.053      ; 1.138      ;
; 0.941 ; syncFT245:ft245_bus|fsm_state.READ                                         ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.140      ;
; 0.946 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.144      ;
; 0.955 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.154      ;
; 0.964 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.163      ;
; 0.972 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.171      ;
; 0.977 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.176      ;
; 0.978 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.177      ;
; 0.981 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.180      ;
; 0.982 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.181      ;
; 0.984 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.183      ;
; 0.985 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.184      ;
; 0.986 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.185      ;
; 0.988 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.I2W                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.186      ;
; 0.988 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.187      ;
; 0.998 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.197      ;
; 1.001 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.200      ;
; 1.023 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.221      ;
; 1.056 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.255      ;
; 1.060 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.258      ;
; 1.073 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.271      ;
; 1.073 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.272      ;
; 1.074 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.273      ;
; 1.075 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.273      ;
; 1.077 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.054      ; 1.275      ;
; 1.077 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.055      ; 1.276      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; ftdi_clk                                          ; -0.992 ; -27.507       ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; -0.827 ; -9.734        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.150 ; 0.000         ;
; ftdi_clk                                          ; 0.156 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; ftdi_clk                                          ; -3.000 ; -97.581       ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                                          ; 9.416  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ftdi_clk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.992 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.942      ;
; -0.927 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[5]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[5]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.081      ; 2.905      ;
; -0.924 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.874      ;
; -0.922 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[0]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[0]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.077      ; 2.896      ;
; -0.863 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[1]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[1]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.081      ; 2.841      ;
; -0.853 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.803      ;
; -0.845 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.796      ;
; -0.845 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.796      ;
; -0.835 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[5] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.819      ;
; -0.816 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[3] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.800      ;
; -0.813 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[2]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[2]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.077      ; 2.787      ;
; -0.796 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[6]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[6]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.077      ; 2.770      ;
; -0.795 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.746      ;
; -0.792 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.776      ;
; -0.776 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.726      ;
; -0.756 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.706      ;
; -0.749 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[3]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[3]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.081      ; 2.727      ;
; -0.739 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.723      ;
; -0.738 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.688      ;
; -0.736 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.720      ;
; -0.732 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.682      ;
; -0.711 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.662      ;
; -0.710 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.660      ;
; -0.708 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[4]     ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.081      ; 2.686      ;
; -0.706 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[4] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.690      ;
; -0.706 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.657      ;
; -0.706 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.657      ;
; -0.701 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.651      ;
; -0.682 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.632      ;
; -0.668 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.619      ;
; -0.667 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.617      ;
; -0.652 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.602      ;
; -0.648 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.599      ;
; -0.648 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.599      ;
; -0.644 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.594      ;
; -0.642 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.593      ;
; -0.628 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.578      ;
; -0.625 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.575      ;
; -0.620 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.570      ;
; -0.618 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.568      ;
; -0.604 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.555      ;
; -0.604 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.555      ;
; -0.592 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rbin[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[6] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk    ; 1.000        ; 1.087      ; 2.576      ;
; -0.585 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.536      ;
; -0.585 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.536      ;
; -0.577 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.527      ;
; -0.575 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.525      ;
; -0.571 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.521      ;
; -0.560 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.511      ;
; -0.543 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.494      ;
; -0.535 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.486      ;
; -0.527 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.478      ;
; -0.527 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.478      ;
; -0.526 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.476      ;
; -0.518 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.469      ;
; -0.504 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.455      ;
; -0.499 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.449      ;
; -0.489 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.439      ;
; -0.488 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.439      ;
; -0.481 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.431      ;
; -0.466 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.416      ;
; -0.462 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.412      ;
; -0.457 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.407      ;
; -0.450 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.400      ;
; -0.447 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.397      ;
; -0.431 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.382      ;
; -0.431 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.381      ;
; -0.423 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.373      ;
; -0.419 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.370      ;
; -0.409 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.359      ;
; -0.405 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.355      ;
; -0.405 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.356      ;
; -0.402 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.352      ;
; -0.400 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.350      ;
; -0.400 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.350      ;
; -0.392 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.342      ;
; -0.390 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.340      ;
; -0.387 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.337      ;
; -0.386 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.337      ;
; -0.381 ; syncFT245:ft245_bus|incoming_fifo_winc                                     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.331      ;
; -0.379 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.329      ;
; -0.379 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.329      ;
; -0.377 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.328      ;
; -0.372 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.322      ;
; -0.371 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.321      ;
; -0.371 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.322      ;
; -0.368 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.318      ;
; -0.362 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.313      ;
; -0.360 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.310      ;
; -0.358 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.308      ;
; -0.358 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.308      ;
; -0.354 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.304      ;
; -0.354 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull     ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.304      ;
; -0.353 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|output_fifo_rinc                                       ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.303      ;
; -0.351 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.302      ;
; -0.347 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.298      ;
; -0.345 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.037     ; 1.295      ;
; -0.344 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.295      ;
; -0.344 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4]   ; ftdi_clk                                          ; ftdi_clk    ; 1.000        ; -0.036     ; 1.295      ;
+--------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.827 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[5] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.381     ; 0.373      ;
; -0.826 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[4] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.381     ; 0.372      ;
; -0.717 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[6] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 0.449      ;
; -0.713 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[1]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.198     ; 0.442      ;
; -0.710 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[3] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.195     ; 0.442      ;
; -0.709 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[6]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.189     ; 0.447      ;
; -0.709 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[0]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.198     ; 0.438      ;
; -0.700 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[5]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.189     ; 0.438      ;
; -0.650 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[3] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[3]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.201     ; 0.376      ;
; -0.647 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[4] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[4]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.201     ; 0.373      ;
; -0.646 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[2] ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w|wq1_rptr[2]   ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.201     ; 0.372      ;
; -0.627 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[2] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.181     ; 0.373      ;
; -0.627 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[1] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.181     ; 0.373      ;
; -0.626 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r|rq1_wptr[0] ; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.181     ; 0.372      ;
; 3.578  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[0]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[0]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 1.328      ;
; 3.594  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[3]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[3]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 1.327      ;
; 3.613  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[13]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[13]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 1.308      ;
; 3.931  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[11]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[11]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 0.984      ;
; 3.939  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[10]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[10]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 0.975      ;
; 3.944  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[9]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[9]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 0.970      ;
; 3.952  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[14]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[14]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 0.962      ;
; 3.966  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[4]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[4]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 0.948      ;
; 3.977  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[7]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[7]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 0.948      ;
; 4.035  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[8]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[8]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 0.904      ;
; 4.048  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[12]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[12]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 0.891      ;
; 4.490  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[5]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[5]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 0.440      ;
; 4.558  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[15]                              ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[15]                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 0.372      ;
; 4.558  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[6]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[6]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 0.372      ;
; 4.559  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[2]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[2]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 0.372      ;
; 4.559  ; sdram_peri:ram_peri|sdram_ctl:ram|dq_rd[1]                               ; sdram_peri:ram_peri|sdram_ctl:ram|app_rd_data[1]                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 0.374      ;
; 5.169  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.777      ;
; 5.225  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.728      ;
; 5.302  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.654      ;
; 5.303  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.643      ;
; 5.309  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.648      ;
; 5.313  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.644      ;
; 5.315  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.646      ;
; 5.337  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.609      ;
; 5.356  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.594      ;
; 5.359  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.594      ;
; 5.366  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.573      ;
; 5.374  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.571      ;
; 5.398  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.552      ;
; 5.407  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.547      ;
; 5.412  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.537      ;
; 5.430  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.522      ;
; 5.433  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[4]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.528      ;
; 5.436  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.520      ;
; 5.443  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.511      ;
; 5.449  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.512      ;
; 5.471  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.475      ;
; 5.499  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.462      ;
; 5.500  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.439      ;
; 5.502  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.454      ;
; 5.520  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 4.440      ;
; 5.541  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[3]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.413      ;
; 5.542  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.403      ;
; 5.567  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.372      ;
; 5.567  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[4]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.394      ;
; 5.576  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.385      ;
; 5.577  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.377      ;
; 5.584  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.361      ;
; 5.591  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.348      ;
; 5.602  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 4.347      ;
; 5.613  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[9]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.325      ;
; 5.624  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.332      ;
; 5.628  ; sdram_peri:ram_peri|data[4][5]                                           ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.311      ;
; 5.633  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.328      ;
; 5.635  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.321      ;
; 5.640  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[7]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 4.312      ;
; 5.647  ; sdram_peri:ram_peri|data[6][5]                                           ; sdram_peri:ram_peri|dat_r[5]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 4.299      ;
; 5.648  ; sdram_peri:ram_peri|data[4][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.284      ;
; 5.658  ; sdram_peri:ram_peri|data[6][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.281      ;
; 5.664  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.293      ;
; 5.673  ; sdram_peri:ram_peri|data[9][1]                                           ; sdram_peri:ram_peri|dat_r[1]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 4.274      ;
; 5.681  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[5]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.272      ;
; 5.682  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[6]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.279      ;
; 5.684  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[15]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.255      ;
; 5.689  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[3]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.261      ;
; 5.700  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[12]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.261      ;
; 5.701  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[0]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.237      ;
; 5.701  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.238      ;
; 5.706  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 4.255      ;
; 5.712  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|app_wr_data[10]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.241      ;
; 5.720  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|dat_r[7]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.237      ;
; 5.725  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[2]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.232      ;
; 5.725  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[1]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 4.214      ;
; 5.730  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[11]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 4.230      ;
; 5.739  ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req                        ; sdram_peri:ram_peri|app_wr_data[13]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 4.224      ;
; 5.741  ; sdram_peri:ram_peri|sdram_ctl:ram|app_wr_next_req                        ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 4.222      ;
; 5.747  ; sdram_peri:ram_peri|xfer_counter[0]                                      ; sdram_peri:ram_peri|app_wr_data[9]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.191      ;
; 5.748  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[0]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.208      ;
; 5.752  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|app_wr_data[2]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 4.193      ;
; 5.752  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[14]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 4.208      ;
; 5.758  ; sdram_peri:ram_peri|xfer_counter[3]                                      ; sdram_peri:ram_peri|dat_r[6]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 4.198      ;
; 5.764  ; sdram_peri:ram_peri|xfer_counter[1]                                      ; sdram_peri:ram_peri|dat_r[3]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 4.186      ;
; 5.772  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|app_wr_data[8]                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 4.166      ;
; 5.772  ; sdram_peri:ram_peri|xfer_counter[2]                                      ; sdram_peri:ram_peri|dat_r[4]~reg0                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 4.188      ;
; 5.780  ; sdram_peri:ram_peri|state[3]                                             ; sdram_peri:ram_peri|data[17][30]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.162      ;
; 5.780  ; sdram_peri:ram_peri|state[3]                                             ; sdram_peri:ram_peri|data[17][29]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.162      ;
+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.150 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[5] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.159 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[1] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[2] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.484      ;
; 0.168 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[4] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.175 ; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[0] ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.179 ; bus_encode:benc|fsm_state.HEADER                                       ; bus_encode:benc|fsm_state.HEADER                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_encode:benc|fsm_state.IDLE                                         ; bus_encode:benc|fsm_state.IDLE                                                                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[28][15]                                       ; sdram_peri:ram_peri|data[28][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][15]                                       ; sdram_peri:ram_peri|data[29][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][15]                                       ; sdram_peri:ram_peri|data[13][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][14]                                        ; sdram_peri:ram_peri|data[8][14]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][14]                                       ; sdram_peri:ram_peri|data[27][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][14]                                       ; sdram_peri:ram_peri|data[19][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][14]                                       ; sdram_peri:ram_peri|data[26][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][14]                                       ; sdram_peri:ram_peri|data[18][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][6]                                         ; sdram_peri:ram_peri|data[8][6]                                                                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][13]                                       ; sdram_peri:ram_peri|data[31][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][13]                                       ; sdram_peri:ram_peri|data[29][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[16][13]                                       ; sdram_peri:ram_peri|data[16][13]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][5]                                        ; sdram_peri:ram_peri|data[29][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[25][5]                                        ; sdram_peri:ram_peri|data[25][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][5]                                        ; sdram_peri:ram_peri|data[21][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[17][5]                                        ; sdram_peri:ram_peri|data[17][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][5]                                        ; sdram_peri:ram_peri|data[27][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][5]                                        ; sdram_peri:ram_peri|data[31][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][5]                                        ; sdram_peri:ram_peri|data[19][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][5]                                        ; sdram_peri:ram_peri|data[23][5]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[14][12]                                       ; sdram_peri:ram_peri|data[14][12]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[13][11]                                       ; sdram_peri:ram_peri|data[13][11]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][3]                                        ; sdram_peri:ram_peri|data[31][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[10][3]                                        ; sdram_peri:ram_peri|data[10][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][3]                                         ; sdram_peri:ram_peri|data[8][3]                                                                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[14][3]                                        ; sdram_peri:ram_peri|data[14][3]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[14][8]                                        ; sdram_peri:ram_peri|data[14][8]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][8]                                        ; sdram_peri:ram_peri|data[29][8]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][0]                                        ; sdram_peri:ram_peri|data[31][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][0]                                        ; sdram_peri:ram_peri|data[29][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[17][0]                                        ; sdram_peri:ram_peri|data[17][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[25][0]                                        ; sdram_peri:ram_peri|data[25][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][0]                                        ; sdram_peri:ram_peri|data[21][0]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[16][15]                                       ; sdram_peri:ram_peri|data[16][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[24][15]                                       ; sdram_peri:ram_peri|data[24][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][15]                                       ; sdram_peri:ram_peri|data[21][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[17][15]                                       ; sdram_peri:ram_peri|data[17][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][15]                                       ; sdram_peri:ram_peri|data[31][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][15]                                       ; sdram_peri:ram_peri|data[27][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][15]                                       ; sdram_peri:ram_peri|data[19][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][15]                                       ; sdram_peri:ram_peri|data[23][15]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][31]                                       ; sdram_peri:ram_peri|data[26][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][31]                                       ; sdram_peri:ram_peri|data[22][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][31]                                       ; sdram_peri:ram_peri|data[18][31]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][31]                                        ; sdram_peri:ram_peri|data[8][31]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][23]                                       ; sdram_peri:ram_peri|data[18][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][23]                                       ; sdram_peri:ram_peri|data[26][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][23]                                       ; sdram_peri:ram_peri|data[22][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][23]                                       ; sdram_peri:ram_peri|data[27][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][23]                                       ; sdram_peri:ram_peri|data[19][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[9][23]                                        ; sdram_peri:ram_peri|data[9][23]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][23]                                        ; sdram_peri:ram_peri|data[8][23]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[11][23]                                       ; sdram_peri:ram_peri|data[11][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[10][23]                                       ; sdram_peri:ram_peri|data[10][23]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][7]                                        ; sdram_peri:ram_peri|data[31][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][7]                                        ; sdram_peri:ram_peri|data[23][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][7]                                        ; sdram_peri:ram_peri|data[19][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][7]                                        ; sdram_peri:ram_peri|data[27][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[30][7]                                        ; sdram_peri:ram_peri|data[30][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][7]                                        ; sdram_peri:ram_peri|data[22][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][7]                                        ; sdram_peri:ram_peri|data[18][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][7]                                        ; sdram_peri:ram_peri|data[26][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[24][7]                                        ; sdram_peri:ram_peri|data[24][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[16][7]                                        ; sdram_peri:ram_peri|data[16][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[25][7]                                        ; sdram_peri:ram_peri|data[25][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][7]                                        ; sdram_peri:ram_peri|data[29][7]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[30][30]                                       ; sdram_peri:ram_peri|data[30][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][30]                                       ; sdram_peri:ram_peri|data[26][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][30]                                       ; sdram_peri:ram_peri|data[22][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][30]                                       ; sdram_peri:ram_peri|data[18][30]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[8][30]                                        ; sdram_peri:ram_peri|data[8][30]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[14][14]                                       ; sdram_peri:ram_peri|data[14][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[22][14]                                       ; sdram_peri:ram_peri|data[22][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[28][14]                                       ; sdram_peri:ram_peri|data[28][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[24][14]                                       ; sdram_peri:ram_peri|data[24][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[16][14]                                       ; sdram_peri:ram_peri|data[16][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][14]                                       ; sdram_peri:ram_peri|data[21][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[17][14]                                       ; sdram_peri:ram_peri|data[17][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[25][14]                                       ; sdram_peri:ram_peri|data[25][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][14]                                       ; sdram_peri:ram_peri|data[29][14]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[31][6]                                        ; sdram_peri:ram_peri|data[31][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[23][6]                                        ; sdram_peri:ram_peri|data[23][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][6]                                        ; sdram_peri:ram_peri|data[19][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[21][6]                                        ; sdram_peri:ram_peri|data[21][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][6]                                        ; sdram_peri:ram_peri|data[29][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][6]                                        ; sdram_peri:ram_peri|data[18][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[30][6]                                        ; sdram_peri:ram_peri|data[30][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][6]                                        ; sdram_peri:ram_peri|data[26][6]                                                                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[27][22]                                       ; sdram_peri:ram_peri|data[27][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[19][22]                                       ; sdram_peri:ram_peri|data[19][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[26][22]                                       ; sdram_peri:ram_peri|data[26][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[18][22]                                       ; sdram_peri:ram_peri|data[18][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_peri:ram_peri|data[29][22]                                       ; sdram_peri:ram_peri|data[29][22]                                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ftdi_clk'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.219      ; 0.479      ;
; 0.171 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.219      ; 0.494      ;
; 0.181 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.219      ; 0.505      ;
; 0.187 ; syncFT245:ft245_bus|io_wr_n                                                ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syncFT245:ft245_bus|next_RD                                                ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; syncFT245:ft245_bus|next_dOE                                               ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[0] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[0]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.316      ;
; 0.199 ; syncFT245:ft245_bus|fsm_state.W2I                                          ; syncFT245:ft245_bus|next_OE                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.319      ;
; 0.210 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.497      ;
; 0.218 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.506      ;
; 0.260 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[6] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[6]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; syncFT245:ft245_bus|next_RD                                                ; syncFT245:ft245_bus|io_rd_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.035      ; 0.380      ;
; 0.267 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[4] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[4]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.389      ;
; 0.274 ; syncFT245:ft245_bus|next_OE                                                ; syncFT245:ft245_bus|io_oe_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.394      ;
; 0.303 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.W2I                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.423      ;
; 0.322 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|fsm_state.W2I                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.442      ;
; 0.325 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.I2W                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.445      ;
; 0.333 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[3]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.453      ;
; 0.338 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.459      ;
; 0.341 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.462      ;
; 0.344 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[5] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[5]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[1]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.465      ;
; 0.358 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.READ                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.478      ;
; 0.363 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.484      ;
; 0.366 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.487      ;
; 0.366 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.487      ;
; 0.368 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.489      ;
; 0.372 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.493      ;
; 0.397 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[3] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.518      ;
; 0.398 ; syncFT245:ft245_bus|fsm_state.READ                                         ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.518      ;
; 0.413 ; syncFT245:ft245_bus|fsm_state.READ2                                        ; syncFT245:ft245_bus|next_RD                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.533      ;
; 0.418 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.035      ; 0.537      ;
; 0.442 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.563      ;
; 0.447 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.568      ;
; 0.457 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.219      ; 0.780      ;
; 0.463 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.750      ;
; 0.466 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq1_rptr[2] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[2]                                                                       ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~porta_address_reg0 ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.219      ; 0.792      ;
; 0.470 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.759      ;
; 0.475 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.595      ;
; 0.485 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.772      ;
; 0.486 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.607      ;
; 0.488 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.609      ;
; 0.498 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.032      ; 0.614      ;
; 0.500 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.032      ; 0.616      ;
; 0.500 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|io_wr_n                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.620      ;
; 0.501 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.622      ;
; 0.508 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq1_wptr[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.032      ; 0.624      ;
; 0.512 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w|wq2_rptr[1] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wfull                                                                           ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.635      ;
; 0.514 ; syncFT245:ft245_bus|fsm_state.IDLE                                         ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.035      ; 0.635      ;
; 0.524 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.649      ;
; 0.529 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|next_dOE                                                                                                                     ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.035      ; 0.648      ;
; 0.529 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.650      ;
; 0.531 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.652      ;
; 0.537 ; syncFT245:ft245_bus|fsm_state.READ                                         ; syncFT245:ft245_bus|fsm_state.IDLE                                                                                                               ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.658      ;
; 0.542 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.663      ;
; 0.544 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.831      ;
; 0.545 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.666      ;
; 0.546 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|next_OE                                                                                                                      ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.666      ;
; 0.548 ; syncFT245:ft245_bus|output_fifo_rinc                                       ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ram_block1a0~portb_address_reg0   ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.183      ; 0.835      ;
; 0.568 ; syncFT245:ft245_bus|fsm_state.WRITE                                        ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.688      ;
; 0.573 ; syncFT245:ft245_bus|fsm_state.I2W                                          ; syncFT245:ft245_bus|fsm_state.WRITE                                                                                                              ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.693      ;
; 0.575 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.696      ;
; 0.587 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.708      ;
; 0.590 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.712      ;
; 0.591 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[2]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[2]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.713      ;
; 0.593 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|fsm_state.I2W                                                                                                                ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[3]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[3]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.716      ;
; 0.616 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[0]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.737      ;
; 0.620 ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]   ; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[1]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.741      ;
; 0.623 ; syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r|rq2_wptr[6]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty                                                                          ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.743      ;
; 0.624 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.744      ;
; 0.626 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[1]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[1]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.036      ; 0.746      ;
; 0.626 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[5]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.747      ;
; 0.631 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty    ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[0]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.752      ;
; 0.637 ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[3]   ; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[4]                                                                         ; ftdi_clk     ; ftdi_clk    ; 0.000        ; 0.037      ; 0.758      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -2.571   ; 0.150 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                          ; N/A      ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  ftdi_clk                                          ; -2.571   ; 0.156 ; N/A      ; N/A     ; -3.000              ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; -2.073   ; 0.150 ; N/A      ; N/A     ; 4.740               ;
; Design-wide TNS                                    ; -114.123 ; 0.0   ; 0.0      ; 0.0     ; -97.581             ;
;  CLOCK_50                                          ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ftdi_clk                                          ; -88.433  ; 0.000 ; N/A      ; N/A     ; -97.581             ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; -25.690  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; ftdi_d[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_d[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_siwua_n ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_rxf_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_clk     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ftdi_txe_n   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; leds[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_rd_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_wr_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_oe_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_d[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ftdi_d[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_d[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ftdi_d[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ftdi_siwua_n  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; ftdi_clk                                          ; ftdi_clk                                          ; 455      ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk                                          ; 14       ; 0        ; 0        ; 0        ;
; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 80623    ; 16       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; ftdi_clk                                          ; ftdi_clk                                          ; 455      ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; ftdi_clk                                          ; 14       ; 0        ; 0        ; 0        ;
; ftdi_clk                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 80623    ; 16       ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 102   ; 102  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; ftdi_clk                                          ; ftdi_clk                                          ; Base      ; Constrained ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rxf_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_txe_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_oe_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rd_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_wr_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rxf_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_txe_n  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_d[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_oe_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_rd_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ftdi_wr_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; leds[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sun Jul  2 22:26:40 2023
Info: Command: quartus_sta usb_capture -c usb_capture
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_Nano.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_0|altpll_component|auto_generated|pll1|clk[0]} {pll_0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ftdi_clk ftdi_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.571             -88.433 ftdi_clk 
    Info (332119):    -2.073             -25.690 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.301
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.301               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 ftdi_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -81.726 ftdi_clk 
    Info (332119):     4.742               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.197             -73.218 ftdi_clk 
    Info (332119):    -1.705             -20.940 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.291               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.303               0.000 ftdi_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -81.724 ftdi_clk 
    Info (332119):     4.740               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.709               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.992             -27.507 ftdi_clk 
    Info (332119):    -0.827              -9.734 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.156               0.000 ftdi_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -97.581 ftdi_clk 
    Info (332119):     4.749               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 44 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Sun Jul  2 22:26:41 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


