$comment
	File created using the following command:
		vcd file Lab6_Part1.msim.vcd -direction
$end
$date
	Tue Nov 05 12:23:55 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab6_part1_vhd_vec_tst $end
$var wire 1 ! CIN $end
$var wire 1 " CLK $end
$var wire 1 # COUT $end
$var wire 1 $ INPUT [3] $end
$var wire 1 % INPUT [2] $end
$var wire 1 & INPUT [1] $end
$var wire 1 ' INPUT [0] $end
$var wire 1 ( IR0 $end
$var wire 1 ) IR1 $end
$var wire 1 * IRLD $end
$var wire 1 + MSA [1] $end
$var wire 1 , MSA [0] $end
$var wire 1 - MSB [1] $end
$var wire 1 . MSB [0] $end
$var wire 1 / MSC [2] $end
$var wire 1 0 MSC [1] $end
$var wire 1 1 MSC [0] $end
$var wire 1 2 OUTPUT [3] $end
$var wire 1 3 OUTPUT [2] $end
$var wire 1 4 OUTPUT [1] $end
$var wire 1 5 OUTPUT [0] $end
$var wire 1 6 REGA [3] $end
$var wire 1 7 REGA [2] $end
$var wire 1 8 REGA [1] $end
$var wire 1 9 REGA [0] $end
$var wire 1 : REGB [3] $end
$var wire 1 ; REGB [2] $end
$var wire 1 < REGB [1] $end
$var wire 1 = REGB [0] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var wire 1 A devoe $end
$var wire 1 B devclrn $end
$var wire 1 C devpor $end
$var wire 1 D ww_devoe $end
$var wire 1 E ww_devclrn $end
$var wire 1 F ww_devpor $end
$var wire 1 G ww_IRLD $end
$var wire 1 H ww_IR1 $end
$var wire 1 I ww_CLK $end
$var wire 1 J ww_INPUT [3] $end
$var wire 1 K ww_INPUT [2] $end
$var wire 1 L ww_INPUT [1] $end
$var wire 1 M ww_INPUT [0] $end
$var wire 1 N ww_IR0 $end
$var wire 1 O ww_COUT $end
$var wire 1 P ww_MSA [1] $end
$var wire 1 Q ww_MSA [0] $end
$var wire 1 R ww_MSB [1] $end
$var wire 1 S ww_MSB [0] $end
$var wire 1 T ww_MSC [2] $end
$var wire 1 U ww_MSC [1] $end
$var wire 1 V ww_MSC [0] $end
$var wire 1 W ww_OUTPUT [3] $end
$var wire 1 X ww_OUTPUT [2] $end
$var wire 1 Y ww_OUTPUT [1] $end
$var wire 1 Z ww_OUTPUT [0] $end
$var wire 1 [ ww_REGA [3] $end
$var wire 1 \ ww_REGA [2] $end
$var wire 1 ] ww_REGA [1] $end
$var wire 1 ^ ww_REGA [0] $end
$var wire 1 _ ww_REGB [3] $end
$var wire 1 ` ww_REGB [2] $end
$var wire 1 a ww_REGB [1] $end
$var wire 1 b ww_REGB [0] $end
$var wire 1 c ww_CIN $end
$var wire 1 d \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 e \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 f \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 g \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 h \CIN~input_o\ $end
$var wire 1 i \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 j \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 k \IRLD~output_o\ $end
$var wire 1 l \IR1~output_o\ $end
$var wire 1 m \IR0~output_o\ $end
$var wire 1 n \COUT~output_o\ $end
$var wire 1 o \MSA[1]~output_o\ $end
$var wire 1 p \MSA[0]~output_o\ $end
$var wire 1 q \MSB[1]~output_o\ $end
$var wire 1 r \MSB[0]~output_o\ $end
$var wire 1 s \MSC[2]~output_o\ $end
$var wire 1 t \MSC[1]~output_o\ $end
$var wire 1 u \MSC[0]~output_o\ $end
$var wire 1 v \OUTPUT[3]~output_o\ $end
$var wire 1 w \OUTPUT[2]~output_o\ $end
$var wire 1 x \OUTPUT[1]~output_o\ $end
$var wire 1 y \OUTPUT[0]~output_o\ $end
$var wire 1 z \REGA[3]~output_o\ $end
$var wire 1 { \REGA[2]~output_o\ $end
$var wire 1 | \REGA[1]~output_o\ $end
$var wire 1 } \REGA[0]~output_o\ $end
$var wire 1 ~ \REGB[3]~output_o\ $end
$var wire 1 !! \REGB[2]~output_o\ $end
$var wire 1 "! \REGB[1]~output_o\ $end
$var wire 1 #! \REGB[0]~output_o\ $end
$var wire 1 $! \CLK~input_o\ $end
$var wire 1 %! \CLK~inputclkctrl_outclk\ $end
$var wire 1 &! \inst100~0_combout\ $end
$var wire 1 '! \inst100~q\ $end
$var wire 1 (! \INPUT[1]~input_o\ $end
$var wire 1 )! \inst4~feeder_combout\ $end
$var wire 1 *! \inst4~q\ $end
$var wire 1 +! \INPUT[0]~input_o\ $end
$var wire 1 ,! \inst5~feeder_combout\ $end
$var wire 1 -! \inst5~q\ $end
$var wire 1 .! \inst1|MSB1~combout\ $end
$var wire 1 /! \inst2|7~0_combout\ $end
$var wire 1 0! \inst|inst44|sub|81~1_combout\ $end
$var wire 1 1! \inst1|MSC1~combout\ $end
$var wire 1 2! \inst|inst6|10~0_combout\ $end
$var wire 1 3! \inst|inst36~q\ $end
$var wire 1 4! \inst|inst6|9~0_combout\ $end
$var wire 1 5! \inst|inst33~q\ $end
$var wire 1 6! \inst|inst48|sub|81~0_combout\ $end
$var wire 1 7! \inst|inst48|sub|81~1_combout\ $end
$var wire 1 8! \inst|inst18~0_combout\ $end
$var wire 1 9! \inst1|MSA0~combout\ $end
$var wire 1 :! \inst|inst18~q\ $end
$var wire 1 ;! \inst|inst50|sub|81~0_combout\ $end
$var wire 1 <! \inst|inst50|sub|81~1_combout\ $end
$var wire 1 =! \inst|inst16~0_combout\ $end
$var wire 1 >! \inst|inst16~q\ $end
$var wire 1 ?! \inst|inst42|sub|105~0_combout\ $end
$var wire 1 @! \inst|inst47|sub|81~0_combout\ $end
$var wire 1 A! \inst|inst47|sub|81~1_combout\ $end
$var wire 1 B! \inst|inst12~0_combout\ $end
$var wire 1 C! \INPUT[2]~input_o\ $end
$var wire 1 D! \inst|inst12~q\ $end
$var wire 1 E! \inst|inst5|10~0_combout\ $end
$var wire 1 F! \inst|inst30~q\ $end
$var wire 1 G! \inst|inst44|sub|81~0_combout\ $end
$var wire 1 H! \inst|inst44|sub|81~2_combout\ $end
$var wire 1 I! \inst|inst~0_combout\ $end
$var wire 1 J! \INPUT[3]~input_o\ $end
$var wire 1 K! \inst|inst~q\ $end
$var wire 1 L! \inst|inst5|9~0_combout\ $end
$var wire 1 M! \inst|inst27~q\ $end
$var wire 1 N! \inst|inst42|sub|106~0_combout\ $end
$var wire 1 O! \inst|inst42|sub|107~0_combout\ $end
$var wire 1 P! \ALT_INV_inst100~q\ $end
$var wire 1 Q! \inst1|ALT_INV_MSB1~combout\ $end
$var wire 1 R! \inst1|ALT_INV_MSA0~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0(
0)
1*
0>
1?
x@
1A
1B
1C
1D
1E
1F
1G
0H
0I
0N
0O
0c
0h
0i
zj
1k
0l
0m
0n
0o
1p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0$
0%
0&
0'
0J
0K
0L
0M
0P
1Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1d
1e
1f
0g
0+
1,
1-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
$end
#25000
1"
1I
1$!
1g
1%!
1'!
0P!
0&!
09!
0k
1R!
0p
0G
0Q
0*
0,
#50000
0"
1%
1&
1'
0I
1M
1L
1K
1C!
1(!
1+!
0$!
0g
1,!
1)!
0%!
#75000
1"
1I
1$!
1g
1%!
0'!
1:!
1>!
1D!
1P!
1{
1}
1|
1A!
1B!
1<!
1=!
17!
18!
1;!
1&!
19!
1k
0R!
1\
1^
1]
1p
1x
1y
1w
14!
12!
1E!
1G
19
18
17
1Q
1Y
1Z
1X
1*
1,
15
14
13
#100000
0"
0%
0'
0I
0M
0K
0C!
0+!
0$!
0g
0,!
0%!
#125000
1"
1I
1$!
1g
1%!
1'!
1*!
0P!
1l
0&!
1/!
11!
0k
1H
1t
1o
1s
1u
0A!
0G
1)
1U
1P
1T
1V
0*
0w
0B!
0E!
11
10
1/
1+
0X
03
#150000
0"
0&
0I
0L
0(!
0$!
0g
0)!
0%!
#175000
1"
1I
1$!
1g
1%!
0'!
0D!
1P!
0{
07!
1&!
0/!
01!
1k
0\
0t
0o
0s
0u
0x
17!
04!
1G
07
0U
0P
0T
0V
0Y
1*
1x
14!
01
00
0/
0+
04
1Y
14
#200000
0"
1'
0I
1M
1+!
0$!
0g
1,!
0%!
#225000
1"
1I
1$!
1g
1%!
1'!
0*!
1-!
0P!
1m
0l
0;!
0&!
0.!
0k
1Q!
1N
0H
0q
0G
1(
0)
1r
0R
0*
1S
0-
1.
#250000
0"
0'
0I
0M
0+!
0$!
0g
0,!
0%!
#275000
1"
1I
1$!
1g
1%!
0'!
13!
15!
1P!
1"!
1#!
1;!
1?!
1&!
1.!
1k
0Q!
1a
1b
1q
1G
1=
1<
0r
1R
1*
0S
1-
0.
#300000
0"
1'
1&
0I
1M
1L
1(!
1+!
0$!
0g
1,!
1)!
0%!
#325000
1"
1I
1$!
1g
1%!
1'!
1*!
0P!
1l
0&!
1/!
10!
0k
1H
1o
1s
1u
0<!
1@!
0G
1)
1P
1T
1V
0*
0y
1A!
02!
0=!
1+
11
1/
0Z
1w
1B!
1E!
05
1X
13
#349000
0'
0&
0M
0L
0(!
0+!
0,!
0)!
#350000
0"
0I
0$!
0g
0%!
#375000
1"
1I
1$!
1g
1%!
0'!
0>!
1D!
1P!
1{
0}
0A!
1G!
1N!
16!
1<!
1&!
0/!
00!
1k
1\
0^
0o
0s
0u
1y
0w
06!
0<!
0@!
12!
07!
0E!
1G
09
17
0P
0T
0V
1Z
0X
1*
0x
0y
04!
1A!
02!
17!
0+
01
0/
15
03
0Y
0Z
1x
1w
14!
1E!
05
04
1Y
1X
14
13
#400000
0"
0I
0$!
0g
0%!
#425000
1"
1I
1$!
1g
1%!
1'!
0*!
0-!
0P!
0m
0l
0&!
09!
0k
1R!
0N
0H
0p
0G
0(
0)
0Q
0*
0,
#450000
0"
0I
0$!
0g
0%!
#475000
1"
1I
1$!
1g
1%!
0'!
0:!
0D!
1P!
0{
0|
0A!
0B!
0G!
0N!
07!
08!
0;!
0?!
1&!
19!
1k
0R!
0\
0]
1p
0x
0w
04!
0E!
1G
08
07
1Q
0Y
0X
1*
1,
04
03
#500000
