library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Register_Demo is
	port(clk		: in 	std_logic;
		  dataIn	: in 	std_logic_vector (7 downto 0);
		  dataOut: out std_logic_vector (7 downto 0));
end Register_Demo