<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/dramsim2.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dramsim2.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dramsim2_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Hansson</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef __MEM_DRAMSIM2_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define __MEM_DRAMSIM2_HH__</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;queue&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="abstract__mem_8hh.html">mem/abstract_mem.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="dramsim2__wrapper_8hh.html">mem/dramsim2_wrapper.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="qport_8hh.html">mem/qport.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;params/DRAMSim2.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classDRAMSim2.html">   55</a></span>&#160;<span class="keyword">class </span><a class="code" href="classDRAMSim2.html">DRAMSim2</a> : <span class="keyword">public</span> <a class="code" href="classAbstractMemory.html">AbstractMemory</a></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classDRAMSim2_1_1MemoryPort.html">   64</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classDRAMSim2_1_1MemoryPort.html">MemoryPort</a> : <span class="keyword">public</span> <a class="code" href="classSlavePort.html">SlavePort</a></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="keyword">private</span>:</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classDRAMSim2_1_1MemoryPort.html#ad5899554b88d500ea424d10efcdffd6f">   69</a></span>&#160;        <a class="code" href="classDRAMSim2.html">DRAMSim2</a>&amp; <a class="code" href="classDRAMSim2_1_1MemoryPort.html#ad5899554b88d500ea424d10efcdffd6f">memory</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="keyword">public</span>:</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="classDRAMSim2_1_1MemoryPort.html#afac3e5e8ead18bf2fd6da92960f2eaa9">MemoryPort</a>(<span class="keyword">const</span> std::string&amp; _name, <a class="code" href="classDRAMSim2.html">DRAMSim2</a>&amp; _memory);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keyword">protected</span>:</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#a8cf77d86654517ea6fb946cce4b6a867">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#accbaa5f806c65223466b6d96d5be927d">recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#afaa58c9d4f03fc752aaa81399029413c">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#a239ef4e3b19d0df1805aaecd99b8d2d5">recvRespRetry</a>();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <a class="code" href="classstd_1_1list.html">AddrRangeList</a> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#abd4cb58582f3140fde1272298e0af9da">getAddrRanges</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    };</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#aedcda98c55f56487a40a10f21dcd5a0c">   89</a></span>&#160;    <a class="code" href="classDRAMSim2_1_1MemoryPort.html">MemoryPort</a> <a class="code" href="classDRAMSim2.html#aedcda98c55f56487a40a10f21dcd5a0c">port</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a7061a99095aac016b28064e9be76689f">   94</a></span>&#160;    <a class="code" href="classDRAMSim2Wrapper.html">DRAMSim2Wrapper</a> <a class="code" href="classDRAMSim2.html#a7061a99095aac016b28064e9be76689f">wrapper</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a4cfb5e7563234044797c4d2b3dcf479c">   99</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classDRAMSim2.html#a4cfb5e7563234044797c4d2b3dcf479c">retryReq</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a6591cc4df13b088bf6351ca0593a920c">  104</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classDRAMSim2.html#a6591cc4df13b088bf6351ca0593a920c">retryResp</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a89a4221dd722901a8cfbd3cd094e9e9d">  109</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classDRAMSim2.html#a89a4221dd722901a8cfbd3cd094e9e9d">startTick</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a5a146bd5f85a038f89a519f359d2287d">  117</a></span>&#160;    std::unordered_map&lt;Addr, std::queue&lt;PacketPtr&gt; &gt; <a class="code" href="classDRAMSim2.html#a5a146bd5f85a038f89a519f359d2287d">outstandingReads</a>;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a9150e20a5843806e16b29d26b6eae32f">  118</a></span>&#160;    std::unordered_map&lt;Addr, std::queue&lt;PacketPtr&gt; &gt; <a class="code" href="classDRAMSim2.html#a9150e20a5843806e16b29d26b6eae32f">outstandingWrites</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#acd81d26cd475997c138e00adc20ff745">  125</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classDRAMSim2.html#acd81d26cd475997c138e00adc20ff745">nbrOutstandingReads</a>;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#abcbf63a24a30af8f4bf250a8970b96cd">  126</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classDRAMSim2.html#abcbf63a24a30af8f4bf250a8970b96cd">nbrOutstandingWrites</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a4595448d1d2600a24e1903bad690d032">  133</a></span>&#160;    <a class="code" href="classstd_1_1deque.html">std::deque&lt;PacketPtr&gt;</a> <a class="code" href="classDRAMSim2.html#a4595448d1d2600a24e1903bad690d032">responseQueue</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classDRAMSim2.html#adcdfe2f3a2570fc5afb84aedd38f8365">nbrOutstanding</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#a2bbc2b424f246730dbe38abfee93ccef">accessAndRespond</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#af544f16396df691d0149a3f1644b54a3">sendResponse</a>();</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#ad1d446bf0cc8dfc0ca247e2100c41e41">  151</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classDRAMSim2.html#ad1d446bf0cc8dfc0ca247e2100c41e41">sendResponseEvent</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#af94a749ab9c6568addac0ffda5a07c7b">tick</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#adb015f970746d6e181282398cb367ce6">  161</a></span>&#160;    <a class="code" href="classEventFunctionWrapper.html">EventFunctionWrapper</a> <a class="code" href="classDRAMSim2.html#adb015f970746d6e181282398cb367ce6">tickEvent</a>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#a005e90afadc667c4389ef0a097cb2da8">  167</a></span>&#160;    std::unique_ptr&lt;Packet&gt; <a class="code" href="classDRAMSim2.html#a005e90afadc667c4389ef0a097cb2da8">pendingDelete</a>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classDRAMSim2.html#acf2201c845e17fc22cdec0d0154a3584">  171</a></span>&#160;    <span class="keyword">typedef</span> DRAMSim2Params <a class="code" href="classDRAMSim2.html#acf2201c845e17fc22cdec0d0154a3584">Params</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="classDRAMSim2.html#a21e1afbc6afe80fe3f73deea1abfb4e5">DRAMSim2</a>(<span class="keyword">const</span> Params *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#ad9b10d15bec0f7a5abdb785ba181d7fc">readComplete</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>, uint64_t <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint64_t <a class="code" href="classClocked.html#a2ba0bb827b2287b5826ad13c220ca6c0">cycle</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#a999e258fdf8d670938c4bd1ef89665e6">writeComplete</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">id</span>, uint64_t <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint64_t <a class="code" href="classClocked.html#a2ba0bb827b2287b5826ad13c220ca6c0">cycle</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a> <a class="code" href="classDRAMSim2.html#a95ff6f3fe8bbb9fbef9f650558c4ae31">drain</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;<a class="code" href="classDRAMSim2.html#a7e9fd1896b07ae18b309ba43a8c2b0c7">getPort</a>(<span class="keyword">const</span> std::string &amp;if_name,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                  <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="code" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>) <span class="keyword">override</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#a8fcf1f0c1cc14cc97b0789713c523466">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2.html#a0311e69e2aa7c5f337612db57ddb3727">startup</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#a8cf77d86654517ea6fb946cce4b6a867">recvAtomic</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#accbaa5f806c65223466b6d96d5be927d">recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#afaa58c9d4f03fc752aaa81399029413c">recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classDRAMSim2_1_1MemoryPort.html#a239ef4e3b19d0df1805aaecd99b8d2d5">recvRespRetry</a>();</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;};</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#endif // __MEM_DRAMSIM2_HH__</span></div><div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_afac3e5e8ead18bf2fd6da92960f2eaa9"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#afac3e5e8ead18bf2fd6da92960f2eaa9">DRAMSim2::MemoryPort::MemoryPort</a></div><div class="ttdeci">MemoryPort(const std::string &amp;_name, DRAMSim2 &amp;_memory)</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00357">dramsim2.cc:357</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="classDRAMSim2Wrapper_html"><div class="ttname"><a href="classDRAMSim2Wrapper.html">DRAMSim2Wrapper</a></div><div class="ttdoc">Wrapper class to avoid having DRAMSim2 names like ClockDomain etc clashing with the normal gem5 world...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2__wrapper_8hh_source.html#l00069">dramsim2_wrapper.hh:69</a></div></div>
<div class="ttc" id="classDRAMSim2_html_ad1d446bf0cc8dfc0ca247e2100c41e41"><div class="ttname"><a href="classDRAMSim2.html#ad1d446bf0cc8dfc0ca247e2100c41e41">DRAMSim2::sendResponseEvent</a></div><div class="ttdeci">EventFunctionWrapper sendResponseEvent</div><div class="ttdoc">Event to schedule sending of responses. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00151">dramsim2.hh:151</a></div></div>
<div class="ttc" id="classDRAMSim2_html"><div class="ttname"><a href="classDRAMSim2.html">DRAMSim2</a></div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00055">dramsim2.hh:55</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a65bf40f138cf863f0c5e2d8ca1144126"><div class="ttname"><a href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></div><div class="ttdeci">const PortID InvalidPortID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00238">types.hh:238</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a95ff6f3fe8bbb9fbef9f650558c4ae31"><div class="ttname"><a href="classDRAMSim2.html#a95ff6f3fe8bbb9fbef9f650558c4ae31">DRAMSim2::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Notify an object that it needs to drain its state. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00350">dramsim2.cc:350</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classDRAMSim2_html_adcdfe2f3a2570fc5afb84aedd38f8365"><div class="ttname"><a href="classDRAMSim2.html#adcdfe2f3a2570fc5afb84aedd38f8365">DRAMSim2::nbrOutstanding</a></div><div class="ttdeci">unsigned int nbrOutstanding() const</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00134">dramsim2.cc:134</a></div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html">DRAMSim2::MemoryPort</a></div><div class="ttdoc">The memory port has to deal with its own flow control to avoid having unbounded storage that is impli...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00064">dramsim2.hh:64</a></div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_accbaa5f806c65223466b6d96d5be927d"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#accbaa5f806c65223466b6d96d5be927d">DRAMSim2::MemoryPort::recvFunctional</a></div><div class="ttdeci">void recvFunctional(PacketPtr pkt)</div><div class="ttdoc">Receive a functional request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00377">dramsim2.cc:377</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a6591cc4df13b088bf6351ca0593a920c"><div class="ttname"><a href="classDRAMSim2.html#a6591cc4df13b088bf6351ca0593a920c">DRAMSim2::retryResp</a></div><div class="ttdeci">bool retryResp</div><div class="ttdoc">Are we waiting for a retry for sending a response. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00104">dramsim2.hh:104</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a005e90afadc667c4389ef0a097cb2da8"><div class="ttname"><a href="classDRAMSim2.html#a005e90afadc667c4389ef0a097cb2da8">DRAMSim2::pendingDelete</a></div><div class="ttdeci">std::unique_ptr&lt; Packet &gt; pendingDelete</div><div class="ttdoc">Upstream caches need this packet until true is returned, so hold it for deletion until a subsequent c...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00167">dramsim2.hh:167</a></div></div>
<div class="ttc" id="classSlavePort_html"><div class="ttname"><a href="classSlavePort.html">SlavePort</a></div><div class="ttdoc">A SlavePort is a specialisation of a port. </div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00258">port.hh:258</a></div></div>
<div class="ttc" id="classDRAMSim2_html_acf2201c845e17fc22cdec0d0154a3584"><div class="ttname"><a href="classDRAMSim2.html#acf2201c845e17fc22cdec0d0154a3584">DRAMSim2::Params</a></div><div class="ttdeci">DRAMSim2Params Params</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00171">dramsim2.hh:171</a></div></div>
<div class="ttc" id="classDRAMSim2_html_ad9b10d15bec0f7a5abdb785ba181d7fc"><div class="ttname"><a href="classDRAMSim2.html#ad9b10d15bec0f7a5abdb785ba181d7fc">DRAMSim2::readComplete</a></div><div class="ttdeci">void readComplete(unsigned id, uint64_t addr, uint64_t cycle)</div><div class="ttdoc">Read completion callback. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00287">dramsim2.cc:287</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a9150e20a5843806e16b29d26b6eae32f"><div class="ttname"><a href="classDRAMSim2.html#a9150e20a5843806e16b29d26b6eae32f">DRAMSim2::outstandingWrites</a></div><div class="ttdeci">std::unordered_map&lt; Addr, std::queue&lt; PacketPtr &gt; &gt; outstandingWrites</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00118">dramsim2.hh:118</a></div></div>
<div class="ttc" id="classDRAMSim2_html_abcbf63a24a30af8f4bf250a8970b96cd"><div class="ttname"><a href="classDRAMSim2.html#abcbf63a24a30af8f4bf250a8970b96cd">DRAMSim2::nbrOutstandingWrites</a></div><div class="ttdeci">unsigned int nbrOutstandingWrites</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00126">dramsim2.hh:126</a></div></div>
<div class="ttc" id="abstract__mem_8hh_html"><div class="ttname"><a href="abstract__mem_8hh.html">abstract_mem.hh</a></div><div class="ttdoc">AbstractMemory declaration. </div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_a239ef4e3b19d0df1805aaecd99b8d2d5"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#a239ef4e3b19d0df1805aaecd99b8d2d5">DRAMSim2::MemoryPort::recvRespRetry</a></div><div class="ttdeci">void recvRespRetry()</div><div class="ttdoc">Called by the peer if sendTimingResp was called on this protocol (causing recvTimingResp to be called...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00390">dramsim2.cc:390</a></div></div>
<div class="ttc" id="classDRAMSim2_html_af94a749ab9c6568addac0ffda5a07c7b"><div class="ttname"><a href="classDRAMSim2.html#af94a749ab9c6568addac0ffda5a07c7b">DRAMSim2::tick</a></div><div class="ttdeci">void tick()</div><div class="ttdoc">Progress the controller one clock cycle. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00140">dramsim2.cc:140</a></div></div>
<div class="ttc" id="qport_8hh_html"><div class="ttname"><a href="qport_8hh.html">qport.hh</a></div><div class="ttdoc">Declaration of the queued port. </div></div>
<div class="ttc" id="classDRAMSim2_html_a0311e69e2aa7c5f337612db57ddb3727"><div class="ttname"><a href="classDRAMSim2.html#a0311e69e2aa7c5f337612db57ddb3727">DRAMSim2::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00095">dramsim2.cc:95</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a4595448d1d2600a24e1903bad690d032"><div class="ttname"><a href="classDRAMSim2.html#a4595448d1d2600a24e1903bad690d032">DRAMSim2::responseQueue</a></div><div class="ttdeci">std::deque&lt; PacketPtr &gt; responseQueue</div><div class="ttdoc">Queue to hold response packets until we can send them back. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00133">dramsim2.hh:133</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="dramsim2__wrapper_8hh_html"><div class="ttname"><a href="dramsim2__wrapper_8hh.html">dramsim2_wrapper.hh</a></div><div class="ttdoc">DRAMSim2Wrapper declaration. </div></div>
<div class="ttc" id="classDRAMSim2_html_a999e258fdf8d670938c4bd1ef89665e6"><div class="ttname"><a href="classDRAMSim2.html#a999e258fdf8d670938c4bd1ef89665e6">DRAMSim2::writeComplete</a></div><div class="ttdeci">void writeComplete(unsigned id, uint64_t addr, uint64_t cycle)</div><div class="ttdoc">Write completion callback. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00315">dramsim2.cc:315</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a2bbc2b424f246730dbe38abfee93ccef"><div class="ttname"><a href="classDRAMSim2.html#a2bbc2b424f246730dbe38abfee93ccef">DRAMSim2::accessAndRespond</a></div><div class="ttdeci">void accessAndRespond(PacketPtr pkt)</div><div class="ttdoc">When a packet is ready, use the &quot;access()&quot; method in AbstractMemory to actually create the response p...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00251">dramsim2.cc:251</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a7061a99095aac016b28064e9be76689f"><div class="ttname"><a href="classDRAMSim2.html#a7061a99095aac016b28064e9be76689f">DRAMSim2::wrapper</a></div><div class="ttdeci">DRAMSim2Wrapper wrapper</div><div class="ttdoc">The actual DRAMSim2 wrapper. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00094">dramsim2.hh:94</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a89a4221dd722901a8cfbd3cd094e9e9d"><div class="ttname"><a href="classDRAMSim2.html#a89a4221dd722901a8cfbd3cd094e9e9d">DRAMSim2::startTick</a></div><div class="ttdeci">Tick startTick</div><div class="ttdoc">Keep track of when the wrapper is started. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00109">dramsim2.hh:109</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classstd_1_1deque_html"><div class="ttname"><a href="classstd_1_1deque.html">std::deque</a></div><div class="ttdoc">STL deque class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00047">stl.hh:47</a></div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_abd4cb58582f3140fde1272298e0af9da"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#abd4cb58582f3140fde1272298e0af9da">DRAMSim2::MemoryPort::getAddrRanges</a></div><div class="ttdeci">AddrRangeList getAddrRanges() const</div><div class="ttdoc">Get a list of the non-overlapping address ranges the owner is responsible for. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00363">dramsim2.cc:363</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a5a146bd5f85a038f89a519f359d2287d"><div class="ttname"><a href="classDRAMSim2.html#a5a146bd5f85a038f89a519f359d2287d">DRAMSim2::outstandingReads</a></div><div class="ttdeci">std::unordered_map&lt; Addr, std::queue&lt; PacketPtr &gt; &gt; outstandingReads</div><div class="ttdoc">Keep track of what packets are outstanding per address, and do so separately for reads and writes...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00117">dramsim2.hh:117</a></div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_a8cf77d86654517ea6fb946cce4b6a867"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#a8cf77d86654517ea6fb946cce4b6a867">DRAMSim2::MemoryPort::recvAtomic</a></div><div class="ttdeci">Tick recvAtomic(PacketPtr pkt)</div><div class="ttdoc">Receive an atomic request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00371">dramsim2.cc:371</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a4cfb5e7563234044797c4d2b3dcf479c"><div class="ttname"><a href="classDRAMSim2.html#a4cfb5e7563234044797c4d2b3dcf479c">DRAMSim2::retryReq</a></div><div class="ttdeci">bool retryReq</div><div class="ttdoc">Is the connected port waiting for a retry from us. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00099">dramsim2.hh:99</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a21e1afbc6afe80fe3f73deea1abfb4e5"><div class="ttname"><a href="classDRAMSim2.html#a21e1afbc6afe80fe3f73deea1abfb4e5">DRAMSim2::DRAMSim2</a></div><div class="ttdeci">DRAMSim2(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00049">dramsim2.cc:49</a></div></div>
<div class="ttc" id="classClocked_html_a2ba0bb827b2287b5826ad13c220ca6c0"><div class="ttname"><a href="classClocked.html#a2ba0bb827b2287b5826ad13c220ca6c0">Clocked::cycle</a></div><div class="ttdeci">Cycles cycle</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00075">clocked_object.hh:75</a></div></div>
<div class="ttc" id="classEventFunctionWrapper_html"><div class="ttname"><a href="classEventFunctionWrapper.html">EventFunctionWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00819">eventq.hh:819</a></div></div>
<div class="ttc" id="classDRAMSim2_html_af544f16396df691d0149a3f1644b54a3"><div class="ttname"><a href="classDRAMSim2.html#af544f16396df691d0149a3f1644b54a3">DRAMSim2::sendResponse</a></div><div class="ttdeci">void sendResponse()</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00104">dramsim2.cc:104</a></div></div>
<div class="ttc" id="classDRAMSim2_html_adb015f970746d6e181282398cb367ce6"><div class="ttname"><a href="classDRAMSim2.html#adb015f970746d6e181282398cb367ce6">DRAMSim2::tickEvent</a></div><div class="ttdeci">EventFunctionWrapper tickEvent</div><div class="ttdoc">Event to schedule clock ticks. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00161">dramsim2.hh:161</a></div></div>
<div class="ttc" id="classDRAMSim2_html_aedcda98c55f56487a40a10f21dcd5a0c"><div class="ttname"><a href="classDRAMSim2.html#aedcda98c55f56487a40a10f21dcd5a0c">DRAMSim2::port</a></div><div class="ttdeci">MemoryPort port</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00089">dramsim2.hh:89</a></div></div>
<div class="ttc" id="classAbstractMemory_html"><div class="ttname"><a href="classAbstractMemory.html">AbstractMemory</a></div><div class="ttdoc">An abstract memory represents a contiguous block of physical memory, with an associated address range...</div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00107">abstract_mem.hh:107</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="classDRAMSim2_html_acd81d26cd475997c138e00adc20ff745"><div class="ttname"><a href="classDRAMSim2.html#acd81d26cd475997c138e00adc20ff745">DRAMSim2::nbrOutstandingReads</a></div><div class="ttdeci">unsigned int nbrOutstandingReads</div><div class="ttdoc">Count the number of outstanding transactions so that we can block any further requests until there is...</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00125">dramsim2.hh:125</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a7e9fd1896b07ae18b309ba43a8c2b0c7"><div class="ttname"><a href="classDRAMSim2.html#a7e9fd1896b07ae18b309ba43a8c2b0c7">DRAMSim2::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00340">dramsim2.cc:340</a></div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_ad5899554b88d500ea424d10efcdffd6f"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#ad5899554b88d500ea424d10efcdffd6f">DRAMSim2::MemoryPort::memory</a></div><div class="ttdeci">DRAMSim2 &amp; memory</div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8hh_source.html#l00069">dramsim2.hh:69</a></div></div>
<div class="ttc" id="classDRAMSim2_1_1MemoryPort_html_afaa58c9d4f03fc752aaa81399029413c"><div class="ttname"><a href="classDRAMSim2_1_1MemoryPort.html#afaa58c9d4f03fc752aaa81399029413c">DRAMSim2::MemoryPort::recvTimingReq</a></div><div class="ttdeci">bool recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Receive a timing request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00383">dramsim2.cc:383</a></div></div>
<div class="ttc" id="classDRAMSim2_html_a8fcf1f0c1cc14cc97b0789713c523466"><div class="ttname"><a href="classDRAMSim2.html#a8fcf1f0c1cc14cc97b0789713c523466">DRAMSim2::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">Initialise this memory. </div><div class="ttdef"><b>Definition:</b> <a href="dramsim2_8cc_source.html#l00079">dramsim2.cc:79</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
