Oh no...

Cycle: 16
RARS instruction number: 17	Instruction: lw x19,0(x8)
Expected:	Register Write to Reg: 0x13 Val: 0x00000001
Got     :	Register Write to Reg: 0x0A Val: 0x10010040
Incorrect write

Cycle: 17
RARS instruction number: 18	Instruction: lw x20,4(x8)
Expected:	Register Write to Reg: 0x14 Val: 0x00000002
Got     :	Register Write to Reg: 0x0A Val: 0x10010000
Incorrect write

Cycle: 18
RARS instruction number: 19	Instruction: add x18,x19,x20
Expected:	Register Write to Reg: 0x12 Val: 0x00000003
Got     :	Register Write to Reg: 0x0B Val: 0x00000013
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


