\doxysection{s\+\_\+components\+\_\+list Struct Reference}
\hypertarget{structs__components__list}{}\label{structs__components__list}\index{s\_components\_list@{s\_components\_list}}


{\ttfamily \#include $<$Components\+Struct.\+h$>$}



Collaboration diagram for s\+\_\+components\+\_\+list\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=348pt]{structs__components__list__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structs__elements}{s\+\_\+elements}} \mbox{\hyperlink{structs__components__list_aa936f0e2a4ffb631492a586acd850b91}{elements}}
\begin{DoxyCompactList}\small\item\em List of elements. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structs__sim___i___os}{s\+\_\+sim\+\_\+\+I\+\_\+\+Os}} \mbox{\hyperlink{structs__components__list_a34add88f37b662c09d963f1a2ddfcf7d}{simulation\+\_\+\+IOs}}
\begin{DoxyCompactList}\small\item\em List of simulation I/\+Os. \end{DoxyCompactList}\item 
\mbox{\hyperlink{structs__sim__wires}{s\+\_\+sim\+\_\+wires}} \mbox{\hyperlink{structs__components__list_a1109383fa361b821c1d94f989801819b}{simulation\+\_\+wires}}
\begin{DoxyCompactList}\small\item\em List of simulation wires. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structs__components__list_aa936f0e2a4ffb631492a586acd850b91}\label{structs__components__list_aa936f0e2a4ffb631492a586acd850b91} 
\index{s\_components\_list@{s\_components\_list}!elements@{elements}}
\index{elements@{elements}!s\_components\_list@{s\_components\_list}}
\doxysubsubsection{\texorpdfstring{elements}{elements}}
{\footnotesize\ttfamily \mbox{\hyperlink{structs__elements}{s\+\_\+elements}} s\+\_\+components\+\_\+list\+::elements}



List of elements. 

\Hypertarget{structs__components__list_a34add88f37b662c09d963f1a2ddfcf7d}\label{structs__components__list_a34add88f37b662c09d963f1a2ddfcf7d} 
\index{s\_components\_list@{s\_components\_list}!simulation\_IOs@{simulation\_IOs}}
\index{simulation\_IOs@{simulation\_IOs}!s\_components\_list@{s\_components\_list}}
\doxysubsubsection{\texorpdfstring{simulation\_IOs}{simulation\_IOs}}
{\footnotesize\ttfamily \mbox{\hyperlink{structs__sim___i___os}{s\+\_\+sim\+\_\+\+I\+\_\+\+Os}} s\+\_\+components\+\_\+list\+::simulation\+\_\+\+IOs}



List of simulation I/\+Os. 

\Hypertarget{structs__components__list_a1109383fa361b821c1d94f989801819b}\label{structs__components__list_a1109383fa361b821c1d94f989801819b} 
\index{s\_components\_list@{s\_components\_list}!simulation\_wires@{simulation\_wires}}
\index{simulation\_wires@{simulation\_wires}!s\_components\_list@{s\_components\_list}}
\doxysubsubsection{\texorpdfstring{simulation\_wires}{simulation\_wires}}
{\footnotesize\ttfamily \mbox{\hyperlink{structs__sim__wires}{s\+\_\+sim\+\_\+wires}} s\+\_\+components\+\_\+list\+::simulation\+\_\+wires}



List of simulation wires. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Qt\+\_\+\+VHDL\+\_\+\+SVG\+\_\+proj/parser\+\_\+linker/\mbox{\hyperlink{_components_struct_8h}{Components\+Struct.\+h}}\end{DoxyCompactItemize}
