
---------- Begin Simulation Statistics ----------
final_tick                               807360649291500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54325                       # Simulator instruction rate (inst/s)
host_mem_usage                               17070004                       # Number of bytes of host memory used
host_op_rate                                    90363                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1840.78                       # Real time elapsed on the host
host_tick_rate                               49975591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166338874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091994                       # Number of seconds simulated
sim_ticks                                 91994072250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66659.083871                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 66659.083871                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 207831691466                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 207831691466                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3117830                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3117830                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13400261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13400261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 44323.059137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44323.059137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30058.095501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30058.095501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10898127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10898127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 110902233250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 110902233250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.186723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.186723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2502134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2502134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2324418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2324418                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5341804500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5341804500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       177716                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       177716                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 79904.761905                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79904.761905                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3356000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3356000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37963840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37963840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35597.764890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35597.764890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22906.103855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22906.103855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36524962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36524962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  51220840750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  51220840750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1438878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1438878                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       677859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       677859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  17431980250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17431980250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020046                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       761019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       761019                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   358.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1076                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51364101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51364101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41137.422063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41137.422063                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24260.078457                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24260.078457                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47423089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47423089                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 162123074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162123074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.076727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076727                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      3941012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3941012                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      3002277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3002277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22773784750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22773784750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       938735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       938735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51364153                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51364153                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41136.983660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41136.983660                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66659.083871                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24262.567947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56847.713426                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47423099                       # number of overall hits
system.cpu.dcache.overall_hits::total        47423099                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 162123074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162123074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.076728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076728                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      3941054                       # number of overall misses
system.cpu.dcache.overall_misses::total       3941054                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      3002277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3002277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 207831691466                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22777140750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 230608832216                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3117830                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       938777                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4056607                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      7151421                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       329671                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      7643337                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        238687                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4049461                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.259424                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        414963709                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   774.312544                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.602017                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.756165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.243752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          679                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.663086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.336914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4049461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         414963709                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.914560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49644060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655781000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            139864                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3209059                       # number of writebacks
system.cpu.dcache.writebacks::total           3209059                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        23949                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        23949                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 17409.381551                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 17409.381551                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 16909.381551                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 16909.381551                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        19179                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        19179                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     83042750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     83042750                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.199173                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.199173                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         4770                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         4770                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     80657750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     80657750                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.199173                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.199173                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         4770                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         4770                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        23949                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        23949                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 17409.381551                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 17409.381551                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 16909.381551                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 16909.381551                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        19179                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        19179                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     83042750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     83042750                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.199173                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.199173                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         4770                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         4770                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     80657750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     80657750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.199173                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.199173                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         4770                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         4770                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        23949                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        23949                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 17409.381551                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 17409.381551                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 16909.381551                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 16909.381551                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        19179                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        19179                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     83042750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     83042750                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.199173                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.199173                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         4770                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         4770                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     80657750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     80657750                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.199173                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.199173                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         4770                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         4770                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4715                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            9                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.874632                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        52668                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.868002                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.991750                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.991750                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         4754                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        52668                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.868002                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        23174                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655628000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8763111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8763111                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 38869.197275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38869.197275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 39920.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39920.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8748872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8748872                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    553458500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    553458500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        14239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14239                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3305                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    436490250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    436490250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        10934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10934                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8763111                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8763111                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 38869.197275                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38869.197275                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 39920.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39920.454545                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8748872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8748872                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    553458500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    553458500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001625                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001625                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        14239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14239                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3305                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    436490250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    436490250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        10934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8763111                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8763111                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 38869.197275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38869.197275                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 39920.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39920.454545                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8748872                       # number of overall hits
system.cpu.icache.overall_hits::total         8748872                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    553458500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    553458500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001625                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001625                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        14239                       # number of overall misses
system.cpu.icache.overall_misses::total         14239                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3305                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    436490250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    436490250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        10934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10934                       # number of overall MSHR misses
system.cpu.icache.replacements                  10422                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            225.690462                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         35063378                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   484.694667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.946669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946669                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          35063378                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           484.694667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2352146                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655622000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10422                       # number of writebacks
system.cpu.icache.writebacks::total             10422                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          318                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          318                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 59128.289474                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 59128.289474                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 58628.289474                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 58628.289474                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          242                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          242                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      4493750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      4493750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.238994                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.238994                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           76                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      4455750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4455750                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.238994                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.238994                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           76                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           76                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          318                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          318                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 59128.289474                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 59128.289474                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 58628.289474                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 58628.289474                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          242                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          242                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      4493750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      4493750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.238994                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.238994                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           76                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4455750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4455750                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.238994                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.238994                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           76                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          318                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          318                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 59128.289474                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 59128.289474                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 58628.289474                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 58628.289474                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          242                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          242                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      4493750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      4493750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.238994                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.238994                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           76                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           76                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4455750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4455750                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.238994                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.238994                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           76                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           60                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     4.533333                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          712                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.602682                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.850168                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.850168                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           60                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          712                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.602682                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          272                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655317000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks          850                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total          850                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        10934                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        10934                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 56090.840428                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 56090.840428                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 56090.840428                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 56090.840428                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         3652                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         3652                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    408453500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    408453500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.665996                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.665996                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         7282                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         7282                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    408453500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    408453500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.665996                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.665996                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         7282                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         7282                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       754901                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       754901                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 21581.006451                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 21581.006451                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 21581.006451                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 21581.006451                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data          458                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total          458                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data  16281639250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  16281639250                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.999393                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.999393                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       754443                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       754443                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  16281639250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  16281639250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999393                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.999393                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       754443                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       754443                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3117830                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4723                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           76                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       177754                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3300383                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66110.140412                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 63137.855044                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 95066.666667                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 28829.671454                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 64117.839542                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66110.140412                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 63176.225490                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 95066.666667                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 28829.671454                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64117.851729                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         3041                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         3702                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           31                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data         1888                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         8662                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 205919138145                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     64463750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4278000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   5070159000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 211058038895                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.999025                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.216176                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.592105                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.989379                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.997375                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      3114789                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker         1021                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           45                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data       175866                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      3291721                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.dtb.walker            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 205919138145                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     64439750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4278000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5070159000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 211058014895                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.999025                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.215964                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.592105                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.989379                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.997375                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      3114789                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker         1020                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           45                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data       175866                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      3291720                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         6153                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         6153                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 13718.750000                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 13718.750000                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16196.428571                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16196.428571                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         6097                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         6097                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       768250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       768250                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.009101                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.009101                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           56                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           56                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       907000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       907000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.009101                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.009101                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           56                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           56                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10422                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10422                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10422                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10422                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3209059                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3209059                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3209059                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3209059                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      3117830                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4723                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           76                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        10934                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       932655                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4066218                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66110.140412                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 63137.855044                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 95066.666667                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 56090.840428                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 22951.297096                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 56186.299668                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66110.140412                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 63176.225490                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 95066.666667                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56090.840428                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 22951.297096                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56186.307609                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher         3041                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         3702                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           31                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         3652                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data         2346                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total           12772                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 205919138145                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     64463750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      4278000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    408453500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  21351798250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 227748131645                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.999025                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.216176                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.592105                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.665996                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.997485                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.996859                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      3114789                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker         1021                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           45                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         7282                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       930309                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       4053446                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher 205919138145                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     64439750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    408453500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  21351798250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 227748107645                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.999025                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.215964                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.592105                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.665996                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.997485                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.996859                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher      3114789                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker         1020                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           45                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         7282                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       930309                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      4053445                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      3117830                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4723                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           76                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        10934                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       932655                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4066218                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66110.140412                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 63137.855044                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 95066.666667                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 56090.840428                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 22951.297096                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 56186.299668                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66110.140412                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 63176.225490                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 95066.666667                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56090.840428                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 22951.297096                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56186.307609                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher         3041                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         3702                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           31                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         3652                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data         2346                       # number of overall hits
system.cpu.l2cache.overall_hits::total          12772                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 205919138145                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     64463750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      4278000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    408453500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  21351798250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 227748131645                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.999025                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.216176                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.592105                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.665996                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.997485                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.996859                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      3114789                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker         1021                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           45                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         7282                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       930309                       # number of overall misses
system.cpu.l2cache.overall_misses::total      4053446                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.dtb.walker            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 205919138145                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     64439750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4278000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    408453500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  21351798250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 227748107645                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.999025                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.215964                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.592105                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.665996                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.997485                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.996859                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher      3114789                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker         1020                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           45                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         7282                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       930309                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4053445                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.replacements               4058967                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          207                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         1881                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          635                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0          103                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1          947                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2          323                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.002555                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69153775                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.729853                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  3099.659639                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.756228                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.032356                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     4.908276                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data   982.625359                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001643                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.756753                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000185                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000008                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.001198                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.239899                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999685                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         2723                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025         1373                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.664795                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.335205                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4058967                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69153775                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.711712                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            8128304                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655316500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks      3221024                       # number of writebacks
system.cpu.l2cache.writebacks::total          3221024                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           124767                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32290                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12162921                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          212                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        14208                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12209631                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1366784                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    464611184                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         4864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       302272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          466285104                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3818074214                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.2                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy      10015212                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3891876998                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          4.2                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         68205                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       3833720                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206151168                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples      8138981                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.002386                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.049470                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0            8119832     99.76%     99.76% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              18877      0.23%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                272      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        8138981                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          848                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          233                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4070735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        18105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8137076                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        18338                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     4066518                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3311364                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            92                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           92                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6430124                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10422                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1688601                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq         1982                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         6153                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         6153                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       754901                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       754901                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        10934                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3300430                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4668                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4668                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 95605.371122                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 95605.371122                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher 287188496286                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total 287188496286                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher      3003895                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total        3003895                       # number of HardPFReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data       754443                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            754443                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 80425.150120                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80425.150120                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 99836.134617                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 99836.134617                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data       661684                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                661684                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   7460156500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    7460156500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.122950                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.122950                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        92759                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               92759                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_hits::.switch_cpus.data        41235                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_hits::total            41235                       # number of ReadExReq MSHR hits
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   5143957000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   5143957000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.068294                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.068294                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        51524                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          51524                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3114789                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker         1020                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           45                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         7282                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data       175866                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       3299002                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 80472.051653                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 94840.834697                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 105942.307692                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 83784.069875                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 56674.699439                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 79883.669332                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106636.726737                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 94840.834697                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 105942.307692                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 86396.853987                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 107722.342679                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 106569.247424                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher       762301                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          409                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.itb.walker            6                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst         2960                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data       115063                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            880739                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 189309535849                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     57947750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      4131750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    362114750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   3445991750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 193179721849                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.755264                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.599020                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.866667                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.593518                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.345735                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.733029                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher      2352488                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          611                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         4322                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        60803                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         2418263                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher      1395478                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.inst          158                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::.switch_cpus.data        37726                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total      1433362                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 102052413855                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     57947750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      4131750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    359756500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2485908502                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 104960158357                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.307247                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.599020                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.866667                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.571821                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.131219                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.298545                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       957010                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          611                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           39                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         4164                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        23077                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       984901                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data 15352.272727                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 15352.272727                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16210.227273                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16210.227273                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data           12                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       675500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       675500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.785714                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.785714                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           44                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 44                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       713250                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       713250                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           44                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            44                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3221024                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3221024                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3221024                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3221024                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher      3114789                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker         1020                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           45                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         7282                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data       930309                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4053445                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 80472.051653                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 94840.834697                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 105942.307692                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 83784.069875                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 71021.139670                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79903.672030                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106636.726737                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 94840.834697                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 105942.307692                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 86396.853987                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 102275.646466                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 106234.522862                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher       762301                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          409                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.itb.walker            6                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst         2960                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data       776747                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1542423                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher 189309535849                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     57947750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      4131750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    362114750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data  10906148250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     200639878349                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.755264                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.599020                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker     0.866667                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.593518                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.165066                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.619478                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher      2352488                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          611                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           39                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         4322                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data       153562                       # number of demand (read+write) misses
system.l3.demand_misses::total                2511022                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher      1395478                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.inst          158                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::.switch_cpus.data        78961                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total             1474597                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher 102052413855                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     57947750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      4131750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    359756500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   7629865502                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 110104115357                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.307247                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.599020                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.866667                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.571821                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.080189                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.255690                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       957010                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          611                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           39                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         4164                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        74601                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1036425                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher      3114789                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker         1020                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           45                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         7282                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data       930309                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4053445                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 80472.051653                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 94840.834697                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 105942.307692                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 83784.069875                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 71021.139670                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79903.672030                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106636.726737                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 95605.371122                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 94840.834697                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 105942.307692                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 86396.853987                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 102275.646466                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 98331.966687                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher       762301                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          409                       # number of overall hits
system.l3.overall_hits::.switch_cpus.itb.walker            6                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst         2960                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data       776747                       # number of overall hits
system.l3.overall_hits::total                 1542423                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher 189309535849                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     57947750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      4131750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    362114750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data  10906148250                       # number of overall miss cycles
system.l3.overall_miss_latency::total    200639878349                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.755264                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.599020                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker     0.866667                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.593518                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.165066                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.619478                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher      2352488                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          611                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           39                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         4322                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data       153562                       # number of overall misses
system.l3.overall_misses::total               2511022                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher      1395478                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.inst          158                       # number of overall MSHR hits
system.l3.overall_mshr_hits::.switch_cpus.data        78961                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total            1474597                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher 102052413855                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher 287188496286                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     57947750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      4131750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    359756500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   7629865502                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 397292611643                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.307247                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.599020                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.866667                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.571821                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.080189                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.996762                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       957010                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher      3003895                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          611                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           39                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         4164                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        74601                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4040320                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.l3.prefetcher.num_hwpf_issued          3970261                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                49094                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified             4923639                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                 98405                       # number of prefetches that crossed the page
system.l3.replacements                        4005683                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          307                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2782                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        27421                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3         1604                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          513                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3           88                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.382177                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                133672323                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       1.079562                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  8108.030966                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 23919.323824                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.840077                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.262317                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    34.335688                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   613.997517                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.247437                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.729960                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000178                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001048                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.018738                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997402                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32114                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           654                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.980042                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.019958                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4005683                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 133672323                       # Number of tag accesses
system.l3.tags.tagsinuse                 32682.869952                       # Cycle average of tags in use
system.l3.tags.total_refs                     9542244                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                     15990                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks             3167554                       # number of writebacks
system.l3.writebacks::total                   3167554                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   3000588.13                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               44800.90                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      6080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l3.prefetcher::samples     12012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      3995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    27308.90                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       17.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    19.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      3.40                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.97                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.09                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.09                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2779310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2779310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      4897011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.l3.prefetcher      8729606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        84875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker          696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2779310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3049936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             19541433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1528446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      4897011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.l3.prefetcher      8729606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        84875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker          696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2779310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3049936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            21069879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1528446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1528446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         5590                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   292.270483                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   230.551328                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   208.957569                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          749     13.40%     13.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1961     35.08%     48.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1619     28.96%     77.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          461      8.25%     85.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          295      5.28%     90.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          177      3.17%     94.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          139      2.49%     96.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           98      1.75%     98.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           91      1.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         5590                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1633792                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                1797696                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 163904                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              140608                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       255680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       255680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       450496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.l3.prefetcher       803072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         7808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       255680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       280576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1797696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       140608                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         140608                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         7039                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.l3.prefetcher        12548                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          122                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            1                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         3995                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4384                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     39940.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.l3.prefetcher     40564.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     42464.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     21242.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     44765.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38661.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       389120                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.l3.prefetcher       768768                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         7808                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       255680                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       212352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4229837.754573365673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.l3.prefetcher 8356712.353278827854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 84875.033891110303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 695.696999107461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2779309.511434308719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2308322.643038557377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    281144496                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.l3.prefetcher    509001908                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      5180703                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker        21242                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    178836774                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    169492245                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2197                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2144                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              70049                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         7039                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.l3.prefetcher        12548                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          122                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         3995                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4384                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              28089                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2197                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2197                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   77.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             1517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1017                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              180                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1416                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              874                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1528                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             878                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1674                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1587                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             457                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             646                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             671                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             213                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1172                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             362                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            1844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1325                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29             699                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30             884                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             149                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000902420                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5201                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4715                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4078                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2852                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2627                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1731                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1267                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    861                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    626                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    518                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   294                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   217                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   173                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    86                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    62                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                    42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                    14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                    13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    28089                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                28089                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      28089                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                78.10                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   19938                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  2561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                  85059296                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  90875812250                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1143677368                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                   697141592                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2197                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2197                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2197                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2649236829.220841                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            4709315.520000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.686789                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  86225943239                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   4135250000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1632869011                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        28195405916.559422                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            8313753.168000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           41779889.356800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        7985233318.522297                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          38884679022.346977                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2635391693.491248                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4007596.320000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.471921                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  86255327522                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   4135250000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1603484728                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        28204963979.804211                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7074948.888000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           28240923.110400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        7985233318.522297                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          38864912460.135780                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     12820.38                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               64321.50                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3165357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples    961577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples   2977475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     70229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    46829.50                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2789.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2789.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      5.45                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2202.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2202.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.14                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       25.99                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   14.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.47                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       118268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          118268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    669037890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   2071513646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       340196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        26436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst       118268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     48881758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2789918195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2202129366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    669037890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   2071513646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       340196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        26436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst       118268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     48881758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4992047561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2202129366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2202129366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples       895019                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   513.078395                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   390.853243                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   343.829854                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        41730      4.66%      4.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       208365     23.28%     27.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       179008     20.00%     47.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        92861     10.38%     58.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        53050      5.93%     64.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        52371      5.85%     70.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        23897      2.67%     72.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        40348      4.51%     77.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       203389     22.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       895019                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             256638592                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              256655936                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  17344                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202579840                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202582848                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst        10880                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        10880                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher     61547520                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher    190566976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        31296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst        10880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4496832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         256655936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202582848                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202582848                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher       961680                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher      2977609                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          489                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst          170                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        70263                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     66697.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     63585.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     56648.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     67604.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     53341.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     62810.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher     61540928                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher    190558400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        31296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst        10880                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4494656                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 668966233.310755491257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 2071420422.417488813400                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 340195.832563548698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 26436.485966083535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 118268.489848268451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 48858104.550317913294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher  64141878591                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher 189333367787                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     27701080                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      2568952                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      9068026                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   4413234795                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3165357                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1654383.70                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202579840                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2202096668.244838714600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5236715028390                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       185852                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            8831798                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2989586                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       185852                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher       961680                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher      2977609                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          489                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           38                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst          170                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        70263                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4010249                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3165357                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3165357                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   87.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           123503                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           124833                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           125232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           124738                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           124533                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           125707                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           127231                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           126029                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           126740                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           127695                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          127559                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          125537                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          125007                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          125302                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124545                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          124553                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          124813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          124892                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          125003                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          126788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          125402                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          124906                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          125036                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          124856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          125215                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          125990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          124498                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          125993                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          124465                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          124206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          124265                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          124906                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            96693                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            98748                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98612                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98695                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98957                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99216                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99627                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100301                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99103                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99075                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           98920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98770                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99027                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98779                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99015                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98566                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98557                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98308                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98409                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98631                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000110293152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       185852                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.576190                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    73.444536                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       185837     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30720-31231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       185852                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 680572                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 779947                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 749079                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 570124                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 385047                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 263898                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 186698                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 159828                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 129216                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                  83449                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                 14558                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                  4415                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                  1831                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                   272                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                   226                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   200                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                   168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                   137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                   100                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                    74                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                    43                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                    36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                    29                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4010249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4010249                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4010249                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                86.66                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3475181                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13361246696                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  91993973500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           257927819231                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                187785284055                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       185852                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.031348                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.928424                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.041031                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          129524     69.69%     69.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            3314      1.78%     71.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           30838     16.59%     88.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            3849      2.07%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            4262      2.29%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            3855      2.07%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            3641      1.96%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            1850      1.00%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            1451      0.78%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            1758      0.95%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            1046      0.56%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27             157      0.08%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28              99      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29              65      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30              33      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31              25      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              16      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              36      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34               9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35               5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36               7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       185852                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 41753                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 48364                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 66642                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                104376                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                142351                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                169396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                188834                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                209852                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                211055                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                222526                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                243513                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                237878                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                225712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                217739                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                204530                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                205351                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                199503                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                190604                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 12674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  7254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  4678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  3439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  2605                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  1768                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                  1202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   631                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   402                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   122                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                    91                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                    80                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    48                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    42                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    18                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3165357                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3165357                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3165357                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.62                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2805082                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        39323980931.273216                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            698606685.504002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           667.043933                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   8032465726                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   4135250000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  79826346524                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        2879312582.092503                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1233301236.098423                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5509788738.585854                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        7985233318.522297                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          61364087788.701500                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3733864296.624013                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        38824645875.221237                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            697073818.896001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           665.087091                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   9102190821                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   4135250000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  78756621429                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        3224060019.935661                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1230595136.971215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5489189541.561842                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        7985233318.522297                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          61184069884.677315                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3733272173.567998                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        83609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     11997981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12081774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12081774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      1938304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    459238784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    461177456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               461177456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              231470                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            88107840                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         22704499261                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy        20885101027                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             22.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4038474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4038474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4038474                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4005118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8043252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            3986813                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3167554                       # Transaction distribution
system.membus.trans_dist::CleanEvict           837316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               44                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51525                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51525                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3986813                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     16407629                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          180                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        71051                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18876639                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      5005046                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     16407629                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11402583                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19115735                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      4153961                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     14381424                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      2562169                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     15973216                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          524                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           31                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       121763                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       404221                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6      1408743                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9         3375                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10       690013                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       435492                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12         2884                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13         1168                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14         3270                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15        45063                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16         2726                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17         7617                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         1966                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         3292                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         4609                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         2209                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         2864                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         4009                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26        13923                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        23019                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        50926                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect         5636                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         4421                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong         3787                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     15278169                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          664                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2        74219                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6       402352                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9        22070                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10      1395666                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11       507848                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12        12780                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13         3487                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14       211336                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15       434700                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16         3189                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17        44563                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18         1641                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         3061                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         6096                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         2292                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         4573                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         6015                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         6106                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        12879                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        25461                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        52818                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      3213080                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit         2019                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong        10649                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          108636                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        35059                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96635871                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52801611                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        71401                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18664714                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1398141                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7654                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1173009                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166338874                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    367010196                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.453227                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.215204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    297336108     81.02%     81.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     35493393      9.67%     90.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8322780      2.27%     92.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      6536450      1.78%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9137441      2.49%     97.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      6975664      1.90%     99.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       694174      0.19%     99.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1116045      0.30%     99.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1398141      0.38%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    367010196                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64663                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166256956                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19729003                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        41931      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108562200     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36714      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         4981      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19728939     11.86%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37963933     22.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166338874                       # Class of committed instruction
system.switch_cpus.commit.refs               57693000                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166338874                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.679762                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.679762                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     338157760                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      168164460                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7802109                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1559186                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          75586                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19628285                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19852391                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4108                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38016649                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3842                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19115735                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8763111                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             340348469                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         26281                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101810673                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        35640                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        33114                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          151172                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4122                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.051948                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26725999                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5113682                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.276677                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    367222930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.464732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.744162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        337872279     92.01%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3397106      0.93%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2268635      0.62%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1919564      0.52%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1237564      0.34%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2005277      0.55%     94.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2080262      0.57%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2028845      0.55%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14413398      3.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    367222930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               176                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                  753319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        81605                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18722558                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.453927                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57862339                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38014074                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3524602                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19902883                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        26611                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        78260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38074247                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167510339                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19848265                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        70175                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     167034383                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          33748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     113203448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          75586                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     113307927                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6445635                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4508                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2183                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       173880                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       110250                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4508                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        56428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        25177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         100684904                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166972091                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.773531                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          77882938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.453758                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              166978463                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248809923                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110203968                       # number of integer regfile writes
system.switch_cpus.ipc                       0.271757                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.271757                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        50883      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109120220     65.30%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38632      0.02%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          7687      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19863692     11.89%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38031132     22.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          144      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167112502                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             316                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          588                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          256                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          368                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              291437                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001744                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           24533      8.42%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      8.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          36543     12.54%     20.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        230301     79.02%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.01%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           44      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167352740                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    701743345                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166971835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168685911                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167480931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167112502                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        29408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1171464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4562                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        21754                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1629958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    367222930                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.455071                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.117966                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    295373277     80.43%     80.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     29428198      8.01%     88.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     14613527      3.98%     92.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     11828815      3.22%     95.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8540411      2.33%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5940140      1.62%     99.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1410695      0.38%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        58645      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        29222      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    367222930                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.454139                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8763764                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   105                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       146671                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        18789                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19902883                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38074247                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95318132                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6792                       # number of misc regfile writes
system.switch_cpus.numCycles                367976249                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       118001054                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162383403                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         971578                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14747486                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         22527                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     443054082                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167822985                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    164035889                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14215197                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      214213953                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          75586                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     219323306                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1652476                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          196                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    250189187                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       860297                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        25685                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         120156878                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        25820                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            533121719                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335237855                       # The number of ROB writes
system.switch_cpus.timesIdled                    6129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12155802                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    465566384                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3637836815                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3664992226                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202723456                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         12864520                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001497                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.038664                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               12845260     99.85%     99.85% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  19260      0.15%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           12864520                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4048929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        19260                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8102117                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          19260                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         8810927                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           3299002                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                92                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               92                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6388578                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1665721                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq          4805244                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              56                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             56                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           754443                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          754443                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      3299002                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  91994072250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    91994062250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807360649291500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807360655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              498697923                       # Simulator instruction rate (inst/s)
host_mem_usage                               17071028                       # Number of bytes of host memory used
host_op_rate                                829042854                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.20                       # Real time elapsed on the host
host_tick_rate                               29590948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100014814                       # Number of instructions simulated
sim_ops                                     166366525                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5938750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60209.817460                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60209.817460                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      7586437                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      7586437                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          126                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          126                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         1482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         1482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         4445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4445                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19803.030303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19803.030303                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18619.047619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18619.047619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         4379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           66                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           63                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data         5927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19803.030303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19803.030303                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18619.047619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18619.047619                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data         5861                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5861                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      1307000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1307000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.011135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011135                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data           66                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      1173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1173000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data         5927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19803.030303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19803.030303                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60209.817460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18619.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46346.227513                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data         5861                       # number of overall hits
system.cpu.dcache.overall_hits::total            5861                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      1307000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1307000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.011135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011135                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data           66                       # number of overall misses
system.cpu.dcache.overall_misses::total            66                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      7586437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      1173000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8759437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued          126                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          126                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                    189                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           1518.406430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses            47605                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   680.030183                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   343.969817                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.664092                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.335908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          681                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          343                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.665039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.334961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs              1213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses             47605                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1841827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.dcache.writebacks::total               189                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            5                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            9                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    48.437500                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs          775                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst         1482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.switch_cpus.inst         1482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1482                       # number of ReadReq hits
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst         1482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1482                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.switch_cpus.inst         1482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1482                       # number of demand (read+write) hits
system.cpu.icache.overall_accesses::.switch_cpus.inst         1482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1482                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.switch_cpus.inst         1482                       # number of overall hits
system.cpu.icache.overall_hits::total            1482                       # number of overall hits
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          12517.855469                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses             5928                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses              5928                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6409142                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     2.875000                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           46                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           63                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 17119.047619                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 17119.047619                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 17119.047619                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 17119.047619                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data      1078500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      1078500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           63                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data      1078500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      1078500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           63                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher          126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          126                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 59585.317460                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59585.317460                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59585.317460                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59585.317460                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      7507750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total      7507750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher          126                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          126                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      7507750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      7507750                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher          126                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          126                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.WritebackDirty_accesses::.writebacks          189                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total          189                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks          189                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total          189                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher          126                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data           63                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          189                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 59585.317460                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 17119.047619                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 45429.894180                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59585.317460                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 17119.047619                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 45429.894180                       # average overall mshr miss latency
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      7507750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data      1078500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total      8586250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher          126                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data           63                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           189                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      7507750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data      1078500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total      8586250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher          126                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data           63                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher          126                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data           63                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          189                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 59585.317460                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 17119.047619                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 45429.894180                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59585.317460                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 17119.047619                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 45429.894180                       # average overall mshr miss latency
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      7507750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data      1078500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total      8586250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher          126                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data           63                       # number of overall misses
system.cpu.l2cache.overall_misses::total          189                       # number of overall misses
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      7507750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data      1078500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total      8586250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher          126                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data           63                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu.l2cache.replacements                   189                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          210                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         1879                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          635                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0          102                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1          950                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2          320                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             1.761494                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses            3213                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  2723.118502                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  1372.881498                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.664824                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.335176                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         2724                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025         1372                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.665039                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.334961                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs             4285                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses             3213                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               7548                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.l2cache.writebacks::total              189                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          567                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total               567                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        24192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total              24192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy         189000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.2                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy        174618                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic                 12096                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples          378                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0                378    100.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total            378                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests          189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests          378                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                         189                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp           126                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty          378                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq           63                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp           63                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq          126                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.DataMeta::0                               0                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                               0                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.HardPFReq_avg_mshr_miss_latency::.l3.prefetcher 90452.016529                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_avg_mshr_miss_latency::total 90452.016529                       # average HardPFReq mshr miss latency
system.l3.HardPFReq_mshr_miss_latency::.l3.prefetcher     10944694                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_latency::total     10944694                       # number of HardPFReq MSHR miss cycles
system.l3.HardPFReq_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l3.HardPFReq_mshr_misses::.l3.prefetcher          121                       # number of HardPFReq MSHR misses
system.l3.HardPFReq_mshr_misses::total            121                       # number of HardPFReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data           63                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                63                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data        76125                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total        76125                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        76125                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total        76125                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data           59                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data       304500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total        304500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.063492                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.063492                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data            4                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data       304500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total       304500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.063492                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.063492                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data            4                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher          126                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           126                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 97562.500000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 97562.500000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 100503.906250                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 100503.906250                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher           58                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                58                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      6634250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total      6634250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.539683                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.539683                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher           68                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total              68                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      6432250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total      6432250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.507937                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.507937                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           64                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks          189                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total          189                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks          189                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total              189                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher          126                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data           63                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  189                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 97562.500000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data        76125                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96371.527778                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 100503.906250                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data        76125                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 99069.852941                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher           58                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data           59                       # number of demand (read+write) hits
system.l3.demand_hits::total                      117                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher      6634250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data       304500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total          6938750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.539683                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.063492                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.380952                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher           68                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data            4                       # number of demand (read+write) misses
system.l3.demand_misses::total                     72                       # number of demand (read+write) misses
system.l3.demand_mshr_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher      6432250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data       304500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total      6736750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.507937                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.063492                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.359788                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher           64                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data            4                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total                68                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher          126                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data           63                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 189                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 97562.500000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data        76125                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96371.527778                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 100503.906250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.l3.prefetcher 90452.016529                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data        76125                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 93552.613757                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher           58                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data           59                       # number of overall hits
system.l3.overall_hits::total                     117                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher      6634250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data       304500                       # number of overall miss cycles
system.l3.overall_miss_latency::total         6938750                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.539683                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.063492                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.380952                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher           68                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data            4                       # number of overall misses
system.l3.overall_misses::total                    72                       # number of overall misses
system.l3.overall_mshr_hits::.cpu.dcache.prefetcher            4                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher      6432250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.l3.prefetcher     10944694                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data       304500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     17681444                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.507937                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.l3.prefetcher          inf                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.063492                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher           64                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.l3.prefetcher          121                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data            4                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              189                       # number of overall MSHR misses
system.l3.prefetcher.num_hwpf_issued              129                       # number of hwpf issued
system.l3.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l3.prefetcher.pfIdentified                 141                       # number of prefetch candidates identified
system.l3.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l3.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l3.prefetcher.pfSpanPage                     3                       # number of prefetches that crossed the page
system.l3.replacements                            189                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          310                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2777                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        27445                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3         1582                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            8                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          512                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3           88                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.518858                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                     6237                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks              1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher 11082.481962                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.l3.prefetcher 21032.071858                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker            3                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst            7                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   642.446180                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.338211                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.l3.prefetcher     0.641848                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000214                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.019606                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         32114                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           654                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.980042                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.019958                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     32957                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                      6237                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                       83014                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.unused_prefetches                         2                       # number of HardPF blocks evicted w/o reference
system.l3.writebacks::.writebacks                 187                       # number of writebacks
system.l3.writebacks::total                       187                       # number of writebacks
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      3.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     53.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                  2                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        159112.329600                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           448.530093                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      5588750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF       350000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        1828740.211200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        675855.549600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          2663708.090400                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        159112.329600                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           448.530093                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      5588750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF       350000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        1828740.211200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        675855.549600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          2663708.090400                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     15898.94                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               57697.14                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples       187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l3.prefetcher::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    40205.14                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2036.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2036.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      6.43                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2015.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2015.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.38                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       21.10                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   10.60                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  10.49                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    689707430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.l3.prefetcher   1303978110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     43106714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2036792254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2015238897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    689707430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.l3.prefetcher   1303978110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     43106714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4052031151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2015238897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2015238897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   431.448276                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   336.330270                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   315.490549                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127            1      1.72%      1.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           25     43.10%     44.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383            5      8.62%     53.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           10     17.24%     70.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      3.45%     74.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            4      6.90%     81.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      3.45%     84.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            9     15.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 12096                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  12096                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  11968                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               11968                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.l3.prefetcher         7744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             12096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        11968                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          11968                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.l3.prefetcher          121                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     59766.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.l3.prefetcher     57321.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35947.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.l3.prefetcher         7744                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 689707430.014733791351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.l3.prefetcher 1303978109.871606111526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 43106714.375920861959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher      3825058                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.l3.prefetcher      6935914                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data       143788                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks          187                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1569409.54                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks        11968                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2015238897.074300289154                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks    293479584                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState                471                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               177                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher           64                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.l3.prefetcher          121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                189                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          187                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               187                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   84.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               95                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               31                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              31                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              39                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22              91                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28               5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000008359652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     18.900000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.851961                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     1.449138                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               7     70.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21               3     30.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           10                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     51                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      189                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  189                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        189                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                80.42                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     152                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                    629748                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                      5978000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               10904760                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                     7598772                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.777778                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.643395                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.538591                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               6     66.67%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1     11.11%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            9                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 187                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       187                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               88.24                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    165                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        2795099.512800                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            71731.296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           727.650899                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF       350000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      5588750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy         8972.409600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            123880.428000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           518408.553600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        675855.549600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          4321336.773600                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          127389.024000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        2611568.954400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            18712.512000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           637.217543                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE       387630                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF       350000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT      5201120                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        135673.708800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            35787.679200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        675855.549600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          3784275.684000                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          306677.280000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port          565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total          567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port        24064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        24064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   24064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer3.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy             1212000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              20.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             973296                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             16.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 189                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                185                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          187                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           185                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2963                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         3457                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          494                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2963                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2469                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            3457                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect          494                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong         2962                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect          494                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong         2962                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6          494                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect         2962                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10          494                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect          494                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             18767                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             9878                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches               3456                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts        14814                       # Number of instructions committed
system.switch_cpus.commit.committedOps          27651                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        23754                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.164057                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.705828                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        12680     53.38%     53.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         5436     22.88%     76.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          685      2.88%     79.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1358      5.72%     84.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1828      7.70%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1453      6.12%     98.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            4      0.02%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          310      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            7                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        23754                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             27651                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  2964                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20243     73.21%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         2964     10.72%     83.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         4444     16.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        27651                       # Class of committed instruction
system.switch_cpus.commit.refs                   7408                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               14814                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 27651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.603483                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.603483                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         19142                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          27672                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1153                       # Number of cycles decode is idle
system.switch_cpus.decode.UnblockCycles          3459                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                2964                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                4445                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                3457                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1482                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 19309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                  14815                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate          0.145533                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         4445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          494                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.623684                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        23754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.164183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.677439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            19310     81.29%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              494      2.08%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              493      2.08%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              494      2.08%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              494      2.08%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             2469     10.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        23754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             3457                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.164435                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 7409                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               4445                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          2964                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         4446                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        27663                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          2964                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         27660                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1482                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             18493                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 27660                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.764668                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             14141                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.164435                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  27660                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            36055                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           19758                       # number of integer regfile writes
system.switch_cpus.ipc                       0.623642                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.623642                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         20253     73.21%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         2964     10.71%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         4446     16.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          27663                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          27663                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        79077                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        27660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        27663                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              27663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             27663                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples        23754                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.164562                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.606801                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        13242     55.75%     55.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3246     13.67%     69.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         1629      6.86%     76.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         2875     12.10%     88.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1445      6.08%     94.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1148      4.83%     99.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          169      0.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        23754                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.164562                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1482                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         2964                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         4446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           14324                       # number of misc regfile reads
system.switch_cpus.numCycles                    23754                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.CommittedMaps         29627                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles             2306                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups         69148                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          27659                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        29634                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              2306                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          18134                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.UnblockCycles         19142                       # Number of cycles rename is unblocking
system.switch_cpus.rename.int_rename_lookups        36053                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             18768                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                51405                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               55309                       # The number of ROB writes
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side          567                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side        24192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy             189000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            159678                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol3bus.snoopTraffic                     11968                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              562                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    562    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                562                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests          189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests          378                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                             373                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp               126                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty          376                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol3bus.trans_dist::HardPFReq              184                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               63                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              63                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          126                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF      5938750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.l3.prefetcher.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF        5938750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED      5938750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
