Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Mar 13 12:04:55 2019
| Host         : DIGITAL-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SevenSegmentControlTop_timing_summary_routed.rpt -rpx SevenSegmentControlTop_timing_summary_routed.rpx
| Design       : SevenSegmentControlTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.552        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.552        0.000                      0                   17        0.324        0.000                      0                   17        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  ctr1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    ctr1/q_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.545 r  ctr1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.545    ctr1/q_reg[12]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.768 r  ctr1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.768    ctr1/q_reg[16]_i_1_n_7
    SLICE_X0Y81          FDRE                                         r  ctr1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.595    15.018    ctr1/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ctr1/q_reg[16]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    ctr1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  ctr1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    ctr1/q_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.765 r  ctr1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.765    ctr1/q_reg[12]_i_1_n_6
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  ctr1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    ctr1/q_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.744 r  ctr1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.744    ctr1/q_reg[12]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  ctr1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    ctr1/q_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.670 r  ctr1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.670    ctr1/q_reg[12]_i_1_n_5
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.431 r  ctr1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.431    ctr1/q_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.654 r  ctr1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.654    ctr1/q_reg[12]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.651 r  ctr1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.651    ctr1/q_reg[8]_i_1_n_6
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.630 r  ctr1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.630    ctr1/q_reg[8]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.483ns (66.062%)  route 0.762ns (33.938%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.556 r  ctr1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.556    ctr1/q_reg[8]_i_1_n_5
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 1.467ns (65.818%)  route 0.762ns (34.182%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.317 r  ctr1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.317    ctr1/q_reg[4]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.540 r  ctr1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.540    ctr1/q_reg[8]_i_1_n_7
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.594    15.017    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[8]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)        0.062    15.318    ctr1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 ctr1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.464ns (65.772%)  route 0.762ns (34.228%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.708     5.311    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ctr1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.529    ctr1/q_reg_n_0_[1]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.203 r  ctr1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    ctr1/q_reg[0]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.537 r  ctr1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.537    ctr1/q_reg[4]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.593    15.016    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    15.317    ctr1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  7.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ctr1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ctr1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ctr1/q_reg_n_0_[0]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ctr1/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.872    ctr1/q[0]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  ctr1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    ctr1/q_reg[0]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     2.029    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ctr1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.595     1.514    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ctr1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.838    ctr1/q_reg_n_0_[11]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.946 r  ctr1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    ctr1/q_reg[8]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.866     2.031    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[11]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    ctr1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ctr1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ctr1/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.837    ctr1/q_reg_n_0_[3]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  ctr1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    ctr1/q_reg[0]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     2.029    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[3]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ctr1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ctr1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    ctr1/q_reg_n_0_[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  ctr1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    ctr1/q_reg[4]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     2.030    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 ctr1/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.324%)  route 0.209ns (45.676%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.596     1.515    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  ctr1/q_reg[15]/Q
                         net (fo=13, routed)          0.209     1.866    ctr1/sel0[1]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.974 r  ctr1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.974    ctr1/q_reg[12]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.867     2.032    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[15]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    ctr1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ctr1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ctr1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ctr1/q_reg_n_0_[0]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ctr1/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.872    ctr1/q[0]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.978 r  ctr1/q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.978    ctr1/q_reg[0]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     2.029    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[1]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ctr1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ctr1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    ctr1/q_reg_n_0_[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.982 r  ctr1/q_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    ctr1/q_reg[4]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     2.030    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ctr1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  ctr1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    ctr1/q_reg_n_0_[0]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  ctr1/q[0]_i_5/O
                         net (fo=1, routed)           0.000     1.872    ctr1/q[0]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.018 r  ctr1/q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    ctr1/q_reg[0]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     2.029    ctr1/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  ctr1/q_reg[2]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 ctr1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.513    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ctr1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.831    ctr1/q_reg_n_0_[4]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.022 r  ctr1/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.022    ctr1/q_reg[4]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     2.030    ctr1/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  ctr1/q_reg[6]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    ctr1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ctr1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.355ns (66.003%)  route 0.183ns (33.997%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.595     1.514    ctr1/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  ctr1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ctr1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.838    ctr1/q_reg_n_0_[11]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.998 r  ctr1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    ctr1/q_reg[8]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  ctr1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    ctr1/q_reg[12]_i_1_n_7
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.867     2.032    ctr1/clk_IBUF_BUFG
    SLICE_X0Y80          FDRE                                         r  ctr1/q_reg[12]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.634    ctr1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     ctr1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     ctr1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y79     ctr1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     ctr1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     ctr1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     ctr1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     ctr1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     ctr1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     ctr1/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     ctr1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     ctr1/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     ctr1/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     ctr1/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     ctr1/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     ctr1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     ctr1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     ctr1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     ctr1/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     ctr1/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79     ctr1/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     ctr1/q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     ctr1/q_reg[16]/C



