;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, @15
	SUB @127, 100
	SUB @121, 103
	DJN -1, @-20
	ADD <-90, <609
	ADD <-90, <609
	SUB @121, 103
	SUB -207, <-120
	SLT 600, 10
	SLT 600, 10
	SUB @121, 103
	SUB @127, 106
	SUB @121, 103
	SUB 0, @15
	JMP @270
	SUB 12, @10
	DJN -1, @-20
	SUB -7, <-420
	CMP #0, 1
	SUB -160, -100
	SUB 1, @0
	CMP @-127, 100
	CMP 0, 0
	SUB 0, @42
	CMP 0, 0
	CMP @127, 106
	SUB @127, 106
	CMP -207, <-120
	SUB @127, 106
	SLT 0, 10
	MOV -7, <-20
	CMP #0, 2
	SLT 0, 10
	SLT 0, 10
	SUB 0, 0
	SUB @127, 106
	CMP @-127, 100
	SUB @127, 106
	SUB -207, <-120
	SPL 0, <-2
	SUB -207, <-120
	SUB @127, 106
	SUB -207, <-120
	SPL 0, <-2
	SUB @127, 106
	SUB -100, -300
	SUB -100, -300
	SPL 0, <-2
