<root><simulation><result_generated_time />2023-05-17 20:19:32<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />52428800<total_data_size_element />{'W': 524288, 'I': 51200, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 4), ('OX', 2)], [('K', 128), ('OY', 10), ('C', 16)], []]<I />[[('OX', 5), ('C', 4), ('OX', 2), ('K', 128)], [('OY', 10), ('C', 16)], []]<O />[[('OX', 5), ('C', 4)], [('OX', 2), ('K', 128), ('OY', 10), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 10, 10, 1], 'I': [8.0, 128.0, 1.0, 1.0], 'O': [8.0, 4, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 4194304, 4194304], 'I': [320, 409600, 409600], 'O': [40, 819200, 819200], 'O_partial': [40, 819200, 0], 'O_final': [0, 0, 819200]}<actual_mem_utilization_individual />{'W': [0.06, 0.5, 0.0], 'I': [0.62, 0.05, 0.0], 'O': [0.08, 0.1, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.65, 0.0], 'I': [0.62, 0.65, 0.0], 'O': [0.08, 0.65, 0.0]}<effective_mem_size_bit />{'W': [32, 262144, 4194304], 'I': [320, 25600, 409600], 'O': [40, 819200, 819200], 'O_partial': [40, 819200, 0], 'O_final': [0, 0, 819200]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[10485760, 5242880], [5242880, 524288], [524288, 0]]<I />[[6553600, 51200], [51200, 51200], [51200, 0]]<O />[[(6451200, 6553600), (1638400, 1536000)], [(1536000, 1638400), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(6451200, 6553600), (1638400, 1536000)], [(1536000, 1638400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1310720, 655360], [327680, 32768], [2048, 0]]<I />[[819200, 6400], [3200, 3200], [200, 0]]<O />[[(806400, 819200), (204800, 192000)], [(96000, 102400), (6400, 0)], [(0, 400), (0, 0)]]<O_partial />[([806400, 819200], [204800, 192000]), ([96000, 102400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [6400, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />52428800<idle />0</mac_count></basic_info><energy><total_energy />114629166.6<mem_energy_breakdown><W />[679.4, 9385.6, 2727.6]<I />[277.6, 158.5, 266.4]<O />[708.4, 5073.6, 532.7]</mem_energy_breakdown><MAC_energy><active_MAC />114609356.8<idle_MAC />0.0<total />114609356.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9579<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9579<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />855184<latency_cycle_without_data_loading />819200<ideal_computing_cycle />819200<data_loading><load_cycle_total />35984<load_cycle_individual />{'W': [16, 32768, 0], 'I': [20, 3200, 0]}<load_cycle_combined />{'W': 32768, 'I': 3200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-819199], [-819160, -491496], [-819200, -819200]], 'I': [[-819199], [-5565, -3180], [-819200, -819200]], 'O': [[-819200], [-778240, -737280], [-812800, -818800]]}<mem_stall_cycle_shared />{'W': [[-819199], [-819160, 0], [0, 0]], 'I': [[-819199], [-5565, 0], [0, 0]], 'O': [[-819200], [-778240, -737280], [-812800, -818800]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4194304, 4194304], 'I': [320, 409600, 409600], 'O': [40, 819200, 819200], 'O_partial': [40, 819200, 0], 'O_final': [0, 0, 819200]}<data_size_each_level_total />{'W': [2048, 4194304, 4194304], 'I': [2560, 409600, 409600], 'O': [320, 819200, 819200]}<loop_cycles_each_level />{'W': [40, 819200, 819200], 'I': [5120, 819200, 819200], 'O': [20, 819200, 819200]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [128, 1, 1], 'O': [4, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.8], [51.2, 5.1], [5.1, 5.1]], 'I': [[8.0, 0.1], [0.5, 0.5], [0.5, 0.5]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 1.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 5.1], [5.1, 5.1]], 'I': [[8.0, 8.0], [64.0, 0.5], [0.5, 0.5]], 'O': [[8.0, 8.0], [64.0, 16.0], [16.0, 1.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.8], [51.2, 5.1], [5.1, 0]], 'I': [[8.0, 8.0], [64.0, 0.5], [0.5, 0]], 'O': [[8.0, 2.0], [16.0, 1.0], [1.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.8], [132.2, 21.6], [5.6, 1.0]], 'I': [[8.0, 8.0], [132.2, 21.6], [5.6, 1.0]], 'O': [[8.0, 2.0], [132.2, 21.6], [5.6, 1.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 819200], [40, 40, 20480], [819200, 819200, 1]], 'I': [[1, 1, 819200], [40, 5120, 160], [819200, 819200, 1]], 'O': [[1, 1, 819200], [20, 20, 40960], [819200, 819200, 1]]}<trans_time_real />{'W': [[0, 1, 819200], [[0, 40, 20480], [16, 40, 20480]], [[32768, 819200, 1], [2048, 819200, 1]]], 'I': [[0, 1, 819200], [[5, 5120, 160], [20, 5120, 160]], [[3200, 819200, 1], [200, 819200, 1]]], 'O': [[0, 1, 819200], [[1, 20, 40960], [2, 20, 40960]], [[6400, 819200, 1], [400, 819200, 1]]]}<single_stall_cycle />{'W': [[-1], [-40, -24], [-786432, -817152]], 'I': [[-1], [-35, -20], [-816000, -819000]], 'O': [[-1], [-19, -18], [-812800, -818800]]}<single_stall_count />{'W': [819199, 20479, 0], 'I': [819199, 159, 0], 'O': [819200, 40960, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [6400, 0]}, 1: {'W': [327664, 0], 'I': [3180, 0], 'O': [81920, 6400]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-819200, -819200], [-812800, -819200]], 1: [[-406436, -819200], [-737280, -812800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>