INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab6/lab6.srcs/sim_1/new/tb_reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
