<!DOCTYPE html>
<html lang="">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.0.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon_32x32.ico">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon_16x16.ico">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"wshenyi.github.io","root":"/","scheme":"Pisces","version":"7.8.0","exturl":false,"sidebar":{"position":"left","width":300,"display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta property="og:type" content="website">
<meta property="og:title" content="Godway&#39;s Notebook">
<meta property="og:url" content="https://wshenyi.github.io/index.html">
<meta property="og:site_name" content="Godway&#39;s Notebook">
<meta property="og:locale">
<meta property="article:author" content="Godway">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="https://wshenyi.github.io/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : true,
    isPost : false,
    lang   : 'default'
  };
</script>

  <title>Godway's Notebook</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Godway's Notebook</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">wsy</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="user fa-fw"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="tags fa-fw"></i>Tags</a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="th fa-fw"></i>Categories</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="archive fa-fw"></i>Archives</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>
  <div class="reading-progress-bar"></div>

  <a href="https://github.com/WSHENYI/WSHENYI.github.io" class="github-corner" title="Star me on GitHub" aria-label="Star me on GitHub" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content index posts-expand">
            
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/04/22/NoC1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/04/22/NoC1/" class="post-title-link" itemprop="url">On-Chip Networks, 2nd [Ch.1 - Ch.3]</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-04-22 17:25:15" itemprop="dateCreated datePublished" datetime="2022-04-22T17:25:15-04:00">2022-04-22</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-04-23 21:23:56" itemprop="dateModified" datetime="2022-04-23T21:23:56-04:00">2022-04-23</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/On-Chip-Networks/" itemprop="url" rel="index"><span itemprop="name">On-Chip Networks</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> interconnection networks, topology, routing, flow control, deadlock, computer ar- chitecture, multiprocessor system on chip</p>
<blockquote>
<p>Author: Natalie Enright Jerger, Tushar Krishna, Li-Shiuan Peh</p>
</blockquote>
<hr>
<h2 id="Chapter-1"><a href="#Chapter-1" class="headerlink" title="Chapter 1:"></a>Chapter 1:</h2><h2 id="Chapter-2"><a href="#Chapter-2" class="headerlink" title="Chapter 2:"></a>Chapter 2:</h2><h2 id="Chapter-3"><a href="#Chapter-3" class="headerlink" title="Chapter 3:"></a>Chapter 3:</h2>
      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/18/R43/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/18/R43/" class="post-title-link" itemprop="url">043 "Implementation of Precise Interupts in Pipelined Processors"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-18 11:31:54" itemprop="dateCreated datePublished" datetime="2022-02-18T11:31:54-05:00">2022-02-18</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-03-03 19:41:20" itemprop="dateModified" datetime="2022-03-03T19:41:20-05:00">2022-03-03</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> precise state, microarchitecture</p>
<blockquote>
<p>Author: James E. Smith, Andrew R. Pleszkun</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><p>In a pipelined processor, precise interupts are difficult to achieve because an instruction may be initimated before its processors have been completed.</p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>If the saved process state is consistent with the sequential architectural model then the interrupt is precise. This paper describes and compares five ways of implementing precise interrupts in pipelined processors.</p>
<h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><p>Classification of Interrupts:</p>
<ul>
<li>Program interrupts (exceptions): cause by executing <strong>specific instructions</strong> like numerical errors or page fault.</li>
<li>External interrupts: cause by sources outside the currently executing process like I/O interrupts or timer interrupts.</li>
</ul>
<h2 id="Key-Insights"><a href="#Key-Insights" class="headerlink" title="Key Insights"></a>Key Insights</h2><p>Five solutions to implement prcise state:</p>
<ol>
<li>In-order method</li>
<li>Simple ROB</li>
<li>ROB with bypass (what we learned on EECS470)</li>
<li>History buffer</li>
<li>Future file</li>
</ol>
<h2 id="Conclusion"><a href="#Conclusion" class="headerlink" title="Conclusion"></a>Conclusion</h2><p>ROB with bypass, history buffer and future file have the same performance.</p>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/17/R42/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/17/R42/" class="post-title-link" itemprop="url">042 "PipeCheck - Specifying and Verifying Microarchitectural Enforcement of Memory Consistency Models"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-17 23:40:30" itemprop="dateCreated datePublished" datetime="2022-02-17T23:40:30-05:00">2022-02-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-03-04 19:15:37" itemprop="dateModified" datetime="2022-03-04T19:15:37-05:00">2022-03-04</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> memory consistency model, microarchitecture</p>
<blockquote>
<p>Author: Daniel Lustig, Michael Pellauer, Margaret Martonosi</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><p>Architecture-level models do not address the reordering implications of instructions performing at multiple points in the pipeline, and they do not always account for microarchitectural realities.</p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>The authors propose PipeCheck, a methodology and automated tool for verifying that a particular <em>microarchitecture</em> meets the specifications of a given architectural consistency model (e.g. TSO). PipeCheck calculates if the consistency model implemented by a pipeline is weaker than, equal to, or stronger than its architectural consistency model. PipeCheck reduces the problem of verifying consistency model implementation correctness to the more tractable problem of verifying local reordering properties at various points in the micro architecture.</p>
<h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><h3 id="Architectural-Level-Analysis"><a href="#Architectural-Level-Analysis" class="headerlink" title="Architectural-Level Analysis"></a>Architectural-Level Analysis</h3><p>“happens before” edges can be classified into two groups:</p>
<ul>
<li>static edges: those orders derived from the prgram itself.</li>
<li>observed edges: those orders observed during a paticular execution.</li>
</ul>
<p>Three basic types of observed edge: “reads from” (rf), “write seriallization” (ws), and “from reads” (fr).</p>
<h3 id="Microarchitecture-Level-Analysis"><a href="#Microarchitecture-Level-Analysis" class="headerlink" title="Microarchitecture-Level Analysis"></a>Microarchitecture-Level Analysis</h3><p>On one hand, certain architecturally-permitted behaviors may not be observable on a given microarchitecture. For example, when a uarch memory model is stricter than the architecture requires.</p>
<p>On the other hand, architecturally-forbidden behaviors may be observable on a given uarch – this would correspond to a bug in the implementation. In this case, the uarch is erroneously weaker than the architecture requires.</p>
<p>An important point: even for an in-order pipeline, the presence of an unordered network and/or memory hierarchy can reorder memory accesses from the point of view of other processors.</p>
<h2 id="Key-Insights"><a href="#Key-Insights" class="headerlink" title="Key Insights"></a>Key Insights</h2><ul>
<li>PipeCheck adapts the notion of a “happens before” graph from architectural-level analysis techniques to the microarchitecture space. Each node in the “microarchitecturally happens before” ($\mu hb$) graph represents not only a memory instruction, but also a particular location (e.g. pipeline stage) within the microarchitecture.</li>
<li>PipeCheck treat $ppo$ edges as propositions rather than assumptions: they want to check that a pipeline properly maintains these edges, rather than simply assuming their presence.</li>
</ul>
<h2 id="Limitations-Weaknesses"><a href="#Limitations-Weaknesses" class="headerlink" title="Limitations/Weaknesses"></a>Limitations/Weaknesses</h2><ul>
<li>This paper only verify an five-stage pipeline. However, commerical CPU have much more complicated uarch structure.</li>
<li>They use a simple connection network which may not be appliable in real processors.</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/16/Arch7/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/16/Arch7/" class="post-title-link" itemprop="url">Computer Architecture - A Quantitative Approach, 6th [3.6 - 3.10]</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-16 16:51:19" itemprop="dateCreated datePublished" datetime="2022-02-16T16:51:19-05:00">2022-02-16</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-02-15 16:51:56" itemprop="dateModified" datetime="2022-02-15T16:51:56-05:00">2022-02-15</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Architecture/" itemprop="url" rel="index"><span itemprop="name">Architecture</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          
      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/15/R41/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/15/R41/" class="post-title-link" itemprop="url">041 "Cache-Only Memory Architectures"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-15 19:53:17" itemprop="dateCreated datePublished" datetime="2022-02-15T19:53:17-05:00">2022-02-15</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-02-16 23:58:25" itemprop="dateModified" datetime="2022-02-16T23:58:25-05:00">2022-02-16</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> cache-only memory architecture, COMA</p>
<blockquote>
<p>Author: Fredrik Dahlgren, Josep Torrellas</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><p>Reducing the impact of frequent long-latency memory accesses stll requires substantial effort.</p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>The Cache-Only Memory Architecture (COMA) increases the chances of data being available locally by regarding each memory module as a huge cache memory in which each block has a tag with the address and the state. In this article, the authors explain the functionality, architecture, performance, and complexity of COMA systems. They also outline different COMA designs, and compare COMA with traditional NUMA systems.</p>
<h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><p>In traditional NUMA multiprocessors, each node contains one or more processors with private caches and a <strong>memory module</strong> that is part of the global shared memory.</p>
<h2 id="COMA-ORGANIZATION"><a href="#COMA-ORGANIZATION" class="headerlink" title="COMA ORGANIZATION"></a>COMA ORGANIZATION</h2><p>COMA regards/tunes memory modules into large DRAM caches called <strong>attraction memory</strong> (AM). Because a large AM is more capable of containing the node’s current working set than a cache is, more of the cache misses are satisfied locally within the node.</p>
<p>COMA provides such illusion by addressing three issues:</p>
<ul>
<li><strong>Block localization</strong>: When the memory modules act as caches, a block’s address is a global identifier, not an indicator of its physical memory location. Localization can achieve with extra structures like directory.</li>
<li><strong>Block replacement</strong>: Memoey blocks migrate in COMA so the system must keep track of the last copy of a block. As a result, when a modified or otherwise unique block is displaced from an AM, it must be relocated into another AM.</li>
<li><strong>Memory overhead</strong>: A NUMA machine typically allocates all memory to application or operating system pages. COMA, however, leaves a portion of the memory unallocated to facilitate automatic data replication and migration. This unallocated space supports the replication of shared blocks across AMs.</li>
</ul>
<h2 id="Alternative-COMA-Designs"><a href="#Alternative-COMA-Designs" class="headerlink" title="Alternative COMA Designs"></a>Alternative COMA Designs</h2><ul>
<li>Flat-COMA</li>
<li>Simple-COMA</li>
<li>Multiplexed Simple-COMA</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/14/R40/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/14/R40/" class="post-title-link" itemprop="url">040 "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-14 19:53:00" itemprop="dateCreated datePublished" datetime="2022-02-14T19:53:00-05:00">2022-02-14</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-02-16 17:18:14" itemprop="dateModified" datetime="2022-02-16T17:18:14-05:00">2022-02-16</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> directory-based cache coherence</p>
<blockquote>
<p>Author: Anoop Gupta, Wolf-Dietrich Weber, and Todd Mowry</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><p>Full bit vector scheme of cache coherence protocol is not scalable when the number of processors increase. On the other hand, use the scheme of limited pointers per direcory entry often cause excessive invalidation traffic.</p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>In this paper, the author propose two simple techniques that significant reduce invalidation traffic and directory memory requirements: <em>coarse vector</em> and <em>sparse directories</em>. The results indicate that combining these two techniques can save one to two orders of magnitude in storage, with only a slight degradation in performance.</p>
<h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><p>Earlier studies suggest that most memory blocks are shared by only a few processors at any given time, and that the number of blocks shared by a large number of processors is very small.</p>
<p>Directory Schemes for Cache Coherence:</p>
<ul>
<li>Full Bit Vector Scheme ($Dir_P$)</li>
<li>Limited Pointer Schemes<ul>
<li>Limited Pointers with Broadcast Scheme ($Dir_iB$)</li>
<li>Limited Pointers without Broadcast Scheme ($Dir_iNB$)</li>
<li>Superset Scheme ($Dir_iX$)</li>
</ul>
</li>
<li>Cache-Based Linked List Schemes</li>
</ul>
<h2 id="Key-Insights"><a href="#Key-Insights" class="headerlink" title="Key Insights"></a>Key Insights</h2><ul>
<li><strong>coarse vector</strong> ($Dir_iCV_r$):<ul>
<li>$i$ is the number of pointers and $r$ is the size of the region that each bit in the coarse vector represents.</li>
<li>$Dir_iCV_r$ is identical to the other limited pointer schemes when there are no more than $i$ processors sharing a block. When the number of processors sharing a block exceeds the number of pointers available (pointer overflow), the directory switches to a different representation. The same memory that was used to store the pointers is now treated as a coarse bit vector, where each bit of the state indicates a group of processors.</li>
</ul>
</li>
<li><strong>sparse directories</strong>: Organize the directory as a cache, instead of having one directory entry per memory block. Since at any given time most memory blocks are not cached by any processors, therefore there is less need to track their state (invalid) in the directory.</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/13/R39/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/13/R39/" class="post-title-link" itemprop="url">039 "Directory-Based Cache Coherence Protocols for Large-Scale Multiprocessors"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-13 18:26:54" itemprop="dateCreated datePublished" datetime="2022-02-13T18:26:54-05:00">2022-02-13</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-02-16 17:19:24" itemprop="dateModified" datetime="2022-02-16T17:19:24-05:00">2022-02-16</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> Directory-Based Cache Coherence Protocols</p>
<blockquote>
<p>Author: David Chaiken, Craig Fields, Kiyoshi Kurihara, and Anant Agarwal</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><p>snoopy cache coherence protocls cann’t not scale to a large number of processors. Bus cycle times are restricted by signal transmission times in multidrop environments and must be long enough to allow the bus to “ring out”.</p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>Dircetory-based cache coherence protocols can solve the problem of scalability in cache systems. This article reviews and analyzes this class of cache coherence protocols. The authors use a hybrid of trace-driven simulation and analytical methods to evaluate the performance of these schemes for several parallel application.</p>
<h2 id="Classification-of-directory-schemes"><a href="#Classification-of-directory-schemes" class="headerlink" title="Classification of directory schemes"></a>Classification of directory schemes</h2><p>The different flavors of directory protocols fall under three primary categories:</p>
<ul>
<li>Full-map directories: directory maintain pointer for each processor and each cache blocks. The memory overhead O($n^2$) is too large to be acceptable.</li>
<li>Limited directories: directory maintain fixed number of entries (rather than all processor) of pointer for each cache blocks.</li>
<li>Chained directories: emulate the full-map schemes by distributing the directory among the caches. Use singly-linked chain or doubly-linked chain.</li>
</ul>
<img src="/2022/02/13/R39/1.png" class="">

<h2 id="Evaluation"><a href="#Evaluation" class="headerlink" title="Evaluation"></a>Evaluation</h2><p>In general, <strong>chained directory schemes yield higher utilization</strong> than limited directory protocols. However, chained directory protocols are more complex and have higher write latency than limited directory protocols.</p>
<h2 id="Limitations-Weaknesses"><a href="#Limitations-Weaknesses" class="headerlink" title="Limitations/Weaknesses"></a>Limitations/Weaknesses</h2><ul>
<li>This paper only test three parralel applications which I thought is not enough to obtain a comprehensive analysis of performance.</li>
<li>The results show that “no coherence” obtain the best performance, which kind of indicating that their simulation is not good enough to capture the real applications.</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/12/R38/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/12/R38/" class="post-title-link" itemprop="url">038 "Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-12 19:54:52" itemprop="dateCreated datePublished" datetime="2022-02-12T19:54:52-05:00">2022-02-12</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-03-12 23:40:14" itemprop="dateModified" datetime="2022-03-12T23:40:14-05:00">2022-03-12</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> release consistency</p>
<blockquote>
<p>Author: Kourosh Gharachorloo, Daniel Lenoski, James Laudon, Phillip Gibbons, Anoop Gupta, and John Hennessy</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><h2 id="Summary-Up-to-3-sentences-gt-Find-from-abstract-part"><a href="#Summary-Up-to-3-sentences-gt-Find-from-abstract-part" class="headerlink" title="Summary [Up to 3 sentences] -&gt; Find from abstract part"></a>Summary [Up to 3 sentences] -&gt; Find from abstract part</h2><p>This paper proposed a new consistency model called <em>release consistency</em>, which extends the weak consistency model by utilizing additional information about shared access.</p>
<h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><p><strong>conflicting access</strong>: Two accesses are conflicting if they are to the same memory location and at least one of the accesses is a STORE. (conflicting access can be solved by impose properly synchronization.)</p>
<p><strong>competing access</strong> (data race): Conflicting accesses without order, which also imples all competing accesses are conflicting accesses.</p>
<h2 id="Key-Insights-Up-to-2-insights-gt-key-ideas-that-make-their-paper-works"><a href="#Key-Insights-Up-to-2-insights-gt-key-ideas-that-make-their-paper-works" class="headerlink" title="Key Insights [Up to 2 insights] -&gt;key ideas that make their paper works"></a>Key Insights [Up to 2 insights] -&gt;key ideas that make their paper works</h2><ul>
<li></li>
</ul>
<h2 id="Notable-Design-Details-Strengths-Up-to-2-details-strengths"><a href="#Notable-Design-Details-Strengths-Up-to-2-details-strengths" class="headerlink" title="Notable Design Details/Strengths [Up to 2 details/strengths]"></a>Notable Design Details/Strengths [Up to 2 details/strengths]</h2><ul>
<li></li>
</ul>
<h2 id="Limitations-Weaknesses-up-to-2-weaknesses"><a href="#Limitations-Weaknesses-up-to-2-weaknesses" class="headerlink" title="Limitations/Weaknesses [up to 2 weaknesses]"></a>Limitations/Weaknesses [up to 2 weaknesses]</h2><ul>
<li></li>
</ul>
<h2 id="Open-Questions-Where-to-go-from-here"><a href="#Open-Questions-Where-to-go-from-here" class="headerlink" title="Open Questions [Where to go from here?]"></a>Open Questions [Where to go from here?]</h2><p>- </p>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/08/R34/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/08/R34/" class="post-title-link" itemprop="url">034 "Reactive NUCA - Near-Optimal Block Placement and Replication in Distributed Caches"</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-08 10:59:48" itemprop="dateCreated datePublished" datetime="2022-02-08T10:59:48-05:00">2022-02-08</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-02-13 17:20:22" itemprop="dateModified" datetime="2022-02-13T17:20:22-05:00">2022-02-13</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Reviews/" itemprop="url" rel="index"><span itemprop="name">Reviews</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> cache memory, interleaved memory, shared memory</p>
<blockquote>
<p>Author: Nikos Hardavellas, Michael Ferdman, Babak Falsafi and Anastasia Ailamaki</p>
</blockquote>
<hr>
<h2 id="What-is-the-Problem"><a href="#What-is-the-Problem" class="headerlink" title="What is the Problem?"></a>What is the Problem?</h2><p>Recent hybrid LLC architecture require complex, area-intensive, and high-latency loopup and coherence mechanisms, wast cache capacity, do not sacle to hige core counts, or optimize only for a subset of the cache accessed.</p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>Due to different drawbacks in recent hybrid proposal of LLC architecture, the authors propose Reactive NUCA (R-NUCA), a distributed cache design which reacts to the class of each cache access and places blocks at the appropriate location in the cache. R-NUCA cooperates with the operating system to support intelligent placement, migration, and replication without the overhead of an explicit coherence mechanism for the on-chip last-level cache.</p>
<h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><h3 id="Non-Uniform-Cache-Architectures"><a href="#Non-Uniform-Cache-Architectures" class="headerlink" title="Non-Uniform Cache Architectures"></a>Non-Uniform Cache Architectures</h3><p>To mitigate the rising access latency, recent research advocates decomposing the cache into slices and all slices are physically distributed on the die. Thus, cores realize fast accesses to nearby slices and slower accesses to physically distant ones.</p>
<p>Just as cache slices are distributed across the entire die, processor cores are similarly distributed. Then <strong>tiled architecture</strong> came out.</p>
<img src="/2022/02/08/R34/1.png" class="">

<h3 id="Tiled-Architecture"><a href="#Tiled-Architecture" class="headerlink" title="Tiled Architecture"></a>Tiled Architecture</h3><p>Each L1 cache miss probes an on-chip L2 cache slice via an on-chip network that interconnects the tiles. Depending on the L2 organization, the L2 slice can be either a private L2 cache or a portion of a larger distributed shared L2 cache.</p>
<h3 id="Intelligent-Blcok-Placement"><a href="#Intelligent-Blcok-Placement" class="headerlink" title="Intelligent Blcok Placement"></a>Intelligent Blcok Placement</h3><p>Intelligent cache block placement can improve performance by placing blocks close to the requesting cores, allowing fast access.</p>
<h2 id="Key-Insights"><a href="#Key-Insights" class="headerlink" title="Key Insights"></a>Key Insights</h2><ul>
<li>Through execution trace analysis, the authors find that cache access patterns of a range of server and scientific workloads can be classified into distinct classes, where each class is amenable to different block placement policies.</li>
<li>R-NUCA utilizes <strong>Rotational Interleaving</strong>, a novel lookup mechanism that matches the fast speed of address-interleaved lookup, without pinning blocks to a single location in the cache. Rotational interleaving allows read-only blocks to be shared by neighboring cores and replicated at distant ones, ensuring low access latency while balancing capacity constraints.</li>
</ul>
<h2 id="Limitations-Weaknesses-up-to-2-weaknesses"><a href="#Limitations-Weaknesses-up-to-2-weaknesses" class="headerlink" title="Limitations/Weaknesses [up to 2 weaknesses]"></a>Limitations/Weaknesses [up to 2 weaknesses]</h2><ul>
<li>The diverse cache access patterns of server workload they discovered are also based on imperical design, which may also introduce human errors.</li>
</ul>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="">
    <link itemprop="mainEntityOfPage" href="https://wshenyi.github.io/2022/02/06/MC3/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.ico">
      <meta itemprop="name" content="Godway">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Godway's Notebook">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2022/02/06/MC3/" class="post-title-link" itemprop="url">A Primer on Memory Consistency and Cache Coherence, 2nd [Ch.6 - Ch.8]</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2022-02-06 11:29:26" itemprop="dateCreated datePublished" datetime="2022-02-06T11:29:26-05:00">2022-02-06</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2022-04-22 17:29:46" itemprop="dateModified" datetime="2022-04-22T17:29:46-04:00">2022-04-22</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">In</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Memory-Consistency/" itemprop="url" rel="index"><span itemprop="name">Memory Consistency</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <p><em><strong>Keywards</strong></em> computer architecture, memory consistency, cache coherence, shared memory, memory systems, multicore processor, heterogeneous architecture, GPU, accelerators, semantics, verification</p>
<blockquote>
<p>Author: Vijay Nagarajan, Daniel J. Sorin, Mark D. Hill, David A. Wood</p>
</blockquote>
<hr>
<h2 id="Chapter-6-Coherence-Protocols"><a href="#Chapter-6-Coherence-Protocols" class="headerlink" title="Chapter 6: Coherence Protocols"></a>Chapter 6: Coherence Protocols</h2><h3 id="The-Big-Picture"><a href="#The-Big-Picture" class="headerlink" title="The Big Picture"></a>The Big Picture</h3><p>The goal of a coherence protocol is to maintain coherence by enforcing two invariants: SWMR and data-value invariant. To implement these invariants, we associate with each storage structure – each cache and the LLC/memory – a <strong>finite state machine</strong> called <strong>coherence controller</strong>. The interactions between these finite state machines are specified by the <strong>coherence protocol</strong>.</p>
<p>Coherence controller have two types: <strong>cache controller</strong> (where the coherence controller at a cache), and <strong>memory controller</strong> (where the coherence controller at the LLC/memory).</p>
<p>The <strong>cache controller</strong> must service requests from two sources: core side and network side.</p>
<img src="/2022/02/06/MC3/1.png" class="">

<p>The <strong>memory controller</strong> is similar to a cache controller except it usually has only a network side.</p>
<img src="/2022/02/06/MC3/2.png" class="">

<p>Other agents, such as I/O devices, may behave like cache controllers, memory controllers, or both depending upon their specific requirements.</p>
<p>To summary, each coherence controller implements a set of finite state machines —- logically one independent, but identical finite state machine per block — and receives and processes events (e.g., incoming coherence messages) depending upon the block’s state.</p>
<h3 id="Specifying-Coherence-Protocols"><a href="#Specifying-Coherence-Protocols" class="headerlink" title="Specifying Coherence Protocols"></a>Specifying Coherence Protocols</h3><p>We specifying a coherence protocols by specifying the coherence controllers. The differences between coherence protocols lie in the differences in the controller specifications.</p>
<p>Below shows a tabular specification methodology to capture the behavior of a cache controller.</p>
<img src="/2022/02/06/MC3/3.png" class="">

<h3 id="Overview-of-Coherence-Protocol-Design-Space"><a href="#Overview-of-Coherence-Protocol-Design-Space" class="headerlink" title="Overview of Coherence Protocol Design Space"></a>Overview of Coherence Protocol Design Space</h3><p>A designer of a coherence protocol must choose the <em>states</em>, <em>transactions</em>, <em>events</em>, and <em>transitions</em> for each type of coherence controller in the system. The choice of stable states (states of blocks that are not currently in the midst of a coherence transaction) and transactions are largely independent of the specific protocol.</p>
<p>There are four characteristics of a cache block that we wish to encode in the states:</p>
<ol>
<li>Validity: A valid block has the most up-to-date value for this block.</li>
<li>Dirtiness: As in a single core processor, a cache block is dirty if its value is the most up-to-date value, this value differs from the value in the LLC/memory.</li>
<li>Exclusivity: A cache block is exclusive if it is the only privately cached copy of that block in the system</li>
<li>Ownership: A cache controller (or memory controller) is the owner of a block if it is responsible for responding to coherence requests for that block. A block that is owned may not be evicted from a cache to make room for another block. Non-owned blocks may be evicted silently (i.e., without sending any messages) in some protocols.</li>
</ol>
<p>The most fundamental three states are MSI and advanced version with five states called MOESI:</p>
<ol>
<li>M(odified): The block is valid, exclusive, owned, and potentially dirty.</li>
<li>S(hared): The block is valid but not exclusive, not dirty, and not owned.</li>
<li>I(nvalid): The block is invalid.</li>
<li>O(wned): The block is valid, owned, and potentially dirty, but not exclusive.</li>
<li>E(xclusive): The block is valid, exclusive, and clean.</li>
</ol>
<img src="/2022/02/06/MC3/4.png" class="">

<h4 id="States-of-Blocks-in-the-LLC-Memory"><a href="#States-of-Blocks-in-the-LLC-Memory" class="headerlink" title="States of Blocks in the LLC/Memory"></a>States of Blocks in the LLC/Memory</h4><p><em>Blocks in the LLC and memory also have states associated with them</em>, and there are two general approaches to naming states of blocks in the LLC and memory. The choice of naming convention does not affect functionality or performance.</p>
<ul>
<li><strong>Cache-centric</strong>: the state of a block in the LLC and memory is an aggregation of the states of this block in the caches.</li>
<li><strong>Memory-centric</strong>: the state of a block in the LLC/memory corresponds to the memory controller’s permissions to this block (rather than the permissions of the caches).</li>
</ul>
<h4 id="Maintaining-BlockState"><a href="#Maintaining-BlockState" class="headerlink" title="Maintaining BlockState"></a>Maintaining BlockState</h4><p>Implementations typically maintain these transient states by adding additional bits to the miss status handling registers (MSHRs) or similar structures that are used to track these pending transactions.</p>
<p>LLC maintains a copy of every block that is cached anywhere in the system (even “exclusive” blocks). With an inclusive LLC, memory does not need to explicitly repre- sent the coherence state.</p>
<h3 id="Transactions"><a href="#Transactions" class="headerlink" title="Transactions"></a>Transactions</h3><p>Most protocols have a similar <strong>set of transactions</strong>, because the basic goals of the coherence controllers are similar. Below list a set of common transactions and list the requests that a core can make to its cache controller.</p>
<img src="/2022/02/06/MC3/5.png" class="">  
<img src="/2022/02/06/MC3/6.png" class="">

<h3 id="Major-Protocol-Design-Options"><a href="#Major-Protocol-Design-Options" class="headerlink" title="Major Protocol Design Options"></a>Major Protocol Design Options</h3><p>Despite the enormous design space for coherence protocols, there are two primary design decisions that have a major impact on the rest of the protocol</p>
<p><strong>Snooping vs. Directory</strong>:</p>
<ul>
<li>Snooping protocol: A cache controller initiates a request for a block by <strong>broadcasting</strong> a request message to all other coherence controllers.</li>
<li>Directory protocol: A cache controller initiates a request for a block by <strong>unicasting</strong> it to the memory controller that is the <em>home</em> (e.g. owner) for that block.</li>
</ul>
<p>The choice of snooping vs. directory involves making <strong>tradeoffs</strong>. Snooping protocols are logically simple, but they do not scale to large numbers of cores because broadcasting does not scale. Directory protocols are scalable because they unicast, but many transactions take more time because they require an extra message to be sent when the home is not the owner.</p>
<p><strong>Invalidate vs. Update</strong>:</p>
<ul>
<li>Invalidate protocol: When a core wishes to write to a block, it initiates a coherence transaction to <strong>invalidate</strong> the copies in all other caches.</li>
<li>Update protocol: When a core wishes to write a block, it initiates a coherence transaction to <strong>update</strong> the copies in all other caches to reflect the new value it wrote to the block.</li>
</ul>
<p>There also are <strong>tradeoffs</strong> involved in making this decision. Update protocols reduce the latency for a core to read a newly written block. However, update protocols typically <em>consume substantially more bandwidth</em> than invalidate protocols because update messages are larger than invalidate messages (an address and a new value, rather than just an address). Furthermore, update protocols greatly <em>complicate the implementation of many memory consistency models</em>.</p>
<h2 id="Chapter-7-Snooping-Coherence-Protocols"><a href="#Chapter-7-Snooping-Coherence-Protocols" class="headerlink" title="Chapter 7: Snooping Coherence Protocols"></a>Chapter 7: Snooping Coherence Protocols</h2><h2 id="Chapter-8-Directory-Coherence-Protocols"><a href="#Chapter-8-Directory-Coherence-Protocols" class="headerlink" title="Chapter 8: Directory Coherence Protocols"></a>Chapter 8: Directory Coherence Protocols</h2>
      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  


  
  <nav class="pagination">
    <span class="page-number current">1</span><a class="page-number" href="/page/2/">2</a><span class="space">&hellip;</span><a class="page-number" href="/page/7/">7</a><a class="extend next" rel="next" href="/page/2/"><i class="fa fa-angle-right" aria-label="Next page"></i></a>
  </nav>



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Godway"
      src="/images/avatar.ico">
  <p class="site-author-name" itemprop="name">Godway</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">66</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
          
        <span class="site-state-item-count">12</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="/475865836@qq.com" title="E-Mail → 475865836@qq.com"><i class="envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="https://randool.cn/" title="https:&#x2F;&#x2F;randool.cn" rel="noopener" target="_blank">Randool</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://me.csdn.net/Smile_coderrr" title="https:&#x2F;&#x2F;me.csdn.net&#x2F;Smile_coderrr" rel="noopener" target="_blank">Smile_coderrr</a>
        </li>
    </ul>
  </div>

      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Godway</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a>
  </div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="Total Visitors">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="Total Views">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  
  <script>
    (function(){
      var canonicalURL, curProtocol;
      //Get the <link> tag
      var x=document.getElementsByTagName("link");
		//Find the last canonical URL
		if(x.length > 0){
			for (i=0;i<x.length;i++){
				if(x[i].rel.toLowerCase() == 'canonical' && x[i].href){
					canonicalURL=x[i].href;
				}
			}
		}
    //Get protocol
	    if (!canonicalURL){
	    	curProtocol = window.location.protocol.split(':')[0];
	    }
	    else{
	    	curProtocol = canonicalURL.split(':')[0];
	    }
      //Get current URL if the canonical URL does not exist
	    if (!canonicalURL) canonicalURL = window.location.href;
	    //Assign script content. Replace current URL with the canonical URL
      !function(){var e=/([http|https]:\/\/[a-zA-Z0-9\_\.]+\.baidu\.com)/gi,r=canonicalURL,t=document.referrer;if(!e.test(r)){var n=(String(curProtocol).toLowerCase() === 'https')?"https://sp0.baidu.com/9_Q4simg2RQJ8t7jm9iCKT-xh_/s.gif":"//api.share.baidu.com/s.gif";t?(n+="?r="+encodeURIComponent(document.referrer),r&&(n+="&l="+r)):r&&(n+="?l="+r);var i=new Image;i.src=n}}(window);})();
  </script>















  

  
      

<script>
  if (typeof MathJax === 'undefined') {
    window.MathJax = {
      loader: {
        source: {
          '[tex]/amsCd': '[tex]/amscd',
          '[tex]/AMScd': '[tex]/amscd'
        }
      },
      tex: {
        inlineMath: {'[+]': [['$', '$']]},
        tags: 'ams'
      },
      options: {
        renderActions: {
          findScript: [10, doc => {
            document.querySelectorAll('script[type^="math/tex"]').forEach(node => {
              const display = !!node.type.match(/; *mode=display/);
              const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display);
              const text = document.createTextNode('');
              node.parentNode.replaceChild(text, node);
              math.start = {node: text, delim: '', n: 0};
              math.end = {node: text, delim: '', n: 0};
              doc.math.push(math);
            });
          }, '', false],
          insertedScript: [200, () => {
            document.querySelectorAll('mjx-container').forEach(node => {
              let target = node.parentNode;
              if (target.nodeName.toLowerCase() === 'li') {
                target.parentNode.classList.add('has-jax');
              }
            });
          }, '', false]
        }
      }
    };
    (function () {
      var script = document.createElement('script');
      script.src = '//cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js';
      script.defer = true;
      document.head.appendChild(script);
    })();
  } else {
    MathJax.startup.document.state(0);
    MathJax.texReset();
    MathJax.typeset();
  }
</script>

    

  

</body>
</html>
