

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Sun Dec 24 00:40:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53833|    53833|  0.538 ms|  0.538 ms|  53833|  53833|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- max_pooling2d1_max_pooling2d1_2_max_pooling2d1_3  |    53831|    53831|         9|          2|          1|  26912|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    814|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    166|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    223|    -|
|Register         |        -|    -|     977|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     977|   1459|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U26  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_5ns_6ns_10_1_1_U27  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    |mul_6ns_7ns_12_1_1_U22  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U23  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U24  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    |mul_6ns_7ns_12_1_1_U25  |mul_6ns_7ns_12_1_1  |        0|   0|  0|  30|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 166|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln118_1_fu_272_p2     |         +|   0|  0|  13|           6|           2|
    |add_ln118_fu_428_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln121_1_fu_422_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln121_fu_332_p2       |         +|   0|  0|  13|           6|           2|
    |add_ln124_fu_451_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln133_2_fu_411_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln133_3_fu_522_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln133_5_fu_690_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln133_6_fu_356_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln133_7_fu_554_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln133_fu_246_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln140_fu_867_p2       |         +|   0|  0|  22|          15|          15|
    |mul221_fu_801_p2          |         +|   0|  0|  17|          10|          10|
    |mul221_mid1_fu_836_p2     |         +|   0|  0|  17|          10|          10|
    |and_ln118_fu_326_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln134_1_fu_650_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_2_fu_656_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_3_fu_766_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_4_fu_772_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_5_fu_943_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_6_fu_949_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln134_fu_507_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_252_p2      |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln121_fu_258_p2      |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln124_fu_320_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln134_10_fu_907_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_11_fu_913_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_12_fu_925_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_13_fu_931_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_1_fu_495_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_2_fu_614_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_3_fu_620_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_4_fu_632_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_5_fu_638_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_6_fu_730_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_7_fu_736_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_8_fu_748_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln134_9_fu_754_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln134_fu_489_p2      |      icmp|   0|  0|  11|           8|           2|
    |empty_35_fu_434_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln121_1_fu_370_p2      |        or|   0|  0|  12|          12|           1|
    |or_ln121_2_fu_566_p2      |        or|   0|  0|  12|          12|           1|
    |or_ln121_fu_338_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln134_1_fu_626_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_2_fu_644_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_3_fu_742_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_4_fu_760_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_5_fu_919_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_6_fu_937_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln134_fu_501_p2        |        or|   0|  0|   2|           1|           1|
    |p_mid117_fu_526_p2        |        or|   0|  0|   6|           1|           6|
    |output_r_d0               |    select|   0|  0|  32|           1|          32|
    |select_ln118_1_fu_816_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_2_fu_298_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_3_fu_541_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_4_fu_306_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_5_fu_547_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln118_6_fu_440_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln118_7_fu_842_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln118_fu_264_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln121_1_fu_849_p3  |    select|   0|  0|   9|           1|          10|
    |select_ln121_2_fu_362_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln121_3_fu_559_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln121_4_fu_446_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln121_5_fu_456_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln121_fu_344_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln134_1_fu_662_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln134_2_fu_778_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln134_fu_513_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln118_fu_314_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 814|         477|         450|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_154_p4                 |   9|          2|    6|         12|
    |ap_phi_mux_ii_phi_fu_177_p4                |   9|          2|    6|         12|
    |ap_phi_mux_iii_phi_fu_188_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten51_phi_fu_142_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_166_p4    |   9|          2|   11|         22|
    |grp_fu_195_p0                              |  14|          3|   32|         96|
    |grp_fu_195_p1                              |  14|          3|   32|         96|
    |grp_fu_201_p0                              |  14|          3|   32|         96|
    |grp_fu_201_p1                              |  14|          3|   32|         96|
    |i_reg_150                                  |   9|          2|    6|         12|
    |ii_reg_173                                 |   9|          2|    6|         12|
    |iii_reg_184                                |   9|          2|    6|         12|
    |indvar_flatten51_reg_138                   |   9|          2|   15|         30|
    |indvar_flatten_reg_162                     |   9|          2|   11|         22|
    |input_r_address0                           |  14|          3|   17|         51|
    |input_r_address1                           |  14|          3|   17|         51|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 223|         48|  253|        672|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln118_1_reg_1000                   |   6|   0|    6|          0|
    |add_ln118_1_reg_1000_pp0_iter1_reg     |   6|   0|    6|          0|
    |add_ln118_reg_1056                     |  15|   0|   15|          0|
    |add_ln121_1_reg_1051                   |  11|   0|   11|          0|
    |add_ln121_reg_1018                     |   6|   0|    6|          0|
    |add_ln124_reg_1083                     |   6|   0|    6|          0|
    |add_ln133_5_reg_1118                   |  17|   0|   17|          0|
    |add_ln140_reg_1142                     |  15|   0|   15|          0|
    |and_ln118_reg_1011                     |   1|   0|    1|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |empty_35_reg_1061                      |   5|   0|    6|          1|
    |empty_36_reg_1093                      |  12|   0|   12|          0|
    |i_reg_150                              |   6|   0|    6|          0|
    |icmp_ln118_reg_981                     |   1|   0|    1|          0|
    |icmp_ln121_reg_985                     |   1|   0|    1|          0|
    |ii_reg_173                             |   6|   0|    6|          0|
    |iii_cast_reg_1036                      |   6|   0|   17|         11|
    |iii_cast_reg_1036_pp0_iter1_reg        |   6|   0|   17|         11|
    |iii_reg_184                            |   6|   0|    6|          0|
    |indvar_flatten51_reg_138               |  15|   0|   15|          0|
    |indvar_flatten_reg_162                 |  11|   0|   11|          0|
    |input_load_1_reg_1076                  |  32|   0|   32|          0|
    |input_load_3_reg_1135                  |  32|   0|   32|          0|
    |p_mid_reg_1006                         |   5|   0|    5|          0|
    |reg_206                                |  32|   0|   32|          0|
    |select_ln118_6_reg_1066                |   6|   0|    6|          0|
    |select_ln118_reg_995                   |   6|   0|    6|          0|
    |select_ln121_4_reg_1071                |   6|   0|    6|          0|
    |select_ln121_5_reg_1088                |  11|   0|   11|          0|
    |select_ln121_reg_1024                  |   6|   0|    6|          0|
    |select_ln134_1_reg_1106                |  32|   0|   32|          0|
    |select_ln134_2_reg_1123                |  32|   0|   32|          0|
    |select_ln134_2_reg_1123_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln134_reg_1099                  |  32|   0|   32|          0|
    |tmp_12_reg_966                         |   5|   0|    5|          0|
    |tmp_13_reg_976                         |   5|   0|    5|          0|
    |zext_ln121_1_reg_1031                  |   6|   0|   12|          6|
    |zext_ln121_1_reg_1031_pp0_iter1_reg    |   6|   0|   12|          6|
    |zext_ln121_reg_971                     |   6|   0|   12|          6|
    |zext_ln121_reg_971_pp0_iter1_reg       |   6|   0|   12|          6|
    |add_ln121_reg_1018                     |  64|  32|    6|          0|
    |and_ln118_reg_1011                     |  64|  32|    1|          0|
    |icmp_ln118_reg_981                     |  64|  32|    1|          0|
    |icmp_ln121_reg_985                     |  64|  32|    1|          0|
    |p_mid_reg_1006                         |  64|  32|    5|          0|
    |select_ln121_reg_1024                  |  64|  32|    6|          0|
    |tmp_12_reg_966                         |  64|  32|    5|          0|
    |tmp_13_reg_976                         |  64|  32|    5|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 977| 256|  542|         47|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1954_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|grp_fu_1958_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d.2|  return value|
|input_r_address0      |  out|   17|   ap_memory|          input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|          input_r|         array|
|input_r_address1      |  out|   17|   ap_memory|          input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|          input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|          input_r|         array|
|output_r_address0     |  out|   15|   ap_memory|         output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|         output_r|         array|
+----------------------+-----+-----+------------+-----------------+--------------+

