timestamp 1384690231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use DCL_NMOS_S_38019457_X10_Y5_1731930798 DCL_NMOS_S_38019457_X10_Y5_1731930798_0 -1 0 6708 0 1 0
use DCL_NMOS_S_55663590_X37_Y4_1731930799 DCL_NMOS_S_55663590_X37_Y4_1731930799_0 1 0 0 0 1 6216
use DCL_PMOS_S_85143712_X3_Y2_1731930800 DCL_PMOS_S_85143712_X3_Y2_1731930800_1 -1 0 860 0 1 3192
use PMOS_S_24460802_X18_Y2_1731930804 PMOS_S_24460802_X18_Y2_1731930804_1 -1 0 4644 0 -1 6216
use NMOS_4T_14396096_X25_Y1_1731930801 NMOS_4T_14396096_X25_Y1_1731930801_1 -1 0 4644 0 -1 3192
use DCL_PMOS_S_85143712_X3_Y2_1731930800 DCL_PMOS_S_85143712_X3_Y2_1731930800_0 1 0 12556 0 1 3192
use NMOS_S_12565100_X37_Y4_1731930802 NMOS_S_12565100_X37_Y4_1731930802_0 -1 0 13416 0 1 6216
use NMOS_S_33976710_X10_Y5_1731930803 NMOS_S_33976710_X10_Y5_1731930803_0 1 0 6708 0 1 0
use PMOS_S_24460802_X18_Y2_1731930804 PMOS_S_24460802_X18_Y2_1731930804_0 1 0 8772 0 -1 6216
use NMOS_4T_14396096_X25_Y1_1731930801 NMOS_4T_14396096_X25_Y1_1731930801_0 1 0 8772 0 -1 3192
node "VINP" 0 0 11094 2268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VINN" 0 0 2322 2268 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VOUT" 0 0 10406 5544 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "ID" 0 0 5676 2856 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_10120_6263#" 1 268.356 10120 6263 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15624 782 51840 968 0 0 0 0 0 0
node "m2_2982_6132#" 1 287.771 2982 6132 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15624 782 65600 1140 0 0 0 0 0 0
node "m2_3326_7523#" 3 1680.7 3326 7523 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8288 520 1083840 13868 0 0 0 0 0 0
node "VSS" 4 31090.5 226 1820 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 33712 1876 6351360 80352 7660560 66336 0 0 0 0
node "m1_7880_2996#" 3 659.461 7880 2996 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 59584 2240 8288 520 51840 968 0 0 0 0 0 0
node "m1_5644_2996#" 5 605.595 5644 2996 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 119168 4368 7168 480 0 0 0 0 0 0 0 0
node "m1_4472_2996#" 8 1152.2 4472 2996 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 183568 6780 11872 648 0 0 0 0 0 0 0 0
node "m1_12954_3080#" 1 151.093 12954 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 11200 512 0 0 0 0 0 0 0 0
node "m1_10460_3080#" 2 452.98 10460 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 58240 2192 0 0 0 0 0 0 0 0
node "m1_398_3080#" 1 144.297 398 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 11200 512 0 0 0 0 0 0 0 0
node "VDD" 4 36594.8 2720 3584 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16800 824 38416 2044 8468480 107136 7660560 66336 0 0 0 0
node "m1_398_4172#" 6 1208.22 398 4172 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143248 5228 7168 480 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "VDD" "m2_10120_6263#" 37.7328
cap "VSS" "m2_2982_6132#" 34.5293
cap "VDD" "m1_7880_2996#" 92.0197
cap "VDD" "m1_4472_2996#" 76.3849
cap "m1_10460_3080#" "VSS" 10.745
cap "VSS" "m2_10120_6263#" 32.5141
cap "VDD" "m1_5644_2996#" 80.5336
cap "VDD" "m1_398_3080#" 6.85069
cap "VSS" "m1_7880_2996#" 30.6958
cap "m1_398_4172#" "m1_398_3080#" 5.63277
cap "VSS" "m1_4472_2996#" 63.0298
cap "m1_398_4172#" "VDD" 94.5932
cap "m2_3326_7523#" "VDD" 1460.1
cap "VSS" "m1_5644_2996#" 6.50577
cap "m1_398_3080#" "VSS" 7.7532
cap "VDD" "VSS" 5400.32
cap "m1_398_4172#" "VSS" 23.2332
cap "m2_3326_7523#" "VSS" 965.591
cap "m1_7880_2996#" "m1_4472_2996#" 59.1565
cap "VDD" "m1_12954_3080#" 8.89283
cap "VDD" "m2_2982_6132#" 53.6072
cap "m2_3326_7523#" "m2_2982_6132#" 2.30491
cap "m1_7880_2996#" "m1_5644_2996#" 126.211
cap "m1_5644_2996#" "m1_4472_2996#" 1169.89
cap "VDD" "m1_10460_3080#" 206.157
cap "m1_12954_3080#" "VSS" 0.400153
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 110.505
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VDD" 56.6328
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 90.7395
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 205.768
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 104.304
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 6.48212
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 4.50389
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 23.5919
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 43.4058
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 1.34564
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 20.5226
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VDD" 149.998
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 3.27578
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 11.0578
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 276.687
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "VDD" 221.192
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VDD" 16.1434
cap "VDD" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 30.6952
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 16.9565
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" 37.2188
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 10.799
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 1.80633
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 33.7139
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.377382
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 4.80904
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.672873
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 1.15979
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 29.3531
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 82.7743
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 22.1742
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 103.648
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 29.4883
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 28.1268
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 60.5966
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 42.6038
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 23.2639
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 23.2639
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 21.5069
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" -5.68434e-14
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 150.503
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 61.0428
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 2.47834
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.595167
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 4.97543
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 1.01328
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 49.3853
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 76.1897
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 3.07963
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 225.396
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 62.4308
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.700497
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 14.9491
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 4.67156
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 4.82641
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.585992
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 60.5282
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 278.362
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.890593
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 2.67261
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "VDD" 84.4669
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 204.393
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 2.67261
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 125.344
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "VDD" 118.585
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 9.87586
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 265.329
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.890593
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 1.19033
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 33.9237
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 0.468723
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 2.5654
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 2.59558
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 0.303488
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" -0.0169522
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 57.5743
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 0.397008
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 120.983
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 117.772
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 23.2558
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" -5.68434e-14
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 60.9734
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 2.49978
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 21.5829
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 28.2042
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 100.692
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 27.5552
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 42.5636
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 23.2639
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 60.5966
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 22.1742
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "VSS" 0.818503
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "VSS" 29.1559
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.133985
cap "VSS" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 2.86098
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "VSS" 11.5745
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 1.80633
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 10.2269
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "VSS" 72.2909
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.672873
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 28.0432
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 8.67832
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 11.612
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 86.0111
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 0.262501
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 51.6953
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 1.48021
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 35.5237
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 41.0279
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 11.6524
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 6.81789
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 53.6903
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 267.611
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 8.63397
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 91.2245
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 29.9425
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.378036
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 136.955
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 3.14902
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 17.6375
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 72.6851
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.906534
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 1.92583
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 330.971
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 7.77706
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 225.968
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 42.4723
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 16.5529
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" -0.0316445
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" -1.7053e-13
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 3.42985
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.319025
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" -7.27596e-12
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 1.70007
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 44.8173
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 70.0228
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 282.886
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 30.0128
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 1.08625
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.961823
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.826306
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 68.7438
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 218.059
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.31668
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 192.965
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 2.82975
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 8.1053
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 19.5022
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 54.1253
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" 0.413845
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 4.53975
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 11.3384
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.183057
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 12.3379
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 356.427
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 6.80404
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 13.2487
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 207.565
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" 331.854
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 13.0588
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" -2.55029
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 1.13093
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 354
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 1.0261
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.215208
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 350.504
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 105.296
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "VDD" 313.951
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VDD" 0.844621
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 1.26379
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 1.02959
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 77.89
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 1.29106
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 0.215208
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 317.093
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 432.926
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 0.0539291
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VDD" 361.226
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 13.0588
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "VDD" 319.729
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 23.5402
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 7.80326
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.323287
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 221.564
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 135.096
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 7.85383
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 2.6158
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 193.668
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 0.853046
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 67.1278
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 22.4227
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 1.82626
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 100.58
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 90.2306
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VOUT" 9.09439
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 64.0933
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" -0.384707
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 44.5242
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 18.9833
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 3.47799
cap "VOUT" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 16.7113
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 1.73198
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 634.207
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 69.5133
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 21.2618
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 130.571
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 2.3003
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 1.73986
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VOUT" 12.9245
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.906534
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 301.761
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.136913
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 70.2765
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 56.8801
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 8.60844
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 11.612
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 68.7894
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 1.48021
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "VSS" -0.139123
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 0.245627
cap "VSS" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 0.0446363
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 6.7327
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" 0.803427
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 8.63397
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 18.0851
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 29.7056
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 17.4507
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 199.846
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 43.1737
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 0.0100992
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 215.798
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 448.615
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 3.59288
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 2.98633
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 10.4889
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 11.1372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 162.441
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.152799
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 11.7083
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.208877
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.692959
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.551782
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.329274
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.0122824
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 3.96222
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 1.32381
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 2.17949
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.155401
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.153902
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 6.28738
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 1.26398
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.0252481
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 256.845
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 130.242
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 252.762
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 85.0784
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 44.8006
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 4.35897
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 12.8089
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 0.277729
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 266.697
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" -0.063884
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.0835509
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.0327532
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 0.964652
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "VSS" 292.259
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.59031
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.59031
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.688606
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 8.79566
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 8.23788
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VSS" 207.784
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 47.9446
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 4.35897
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VSS" 332.798
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.283349
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 1.88566
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 12.8866
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "VSS" 125.914
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.125326
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.425023
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.369005
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 96.1254
cap "ID" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 24.9273
cap "VSS" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 152.775
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 228.777
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.208877
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" 0.0841603
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 2.26887
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" 0.443834
cap "ID" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 66.5698
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VSS" 73.1035
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.208877
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.208877
cap "ID" "VSS" 225.383
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 1.63462
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.00673282
cap "ID" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 2.79563
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.00818829
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 3.10342
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 26.9751
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 1.00072
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.153902
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 1.55169
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 6.59111
cap "VSS" "ID" 276.136
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.783606
cap "VSS" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 240.532
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 9.92572
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 3.74846
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 10.9165
cap "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "ID" 4.6691
cap "ID" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 4.93055
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.954837
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.0487282
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 2.2122
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.12527
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 19.3135
cap "VDD" "ID" 5.24352
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 2.79003
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 1.55169
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 13.4013
cap "VSS" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 249.13
cap "ID" "VDD" 148.842
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 19.3135
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 0.0204003
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 1.2079
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 13.2762
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.153902
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 2.2122
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 0.0517696
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VDD" 100.85
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "ID" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 3.90231
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 107.076
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.12527
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 7.21091
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 2.20956
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 3.74846
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 2.79003
cap "VSS" "ID" 236.898
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "VDD" 75.6927
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 0.0656272
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "ID" 5.8957
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 62.7832
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 1.95966
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 6.44085
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 2.25197
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.153177
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 1.52878
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 26.9751
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.519473
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 1.80752
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 368.138
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 22.31
cap "VSS" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 61.1266
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 0.738009
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 0.98811
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.0134656
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 2.89002
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VSS" 53.7125
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "VSS" 150.156
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 12.8153
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 39.1325
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "VSS" 277.102
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 96.1254
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 0.0751639
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.688606
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.188899
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 298.73
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.302416
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 2.41262
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.59031
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 9.01535
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 1.71413
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VSS" 331.803
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" 4.35897
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.59031
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.0557006
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 213.073
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 98.7176
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.0185153
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 3.26923
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 63.7243
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.61584
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.203668
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 228.916
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" 0.208877
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "VSS" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 195.84
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 152.435
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 12.8089
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 0.153902
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 0.551782
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 12.3687
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.0100992
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 18.3074
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 41.1133
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 9.93479
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 0.329274
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 6.21459
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 3.96222
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 1.26398
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 6.28738
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.708372
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 6.3278
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 10.6197
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 0.0122824
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 5.16223
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 1.32381
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" 2.17949
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.208877
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "VSS" 191.409
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" 0.155401
cap "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "VSS" 150.739
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 0.196193
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VSS" 3.79243
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 1.29099
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 62.5338
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 3.66369
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 5.04671
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 13.1846
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 1.57798
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/a_200_252#" 0.32636
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/a_200_252#" 1.25441
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 37.0321
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 19.4131
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 8.06028
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 3.75843
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/a_200_252#" 0.31668
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "VSS" 51.5672
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VSS" 7.21304
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "VDD" 0.0850554
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "VSS" 2.31538
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 5.53644
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 2.0921
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 2.83354
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 30.2064
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 18.764
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 53.9357
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "VDD" 3.18369
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 90.7223
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "VDD" 46.4931
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 33.6183
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VDD" 195.479
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 62.963
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 1.32399
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 4.93393
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 11.257
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.640401
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 1.54105
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 15.1194
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 6.18324
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.487143
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 20.3657
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 92.5573
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 16.1272
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 13.1858
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VDD" 4.33141
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 28.3817
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VSS" 0.0178128
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 8.97813
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 2.50883
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 67.4505
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 29.6142
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 1.49187
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 11.5273
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 3.05366
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 59.3111
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 68.9717
cap "VSS" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 37.5299
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 159.851
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 15.2856
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 24.1765
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.204898
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 18.347
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 0.406024
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "VDD" 0.107108
cap "VSS" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 20.5028
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 9.33582
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 88.5917
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 19.0466
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 23.6111
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 15.8904
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 40.4368
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 9.75884
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.491998
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 153.155
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 19.4635
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.440301
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 7.95211
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 7.97981
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 4.43487
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 37.0411
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 6.26813
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 4.94568
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 0.279572
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 6.6
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.123904
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 12.5377
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.11703
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.085897
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 55.1012
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 244.082
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 2.47129
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 9.05005
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "m2_3326_7523#" 0.0359569
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 2.4739
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.0227765
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "VDD" 0.906422
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 7.66993
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VSS" 5.39111
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 10.0393
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.940457
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 2.41198
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 1.78676
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 5.49482
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 0.286907
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 2.85559
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 0.128526
cap "m2_3326_7523#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.066901
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 1.13923
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 1.27515
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.227665
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VDD" 1.55363
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "VSS" 20.0328
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 2.8153
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 17.3784
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.162542
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 326.509
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 73.1262
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 12.0593
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 6.6
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 15.3675
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.227665
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 2.4739
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 51.9841
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 12.5377
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.78676
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 3.09422
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.123904
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 1.62821
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 10.2209
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VSS" 27.8675
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 2.47129
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VDD" 51.9651
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.940457
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 3.77865
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 5.49482
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 2.41198
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 29.7889
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.128526
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VDD" 1.30792
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "VDD" 10.1558
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 11.3711
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "m2_3326_7523#" 0.066901
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VSS" 0.791251
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "m2_3326_7523#" 0.0499401
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.0227765
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VDD" 52.271
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 9.75884
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.204898
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 31.9688
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 78.4747
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 39.3519
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 10.7941
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 1.96389
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 8.31746
cap "VSS" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 5.06444
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VDD" 0.0535541
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 15.2856
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 15.8904
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 44.4894
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 18.3627
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 40.1702
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 70.0917
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 3.00882
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.973952
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 38.7211
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.770857
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" -5.68434e-14
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 7.95211
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 19.0466
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 81.326
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 6.26813
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.7894
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 11.1295
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.213075
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.07217
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.283341
cap "VSS" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 12.2173
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 149.34
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 0.880603
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 2.3947
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 8.96848
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 29.1416
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 52.6181
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 1.4801
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VSS" 3.05366
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 15.4921
cap "VSS" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 5.07526
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 67.4505
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 13.1858
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 1.72236
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 46.5644
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 14.8515
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 12.5929
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VDD" 2.96724
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 9.54808
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 0.29286
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 10.9626
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 18.5829
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.247238
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.305628
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "VSS" 1.66775
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 10.4762
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.970926
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 43.1981
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 90.3091
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "VSS" 2.71068
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.35044
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 130.55
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 66.4863
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "VDD" 33.3273
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 13.199
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 12.2012
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 44.758
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 15.1194
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 6.18324
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "VDD" 19.72
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 30.1104
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.25222
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.10075
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 0.989469
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 47.2222
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 1.25441
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 0.23481
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 5.53644
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 62.5338
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 0.32636
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 5.04671
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 1.20217
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "VSS" 2.01717
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.29099
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 19.4131
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "VDD" 1.72009
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.31668
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.405142
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 2.0921
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 4.6703
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 3.66369
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 34.8518
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 27.9863
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 38.297
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 0.94933
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 61.9429
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 189.739
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 3.51183
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 3.54568
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.161279
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/a_200_252#" "VDD" 0.0659732
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 31.5857
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 41.1912
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 31.486
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 4.67523
cap "VDD" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 17.6658
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 13.307
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 1.49545
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" 0.824636
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 52.1999
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 16.1774
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 0.0252481
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 221.33
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 14.771
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" 13.1265
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VDD" 627.931
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 3.80619
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 3.70942
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "VDD" 433.024
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 162.85
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 11.4488
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "VDD" 9.52409
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 175.382
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "VDD" 10.5131
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.0518543
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 320.128
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 1.35474
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.00823889
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 10.8107
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" 5.40292
cap "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.00673282
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 1.2912
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 3.78039
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 376.716
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 74.2112
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" 0.315846
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 3.98466
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "VDD" 4.01671
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.227665
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 13.9226
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 8.46601
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 8.4736
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 61.102
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.07415
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.155131
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 2.4739
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 5.53589
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 15.538
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VDD" 6.50178
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.129076
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 148.418
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" 0.137315
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 2.04195
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 1.93679
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.580799
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 3.00723
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 4.82798
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 14.7464
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 12.9756
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 0.817156
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 63.5748
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 55.5846
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 49.3767
cap "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 103.686
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 3.88392
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.304936
cap "VDD" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" 0.137315
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 1.24539
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 179.96
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "VDD" 7.46129
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 14.2469
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.304936
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 6.32464
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 50.5378
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 2.4739
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 74.1326
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.0631648
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 59.9785
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 138.222
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 53.5357
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 72.0969
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 176.396
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 17.249
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 12.9756
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 2.58239
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "VDD" 8.61692
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 13.2148
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 81.9909
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 13.9226
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 273.024
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 1.24539
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 2.30826
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 4.04541
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 19.73
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 0.227665
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 2.48738
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 2.10166
cap "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.738722
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.137315
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "VDD" 0.137315
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 9.09502
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 85.7382
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 93.5739
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.645598
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" 0.137315
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 2.25791
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.0134656
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 143.443
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 73.6768
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 7.63039
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "VDD" 1.86952
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" 0.137315
cap "VDD" "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" 1.85498
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 238.927
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 302.887
cap "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.157923
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 14.223
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 4.02112
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 130.239
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 11.7064
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 10.3368
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 184.195
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 59.9529
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 275.326
cap "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.0961638
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" 11.2854
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 216.061
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 229.807
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 16.3267
cap "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "VDD" 9.62623
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 217.927
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 390.739
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" 1.0581
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 3.03205
cap "VDD" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 11.0789
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" 0.0185153
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.824636
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 116.258
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 20.9094
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "VDD" 11.9811
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 21.1313
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 30.4707
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 35.3923
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 17.1345
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 0.932905
cap "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/a_200_252#" "VDD" 0.0523387
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 0.51522
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 18.6366
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 9.20884
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 1.23443
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 16.6198
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 11.1372
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 126.126
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 197.325
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 10.4889
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 121.361
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 59.8156
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.265738
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 74.1644
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 339.224
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 244.871
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 9.20125
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 403.258
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 0.333309
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 569.634
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.227665
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 13.9915
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.783606
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "m2_3326_7523#" 0.0359569
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 94.1411
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 43.3215
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "m2_3326_7523#" 2.44218
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 9.92572
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 1.14166
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 2.4739
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 8.50047
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 63.5748
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "m2_3326_7523#" 0.085897
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 162.579
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 14.9316
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 7.54695
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 10.9165
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 0.249982
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 12.9442
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 20.5226
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 1.24539
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VSS" 74.6312
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 14.6572
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 99.3168
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 51.6219
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 0.227665
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 11.334
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 20.5226
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 18.2387
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 7.54695
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 37.126
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 13.2762
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 125.953
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 21.3408
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 13.4013
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 53.9356
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 17.259
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 81.6626
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 14.7191
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 1.24539
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 57.8457
cap "m2_3326_7523#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 3.28953
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 2.4739
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 6.06687
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 197.614
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "m2_3326_7523#" 0.0499401
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 345.692
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 242.812
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.333309
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 231.181
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 237.797
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 0.304864
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 0.862049
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 77.9563
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 171.034
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 68.9834
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 168.19
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 161.488
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.155234
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 97.6486
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 9.65882
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 10.6424
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.731721
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 6.21459
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VSS" 28.308
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 5.66698
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" 6.3278
cap "VSS" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 49.2244
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VSS" 60.7112
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 20.0988
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 40.8066
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 189.739
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 31.1
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 5.34162
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 70.0032
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 15.9471
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 4.85033
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 52.1999
cap "VSS" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 28.5656
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 501.42
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 211.72
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 196.519
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 398.002
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 330.909
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 164.275
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 113.33
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 0.401964
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 0.227665
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 1.24539
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VSS" 0.242398
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 14.8534
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.101469
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 4.58717
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 68.772
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 5.11489
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 19.0358
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 49.3767
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 179.96
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 20.5226
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 5.28688
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 2.4739
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 63.5748
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 125.524
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 17.4691
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 153.968
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 2.4739
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 1.24539
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 19.8134
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "VDD" 28.6815
cap "VDD" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 19.6866
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 6.11622
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" 0.227665
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 6.46199
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" 20.5226
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 291.813
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VSS" 0.140929
cap "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "VDD" 15.0475
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 72.287
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 112.769
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 83.9744
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 89.0596
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 259.38
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 195.834
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 67.2436
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 326.061
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" 0.00422097
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 332.127
cap "VDD" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" 164.607
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 208.63
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 116.258
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "VDD" 9.70269
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 40.0626
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 2.79013
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "VDD" 30.4707
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 3.05811
cap "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "VDD" 12.1996
merge "NMOS_S_12565100_X37_Y4_1731930802_0/a_147_525#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" -21331 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -16576 -1040 -3221440 -41068 -2883920 -24676 0 0 0 0
merge "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_147_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/VSUBS"
merge "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/VSUBS" "PMOS_S_24460802_X18_Y2_1731930804_0/VSUBS"
merge "PMOS_S_24460802_X18_Y2_1731930804_0/VSUBS" "PMOS_S_24460802_X18_Y2_1731930804_1/VSUBS"
merge "PMOS_S_24460802_X18_Y2_1731930804_1/VSUBS" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/VSUBS"
merge "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/VSUBS" "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#"
merge "NMOS_4T_14396096_X25_Y1_1731930801_0/a_241_1232#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#"
merge "NMOS_S_33976710_X10_Y5_1731930803_0/a_147_525#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#"
merge "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_147_525#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#"
merge "NMOS_4T_14396096_X25_Y1_1731930801_1/a_241_1232#" "VSUBS"
merge "VSUBS" "VSS"
merge "PMOS_S_24460802_X18_Y2_1731930804_0/a_230_525#" "VOUT" -1686.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5656 -426 0 0 0 0 0 0 0 0
merge "VOUT" "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#"
merge "NMOS_S_12565100_X37_Y4_1731930802_0/a_230_525#" "m2_10120_6263#"
merge "NMOS_4T_14396096_X25_Y1_1731930801_0/a_230_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/a_200_252#" -1330.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -3584 -352 0 0 0 0 0 0 0 0
merge "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/a_200_252#" "m1_12954_3080#"
merge "m1_12954_3080#" "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#"
merge "PMOS_S_24460802_X18_Y2_1731930804_0/a_200_252#" "m1_10460_3080#"
merge "DCL_PMOS_S_85143712_X3_Y2_1731930800_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" -26457.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11872 -872 -4682240 -59168 -4686960 -40428 0 0 0 0
merge "PMOS_S_24460802_X18_Y2_1731930804_0/w_0_0#" "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#"
merge "PMOS_S_24460802_X18_Y2_1731930804_1/w_0_0#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#"
merge "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/w_0_0#" "VDD"
merge "NMOS_S_12565100_X37_Y4_1731930802_0/a_200_252#" "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" -3340.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13944 -946 -448000 -5600 0 0 0 0 0 0
merge "PMOS_S_24460802_X18_Y2_1731930804_1/a_230_525#" "m2_3326_7523#"
merge "m2_3326_7523#" "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#"
merge "DCL_NMOS_S_55663590_X37_Y4_1731930799_0/a_200_252#" "m2_2982_6132#"
merge "PMOS_S_24460802_X18_Y2_1731930804_1/a_200_252#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" -1906.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 -8960 -656 0 0 0 0 0 0 0 0
merge "NMOS_4T_14396096_X25_Y1_1731930801_1/a_230_525#" "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/a_200_252#"
merge "DCL_PMOS_S_85143712_X3_Y2_1731930800_1/a_200_252#" "m1_398_4172#"
merge "m1_398_4172#" "m1_398_3080#"
merge "NMOS_4T_14396096_X25_Y1_1731930801_0/a_147_525#" "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" -1700.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 -7728 -500 0 0 0 0 0 0 0 0
merge "NMOS_S_33976710_X10_Y5_1731930803_0/a_230_525#" "m1_7880_2996#"
merge "m1_7880_2996#" "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#"
merge "NMOS_4T_14396096_X25_Y1_1731930801_1/a_147_525#" "m1_4472_2996#"
merge "NMOS_S_33976710_X10_Y5_1731930803_0/a_200_252#" "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" -1102.52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0
merge "DCL_NMOS_S_38019457_X10_Y5_1731930798_0/a_200_252#" "m1_5644_2996#"
merge "m1_5644_2996#" "ID"
merge "NMOS_4T_14396096_X25_Y1_1731930801_1/a_200_252#" "VINN" -46.6131 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_14396096_X25_Y1_1731930801_0/a_200_252#" "VINP" -61.6798 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
