// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new416.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new416::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new416::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new416::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new416::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new416::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new416::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new416::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new416::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new416::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_1 = "1";
const sc_lv<21> Conv1DMac_new416::ap_const_lv21_0 = "000000000000000000000";
const sc_lv<16> Conv1DMac_new416::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new416::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new416::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_0 = "00000000";
const sc_lv<21> Conv1DMac_new416::ap_const_lv21_100000 = "100000000000000000000";
const sc_lv<21> Conv1DMac_new416::ap_const_lv21_1 = "1";
const sc_lv<16> Conv1DMac_new416::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new416::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new416::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new416::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new416::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new416::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new416::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new416::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_C = "1100";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_C = "1100";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_E = "1110";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_1B = "11011";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_13 = "10011";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new416::ap_const_lv8_15 = "10101";
const sc_lv<32> Conv1DMac_new416::ap_const_lv32_2 = "10";

Conv1DMac_new416::Conv1DMac_new416(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights16_m_weights_3_U = new Conv1DMac_new416_VhK("weights16_m_weights_3_U");
    weights16_m_weights_3_U->clk(ap_clk);
    weights16_m_weights_3_U->reset(ap_rst);
    weights16_m_weights_3_U->address0(weights16_m_weights_3_address0);
    weights16_m_weights_3_U->ce0(weights16_m_weights_3_ce0);
    weights16_m_weights_3_U->q0(weights16_m_weights_3_q0);
    weights16_m_weights_2_U = new Conv1DMac_new416_WhU("weights16_m_weights_2_U");
    weights16_m_weights_2_U->clk(ap_clk);
    weights16_m_weights_2_U->reset(ap_rst);
    weights16_m_weights_2_U->address0(weights16_m_weights_2_address0);
    weights16_m_weights_2_U->ce0(weights16_m_weights_2_ce0);
    weights16_m_weights_2_U->q0(weights16_m_weights_2_q0);
    weights16_m_weights_1_U = new Conv1DMac_new416_Xh4("weights16_m_weights_1_U");
    weights16_m_weights_1_U->clk(ap_clk);
    weights16_m_weights_1_U->reset(ap_rst);
    weights16_m_weights_1_U->address0(weights16_m_weights_1_address0);
    weights16_m_weights_1_U->ce0(weights16_m_weights_1_ce0);
    weights16_m_weights_1_U->q0(weights16_m_weights_1_q0);
    weights16_m_weights_s_U = new Conv1DMac_new416_Yie("weights16_m_weights_s_U");
    weights16_m_weights_s_U->clk(ap_clk);
    weights16_m_weights_s_U->reset(ap_rst);
    weights16_m_weights_s_U->address0(weights16_m_weights_s_address0);
    weights16_m_weights_s_U->ce0(weights16_m_weights_s_ce0);
    weights16_m_weights_s_U->q0(weights16_m_weights_s_q0);
    computeS3_mux_646yd2_U144 = new computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_U144");
    computeS3_mux_646yd2_U144->din0(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din1(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din2(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din3(ap_var_for_const1);
    computeS3_mux_646yd2_U144->din4(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din5(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din6(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din7(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din8(ap_var_for_const2);
    computeS3_mux_646yd2_U144->din9(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din10(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din11(ap_var_for_const3);
    computeS3_mux_646yd2_U144->din12(ap_var_for_const4);
    computeS3_mux_646yd2_U144->din13(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din14(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din15(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din16(ap_var_for_const5);
    computeS3_mux_646yd2_U144->din17(ap_var_for_const6);
    computeS3_mux_646yd2_U144->din18(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din19(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din20(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din21(ap_var_for_const4);
    computeS3_mux_646yd2_U144->din22(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din23(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din24(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din25(ap_var_for_const3);
    computeS3_mux_646yd2_U144->din26(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din27(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din28(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din29(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din30(ap_var_for_const7);
    computeS3_mux_646yd2_U144->din31(ap_var_for_const2);
    computeS3_mux_646yd2_U144->din32(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din33(ap_var_for_const8);
    computeS3_mux_646yd2_U144->din34(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din35(ap_var_for_const9);
    computeS3_mux_646yd2_U144->din36(ap_var_for_const10);
    computeS3_mux_646yd2_U144->din37(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din38(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din39(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din40(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din41(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din42(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din43(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din44(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din45(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din46(ap_var_for_const10);
    computeS3_mux_646yd2_U144->din47(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din48(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din49(ap_var_for_const2);
    computeS3_mux_646yd2_U144->din50(ap_var_for_const11);
    computeS3_mux_646yd2_U144->din51(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din52(ap_var_for_const6);
    computeS3_mux_646yd2_U144->din53(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din54(ap_var_for_const3);
    computeS3_mux_646yd2_U144->din55(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din56(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din57(ap_var_for_const12);
    computeS3_mux_646yd2_U144->din58(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din59(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din60(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din61(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din62(ap_var_for_const0);
    computeS3_mux_646yd2_U144->din63(ap_var_for_const6);
    computeS3_mux_646yd2_U144->din64(nm_t_mid2_reg_1495_pp0_iter3_reg);
    computeS3_mux_646yd2_U144->dout(tmp_92_fu_890_p66);
    computeS3_mux_646yd2_U145 = new computeS3_mux_646yd2<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_U145");
    computeS3_mux_646yd2_U145->din0(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din1(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din2(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din3(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din4(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din5(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din6(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din7(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din8(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din9(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din10(ap_var_for_const7);
    computeS3_mux_646yd2_U145->din11(ap_var_for_const3);
    computeS3_mux_646yd2_U145->din12(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din13(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din14(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din15(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din16(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din17(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din18(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din19(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din20(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din21(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din22(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din23(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din24(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din25(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din26(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din27(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din28(ap_var_for_const13);
    computeS3_mux_646yd2_U145->din29(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din30(ap_var_for_const14);
    computeS3_mux_646yd2_U145->din31(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din32(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din33(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din34(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din35(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din36(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din37(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din38(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din39(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din40(ap_var_for_const2);
    computeS3_mux_646yd2_U145->din41(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din42(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din43(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din44(ap_var_for_const4);
    computeS3_mux_646yd2_U145->din45(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din46(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din47(ap_var_for_const2);
    computeS3_mux_646yd2_U145->din48(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din49(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din50(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din51(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din52(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din53(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din54(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din55(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din56(ap_var_for_const12);
    computeS3_mux_646yd2_U145->din57(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din58(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din59(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din60(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din61(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din62(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din63(ap_var_for_const0);
    computeS3_mux_646yd2_U145->din64(nm_t_mid2_reg_1495_pp0_iter3_reg);
    computeS3_mux_646yd2_U145->dout(tmp_93_fu_1029_p66);
    computeS3_mux_646yd2_x_x_x_x_x_U146 = new computeS3_mux_646yd2_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_U146");
    computeS3_mux_646yd2_x_x_x_x_x_U146->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din1(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din9(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din11(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din19(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din22(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din27(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din38(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din39(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din48(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U146->din64(nm_t_mid2_reg_1495_pp0_iter3_reg);
    computeS3_mux_646yd2_x_x_x_x_x_U146->dout(tmp_94_fu_1168_p66);
    computeS3_mux_646yd2_x_x_x_x_x_U147 = new computeS3_mux_646yd2_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_U147");
    computeS3_mux_646yd2_x_x_x_x_x_U147->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din5(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din6(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din10(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din26(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din28(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din36(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din39(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din47(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din52(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din56(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din57(ap_var_for_const19);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din63(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_U147->din64(nm_t_mid2_reg_1495_pp0_iter3_reg);
    computeS3_mux_646yd2_x_x_x_x_x_U147->dout(tmp_95_fu_1307_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten7_fu_305_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten7_fu_305_p2);
    sensitive << ( indvar_flatten7_reg_229 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_317_p2);
    sensitive << ( indvar_flatten_reg_240 );
    sensitive << ( exitcond_flatten7_fu_305_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next7_fu_311_p2);
    sensitive << ( indvar_flatten7_reg_229 );

    SC_METHOD(thread_indvar_flatten_next_fu_449_p3);
    sensitive << ( exitcond_flatten_fu_317_p2 );
    sensitive << ( indvar_flatten_op_fu_443_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_443_p2);
    sensitive << ( indvar_flatten_reg_240 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_851_p2);
    sensitive << ( macRegisters_0_V_3_fu_148 );
    sensitive << ( tmp1_cast_fu_848_p1 );

    SC_METHOD(thread_macRegisters_1_V_fu_860_p2);
    sensitive << ( macRegisters_1_V_3_fu_152 );
    sensitive << ( tmp2_cast_fu_857_p1 );

    SC_METHOD(thread_macRegisters_2_V_fu_869_p2);
    sensitive << ( macRegisters_2_V_3_fu_156 );
    sensitive << ( tmp3_cast_fu_866_p1 );

    SC_METHOD(thread_macRegisters_3_V_fu_828_p2);
    sensitive << ( tmp4_fu_822_p2 );
    sensitive << ( tmp_91_fu_811_p1 );

    SC_METHOD(thread_nm_1_fu_365_p2);
    sensitive << ( nm_mid_fu_323_p3 );

    SC_METHOD(thread_nm_mid2_fu_413_p3);
    sensitive << ( nm_mid_fu_323_p3 );
    sensitive << ( tmp_117_mid_fu_359_p2 );
    sensitive << ( nm_1_fu_365_p2 );

    SC_METHOD(thread_nm_mid_fu_323_p3);
    sensitive << ( nm_reg_251 );
    sensitive << ( exitcond_flatten_fu_317_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_405_p3);
    sensitive << ( tmp_117_mid_fu_359_p2 );
    sensitive << ( tmp_936_fu_385_p1 );
    sensitive << ( nm_t_mid_fu_339_p3 );

    SC_METHOD(thread_nm_t_mid_fu_339_p3);
    sensitive << ( tmp_fu_293_p1 );
    sensitive << ( exitcond_flatten_fu_317_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_347_p2);
    sensitive << ( exitcond_flatten_fu_317_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_01001 );
    sensitive << ( p_Val2_21_3_fu_1440_p2 );
    sensitive << ( p_Val2_21_2_fu_1301_p2 );
    sensitive << ( p_Val2_21_1_fu_1162_p2 );
    sensitive << ( p_Val2_9_fu_1023_p2 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_135_reg_1513_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast1_cast_fu_541_p1);
    sensitive << ( tmp_V_reg_1547 );

    SC_METHOD(thread_p_08_cast_cast_fu_464_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_636_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast1_cast_fu_541_p1 );

    SC_METHOD(thread_p_Val2_1_fu_636_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights16_m_weights_7_reg_1557 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_1_fu_636_p2);
    sensitive << ( p_Val2_1_fu_636_p0 );
    sensitive << ( p_Val2_1_fu_636_p1 );

    SC_METHOD(thread_p_Val2_21_1_fu_1162_p2);
    sensitive << ( macRegisters_1_V_fu_860_p2 );
    sensitive << ( tmp_93_fu_1029_p66 );

    SC_METHOD(thread_p_Val2_21_2_fu_1301_p2);
    sensitive << ( macRegisters_2_V_fu_869_p2 );
    sensitive << ( tmp_94_fu_1168_p66 );

    SC_METHOD(thread_p_Val2_21_3_fu_1440_p2);
    sensitive << ( macRegisters_3_V_reg_1597 );
    sensitive << ( tmp_95_fu_1307_p66 );

    SC_METHOD(thread_p_Val2_2_fu_725_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast1_cast_fu_541_p1 );

    SC_METHOD(thread_p_Val2_2_fu_725_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights16_m_weights_9_reg_1562 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_2_fu_725_p2);
    sensitive << ( p_Val2_2_fu_725_p0 );
    sensitive << ( p_Val2_2_fu_725_p1 );

    SC_METHOD(thread_p_Val2_3_fu_472_p0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_464_p0 );

    SC_METHOD(thread_p_Val2_3_fu_472_p1);
    sensitive << ( weights16_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_472_p2);
    sensitive << ( p_Val2_3_fu_472_p0 );
    sensitive << ( p_Val2_3_fu_472_p1 );

    SC_METHOD(thread_p_Val2_87_1_cast_fu_660_p1);
    sensitive << ( tmp_942_fu_650_p4 );

    SC_METHOD(thread_p_Val2_87_2_cast_fu_749_p1);
    sensitive << ( tmp_946_fu_739_p4 );

    SC_METHOD(thread_p_Val2_9_fu_1023_p2);
    sensitive << ( macRegisters_0_V_fu_851_p2 );
    sensitive << ( tmp_92_fu_890_p66 );

    SC_METHOD(thread_p_Val2_cast_fu_571_p1);
    sensitive << ( tmp_938_fu_561_p4 );

    SC_METHOD(thread_p_Val2_s_fu_547_p0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( p_08_cast1_cast_fu_541_p1 );

    SC_METHOD(thread_p_Val2_s_fu_547_p1);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( weights16_m_weights_5_reg_1552 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_p_Val2_s_fu_547_p2);
    sensitive << ( p_Val2_s_fu_547_p0 );
    sensitive << ( p_Val2_s_fu_547_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_706_p2);
    sensitive << ( tmp_255_1_fu_700_p2 );
    sensitive << ( tmp_943_fu_664_p3 );

    SC_METHOD(thread_qb_assign_1_2_fu_795_p2);
    sensitive << ( tmp_255_2_fu_789_p2 );
    sensitive << ( tmp_947_fu_753_p3 );

    SC_METHOD(thread_qb_assign_1_3_fu_814_p2);
    sensitive << ( tmp_950_reg_1572 );
    sensitive << ( tmp_255_3_reg_1577 );

    SC_METHOD(thread_qb_assign_1_fu_617_p2);
    sensitive << ( tmp_121_fu_611_p2 );
    sensitive << ( tmp_939_fu_575_p3 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_437_p2);
    sensitive << ( sf_mid2_fu_377_p3 );

    SC_METHOD(thread_sf_cast2_fu_421_p1);
    sensitive << ( sf_mid2_fu_377_p3 );

    SC_METHOD(thread_sf_mid2_fu_377_p3);
    sensitive << ( sf_reg_262 );
    sensitive << ( tmp_855_fu_371_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_cast_fu_848_p1);
    sensitive << ( tmp1_reg_1582 );

    SC_METHOD(thread_tmp1_fu_627_p2);
    sensitive << ( p_Val2_cast_fu_571_p1 );
    sensitive << ( tmp_122_cast_fu_623_p1 );

    SC_METHOD(thread_tmp2_cast_fu_857_p1);
    sensitive << ( tmp2_reg_1587 );

    SC_METHOD(thread_tmp2_fu_716_p2);
    sensitive << ( p_Val2_87_1_cast_fu_660_p1 );
    sensitive << ( tmp_256_1_cast_fu_712_p1 );

    SC_METHOD(thread_tmp3_cast_fu_866_p1);
    sensitive << ( tmp3_reg_1592 );

    SC_METHOD(thread_tmp3_fu_805_p2);
    sensitive << ( p_Val2_87_2_cast_fu_749_p1 );
    sensitive << ( tmp_256_2_cast_fu_801_p1 );

    SC_METHOD(thread_tmp4_fu_822_p2);
    sensitive << ( macRegisters_3_V_3_fu_160 );
    sensitive << ( tmp_256_3_fu_818_p1 );

    SC_METHOD(thread_tmp_115_fu_425_p2);
    sensitive << ( tmp_116_mid2_fu_397_p3 );
    sensitive << ( sf_cast2_fu_421_p1 );

    SC_METHOD(thread_tmp_116_fu_457_p1);
    sensitive << ( tmp_115_reg_1508 );

    SC_METHOD(thread_tmp_116_mid1_fu_389_p3);
    sensitive << ( tmp_936_fu_385_p1 );

    SC_METHOD(thread_tmp_116_mid2_fu_397_p3);
    sensitive << ( tmp_117_mid_fu_359_p2 );
    sensitive << ( tmp_116_mid1_fu_389_p3 );
    sensitive << ( tmp_116_mid_fu_331_p3 );

    SC_METHOD(thread_tmp_116_mid_fu_331_p3);
    sensitive << ( exitcond_flatten_fu_317_p2 );
    sensitive << ( tmp_s_fu_297_p3 );

    SC_METHOD(thread_tmp_117_mid_fu_359_p2);
    sensitive << ( tmp_883_fu_353_p2 );
    sensitive << ( not_exitcond_flatten_fu_347_p2 );

    SC_METHOD(thread_tmp_118_fu_587_p2);
    sensitive << ( tmp_940_fu_583_p1 );
    sensitive << ( tmp_937_fu_553_p3 );

    SC_METHOD(thread_tmp_119_fu_593_p4);
    sensitive << ( p_Val2_s_fu_547_p2 );

    SC_METHOD(thread_tmp_120_fu_603_p3);
    sensitive << ( tmp_119_fu_593_p4 );
    sensitive << ( tmp_118_fu_587_p2 );

    SC_METHOD(thread_tmp_121_fu_611_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_120_fu_603_p3 );

    SC_METHOD(thread_tmp_122_cast_fu_623_p1);
    sensitive << ( qb_assign_1_fu_617_p2 );

    SC_METHOD(thread_tmp_124_fu_676_p2);
    sensitive << ( tmp_944_fu_672_p1 );
    sensitive << ( tmp_941_fu_642_p3 );

    SC_METHOD(thread_tmp_125_fu_682_p4);
    sensitive << ( p_Val2_1_fu_636_p2 );

    SC_METHOD(thread_tmp_126_fu_692_p3);
    sensitive << ( tmp_125_fu_682_p4 );
    sensitive << ( tmp_124_fu_676_p2 );

    SC_METHOD(thread_tmp_128_fu_765_p2);
    sensitive << ( tmp_948_fu_761_p1 );
    sensitive << ( tmp_945_fu_731_p3 );

    SC_METHOD(thread_tmp_129_fu_771_p4);
    sensitive << ( p_Val2_2_fu_725_p2 );

    SC_METHOD(thread_tmp_130_fu_781_p3);
    sensitive << ( tmp_129_fu_771_p4 );
    sensitive << ( tmp_128_fu_765_p2 );

    SC_METHOD(thread_tmp_132_fu_508_p2);
    sensitive << ( tmp_951_fu_504_p1 );
    sensitive << ( tmp_949_fu_478_p3 );

    SC_METHOD(thread_tmp_133_fu_514_p4);
    sensitive << ( p_Val2_3_fu_472_p2 );

    SC_METHOD(thread_tmp_134_fu_524_p3);
    sensitive << ( tmp_133_fu_514_p4 );
    sensitive << ( tmp_132_fu_508_p2 );

    SC_METHOD(thread_tmp_135_fu_431_p2);
    sensitive << ( exitcond_flatten7_fu_305_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_377_p3 );

    SC_METHOD(thread_tmp_255_1_fu_700_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_126_fu_692_p3 );

    SC_METHOD(thread_tmp_255_2_fu_789_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( tmp_130_fu_781_p3 );

    SC_METHOD(thread_tmp_255_3_fu_532_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten7_reg_1486_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_134_fu_524_p3 );

    SC_METHOD(thread_tmp_256_1_cast_fu_712_p1);
    sensitive << ( qb_assign_1_1_fu_706_p2 );

    SC_METHOD(thread_tmp_256_2_cast_fu_801_p1);
    sensitive << ( qb_assign_1_2_fu_795_p2 );

    SC_METHOD(thread_tmp_256_3_fu_818_p1);
    sensitive << ( qb_assign_1_3_fu_814_p2 );

    SC_METHOD(thread_tmp_855_fu_371_p2);
    sensitive << ( exitcond_flatten_fu_317_p2 );
    sensitive << ( tmp_117_mid_fu_359_p2 );

    SC_METHOD(thread_tmp_883_fu_353_p2);
    sensitive << ( sf_reg_262 );
    sensitive << ( exitcond_flatten7_fu_305_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_91_fu_811_p1);
    sensitive << ( tmp_90_reg_1567 );

    SC_METHOD(thread_tmp_936_fu_385_p1);
    sensitive << ( nm_1_fu_365_p2 );

    SC_METHOD(thread_tmp_937_fu_553_p3);
    sensitive << ( p_Val2_s_fu_547_p2 );

    SC_METHOD(thread_tmp_938_fu_561_p4);
    sensitive << ( p_Val2_s_fu_547_p2 );

    SC_METHOD(thread_tmp_939_fu_575_p3);
    sensitive << ( p_Val2_s_fu_547_p2 );

    SC_METHOD(thread_tmp_940_fu_583_p1);
    sensitive << ( p_Val2_s_fu_547_p2 );

    SC_METHOD(thread_tmp_941_fu_642_p3);
    sensitive << ( p_Val2_1_fu_636_p2 );

    SC_METHOD(thread_tmp_942_fu_650_p4);
    sensitive << ( p_Val2_1_fu_636_p2 );

    SC_METHOD(thread_tmp_943_fu_664_p3);
    sensitive << ( p_Val2_1_fu_636_p2 );

    SC_METHOD(thread_tmp_944_fu_672_p1);
    sensitive << ( p_Val2_1_fu_636_p2 );

    SC_METHOD(thread_tmp_945_fu_731_p3);
    sensitive << ( p_Val2_2_fu_725_p2 );

    SC_METHOD(thread_tmp_946_fu_739_p4);
    sensitive << ( p_Val2_2_fu_725_p2 );

    SC_METHOD(thread_tmp_947_fu_753_p3);
    sensitive << ( p_Val2_2_fu_725_p2 );

    SC_METHOD(thread_tmp_948_fu_761_p1);
    sensitive << ( p_Val2_2_fu_725_p2 );

    SC_METHOD(thread_tmp_949_fu_478_p3);
    sensitive << ( p_Val2_3_fu_472_p2 );

    SC_METHOD(thread_tmp_951_fu_504_p1);
    sensitive << ( p_Val2_3_fu_472_p2 );

    SC_METHOD(thread_tmp_fu_293_p1);
    sensitive << ( nm_reg_251 );

    SC_METHOD(thread_tmp_s_fu_297_p3);
    sensitive << ( tmp_fu_293_p1 );

    SC_METHOD(thread_weights16_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_116_fu_457_p1 );

    SC_METHOD(thread_weights16_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights16_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_116_fu_457_p1 );

    SC_METHOD(thread_weights16_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights16_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_116_fu_457_p1 );

    SC_METHOD(thread_weights16_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights16_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_116_fu_457_p1 );

    SC_METHOD(thread_weights16_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten7_fu_305_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new416_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights16_m_weights_3_address0, "weights16_m_weights_3_address0");
    sc_trace(mVcdFile, weights16_m_weights_3_ce0, "weights16_m_weights_3_ce0");
    sc_trace(mVcdFile, weights16_m_weights_3_q0, "weights16_m_weights_3_q0");
    sc_trace(mVcdFile, weights16_m_weights_2_address0, "weights16_m_weights_2_address0");
    sc_trace(mVcdFile, weights16_m_weights_2_ce0, "weights16_m_weights_2_ce0");
    sc_trace(mVcdFile, weights16_m_weights_2_q0, "weights16_m_weights_2_q0");
    sc_trace(mVcdFile, weights16_m_weights_1_address0, "weights16_m_weights_1_address0");
    sc_trace(mVcdFile, weights16_m_weights_1_ce0, "weights16_m_weights_1_ce0");
    sc_trace(mVcdFile, weights16_m_weights_1_q0, "weights16_m_weights_1_q0");
    sc_trace(mVcdFile, weights16_m_weights_s_address0, "weights16_m_weights_s_address0");
    sc_trace(mVcdFile, weights16_m_weights_s_ce0, "weights16_m_weights_s_ce0");
    sc_trace(mVcdFile, weights16_m_weights_s_q0, "weights16_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1486, "exitcond_flatten7_reg_1486");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1486_pp0_iter1_reg, "exitcond_flatten7_reg_1486_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_135_reg_1513, "tmp_135_reg_1513");
    sc_trace(mVcdFile, tmp_135_reg_1513_pp0_iter3_reg, "tmp_135_reg_1513_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten7_reg_229, "indvar_flatten7_reg_229");
    sc_trace(mVcdFile, indvar_flatten_reg_240, "indvar_flatten_reg_240");
    sc_trace(mVcdFile, nm_reg_251, "nm_reg_251");
    sc_trace(mVcdFile, sf_reg_262, "sf_reg_262");
    sc_trace(mVcdFile, exitcond_flatten7_fu_305_p2, "exitcond_flatten7_fu_305_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, exitcond_flatten7_reg_1486_pp0_iter2_reg, "exitcond_flatten7_reg_1486_pp0_iter2_reg");
    sc_trace(mVcdFile, indvar_flatten_next7_fu_311_p2, "indvar_flatten_next7_fu_311_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_405_p3, "nm_t_mid2_fu_405_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1495, "nm_t_mid2_reg_1495");
    sc_trace(mVcdFile, nm_t_mid2_reg_1495_pp0_iter1_reg, "nm_t_mid2_reg_1495_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1495_pp0_iter2_reg, "nm_t_mid2_reg_1495_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1495_pp0_iter3_reg, "nm_t_mid2_reg_1495_pp0_iter3_reg");
    sc_trace(mVcdFile, nm_mid2_fu_413_p3, "nm_mid2_fu_413_p3");
    sc_trace(mVcdFile, tmp_115_fu_425_p2, "tmp_115_fu_425_p2");
    sc_trace(mVcdFile, tmp_115_reg_1508, "tmp_115_reg_1508");
    sc_trace(mVcdFile, tmp_135_fu_431_p2, "tmp_135_fu_431_p2");
    sc_trace(mVcdFile, tmp_135_reg_1513_pp0_iter1_reg, "tmp_135_reg_1513_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_135_reg_1513_pp0_iter2_reg, "tmp_135_reg_1513_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_437_p2, "sf_1_fu_437_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_449_p3, "indvar_flatten_next_fu_449_p3");
    sc_trace(mVcdFile, tmp_V_reg_1547, "tmp_V_reg_1547");
    sc_trace(mVcdFile, weights16_m_weights_5_reg_1552, "weights16_m_weights_5_reg_1552");
    sc_trace(mVcdFile, weights16_m_weights_7_reg_1557, "weights16_m_weights_7_reg_1557");
    sc_trace(mVcdFile, weights16_m_weights_9_reg_1562, "weights16_m_weights_9_reg_1562");
    sc_trace(mVcdFile, tmp_90_reg_1567, "tmp_90_reg_1567");
    sc_trace(mVcdFile, tmp_950_reg_1572, "tmp_950_reg_1572");
    sc_trace(mVcdFile, tmp_255_3_fu_532_p2, "tmp_255_3_fu_532_p2");
    sc_trace(mVcdFile, tmp_255_3_reg_1577, "tmp_255_3_reg_1577");
    sc_trace(mVcdFile, tmp1_fu_627_p2, "tmp1_fu_627_p2");
    sc_trace(mVcdFile, tmp1_reg_1582, "tmp1_reg_1582");
    sc_trace(mVcdFile, tmp2_fu_716_p2, "tmp2_fu_716_p2");
    sc_trace(mVcdFile, tmp2_reg_1587, "tmp2_reg_1587");
    sc_trace(mVcdFile, tmp3_fu_805_p2, "tmp3_fu_805_p2");
    sc_trace(mVcdFile, tmp3_reg_1592, "tmp3_reg_1592");
    sc_trace(mVcdFile, macRegisters_3_V_fu_828_p2, "macRegisters_3_V_fu_828_p2");
    sc_trace(mVcdFile, macRegisters_3_V_reg_1597, "macRegisters_3_V_reg_1597");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_116_fu_457_p1, "tmp_116_fu_457_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_3_fu_148, "macRegisters_0_V_3_fu_148");
    sc_trace(mVcdFile, macRegisters_0_V_fu_851_p2, "macRegisters_0_V_fu_851_p2");
    sc_trace(mVcdFile, macRegisters_1_V_3_fu_152, "macRegisters_1_V_3_fu_152");
    sc_trace(mVcdFile, macRegisters_1_V_fu_860_p2, "macRegisters_1_V_fu_860_p2");
    sc_trace(mVcdFile, macRegisters_2_V_3_fu_156, "macRegisters_2_V_3_fu_156");
    sc_trace(mVcdFile, macRegisters_2_V_fu_869_p2, "macRegisters_2_V_fu_869_p2");
    sc_trace(mVcdFile, macRegisters_3_V_3_fu_160, "macRegisters_3_V_3_fu_160");
    sc_trace(mVcdFile, tmp_fu_293_p1, "tmp_fu_293_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_317_p2, "exitcond_flatten_fu_317_p2");
    sc_trace(mVcdFile, tmp_s_fu_297_p3, "tmp_s_fu_297_p3");
    sc_trace(mVcdFile, tmp_883_fu_353_p2, "tmp_883_fu_353_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_347_p2, "not_exitcond_flatten_fu_347_p2");
    sc_trace(mVcdFile, nm_mid_fu_323_p3, "nm_mid_fu_323_p3");
    sc_trace(mVcdFile, tmp_117_mid_fu_359_p2, "tmp_117_mid_fu_359_p2");
    sc_trace(mVcdFile, tmp_855_fu_371_p2, "tmp_855_fu_371_p2");
    sc_trace(mVcdFile, nm_1_fu_365_p2, "nm_1_fu_365_p2");
    sc_trace(mVcdFile, tmp_936_fu_385_p1, "tmp_936_fu_385_p1");
    sc_trace(mVcdFile, tmp_116_mid1_fu_389_p3, "tmp_116_mid1_fu_389_p3");
    sc_trace(mVcdFile, tmp_116_mid_fu_331_p3, "tmp_116_mid_fu_331_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_339_p3, "nm_t_mid_fu_339_p3");
    sc_trace(mVcdFile, sf_mid2_fu_377_p3, "sf_mid2_fu_377_p3");
    sc_trace(mVcdFile, tmp_116_mid2_fu_397_p3, "tmp_116_mid2_fu_397_p3");
    sc_trace(mVcdFile, sf_cast2_fu_421_p1, "sf_cast2_fu_421_p1");
    sc_trace(mVcdFile, indvar_flatten_op_fu_443_p2, "indvar_flatten_op_fu_443_p2");
    sc_trace(mVcdFile, p_08_cast_cast_fu_464_p0, "p_08_cast_cast_fu_464_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_472_p0, "p_Val2_3_fu_472_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_472_p1, "p_Val2_3_fu_472_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_472_p2, "p_Val2_3_fu_472_p2");
    sc_trace(mVcdFile, tmp_951_fu_504_p1, "tmp_951_fu_504_p1");
    sc_trace(mVcdFile, tmp_949_fu_478_p3, "tmp_949_fu_478_p3");
    sc_trace(mVcdFile, tmp_133_fu_514_p4, "tmp_133_fu_514_p4");
    sc_trace(mVcdFile, tmp_132_fu_508_p2, "tmp_132_fu_508_p2");
    sc_trace(mVcdFile, tmp_134_fu_524_p3, "tmp_134_fu_524_p3");
    sc_trace(mVcdFile, p_Val2_s_fu_547_p0, "p_Val2_s_fu_547_p0");
    sc_trace(mVcdFile, p_08_cast1_cast_fu_541_p1, "p_08_cast1_cast_fu_541_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_547_p1, "p_Val2_s_fu_547_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_547_p2, "p_Val2_s_fu_547_p2");
    sc_trace(mVcdFile, tmp_938_fu_561_p4, "tmp_938_fu_561_p4");
    sc_trace(mVcdFile, tmp_940_fu_583_p1, "tmp_940_fu_583_p1");
    sc_trace(mVcdFile, tmp_937_fu_553_p3, "tmp_937_fu_553_p3");
    sc_trace(mVcdFile, tmp_119_fu_593_p4, "tmp_119_fu_593_p4");
    sc_trace(mVcdFile, tmp_118_fu_587_p2, "tmp_118_fu_587_p2");
    sc_trace(mVcdFile, tmp_120_fu_603_p3, "tmp_120_fu_603_p3");
    sc_trace(mVcdFile, tmp_121_fu_611_p2, "tmp_121_fu_611_p2");
    sc_trace(mVcdFile, tmp_939_fu_575_p3, "tmp_939_fu_575_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_617_p2, "qb_assign_1_fu_617_p2");
    sc_trace(mVcdFile, p_Val2_cast_fu_571_p1, "p_Val2_cast_fu_571_p1");
    sc_trace(mVcdFile, tmp_122_cast_fu_623_p1, "tmp_122_cast_fu_623_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_636_p0, "p_Val2_1_fu_636_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_636_p1, "p_Val2_1_fu_636_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_636_p2, "p_Val2_1_fu_636_p2");
    sc_trace(mVcdFile, tmp_942_fu_650_p4, "tmp_942_fu_650_p4");
    sc_trace(mVcdFile, tmp_944_fu_672_p1, "tmp_944_fu_672_p1");
    sc_trace(mVcdFile, tmp_941_fu_642_p3, "tmp_941_fu_642_p3");
    sc_trace(mVcdFile, tmp_125_fu_682_p4, "tmp_125_fu_682_p4");
    sc_trace(mVcdFile, tmp_124_fu_676_p2, "tmp_124_fu_676_p2");
    sc_trace(mVcdFile, tmp_126_fu_692_p3, "tmp_126_fu_692_p3");
    sc_trace(mVcdFile, tmp_255_1_fu_700_p2, "tmp_255_1_fu_700_p2");
    sc_trace(mVcdFile, tmp_943_fu_664_p3, "tmp_943_fu_664_p3");
    sc_trace(mVcdFile, qb_assign_1_1_fu_706_p2, "qb_assign_1_1_fu_706_p2");
    sc_trace(mVcdFile, p_Val2_87_1_cast_fu_660_p1, "p_Val2_87_1_cast_fu_660_p1");
    sc_trace(mVcdFile, tmp_256_1_cast_fu_712_p1, "tmp_256_1_cast_fu_712_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_725_p0, "p_Val2_2_fu_725_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_725_p1, "p_Val2_2_fu_725_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_725_p2, "p_Val2_2_fu_725_p2");
    sc_trace(mVcdFile, tmp_946_fu_739_p4, "tmp_946_fu_739_p4");
    sc_trace(mVcdFile, tmp_948_fu_761_p1, "tmp_948_fu_761_p1");
    sc_trace(mVcdFile, tmp_945_fu_731_p3, "tmp_945_fu_731_p3");
    sc_trace(mVcdFile, tmp_129_fu_771_p4, "tmp_129_fu_771_p4");
    sc_trace(mVcdFile, tmp_128_fu_765_p2, "tmp_128_fu_765_p2");
    sc_trace(mVcdFile, tmp_130_fu_781_p3, "tmp_130_fu_781_p3");
    sc_trace(mVcdFile, tmp_255_2_fu_789_p2, "tmp_255_2_fu_789_p2");
    sc_trace(mVcdFile, tmp_947_fu_753_p3, "tmp_947_fu_753_p3");
    sc_trace(mVcdFile, qb_assign_1_2_fu_795_p2, "qb_assign_1_2_fu_795_p2");
    sc_trace(mVcdFile, p_Val2_87_2_cast_fu_749_p1, "p_Val2_87_2_cast_fu_749_p1");
    sc_trace(mVcdFile, tmp_256_2_cast_fu_801_p1, "tmp_256_2_cast_fu_801_p1");
    sc_trace(mVcdFile, qb_assign_1_3_fu_814_p2, "qb_assign_1_3_fu_814_p2");
    sc_trace(mVcdFile, tmp_256_3_fu_818_p1, "tmp_256_3_fu_818_p1");
    sc_trace(mVcdFile, tmp4_fu_822_p2, "tmp4_fu_822_p2");
    sc_trace(mVcdFile, tmp_91_fu_811_p1, "tmp_91_fu_811_p1");
    sc_trace(mVcdFile, tmp1_cast_fu_848_p1, "tmp1_cast_fu_848_p1");
    sc_trace(mVcdFile, tmp2_cast_fu_857_p1, "tmp2_cast_fu_857_p1");
    sc_trace(mVcdFile, tmp3_cast_fu_866_p1, "tmp3_cast_fu_866_p1");
    sc_trace(mVcdFile, tmp_92_fu_890_p66, "tmp_92_fu_890_p66");
    sc_trace(mVcdFile, tmp_93_fu_1029_p66, "tmp_93_fu_1029_p66");
    sc_trace(mVcdFile, tmp_94_fu_1168_p66, "tmp_94_fu_1168_p66");
    sc_trace(mVcdFile, tmp_95_fu_1307_p66, "tmp_95_fu_1307_p66");
    sc_trace(mVcdFile, p_Val2_21_3_fu_1440_p2, "p_Val2_21_3_fu_1440_p2");
    sc_trace(mVcdFile, p_Val2_21_2_fu_1301_p2, "p_Val2_21_2_fu_1301_p2");
    sc_trace(mVcdFile, p_Val2_21_1_fu_1162_p2, "p_Val2_21_1_fu_1162_p2");
    sc_trace(mVcdFile, p_Val2_9_fu_1023_p2, "p_Val2_9_fu_1023_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new416::~Conv1DMac_new416() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights16_m_weights_3_U;
    delete weights16_m_weights_2_U;
    delete weights16_m_weights_1_U;
    delete weights16_m_weights_s_U;
    delete computeS3_mux_646yd2_U144;
    delete computeS3_mux_646yd2_U145;
    delete computeS3_mux_646yd2_x_x_x_x_x_U146;
    delete computeS3_mux_646yd2_x_x_x_x_x_U147;
}

void Conv1DMac_new416::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new416::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_10;
}

void Conv1DMac_new416::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_C;
}

void Conv1DMac_new416::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_D;
}

void Conv1DMac_new416::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_A;
}

void Conv1DMac_new416::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_9;
}

void Conv1DMac_new416::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_B;
}

void Conv1DMac_new416::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_8;
}

void Conv1DMac_new416::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_12;
}

void Conv1DMac_new416::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_E;
}

void Conv1DMac_new416::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_5;
}

void Conv1DMac_new416::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_1B;
}

void Conv1DMac_new416::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_6;
}

void Conv1DMac_new416::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_3;
}

void Conv1DMac_new416::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_FF;
}

void Conv1DMac_new416::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FC;
}

void Conv1DMac_new416::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_7;
}

void Conv1DMac_new416::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_13;
}

void Conv1DMac_new416::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_FE;
}

void Conv1DMac_new416::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_15;
}

void Conv1DMac_new416::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_305_p2.read()))) {
        indvar_flatten7_reg_229 = indvar_flatten_next7_fu_311_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten7_reg_229 = ap_const_lv21_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_305_p2.read()))) {
        indvar_flatten_reg_240 = indvar_flatten_next_fu_449_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_240 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_135_reg_1513_pp0_iter3_reg.read()))) {
        macRegisters_0_V_3_fu_148 = macRegisters_0_V_fu_851_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_0_V_3_fu_148 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_135_reg_1513_pp0_iter3_reg.read()))) {
        macRegisters_1_V_3_fu_152 = macRegisters_1_V_fu_860_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_1_V_3_fu_152 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_135_reg_1513_pp0_iter3_reg.read()))) {
        macRegisters_2_V_3_fu_156 = macRegisters_2_V_fu_869_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
                 esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        macRegisters_2_V_3_fu_156 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_135_reg_1513_pp0_iter2_reg.read()))) {
        macRegisters_3_V_3_fu_160 = macRegisters_3_V_fu_828_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_135_reg_1513_pp0_iter2_reg.read())))) {
        macRegisters_3_V_3_fu_160 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_305_p2.read()))) {
        nm_reg_251 = nm_mid2_fu_413_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_251 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_305_p2.read()))) {
        sf_reg_262 = sf_1_fu_437_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_262 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten7_reg_1486 = exitcond_flatten7_fu_305_p2.read();
        exitcond_flatten7_reg_1486_pp0_iter1_reg = exitcond_flatten7_reg_1486.read();
        nm_t_mid2_reg_1495_pp0_iter1_reg = nm_t_mid2_reg_1495.read();
        tmp_135_reg_1513_pp0_iter1_reg = tmp_135_reg_1513.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        exitcond_flatten7_reg_1486_pp0_iter2_reg = exitcond_flatten7_reg_1486_pp0_iter1_reg.read();
        nm_t_mid2_reg_1495_pp0_iter2_reg = nm_t_mid2_reg_1495_pp0_iter1_reg.read();
        nm_t_mid2_reg_1495_pp0_iter3_reg = nm_t_mid2_reg_1495_pp0_iter2_reg.read();
        tmp_135_reg_1513_pp0_iter2_reg = tmp_135_reg_1513_pp0_iter1_reg.read();
        tmp_135_reg_1513_pp0_iter3_reg = tmp_135_reg_1513_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_reg_1486_pp0_iter2_reg.read()))) {
        macRegisters_3_V_reg_1597 = macRegisters_3_V_fu_828_p2.read();
        tmp1_reg_1582 = tmp1_fu_627_p2.read();
        tmp2_reg_1587 = tmp2_fu_716_p2.read();
        tmp3_reg_1592 = tmp3_fu_805_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten7_fu_305_p2.read()))) {
        nm_t_mid2_reg_1495 = nm_t_mid2_fu_405_p3.read();
        tmp_115_reg_1508 = tmp_115_fu_425_p2.read();
        tmp_135_reg_1513 = tmp_135_fu_431_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_255_3_reg_1577 = tmp_255_3_fu_532_p2.read();
        tmp_90_reg_1567 = p_Val2_3_fu_472_p2.read().range(13, 7);
        tmp_950_reg_1572 = p_Val2_3_fu_472_p2.read().range(6, 6);
        tmp_V_reg_1547 = in_V_V_dout.read();
        weights16_m_weights_5_reg_1552 = weights16_m_weights_3_q0.read();
        weights16_m_weights_7_reg_1557 = weights16_m_weights_2_q0.read();
        weights16_m_weights_9_reg_1562 = weights16_m_weights_1_q0.read();
    }
}

void Conv1DMac_new416::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new416::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new416::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new416::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new416::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new416::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new416::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new416::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new416::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new416::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new416::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new416::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new416::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new416::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten7_fu_305_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new416::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new416::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new416::thread_exitcond_flatten7_fu_305_p2() {
    exitcond_flatten7_fu_305_p2 = (!indvar_flatten7_reg_229.read().is_01() || !ap_const_lv21_100000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten7_reg_229.read() == ap_const_lv21_100000);
}

void Conv1DMac_new416::thread_exitcond_flatten_fu_317_p2() {
    exitcond_flatten_fu_317_p2 = (!indvar_flatten_reg_240.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_240.read() == ap_const_lv16_4000);
}

void Conv1DMac_new416::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new416::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten7_reg_1486_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_indvar_flatten_next7_fu_311_p2() {
    indvar_flatten_next7_fu_311_p2 = (!ap_const_lv21_1.is_01() || !indvar_flatten7_reg_229.read().is_01())? sc_lv<21>(): (sc_biguint<21>(ap_const_lv21_1) + sc_biguint<21>(indvar_flatten7_reg_229.read()));
}

void Conv1DMac_new416::thread_indvar_flatten_next_fu_449_p3() {
    indvar_flatten_next_fu_449_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_443_p2.read());
}

void Conv1DMac_new416::thread_indvar_flatten_op_fu_443_p2() {
    indvar_flatten_op_fu_443_p2 = (!indvar_flatten_reg_240.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_240.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new416::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_macRegisters_0_V_fu_851_p2() {
    macRegisters_0_V_fu_851_p2 = (!tmp1_cast_fu_848_p1.read().is_01() || !macRegisters_0_V_3_fu_148.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp1_cast_fu_848_p1.read()) + sc_biguint<8>(macRegisters_0_V_3_fu_148.read()));
}

void Conv1DMac_new416::thread_macRegisters_1_V_fu_860_p2() {
    macRegisters_1_V_fu_860_p2 = (!tmp2_cast_fu_857_p1.read().is_01() || !macRegisters_1_V_3_fu_152.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp2_cast_fu_857_p1.read()) + sc_biguint<8>(macRegisters_1_V_3_fu_152.read()));
}

void Conv1DMac_new416::thread_macRegisters_2_V_fu_869_p2() {
    macRegisters_2_V_fu_869_p2 = (!tmp3_cast_fu_866_p1.read().is_01() || !macRegisters_2_V_3_fu_156.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp3_cast_fu_866_p1.read()) + sc_biguint<8>(macRegisters_2_V_3_fu_156.read()));
}

void Conv1DMac_new416::thread_macRegisters_3_V_fu_828_p2() {
    macRegisters_3_V_fu_828_p2 = (!tmp4_fu_822_p2.read().is_01() || !tmp_91_fu_811_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp4_fu_822_p2.read()) + sc_bigint<8>(tmp_91_fu_811_p1.read()));
}

void Conv1DMac_new416::thread_nm_1_fu_365_p2() {
    nm_1_fu_365_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_323_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_323_p3.read()));
}

void Conv1DMac_new416::thread_nm_mid2_fu_413_p3() {
    nm_mid2_fu_413_p3 = (!tmp_117_mid_fu_359_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_117_mid_fu_359_p2.read()[0].to_bool())? nm_1_fu_365_p2.read(): nm_mid_fu_323_p3.read());
}

void Conv1DMac_new416::thread_nm_mid_fu_323_p3() {
    nm_mid_fu_323_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_251.read());
}

void Conv1DMac_new416::thread_nm_t_mid2_fu_405_p3() {
    nm_t_mid2_fu_405_p3 = (!tmp_117_mid_fu_359_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_117_mid_fu_359_p2.read()[0].to_bool())? tmp_936_fu_385_p1.read(): nm_t_mid_fu_339_p3.read());
}

void Conv1DMac_new416::thread_nm_t_mid_fu_339_p3() {
    nm_t_mid_fu_339_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_293_p1.read());
}

void Conv1DMac_new416::thread_not_exitcond_flatten_fu_347_p2() {
    not_exitcond_flatten_fu_347_p2 = (exitcond_flatten_fu_317_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new416::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new416::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_21_3_fu_1440_p2.read(), p_Val2_21_2_fu_1301_p2.read()), p_Val2_21_1_fu_1162_p2.read()), p_Val2_9_fu_1023_p2.read());
}

void Conv1DMac_new416::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_135_reg_1513_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_p_08_cast1_cast_fu_541_p1() {
    p_08_cast1_cast_fu_541_p1 = esl_sext<13,8>(tmp_V_reg_1547.read());
}

void Conv1DMac_new416::thread_p_08_cast_cast_fu_464_p0() {
    p_08_cast_cast_fu_464_p0 = in_V_V_dout.read();
}

void Conv1DMac_new416::thread_p_Val2_1_fu_636_p0() {
    p_Val2_1_fu_636_p0 =  (sc_lv<8>) (p_08_cast1_cast_fu_541_p1.read());
}

void Conv1DMac_new416::thread_p_Val2_1_fu_636_p1() {
    p_Val2_1_fu_636_p1 = weights16_m_weights_7_reg_1557.read();
}

void Conv1DMac_new416::thread_p_Val2_1_fu_636_p2() {
    p_Val2_1_fu_636_p2 = (!p_Val2_1_fu_636_p0.read().is_01() || !p_Val2_1_fu_636_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_1_fu_636_p0.read()) * sc_bigint<5>(p_Val2_1_fu_636_p1.read());
}

void Conv1DMac_new416::thread_p_Val2_21_1_fu_1162_p2() {
    p_Val2_21_1_fu_1162_p2 = (!macRegisters_1_V_fu_860_p2.read().is_01() || !tmp_93_fu_1029_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_860_p2.read()) + sc_biguint<8>(tmp_93_fu_1029_p66.read()));
}

void Conv1DMac_new416::thread_p_Val2_21_2_fu_1301_p2() {
    p_Val2_21_2_fu_1301_p2 = (!macRegisters_2_V_fu_869_p2.read().is_01() || !tmp_94_fu_1168_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_869_p2.read()) + sc_biguint<8>(tmp_94_fu_1168_p66.read()));
}

void Conv1DMac_new416::thread_p_Val2_21_3_fu_1440_p2() {
    p_Val2_21_3_fu_1440_p2 = (!macRegisters_3_V_reg_1597.read().is_01() || !tmp_95_fu_1307_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_reg_1597.read()) + sc_biguint<8>(tmp_95_fu_1307_p66.read()));
}

void Conv1DMac_new416::thread_p_Val2_2_fu_725_p0() {
    p_Val2_2_fu_725_p0 =  (sc_lv<8>) (p_08_cast1_cast_fu_541_p1.read());
}

void Conv1DMac_new416::thread_p_Val2_2_fu_725_p1() {
    p_Val2_2_fu_725_p1 = weights16_m_weights_9_reg_1562.read();
}

void Conv1DMac_new416::thread_p_Val2_2_fu_725_p2() {
    p_Val2_2_fu_725_p2 = (!p_Val2_2_fu_725_p0.read().is_01() || !p_Val2_2_fu_725_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_2_fu_725_p0.read()) * sc_bigint<5>(p_Val2_2_fu_725_p1.read());
}

void Conv1DMac_new416::thread_p_Val2_3_fu_472_p0() {
    p_Val2_3_fu_472_p0 = p_08_cast_cast_fu_464_p0.read();
}

void Conv1DMac_new416::thread_p_Val2_3_fu_472_p1() {
    p_Val2_3_fu_472_p1 = weights16_m_weights_s_q0.read();
}

void Conv1DMac_new416::thread_p_Val2_3_fu_472_p2() {
    p_Val2_3_fu_472_p2 = (!p_Val2_3_fu_472_p0.read().is_01() || !p_Val2_3_fu_472_p1.read().is_01())? sc_lv<14>(): sc_bigint<8>(p_Val2_3_fu_472_p0.read()) * sc_bigint<6>(p_Val2_3_fu_472_p1.read());
}

void Conv1DMac_new416::thread_p_Val2_87_1_cast_fu_660_p1() {
    p_Val2_87_1_cast_fu_660_p1 = esl_sext<7,6>(tmp_942_fu_650_p4.read());
}

void Conv1DMac_new416::thread_p_Val2_87_2_cast_fu_749_p1() {
    p_Val2_87_2_cast_fu_749_p1 = esl_sext<7,6>(tmp_946_fu_739_p4.read());
}

void Conv1DMac_new416::thread_p_Val2_9_fu_1023_p2() {
    p_Val2_9_fu_1023_p2 = (!macRegisters_0_V_fu_851_p2.read().is_01() || !tmp_92_fu_890_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_851_p2.read()) + sc_biguint<8>(tmp_92_fu_890_p66.read()));
}

void Conv1DMac_new416::thread_p_Val2_cast_fu_571_p1() {
    p_Val2_cast_fu_571_p1 = esl_sext<7,6>(tmp_938_fu_561_p4.read());
}

void Conv1DMac_new416::thread_p_Val2_s_fu_547_p0() {
    p_Val2_s_fu_547_p0 =  (sc_lv<8>) (p_08_cast1_cast_fu_541_p1.read());
}

void Conv1DMac_new416::thread_p_Val2_s_fu_547_p1() {
    p_Val2_s_fu_547_p1 = weights16_m_weights_5_reg_1552.read();
}

void Conv1DMac_new416::thread_p_Val2_s_fu_547_p2() {
    p_Val2_s_fu_547_p2 = (!p_Val2_s_fu_547_p0.read().is_01() || !p_Val2_s_fu_547_p1.read().is_01())? sc_lv<13>(): sc_bigint<8>(p_Val2_s_fu_547_p0.read()) * sc_bigint<5>(p_Val2_s_fu_547_p1.read());
}

void Conv1DMac_new416::thread_qb_assign_1_1_fu_706_p2() {
    qb_assign_1_1_fu_706_p2 = (tmp_255_1_fu_700_p2.read() & tmp_943_fu_664_p3.read());
}

void Conv1DMac_new416::thread_qb_assign_1_2_fu_795_p2() {
    qb_assign_1_2_fu_795_p2 = (tmp_255_2_fu_789_p2.read() & tmp_947_fu_753_p3.read());
}

void Conv1DMac_new416::thread_qb_assign_1_3_fu_814_p2() {
    qb_assign_1_3_fu_814_p2 = (tmp_255_3_reg_1577.read() & tmp_950_reg_1572.read());
}

void Conv1DMac_new416::thread_qb_assign_1_fu_617_p2() {
    qb_assign_1_fu_617_p2 = (tmp_121_fu_611_p2.read() & tmp_939_fu_575_p3.read());
}

void Conv1DMac_new416::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new416::thread_sf_1_fu_437_p2() {
    sf_1_fu_437_p2 = (!sf_mid2_fu_377_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_377_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new416::thread_sf_cast2_fu_421_p1() {
    sf_cast2_fu_421_p1 = esl_zext<14,9>(sf_mid2_fu_377_p3.read());
}

void Conv1DMac_new416::thread_sf_mid2_fu_377_p3() {
    sf_mid2_fu_377_p3 = (!tmp_855_fu_371_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_855_fu_371_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_262.read());
}

void Conv1DMac_new416::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new416::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_tmp1_cast_fu_848_p1() {
    tmp1_cast_fu_848_p1 = esl_sext<8,7>(tmp1_reg_1582.read());
}

void Conv1DMac_new416::thread_tmp1_fu_627_p2() {
    tmp1_fu_627_p2 = (!p_Val2_cast_fu_571_p1.read().is_01() || !tmp_122_cast_fu_623_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_cast_fu_571_p1.read()) + sc_biguint<7>(tmp_122_cast_fu_623_p1.read()));
}

void Conv1DMac_new416::thread_tmp2_cast_fu_857_p1() {
    tmp2_cast_fu_857_p1 = esl_sext<8,7>(tmp2_reg_1587.read());
}

void Conv1DMac_new416::thread_tmp2_fu_716_p2() {
    tmp2_fu_716_p2 = (!p_Val2_87_1_cast_fu_660_p1.read().is_01() || !tmp_256_1_cast_fu_712_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_87_1_cast_fu_660_p1.read()) + sc_biguint<7>(tmp_256_1_cast_fu_712_p1.read()));
}

void Conv1DMac_new416::thread_tmp3_cast_fu_866_p1() {
    tmp3_cast_fu_866_p1 = esl_sext<8,7>(tmp3_reg_1592.read());
}

void Conv1DMac_new416::thread_tmp3_fu_805_p2() {
    tmp3_fu_805_p2 = (!p_Val2_87_2_cast_fu_749_p1.read().is_01() || !tmp_256_2_cast_fu_801_p1.read().is_01())? sc_lv<7>(): (sc_bigint<7>(p_Val2_87_2_cast_fu_749_p1.read()) + sc_biguint<7>(tmp_256_2_cast_fu_801_p1.read()));
}

void Conv1DMac_new416::thread_tmp4_fu_822_p2() {
    tmp4_fu_822_p2 = (!macRegisters_3_V_3_fu_160.read().is_01() || !tmp_256_3_fu_818_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_3_fu_160.read()) + sc_biguint<8>(tmp_256_3_fu_818_p1.read()));
}

void Conv1DMac_new416::thread_tmp_115_fu_425_p2() {
    tmp_115_fu_425_p2 = (!tmp_116_mid2_fu_397_p3.read().is_01() || !sf_cast2_fu_421_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp_116_mid2_fu_397_p3.read()) + sc_biguint<14>(sf_cast2_fu_421_p1.read()));
}

void Conv1DMac_new416::thread_tmp_116_fu_457_p1() {
    tmp_116_fu_457_p1 = esl_zext<64,14>(tmp_115_reg_1508.read());
}

void Conv1DMac_new416::thread_tmp_116_mid1_fu_389_p3() {
    tmp_116_mid1_fu_389_p3 = esl_concat<6,8>(tmp_936_fu_385_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new416::thread_tmp_116_mid2_fu_397_p3() {
    tmp_116_mid2_fu_397_p3 = (!tmp_117_mid_fu_359_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_117_mid_fu_359_p2.read()[0].to_bool())? tmp_116_mid1_fu_389_p3.read(): tmp_116_mid_fu_331_p3.read());
}

void Conv1DMac_new416::thread_tmp_116_mid_fu_331_p3() {
    tmp_116_mid_fu_331_p3 = (!exitcond_flatten_fu_317_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_317_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_297_p3.read());
}

void Conv1DMac_new416::thread_tmp_117_mid_fu_359_p2() {
    tmp_117_mid_fu_359_p2 = (tmp_883_fu_353_p2.read() & not_exitcond_flatten_fu_347_p2.read());
}

void Conv1DMac_new416::thread_tmp_118_fu_587_p2() {
    tmp_118_fu_587_p2 = (tmp_940_fu_583_p1.read() | tmp_937_fu_553_p3.read());
}

void Conv1DMac_new416::thread_tmp_119_fu_593_p4() {
    tmp_119_fu_593_p4 = p_Val2_s_fu_547_p2.read().range(5, 1);
}

void Conv1DMac_new416::thread_tmp_120_fu_603_p3() {
    tmp_120_fu_603_p3 = esl_concat<5,1>(tmp_119_fu_593_p4.read(), tmp_118_fu_587_p2.read());
}

void Conv1DMac_new416::thread_tmp_121_fu_611_p2() {
    tmp_121_fu_611_p2 = (!tmp_120_fu_603_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_120_fu_603_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new416::thread_tmp_122_cast_fu_623_p1() {
    tmp_122_cast_fu_623_p1 = esl_zext<7,1>(qb_assign_1_fu_617_p2.read());
}

void Conv1DMac_new416::thread_tmp_124_fu_676_p2() {
    tmp_124_fu_676_p2 = (tmp_944_fu_672_p1.read() | tmp_941_fu_642_p3.read());
}

void Conv1DMac_new416::thread_tmp_125_fu_682_p4() {
    tmp_125_fu_682_p4 = p_Val2_1_fu_636_p2.read().range(5, 1);
}

void Conv1DMac_new416::thread_tmp_126_fu_692_p3() {
    tmp_126_fu_692_p3 = esl_concat<5,1>(tmp_125_fu_682_p4.read(), tmp_124_fu_676_p2.read());
}

void Conv1DMac_new416::thread_tmp_128_fu_765_p2() {
    tmp_128_fu_765_p2 = (tmp_948_fu_761_p1.read() | tmp_945_fu_731_p3.read());
}

void Conv1DMac_new416::thread_tmp_129_fu_771_p4() {
    tmp_129_fu_771_p4 = p_Val2_2_fu_725_p2.read().range(5, 1);
}

void Conv1DMac_new416::thread_tmp_130_fu_781_p3() {
    tmp_130_fu_781_p3 = esl_concat<5,1>(tmp_129_fu_771_p4.read(), tmp_128_fu_765_p2.read());
}

void Conv1DMac_new416::thread_tmp_132_fu_508_p2() {
    tmp_132_fu_508_p2 = (tmp_951_fu_504_p1.read() | tmp_949_fu_478_p3.read());
}

void Conv1DMac_new416::thread_tmp_133_fu_514_p4() {
    tmp_133_fu_514_p4 = p_Val2_3_fu_472_p2.read().range(5, 1);
}

void Conv1DMac_new416::thread_tmp_134_fu_524_p3() {
    tmp_134_fu_524_p3 = esl_concat<5,1>(tmp_133_fu_514_p4.read(), tmp_132_fu_508_p2.read());
}

void Conv1DMac_new416::thread_tmp_135_fu_431_p2() {
    tmp_135_fu_431_p2 = (!sf_mid2_fu_377_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_377_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new416::thread_tmp_255_1_fu_700_p2() {
    tmp_255_1_fu_700_p2 = (!tmp_126_fu_692_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_126_fu_692_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new416::thread_tmp_255_2_fu_789_p2() {
    tmp_255_2_fu_789_p2 = (!tmp_130_fu_781_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_130_fu_781_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new416::thread_tmp_255_3_fu_532_p2() {
    tmp_255_3_fu_532_p2 = (!tmp_134_fu_524_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_134_fu_524_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new416::thread_tmp_256_1_cast_fu_712_p1() {
    tmp_256_1_cast_fu_712_p1 = esl_zext<7,1>(qb_assign_1_1_fu_706_p2.read());
}

void Conv1DMac_new416::thread_tmp_256_2_cast_fu_801_p1() {
    tmp_256_2_cast_fu_801_p1 = esl_zext<7,1>(qb_assign_1_2_fu_795_p2.read());
}

void Conv1DMac_new416::thread_tmp_256_3_fu_818_p1() {
    tmp_256_3_fu_818_p1 = esl_zext<8,1>(qb_assign_1_3_fu_814_p2.read());
}

void Conv1DMac_new416::thread_tmp_855_fu_371_p2() {
    tmp_855_fu_371_p2 = (tmp_117_mid_fu_359_p2.read() | exitcond_flatten_fu_317_p2.read());
}

void Conv1DMac_new416::thread_tmp_883_fu_353_p2() {
    tmp_883_fu_353_p2 = (!sf_reg_262.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_262.read() == ap_const_lv9_100);
}

void Conv1DMac_new416::thread_tmp_91_fu_811_p1() {
    tmp_91_fu_811_p1 = esl_sext<8,7>(tmp_90_reg_1567.read());
}

void Conv1DMac_new416::thread_tmp_936_fu_385_p1() {
    tmp_936_fu_385_p1 = nm_1_fu_365_p2.read().range(6-1, 0);
}

void Conv1DMac_new416::thread_tmp_937_fu_553_p3() {
    tmp_937_fu_553_p3 = p_Val2_s_fu_547_p2.read().range(12, 12);
}

void Conv1DMac_new416::thread_tmp_938_fu_561_p4() {
    tmp_938_fu_561_p4 = p_Val2_s_fu_547_p2.read().range(12, 7);
}

void Conv1DMac_new416::thread_tmp_939_fu_575_p3() {
    tmp_939_fu_575_p3 = p_Val2_s_fu_547_p2.read().range(6, 6);
}

void Conv1DMac_new416::thread_tmp_940_fu_583_p1() {
    tmp_940_fu_583_p1 = p_Val2_s_fu_547_p2.read().range(1-1, 0);
}

void Conv1DMac_new416::thread_tmp_941_fu_642_p3() {
    tmp_941_fu_642_p3 = p_Val2_1_fu_636_p2.read().range(12, 12);
}

void Conv1DMac_new416::thread_tmp_942_fu_650_p4() {
    tmp_942_fu_650_p4 = p_Val2_1_fu_636_p2.read().range(12, 7);
}

void Conv1DMac_new416::thread_tmp_943_fu_664_p3() {
    tmp_943_fu_664_p3 = p_Val2_1_fu_636_p2.read().range(6, 6);
}

void Conv1DMac_new416::thread_tmp_944_fu_672_p1() {
    tmp_944_fu_672_p1 = p_Val2_1_fu_636_p2.read().range(1-1, 0);
}

void Conv1DMac_new416::thread_tmp_945_fu_731_p3() {
    tmp_945_fu_731_p3 = p_Val2_2_fu_725_p2.read().range(12, 12);
}

void Conv1DMac_new416::thread_tmp_946_fu_739_p4() {
    tmp_946_fu_739_p4 = p_Val2_2_fu_725_p2.read().range(12, 7);
}

void Conv1DMac_new416::thread_tmp_947_fu_753_p3() {
    tmp_947_fu_753_p3 = p_Val2_2_fu_725_p2.read().range(6, 6);
}

void Conv1DMac_new416::thread_tmp_948_fu_761_p1() {
    tmp_948_fu_761_p1 = p_Val2_2_fu_725_p2.read().range(1-1, 0);
}

void Conv1DMac_new416::thread_tmp_949_fu_478_p3() {
    tmp_949_fu_478_p3 = p_Val2_3_fu_472_p2.read().range(13, 13);
}

void Conv1DMac_new416::thread_tmp_951_fu_504_p1() {
    tmp_951_fu_504_p1 = p_Val2_3_fu_472_p2.read().range(1-1, 0);
}

void Conv1DMac_new416::thread_tmp_fu_293_p1() {
    tmp_fu_293_p1 = nm_reg_251.read().range(6-1, 0);
}

void Conv1DMac_new416::thread_tmp_s_fu_297_p3() {
    tmp_s_fu_297_p3 = esl_concat<6,8>(tmp_fu_293_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new416::thread_weights16_m_weights_1_address0() {
    weights16_m_weights_1_address0 =  (sc_lv<14>) (tmp_116_fu_457_p1.read());
}

void Conv1DMac_new416::thread_weights16_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights16_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights16_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_weights16_m_weights_2_address0() {
    weights16_m_weights_2_address0 =  (sc_lv<14>) (tmp_116_fu_457_p1.read());
}

void Conv1DMac_new416::thread_weights16_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights16_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights16_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_weights16_m_weights_3_address0() {
    weights16_m_weights_3_address0 =  (sc_lv<14>) (tmp_116_fu_457_p1.read());
}

void Conv1DMac_new416::thread_weights16_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights16_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights16_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_weights16_m_weights_s_address0() {
    weights16_m_weights_s_address0 =  (sc_lv<14>) (tmp_116_fu_457_p1.read());
}

void Conv1DMac_new416::thread_weights16_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights16_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights16_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new416::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten7_fu_305_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) || (esl_seteq<1,1,1>(exitcond_flatten7_fu_305_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

