EESchema Schematic File Version 4
LIBS:FINAL-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "Papillio Due - Clone"
Date "2018-10-16"
Rev "1.0"
Comp "Curso Dise√±o de PCBs - CESE 2018"
Comment1 "Autor: Gonzalo Lavigna"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4400 2250 950  3200
U 5BB93344
F0 "FPGA" 50
F1 "FPGA.sch" 50
F2 "AD0-JTAG_TCK" B R 5350 3750 50 
F3 "AD2-JTAG_TDO" B R 5350 3950 50 
F4 "AD1-JTAG_TDI" B R 5350 3850 50 
F5 "AD3-JTAG_TMS" B R 5350 4050 50 
F6 "AD4-DTR" B R 5350 4150 50 
F7 "BD0_TXD/MPSSE_TCK" B R 5350 4350 50 
F8 "BD1_RXD/MPSSE_TDI" B R 5350 4450 50 
F9 "BD2_MPSSE_TDO" B R 5350 4550 50 
F10 "BD3_MPSSE_TMS" B R 5350 4650 50 
F11 "BD4-DTR" B R 5350 4750 50 
F12 "AREF" B R 5350 2350 50 
F13 "ARD_RESET" B R 5350 2450 50 
F14 "ATMEGA_A0" B R 5350 2700 50 
F15 "ATMEGA_A1" B R 5350 2800 50 
F16 "MEGA_D34/A2" B R 5350 2900 50 
F17 "MEGA_D32/A3" B R 5350 3000 50 
F18 "MEGA_D30/A4" B R 5350 3100 50 
F19 "MEGA_D28/A5" B R 5350 3200 50 
F20 "MEGA_D14" B R 5350 3300 50 
F21 "MEGA_D15" B R 5350 3400 50 
F22 "MEGA_D16" B R 5350 3500 50 
$EndSheet
$Sheet
S 6500 5700 750  300 
U 5BB93347
F0 "Power" 50
F1 "Power.sch" 50
F2 "5V_ARDUINO" I R 7250 5900 50 
F3 "5V_FT2232" I R 7250 5800 50 
$EndSheet
$Sheet
S 7600 2200 850  3250
U 5BB9334D
F0 "Arduino" 50
F1 "Arduino.sch" 50
F2 "ARD_RESET" I L 7600 2450 50 
F3 "MEGA_D14" B L 7600 3300 50 
F4 "MEGA_D16" B L 7600 3500 50 
F5 "MEGA_D15" B L 7600 3400 50 
F6 "MEGA_D28/A5" B L 7600 3200 50 
F7 "MEGA_D30/A4" B L 7600 3100 50 
F8 "MEGA_D32/A3" B L 7600 3000 50 
F9 "MEGA_D34/A2" B L 7600 2900 50 
F10 "ATMEGA_A1" B L 7600 2800 50 
F11 "ATMEGA_A0" B L 7600 2700 50 
F12 "5V_ARDUINO" O R 8450 5350 50 
F13 "AREF" B L 7600 2350 50 
$EndSheet
$Sheet
S 6300 3650 950  1800
U 5BB9334A
F0 "FT2232H" 50
F1 "FT2232H.sch" 50
F2 "AD0-JTAG_TCK" B L 6300 3750 50 
F3 "AD1-JTAG_TDI" B L 6300 3850 50 
F4 "AD2-JTAG_TDO" B L 6300 3950 50 
F5 "AD3-JTAG_TMS" B L 6300 4050 50 
F6 "AD4-DTR" B L 6300 4150 50 
F7 "BD0_TXD/MPSSE_TCK" B L 6300 4350 50 
F8 "BD1_RXD/MPSSE_TDI" B L 6300 4450 50 
F9 "BD3_MPSSE_TMS" B L 6300 4650 50 
F10 "BD4-DTR" B L 6300 4750 50 
F11 "5V_FT2232" O R 7250 5350 50 
F12 "BD2_MPSSE_TDO" B L 6300 4550 50 
$EndSheet
Wire Wire Line
	5350 3500 7600 3500
Wire Wire Line
	5350 3400 7600 3400
Wire Wire Line
	7600 3300 5350 3300
Wire Wire Line
	5350 3200 7600 3200
Wire Wire Line
	5350 3100 7600 3100
Wire Wire Line
	5350 3000 7600 3000
Wire Wire Line
	5350 2900 7600 2900
Wire Wire Line
	5350 2800 7600 2800
Wire Wire Line
	5350 2700 7600 2700
Wire Wire Line
	5350 2350 7600 2350
Wire Wire Line
	5350 2450 7600 2450
Wire Wire Line
	6300 3750 5350 3750
Wire Wire Line
	5350 3850 6300 3850
Wire Wire Line
	5350 3950 6300 3950
Wire Wire Line
	5350 4050 6300 4050
Wire Wire Line
	5350 4150 6300 4150
Wire Wire Line
	5350 4350 6300 4350
Wire Wire Line
	5350 4450 6300 4450
Wire Wire Line
	5350 4550 6300 4550
Wire Wire Line
	6300 4650 5350 4650
Wire Wire Line
	5350 4750 6300 4750
Wire Wire Line
	7250 5350 7350 5350
Wire Wire Line
	7350 5350 7350 5800
Wire Wire Line
	7350 5800 7250 5800
Wire Wire Line
	7250 5900 8600 5900
Wire Wire Line
	8600 5900 8600 5350
Wire Wire Line
	8600 5350 8450 5350
Text Notes 4550 1750 0    79   ~ 0
Clone de Papilio DUO\nAlcance: Esquematico + Distribucion de componentes\n\nInformacion del HW en:\nhttp://papilio.cc/index.php?n=Papilio.PapilioDUOHardwareGuide
$Comp
L Graphic:Logo_Open_Hardware_Small LOGO1
U 1 1 5BD3CC36
P 2500 1150
F 0 "LOGO1" H 2500 1425 50  0001 C CNN
F 1 "Logo_Open_Hardware_Small" H 2500 925 50  0001 C CNN
F 2 "Symbol:OSHW-Logo2_7.3x6mm_SilkScreen" H 2500 1150 50  0001 C CNN
F 3 "~" H 2500 1150 50  0001 C CNN
	1    2500 1150
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole F1
U 1 1 5BD3CE11
P 2250 2650
F 0 "F1" H 2350 2696 50  0000 L CNN
F 1 "Fiducial" H 2350 2605 50  0000 L CNN
F 2 "Fiducial:Fiducial_1mm_Dia_2mm_Outer" H 2250 2650 50  0001 C CNN
F 3 "~" H 2250 2650 50  0001 C CNN
	1    2250 2650
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole F2
U 1 1 5BD3CE6F
P 2250 3000
F 0 "F2" H 2350 3046 50  0000 L CNN
F 1 "Fiducial" H 2350 2955 50  0000 L CNN
F 2 "Fiducial:Fiducial_1mm_Dia_2mm_Outer" H 2250 3000 50  0001 C CNN
F 3 "~" H 2250 3000 50  0001 C CNN
	1    2250 3000
	1    0    0    -1  
$EndComp
$Comp
L Mechanical:MountingHole F3
U 1 1 5BD3CE8D
P 2250 3300
F 0 "F3" H 2350 3346 50  0000 L CNN
F 1 "Fiducial" H 2350 3255 50  0000 L CNN
F 2 "Fiducial:Fiducial_1mm_Dia_2mm_Outer" H 2250 3300 50  0001 C CNN
F 3 "~" H 2250 3300 50  0001 C CNN
	1    2250 3300
	1    0    0    -1  
$EndComp
Text Notes 1950 2400 0    157  ~ 31
Fiduciales
Wire Notes Line
	1800 2100 3250 2100
Wire Notes Line
	3250 2100 3250 3600
Wire Notes Line
	3250 3600 1800 3600
Wire Notes Line
	1800 3600 1800 2100
Text Notes 2000 800  0    157  ~ 31
Symbols
Wire Notes Line
	3250 550  3250 1900
Wire Notes Line
	3250 1900 1800 1900
Wire Notes Line
	1800 1900 1800 550 
Wire Notes Line
	1800 550  3250 550 
$Comp
L Papilio_DUO-eagle-import:logo_glavigna LOGO2
U 1 1 5BD441DB
P 2250 1550
F 0 "LOGO2" H 2500 1600 50  0000 C CNN
F 1 "logo_glavigna" H 2500 1350 50  0000 C CNN
F 2 "Symbol:KiCad-Logo2_6mm_SilkScreen" H 2550 1500 50  0001 C CNN
F 3 "" H 2550 1500 50  0001 C CNN
	1    2250 1550
	1    0    0    -1  
$EndComp
$EndSCHEMATC
