Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sun Oct 26 02:52:37 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/22_8_timing_sa0.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 354 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 111 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.684        0.000                      0               270694        0.023        0.000                      0               270694        2.225        0.000                       0                 48615  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.684        0.000                      0               270694        0.023        0.000                      0               270694        2.225        0.000                       0                 48615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 denselayer2/output_data_reg[4][21]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[12].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/A[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.161ns (4.321%)  route 3.565ns (95.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 8.238 - 5.000 ) 
    Source Clock Delay      (SCD):    3.960ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.084ns (routing 1.456ns, distribution 1.628ns)
  Clock Net Delay (Destination): 2.605ns (routing 1.319ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.848    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=66104, routed)       3.084     3.960    denselayer2/CLK
    SLICE_X178Y331       FDCE                                         r  denselayer2/output_data_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y331       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.030 f  denselayer2/output_data_reg[4][21]/Q
                         net (fo=21, routed)          0.254     4.284    relulayer2/a_reg0_reg[0]_2[21]
    SLICE_X176Y333       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.091     4.375 r  relulayer2/buff0_reg_i_4__3/O
                         net (fo=30, routed)          3.311     7.686    denselayer3/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[12].sa/mow/internal_operation/buff0_reg/A[17]
    DSP48E2_X10Y173      DSP_A_B_DATA                                 r  denselayer3/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[12].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AP13                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     5.330 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.330    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.330 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.609    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.633 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=66104, routed)       2.605     8.238    denselayer3/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[12].sa/mow/internal_operation/buff0_reg/CLK
    DSP48E2_X10Y173      DSP_A_B_DATA                                 r  denselayer3/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[12].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.406     8.644    
                         clock uncertainty           -0.035     8.608    
    DSP48E2_X10Y173      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[17])
                                                     -0.239     8.369    denselayer3/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[12].sa/mow/internal_operation/buff0_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  0.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[25].column_tree/genblk2[0].genblk1[1].tree_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/sum_all/col_trees[25].column_tree/output_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.053ns (22.944%)  route 0.178ns (77.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      2.418ns (routing 1.319ns, distribution 1.099ns)
  Clock Net Delay (Destination): 2.753ns (routing 1.456ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.330     0.330 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.609    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.633 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=66104, routed)       2.418     3.051    denselayer1/sum_all/col_trees[25].column_tree/CLK
    SLR Crossing[1->0]   
    SLICE_X95Y50         FDRE                                         r  denselayer1/sum_all/col_trees[25].column_tree/genblk2[0].genblk1[1].tree_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y50         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.053     3.104 r  denselayer1/sum_all/col_trees[25].column_tree/genblk2[0].genblk1[1].tree_reg[1][7]/Q
                         net (fo=1, routed)           0.178     3.282    denselayer1/sum_all/col_trees[25].column_tree/genblk2[0].genblk1[1].tree_reg[1]_214[7]
    SLICE_X93Y61         FDRE                                         r  denselayer1/sum_all/col_trees[25].column_tree/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.534     0.534 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.534    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.534 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.848    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.876 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=66104, routed)       2.753     3.629    denselayer1/sum_all/col_trees[25].column_tree/CLK
    SLR Crossing[1->0]   
    SLICE_X93Y61         FDRE                                         r  denselayer1/sum_all/col_trees[25].column_tree/output_data_reg[7]/C
                         clock pessimism             -0.416     3.213    
    SLICE_X93Y61         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     3.259    denselayer1/sum_all/col_trees[25].column_tree/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y170  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X72Y209  denselayer2/INPUT_SIZE_rows[25].OUTPUT_SIZE_cols[10].sa/mow/internal_operation/buff0_reg[18]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X72Y208  denselayer2/INPUT_SIZE_rows[25].OUTPUT_SIZE_cols[10].sa/mow/internal_operation/buff0_reg[14]/C



