#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 09 14:26:47 2018
# Process ID: 8752
# Log file: E:/Peripheral_Interface_lab/mipsfpga_test2/vivado.log
# Journal file: E:/Peripheral_Interface_lab/mipsfpga_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr
create_peripheral xilinx.com user VGA_Controllor 1.0 -dir E:/Peripheral_Interface_lab/ip_repo/vga
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:VGA_Controllor:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:VGA_Controllor:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:VGA_Controllor:1.0]
set_property  ip_repo_paths  {E:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0 E:/Peripheral_Interface_lab/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_VGA_Controllor_v1_0 -directory E:/Peripheral_Interface_lab/ip_repo/vga e:/Peripheral_Interface_lab/ip_repo/vga/VGA_Controllor_1.0/component.xml
update_compile_order -fileset sim_1
close_project
