strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f476ef67690>",
		fillcolor=turquoise,
		label="14:BL
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f476ef67b10>]",
		style=filled,
		typ=Block];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"14:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f476ef67990>",
		fillcolor=turquoise,
		label="17:BL
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f476ef672d0>]",
		style=filled,
		typ=Block];
	"17:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f476ef0ed10>",
		fillcolor=turquoise,
		label="11:BL
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f476ef72490>]",
		style=filled,
		typ=Block];
	"11:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f476f381650>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF" -> "14:BL"	[cond="['in']",
		label="(in[0] == 1'b1)",
		lineno=14];
	"14:IF" -> "17:BL"	[cond="['in']",
		label="!((in[0] == 1'b1))",
		lineno=14];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f476eff57d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f476ef77210>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f476ef72690>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "11:BL"	[cond="['in']",
		label="(in[1] == 1'b1)",
		lineno=11];
	"11:IF" -> "14:IF"	[cond="['in']",
		label="!((in[1] == 1'b1))",
		lineno=11];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f476ef16790>",
		fillcolor=turquoise,
		label="8:BL
pos = 2'b11;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f476ef64410>]",
		style=filled,
		typ=Block];
	"8:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f476ef64e50>",
		fillcolor=springgreen,
		label="8:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"8:IF" -> "11:IF"	[cond="['in']",
		label="!((in[2] == 1'b1))",
		lineno=8];
	"8:IF" -> "8:BL"	[cond="['in']",
		label="(in[2] == 1'b1)",
		lineno=8];
	"7:BL" -> "8:IF"	[cond="[]",
		lineno=None];
}
