{
    "DESIGN_NAME": "LUT4AB",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::LUT4AB/*.v"
    ],
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 223.275 223.115",

    "SYNTH_LATCH_MAP" :"dir::gate_map.v",
   
     "SYNTH_STRATEGY":"DELAY 0",
     

    "PL_TARGET_DENSITY": 0.63,
    "EXTRA_GDS_FILES":"dir::cus_mux/cus_tg_mux41_buf.gds",
    "GLB_RESIZER_HOLD_SLACK_MARGIN":0.05,
    "GLB_RESIZER_SETUP_SLACK_MARGIN":0.5,
    "PL_RESIZER_SETUP_SLACK_MARGIN":0.5,
    "PL_RESIZER_SETUP_MAX_BUFFER_PERCENT":70,
     "GLB_RESIZER_ALLOW_SETUP_VIOS":0,
     "GRT_OBS": "met5 0 0 223.275 223.115",


    "CLOCK_PERIOD": 40,
    "CLOCK_PORT": "UserCLK",
    "RUN_CTS": 1,
    "SYNTH_NO_FLAT": 1,
    "FP_PDN_CORE_RING": 0,
    "GLB_RT_MAXLAYER": "met4",
    "RUN_LINTER": 0,
    "BASE_SDC_FILE": "dir::LUT4AB.sdc",
    "FP_IO_VLENGTH": 0.8,
    "FP_IO_HLENGTH": 0.8,
    "FP_IO_HTHICKNESS_MULT": 2,
    "FP_IO_VTHICKNESS_MULT": 2,
    "FP_IO_MODE": 0,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "TOP_MARGIN_MULT": 2,
    "BOTTOM_MARGIN_MULT": 2,
    "VDD_PINS": "vccd1",
    "GND_PINS": "vssd1",
    "ROUTING_CORES": 10
}
