#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Jan 17 10:29:28 2022
# Process ID: 4688
# Current directory: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2060 C:\Users\sed\Desktop\Trabajo-VHDL\maquina3\maquina3.xpr
# Log file: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/vivado.log
# Journal file: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1437.230 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 17 10:30:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.758 ; gain = 49.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:45]
INFO: [Synth 8-3491] module 'antirebotes' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:4' bound to instance 'antirrebotes_c' of component 'antirebotes' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:143]
INFO: [Synth 8-638] synthesizing module 'antirebotes' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:25]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'snc_reset' of component 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:43]
INFO: [Synth 8-638] synthesizing module 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SYNCHRNZR' (1#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:12]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:4' bound to instance 'edge_reset' of component 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:44]
INFO: [Synth 8-638] synthesizing module 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'EDGEDTCTR' (2#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:12]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'snc_btn_cen' of component 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:46]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:4' bound to instance 'edge_btc_cen' of component 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:47]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'snc_m10c' of component 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:49]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:4' bound to instance 'edge_m10c' of component 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:50]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'snc_m20c' of component 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:52]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:4' bound to instance 'edge_m20c' of component 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:53]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'snc_m50c' of component 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:55]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:4' bound to instance 'edge_m50c' of component 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:56]
INFO: [Synth 8-3491] module 'SYNCHRNZR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/sincronizador.vhd:4' bound to instance 'snc_m1e' of component 'SYNCHRNZR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:58]
INFO: [Synth 8-3491] module 'EDGEDTCTR' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/edgeDetecteor.vhd:4' bound to instance 'edge_m1e' of component 'EDGEDTCTR' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'antirebotes' (3#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/Antirebotes.vhd:25]
INFO: [Synth 8-3491] module 'IntroducirProducto' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/IntroducirProducto.vhd:13' bound to instance 'introducirProducto_c' of component 'IntroducirProducto' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'IntroducirProducto' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/IntroducirProducto.vhd:22]
WARNING: [Synth 8-614] signal 'comprobacion_ok' is read in the process but is not in the sensitivity list [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/IntroducirProducto.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'IntroducirProducto' (4#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/IntroducirProducto.vhd:22]
INFO: [Synth 8-3491] module 'contarDinero' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/contarDinero.vhd:5' bound to instance 'monedero' of component 'contarDinero' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:167]
INFO: [Synth 8-638] synthesizing module 'contarDinero' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/contarDinero.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'contarDinero' (5#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/contarDinero.vhd:20]
INFO: [Synth 8-3491] module 'segmentDriver' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/segmentMux.vhd:16' bound to instance 'segmentDriver_c' of component 'segmentDriver' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:179]
INFO: [Synth 8-638] synthesizing module 'segmentDriver' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/segmentMux.vhd:32]
INFO: [Synth 8-3491] module 'decoder7segments' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/decoder7segments.vhd:27' bound to instance 'decoder7segments_uut' of component 'decoder7segments' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/segmentMux.vhd:57]
INFO: [Synth 8-638] synthesizing module 'decoder7segments' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/decoder7segments.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'decoder7segments' (6#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/decoder7segments.vhd:34]
	Parameter MODULO bound to: 10000 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:13' bound to instance 'clock10kHz' of component 'temporizador' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/segmentMux.vhd:62]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
	Parameter MODULO bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (7#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'segmentDriver' (8#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/segmentMux.vhd:32]
INFO: [Synth 8-3491] module 'maquina' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/maquina.vhd:14' bound to instance 'maquina_c' of component 'maquina' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:193]
INFO: [Synth 8-638] synthesizing module 'maquina' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/maquina.vhd:30]
	Parameter MODULO bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:13' bound to instance 'temporizador2segundos' of component 'temporizador' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/maquina.vhd:66]
INFO: [Synth 8-638] synthesizing module 'temporizador__parameterized1' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
	Parameter MODULO bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador__parameterized1' (8#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
	Parameter MODULO bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:13' bound to instance 'temporizador4segundos' of component 'temporizador' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/maquina.vhd:75]
INFO: [Synth 8-638] synthesizing module 'temporizador__parameterized3' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
	Parameter MODULO bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador__parameterized3' (8#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
INFO: [Synth 8-3491] module 'fsm' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/fsm.vhd:5' bound to instance 'fsm_maquina' of component 'fsm' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/maquina.vhd:84]
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/fsm.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'fsm' (9#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/fsm.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'maquina' (10#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/maquina.vhd:30]
	Parameter MODULO bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:13' bound to instance 'clk2HZ' of component 'temporizador' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'temporizador__parameterized5' [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
	Parameter MODULO bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador__parameterized5' (10#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/temporizador.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/sources_1/new/top.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.867 ; gain = 97.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1534.867 ; gain = 97.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1534.867 ; gain = 97.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1534.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'punto]'. [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_n'. [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1761.219 ; gain = 323.988
54 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1761.219 ; gain = 323.988
startgroup
set_property BITSTREAM.GENERAL.COMPRESS TRUE [get_designs rtl_1]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs rtl_1]
set_property config_mode SPIx4 [current_design]
endgroup
save_constraints
launch_runs impl_1 -jobs 4
[Mon Jan 17 10:33:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 10:34:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.srcs/constrs_1/imports/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc
add_files -fileset constrs_1 -norecurse C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/Nexys-4-DDR-Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 17 10:37:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1761.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2229.563 ; gain = 0.000
[Mon Jan 17 10:38:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 10:40:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2229.563 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE397EA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3901.289 ; gain = 1671.727
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Jan 17 10:54:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
[Mon Jan 17 10:54:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3937.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3961.156 ; gain = 27.613
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 10:57:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 17 10:58:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Mon Jan 17 10:59:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 11:01:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4023.090 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE397EA
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 11:04:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
[Mon Jan 17 11:04:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4023.090 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE397EA
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 11:11:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
[Mon Jan 17 11:11:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Jan 17 11:22:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Jan 17 11:23:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 17 11:25:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-19:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 4023.090 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE397EA
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sed/Desktop/Trabajo-VHDL/maquina3/maquina3.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 17 11:29:53 2022...
