Analysis & Synthesis report for emsx_top
Thu Apr 18 20:44:14 2024
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |emsx_top|wifi:uwifi|my_cmd_state
 11. State Machine - |emsx_top|wifi:uwifi|my_rx_state
 12. State Machine - |emsx_top|wifi:uwifi|my_tx_state
 13. State Machine - |emsx_top|wifi:uwifi|UART:U1|tx_current_state_s
 14. State Machine - |emsx_top|wifi:uwifi|UART:U1|rx_current_state_s
 15. State Machine - |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE
 16. State Machine - |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE
 17. State Machine - |emsx_top|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE
 18. State Machine - |emsx_top|eseps2:U06|ff_matupd_state
 19. State Machine - |emsx_top|eseps2:U06|ff_ps2_state
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Registers Added for RAM Pass-Through Logic
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated
 28. Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated
 29. Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated
 30. Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated
 31. Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated
 32. Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated
 33. Source assignments for rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_2041:auto_generated
 34. Source assignments for VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_vv31:auto_generated
 35. Source assignments for VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_sv31:auto_generated
 36. Source assignments for T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_iag1:auto_generated
 37. Source assignments for T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_iag1:auto_generated
 38. Source assignments for eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0|altsyncram_1041:auto_generated
 39. Source assignments for esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_6dg1:auto_generated
 40. Source assignments for VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated
 41. Source assignments for VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated
 42. Source assignments for VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_tv31:auto_generated
 43. Source assignments for wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0|altsyncram_mmg1:auto_generated
 44. Source assignments for VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated
 45. Source assignments for eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0|altsyncram_9mv:auto_generated
 46. Source assignments for iplrom:U02|altsyncram:WideOr0_rtl_0|altsyncram_4iv:auto_generated
 47. Source assignments for VENCODE:U21|altsyncram:Mux3_rtl_0|altsyncram_agv:auto_generated
 48. Parameter Settings for User Entity Instance: Top-level Entity: |emsx_top
 49. Parameter Settings for User Entity Instance: PLL4X:U00|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: T80a:U01
 51. Parameter Settings for User Entity Instance: T80a:U01|T80:u0
 52. Parameter Settings for User Entity Instance: T80a:U01|T80:u0|T80_MCode:mcode
 53. Parameter Settings for User Entity Instance: T80a:U01|T80:u0|T80_ALU:alu
 54. Parameter Settings for User Entity Instance: eseps2:U06
 55. Parameter Settings for User Entity Instance: INTERPO:u_interpo
 56. Parameter Settings for User Entity Instance: INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL
 57. Parameter Settings for User Entity Instance: LPF2:u_lpf2
 58. Parameter Settings for User Entity Instance: esepwm:U33
 59. Parameter Settings for User Entity Instance: esepwm:U33|esefir5:U1
 60. Parameter Settings for User Entity Instance: esepwm:U33|esefir5:U1|tapram:u0
 61. Parameter Settings for User Entity Instance: wifi:uwifi|FIFO:U2
 62. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0
 63. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0
 64. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0
 65. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0
 66. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0
 67. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0
 68. Parameter Settings for Inferred Entity Instance: rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0
 69. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0
 70. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0
 71. Parameter Settings for Inferred Entity Instance: T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0
 72. Parameter Settings for Inferred Entity Instance: T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0
 73. Parameter Settings for Inferred Entity Instance: eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0
 74. Parameter Settings for Inferred Entity Instance: esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0
 75. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0
 76. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0
 77. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0
 78. Parameter Settings for Inferred Entity Instance: wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0
 79. Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0
 80. Parameter Settings for Inferred Entity Instance: eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0
 81. Parameter Settings for Inferred Entity Instance: iplrom:U02|altsyncram:WideOr0_rtl_0
 82. Parameter Settings for Inferred Entity Instance: VENCODE:U21|altsyncram:Mux3_rtl_0
 83. Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult3
 84. Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult2
 85. Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult1
 86. Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult0
 87. Parameter Settings for Inferred Entity Instance: esepwm:U33|esefir5:U1|lpm_mult:Mult0
 88. Parameter Settings for Inferred Entity Instance: INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0
 89. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 90. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 91. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 92. altpll Parameter Settings by Entity Instance
 93. altsyncram Parameter Settings by Entity Instance
 94. lpm_mult Parameter Settings by Entity Instance
 95. Port Connectivity Checks: "wifi:uwifi|UART:U1"
 96. Port Connectivity Checks: "tr_pcm:U40"
 97. Port Connectivity Checks: "switched_io_ports:U35"
 98. Port Connectivity Checks: "megaram:U31_2"
 99. Port Connectivity Checks: "megaram:U31_1"
100. Port Connectivity Checks: "psg:U30"
101. Port Connectivity Checks: "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG"
102. Port Connectivity Checks: "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB"
103. Port Connectivity Checks: "VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM"
104. Port Connectivity Checks: "VDP:U20|VDP_SSG:U_SSG"
105. Port Connectivity Checks: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF"
106. Port Connectivity Checks: "VDP:U20"
107. Port Connectivity Checks: "rtc:U07|ram:u_mem"
108. Port Connectivity Checks: "rtc:U07"
109. Port Connectivity Checks: "eseps2:U06|ram:u_matrix_ram"
110. Port Connectivity Checks: "eseps2:U06"
111. Port Connectivity Checks: "mapper:U05"
112. Port Connectivity Checks: "megasd:U03"
113. Port Connectivity Checks: "T80a:U01|T80:u0"
114. Port Connectivity Checks: "T80a:U01"
115. Port Connectivity Checks: "scc_mix_mul:u_mul"
116. Elapsed Time Per Partition
117. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Apr 18 20:44:14 2024         ;
; Quartus II Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name               ; emsx_top                                      ;
; Top-level Entity Name       ; emsx_top                                      ;
; Family                      ; Cyclone                                       ;
; Total logic elements        ; 10,550                                        ;
; Total pins                  ; 171                                           ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 63,566                                        ;
; Total PLLs                  ; 1                                             ;
+-----------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C12Q240C8       ;                    ;
; Top-level entity name                                                      ; emsx_top           ; emsx_top           ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Ignore LCELL Buffers                                                       ; On                 ; Off                ;
; Optimization Technique                                                     ; Area               ; Balanced           ;
; Force Use of Synchronous Clear Signals                                     ; On                 ; Off                ;
; Auto Resource Sharing                                                      ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 2                  ; 2                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+
; src/video/vdp.vhd                ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp.vhd              ;
; src/video/vdp_colordec.vhd       ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_colordec.vhd     ;
; src/video/vdp_command.vhd        ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_command.vhd      ;
; src/video/vdp_doublebuf.vhd      ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_doublebuf.vhd    ;
; src/video/vdp_graphic123m.vhd    ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_graphic123m.vhd  ;
; src/video/vdp_graphic4567.vhd    ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_graphic4567.vhd  ;
; src/video/vdp_hvcounter.vhd      ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_hvcounter.vhd    ;
; src/video/vdp_interrupt.vhd      ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_interrupt.vhd    ;
; src/video/vdp_linebuf.vhd        ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_linebuf.vhd      ;
; src/video/vdp_ntsc_pal.vhd       ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_ntsc_pal.vhd     ;
; src/video/vdp_package.vhd        ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_package.vhd      ;
; src/video/vdp_register.vhd       ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_register.vhd     ;
; src/video/vdp_spinforam.vhd      ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_spinforam.vhd    ;
; src/video/vdp_sprite.vhd         ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_sprite.vhd       ;
; src/video/vdp_ssg.vhd            ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_ssg.vhd          ;
; src/video/vdp_text12.vhd         ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_text12.vhd       ;
; src/video/vdp_vga.vhd            ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_vga.vhd          ;
; src/video/vdp_wait_control.vhd   ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vdp_wait_control.vhd ;
; src/video/vencode.vhd            ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/video/vencode.vhd          ;
; src/sound/tr_pcm/tr_pcm.v        ; yes             ; User Verilog HDL File        ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/tr_pcm/tr_pcm.v      ;
; src/sound/scc/megaram.vhd        ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/scc/megaram.vhd      ;
; src/sound/scc/scc_wave.vhd       ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/scc/scc_wave.vhd     ;
; src/sound/psg/psg.vhd            ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/psg/psg.vhd          ;
; src/sound/psg/psg_wave.vhd       ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/psg/psg_wave.vhd     ;
; src/sound/lpf/lpf.vhd            ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/lpf/lpf.vhd          ;
; src/sound/filter/esefir5.vhd     ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/filter/esefir5.vhd   ;
; src/sound/filter/tapram.vhd      ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/filter/tapram.vhd    ;
; src/sound/dac/esepwm.vhd         ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sound/dac/esepwm.vhd       ;
; src/peripheral/fifo.vhd          ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/fifo.vhd        ;
; src/peripheral/keymap.vhd        ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/keymap.vhd      ;
; src/peripheral/mapper.vhd        ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/mapper.vhd      ;
; src/peripheral/midi.vhd          ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/midi.vhd        ;
; src/peripheral/ram.vhd           ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/ram.vhd         ;
; src/peripheral/swioports.vhd     ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/swioports.vhd   ;
; src/peripheral/UART.vhd          ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/UART.vhd        ;
; src/peripheral/wifi_lite.vhd     ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/wifi_lite.vhd   ;
; src/sys/pll4x.vhd                ; yes             ; User Wizard-Generated File   ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sys/pll4x.vhd              ;
; src/cpu/T80.vhd                  ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/cpu/T80.vhd                ;
; src/cpu/T80_ALU.vhd              ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/cpu/T80_ALU.vhd            ;
; src/cpu/T80_MCode.vhd            ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/cpu/T80_MCode.vhd          ;
; src/cpu/T80_Pack.vhd             ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/cpu/T80_Pack.vhd           ;
; src/cpu/T80_Reg.vhd              ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/cpu/T80_Reg.vhd            ;
; src/cpu/T80a.vhd                 ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/cpu/T80a.vhd               ;
; src/emsx_top.vhd                 ; yes             ; User VHDL File               ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/emsx_top.vhd               ;
; src/peripheral/eseps2.v          ; yes             ; User Verilog HDL File        ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/eseps2.v        ;
; src/peripheral/iplrom_304k.v     ; yes             ; User Verilog HDL File        ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/iplrom_304k.v   ;
; src/peripheral/megasd.v          ; yes             ; User Verilog HDL File        ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/megasd.v        ;
; src/peripheral/rtc.v             ; yes             ; User Verilog HDL File        ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/peripheral/rtc.v           ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altpll.tdf                             ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc                         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                        ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                            ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc                             ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc                             ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc                           ;
; db/altsyncram_u241.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_u241.tdf         ;
; db/altsyncram_2041.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_2041.tdf         ;
; db/altsyncram_vv31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_vv31.tdf         ;
; db/altsyncram_sv31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_sv31.tdf         ;
; db/altsyncram_iag1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_iag1.tdf         ;
; db/altsyncram_1041.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_1041.tdf         ;
; db/altsyncram_6dg1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_6dg1.tdf         ;
; db/altsyncram_r141.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_r141.tdf         ;
; db/altsyncram_tv31.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_tv31.tdf         ;
; db/altsyncram_mmg1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_mmg1.tdf         ;
; db/altsyncram_9mv.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_9mv.tdf          ;
; db/altsyncram_4iv.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_4iv.tdf          ;
; db/altsyncram_agv.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/altsyncram_agv.tdf          ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/multcore.inc                           ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/bypassff.inc                           ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altshift.inc                           ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/multcore.tdf                           ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/csa_add.inc                            ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/mpar_add.inc                           ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/muleabz.inc                            ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                           ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/mul_boothc.inc                         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                       ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                     ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/dffpipe.inc                            ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                           ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                        ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/addcore.inc                            ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/look_add.inc                           ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                ;
; addcore.tdf                      ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/addcore.tdf                            ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_csnbuffer.inc                        ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf                        ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altshift.tdf                           ;
; db/mult_evs.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/mult_evs.tdf                ;
; db/mult_gos.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/db/mult_gos.tdf                ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Total logic elements                        ; 10550                                   ;
;     -- Combinational with no register       ; 7246                                    ;
;     -- Register only                        ; 1976                                    ;
;     -- Combinational with a register        ; 1328                                    ;
;                                             ;                                         ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 4842                                    ;
;     -- 3 input functions                    ; 2272                                    ;
;     -- 2 input functions                    ; 1289                                    ;
;     -- 1 input functions                    ; 166                                     ;
;     -- 0 input functions                    ; 5                                       ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 9240                                    ;
;     -- arithmetic mode                      ; 1310                                    ;
;     -- qfbk mode                            ; 0                                       ;
;     -- register cascade mode                ; 0                                       ;
;     -- synchronous clear/load mode          ; 821                                     ;
;     -- asynchronous clear/load mode         ; 1964                                    ;
;                                             ;                                         ;
; Total registers                             ; 3304                                    ;
; Total logic cells in carry chains           ; 1457                                    ;
; I/O pins                                    ; 171                                     ;
; Total memory bits                           ; 63566                                   ;
; Total PLLs                                  ; 1                                       ;
;     -- PLLs                                 ; 1                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; PLL4X:U00|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 3071                                    ;
; Total fan-out                               ; 41340                                   ;
; Average fan-out                             ; 3.79                                    ;
+---------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+--------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells  ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+----------------------------------------------------+--------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |emsx_top                                          ; 10550 (1057) ; 3304         ; 63566       ; 171  ; 0            ; 7246 (637)   ; 1976 (198)        ; 1328 (222)       ; 1457 (121)      ; 0 (0)      ; |emsx_top                                                                                                                                   ;              ;
;    |INTERPO:u_interpo|                             ; 152 (93)     ; 45           ; 0           ; 0    ; 0            ; 107 (48)     ; 28 (28)           ; 17 (17)          ; 73 (48)         ; 0 (0)      ; |emsx_top|INTERPO:u_interpo                                                                                                                 ;              ;
;       |INTERPO_MUL:U_INTERPO_MUL|                  ; 59 (0)       ; 0            ; 0           ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |emsx_top|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL                                                                                       ;              ;
;          |lpm_mult:Mult0|                          ; 59 (0)       ; 0            ; 0           ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |emsx_top|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0                                                                        ;              ;
;             |mult_gos:auto_generated|              ; 59 (59)      ; 0            ; 0           ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 0 (0)            ; 25 (25)         ; 0 (0)      ; |emsx_top|INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0|mult_gos:auto_generated                                                ;              ;
;    |LPF2:u_lpf2|                                   ; 221 (221)    ; 126          ; 0           ; 0    ; 0            ; 95 (95)      ; 112 (112)         ; 14 (14)          ; 109 (109)       ; 0 (0)      ; |emsx_top|LPF2:u_lpf2                                                                                                                       ;              ;
;    |PLL4X:U00|                                     ; 0 (0)        ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|PLL4X:U00                                                                                                                         ;              ;
;       |altpll:altpll_component|                    ; 0 (0)        ; 0            ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|PLL4X:U00|altpll:altpll_component                                                                                                 ;              ;
;    |T80a:U01|                                      ; 2334 (33)    ; 381          ; 128         ; 0    ; 0            ; 1953 (16)    ; 242 (12)          ; 139 (5)          ; 138 (0)         ; 0 (0)      ; |emsx_top|T80a:U01                                                                                                                          ;              ;
;       |T80:u0|                                     ; 2301 (889)   ; 364          ; 128         ; 0    ; 0            ; 1937 (677)   ; 230 (78)          ; 134 (134)        ; 138 (103)       ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0                                                                                                                   ;              ;
;          |T80_ALU:alu|                             ; 528 (528)    ; 0            ; 0           ; 0    ; 0            ; 528 (528)    ; 0 (0)             ; 0 (0)            ; 35 (35)         ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu                                                                                                       ;              ;
;          |T80_MCode:mcode|                         ; 538 (538)    ; 0            ; 0           ; 0    ; 0            ; 538 (538)    ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_MCode:mcode                                                                                                   ;              ;
;          |T80_Reg:Regs|                            ; 346 (346)    ; 152          ; 128         ; 0    ; 0            ; 194 (194)    ; 152 (152)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs                                                                                                      ;              ;
;             |altsyncram:RegsH_rtl_0|               ; 0 (0)        ; 0            ; 64          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                                                               ;              ;
;                |altsyncram_iag1:auto_generated|    ; 0 (0)        ; 0            ; 64          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_iag1:auto_generated                                                ;              ;
;             |altsyncram:RegsL_rtl_0|               ; 0 (0)        ; 0            ; 64          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                                                               ;              ;
;                |altsyncram_iag1:auto_generated|    ; 0 (0)        ; 0            ; 64          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_iag1:auto_generated                                                ;              ;
;    |VDP:U20|                                       ; 3412 (393)   ; 1281         ; 25736       ; 0    ; 0            ; 2131 (319)   ; 784 (38)          ; 497 (36)         ; 444 (31)        ; 0 (0)      ; |emsx_top|VDP:U20                                                                                                                           ;              ;
;       |VDP_COLORDEC:U_VDP_COLORDEC|                ; 99 (99)      ; 52           ; 0           ; 0    ; 0            ; 47 (47)      ; 18 (18)           ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC                                                                                               ;              ;
;       |VDP_COMMAND:U_VDP_COMMAND|                  ; 668 (668)    ; 180          ; 0           ; 0    ; 0            ; 488 (488)    ; 69 (69)           ; 111 (111)        ; 92 (92)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND                                                                                                 ;              ;
;       |VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|          ; 97 (97)      ; 61           ; 0           ; 0    ; 0            ; 36 (36)      ; 32 (32)           ; 29 (29)          ; 5 (5)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M                                                                                         ;              ;
;       |VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|          ; 295 (295)    ; 153          ; 2048        ; 0    ; 0            ; 142 (142)    ; 123 (123)         ; 30 (30)          ; 73 (73)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567                                                                                         ;              ;
;          |ram:U_FIFOMEM|                           ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM                                                                           ;              ;
;             |altsyncram:blkram_rtl_0|              ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0                                                   ;              ;
;                |altsyncram_r141:auto_generated|    ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated                    ;              ;
;       |VDP_INTERRUPT:U_INTERRUPT|                  ; 11 (11)      ; 2            ; 0           ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_INTERRUPT:U_INTERRUPT                                                                                                 ;              ;
;       |VDP_NTSC_PAL:U_VDP_NTSC_PAL|                ; 41 (41)      ; 4            ; 0           ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL                                                                                               ;              ;
;       |VDP_REGISTER:U_VDP_REGISTER|                ; 461 (461)    ; 241          ; 144         ; 0    ; 0            ; 220 (220)    ; 209 (209)         ; 32 (32)          ; 10 (10)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER                                                                                               ;              ;
;          |ram:U_PALETTEMEMG|                       ; 0 (0)        ; 0            ; 48          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG                                                                             ;              ;
;             |altsyncram:blkram_rtl_0|              ; 0 (0)        ; 0            ; 48          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0                                                     ;              ;
;                |altsyncram_sv31:auto_generated|    ; 0 (0)        ; 0            ; 48          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_sv31:auto_generated                      ;              ;
;          |ram:U_PALETTEMEMRB|                      ; 0 (0)        ; 0            ; 96          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB                                                                            ;              ;
;             |altsyncram:blkram_rtl_0|              ; 0 (0)        ; 0            ; 96          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0                                                    ;              ;
;                |altsyncram_vv31:auto_generated|    ; 0 (0)        ; 0            ; 96          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_vv31:auto_generated                     ;              ;
;       |VDP_SPRITE:U_SPRITE|                        ; 549 (549)    ; 281          ; 4344        ; 0    ; 0            ; 268 (268)    ; 165 (165)         ; 116 (116)        ; 59 (59)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE                                                                                                       ;              ;
;          |VDP_SPINFORAM:ISPINFORAM|                ; 0 (0)        ; 0            ; 248         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM                                                                              ;              ;
;             |altsyncram:IMEM_rtl_0|                ; 0 (0)        ; 0            ; 248         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0                                                        ;              ;
;                |altsyncram_tv31:auto_generated|    ; 0 (0)        ; 0            ; 248         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_tv31:auto_generated                         ;              ;
;          |ram:U_EVEN_LINE_BUF|                     ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF                                                                                   ;              ;
;             |altsyncram:blkram_rtl_0|              ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0                                                           ;              ;
;                |altsyncram_r141:auto_generated|    ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated                            ;              ;
;          |ram:U_ODD_LINE_BUF|                      ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF                                                                                    ;              ;
;             |altsyncram:blkram_rtl_0|              ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0                                                            ;              ;
;                |altsyncram_r141:auto_generated|    ; 0 (0)        ; 0            ; 2048        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated                             ;              ;
;       |VDP_SSG:U_SSG|                              ; 308 (194)    ; 104          ; 0           ; 0    ; 0            ; 204 (127)    ; 52 (18)           ; 52 (49)          ; 115 (66)        ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SSG:U_SSG                                                                                                             ;              ;
;          |VDP_HVCOUNTER:U_HVCOUNTER|               ; 114 (114)    ; 37           ; 0           ; 0    ; 0            ; 77 (77)      ; 34 (34)           ; 3 (3)            ; 49 (49)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER                                                                                   ;              ;
;       |VDP_TEXT12:U_VDP_TEXT12|                    ; 182 (182)    ; 95           ; 0           ; 0    ; 0            ; 87 (87)      ; 50 (50)           ; 45 (45)          ; 19 (19)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12                                                                                                   ;              ;
;       |VDP_VGA:U_VDP_VGA|                          ; 120 (100)    ; 20           ; 19200       ; 0    ; 0            ; 100 (80)     ; 12 (12)           ; 8 (8)            ; 26 (26)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA                                                                                                         ;              ;
;          |VDP_DOUBLEBUF:DBUF|                      ; 20 (20)      ; 0            ; 19200       ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF                                                                                      ;              ;
;             |VDP_LINEBUF:U_BUF_BE|                 ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE                                                                 ;              ;
;                |altsyncram:IMEM_rtl_0|             ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0                                           ;              ;
;                   |altsyncram_u241:auto_generated| ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated            ;              ;
;             |VDP_LINEBUF:U_BUF_BO|                 ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO                                                                 ;              ;
;                |altsyncram:IMEM_rtl_0|             ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0                                           ;              ;
;                   |altsyncram_u241:auto_generated| ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated            ;              ;
;             |VDP_LINEBUF:U_BUF_GE|                 ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE                                                                 ;              ;
;                |altsyncram:IMEM_rtl_0|             ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0                                           ;              ;
;                   |altsyncram_u241:auto_generated| ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated            ;              ;
;             |VDP_LINEBUF:U_BUF_GO|                 ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO                                                                 ;              ;
;                |altsyncram:IMEM_rtl_0|             ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0                                           ;              ;
;                   |altsyncram_u241:auto_generated| ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated            ;              ;
;             |VDP_LINEBUF:U_BUF_RE|                 ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE                                                                 ;              ;
;                |altsyncram:IMEM_rtl_0|             ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0                                           ;              ;
;                   |altsyncram_u241:auto_generated| ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated            ;              ;
;             |VDP_LINEBUF:U_BUF_RO|                 ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO                                                                 ;              ;
;                |altsyncram:IMEM_rtl_0|             ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0                                           ;              ;
;                   |altsyncram_u241:auto_generated| ; 0 (0)        ; 0            ; 3200        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated            ;              ;
;       |VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|        ; 188 (188)    ; 14           ; 0           ; 0    ; 0            ; 174 (174)    ; 14 (14)           ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |emsx_top|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL                                                                                       ;              ;
;    |VENCODE:U21|                                   ; 381 (324)    ; 72           ; 128         ; 0    ; 0            ; 309 (252)    ; 52 (52)           ; 20 (20)          ; 206 (177)       ; 0 (0)      ; |emsx_top|VENCODE:U21                                                                                                                       ;              ;
;       |altsyncram:Mux3_rtl_0|                      ; 0 (0)        ; 0            ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|altsyncram:Mux3_rtl_0                                                                                                 ;              ;
;          |altsyncram_agv:auto_generated|           ; 0 (0)        ; 0            ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|altsyncram:Mux3_rtl_0|altsyncram_agv:auto_generated                                                                   ;              ;
;       |lpm_mult:Mult0|                             ; 16 (0)       ; 0            ; 0           ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult0                                                                                                        ;              ;
;          |multcore:mult_core|                      ; 16 (8)       ; 0            ; 0           ; 0    ; 0            ; 16 (8)       ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult0|multcore:mult_core                                                                                     ;              ;
;             |mpar_add:padder|                      ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ;              ;
;                |lpm_add_sub:adder[0]|              ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ;              ;
;                   |addcore:adder|                  ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                  ;              ;
;                      |a_csnbuffer:result_node|     ; 8 (8)        ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node          ;              ;
;       |lpm_mult:Mult1|                             ; 13 (0)       ; 0            ; 0           ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult1                                                                                                        ;              ;
;          |multcore:mult_core|                      ; 13 (6)       ; 0            ; 0           ; 0    ; 0            ; 13 (6)       ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult1|multcore:mult_core                                                                                     ;              ;
;             |mpar_add:padder|                      ; 7 (0)        ; 0            ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                     ;              ;
;                |lpm_add_sub:adder[0]|              ; 7 (0)        ; 0            ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ;              ;
;                   |addcore:adder|                  ; 7 (0)        ; 0            ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                  ;              ;
;                      |a_csnbuffer:result_node|     ; 7 (7)        ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node          ;              ;
;       |lpm_mult:Mult2|                             ; 17 (0)       ; 0            ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult2                                                                                                        ;              ;
;          |multcore:mult_core|                      ; 17 (9)       ; 0            ; 0           ; 0    ; 0            ; 17 (9)       ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult2|multcore:mult_core                                                                                     ;              ;
;             |mpar_add:padder|                      ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                     ;              ;
;                |lpm_add_sub:adder[0]|              ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ;              ;
;                   |addcore:adder|                  ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                  ;              ;
;                      |a_csnbuffer:result_node|     ; 8 (8)        ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node          ;              ;
;       |lpm_mult:Mult3|                             ; 11 (0)       ; 0            ; 0           ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult3                                                                                                        ;              ;
;          |multcore:mult_core|                      ; 11 (5)       ; 0            ; 0           ; 0    ; 0            ; 11 (5)       ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult3|multcore:mult_core                                                                                     ;              ;
;             |mpar_add:padder|                      ; 6 (0)        ; 0            ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                     ;              ;
;                |lpm_add_sub:adder[0]|              ; 6 (0)        ; 0            ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ;              ;
;                   |addcore:adder|                  ; 6 (0)        ; 0            ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                  ;              ;
;                      |a_csnbuffer:result_node|     ; 6 (6)        ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |emsx_top|VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node          ;              ;
;    |eseps2:U06|                                    ; 326 (316)    ; 130          ; 16512       ; 0    ; 0            ; 196 (188)    ; 58 (58)           ; 72 (70)          ; 20 (20)         ; 0 (0)      ; |emsx_top|eseps2:U06                                                                                                                        ;              ;
;       |keymap:u_keymap|                            ; 10 (10)      ; 2            ; 16384       ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |emsx_top|eseps2:U06|keymap:u_keymap                                                                                                        ;              ;
;          |altsyncram:Mux7_rtl_0|                   ; 0 (0)        ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0                                                                                  ;              ;
;             |altsyncram_9mv:auto_generated|        ; 0 (0)        ; 0            ; 16384       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0|altsyncram_9mv:auto_generated                                                    ;              ;
;       |ram:u_matrix_ram|                           ; 0 (0)        ; 0            ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|eseps2:U06|ram:u_matrix_ram                                                                                                       ;              ;
;          |altsyncram:blkram_rtl_0|                 ; 0 (0)        ; 0            ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0                                                                               ;              ;
;             |altsyncram_1041:auto_generated|       ; 0 (0)        ; 0            ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0|altsyncram_1041:auto_generated                                                ;              ;
;    |esepwm:U33|                                    ; 236 (15)     ; 61           ; 70          ; 0    ; 0            ; 175 (0)      ; 38 (0)            ; 23 (15)          ; 96 (15)         ; 0 (0)      ; |emsx_top|esepwm:U33                                                                                                                        ;              ;
;       |esefir5:U1|                                 ; 221 (92)     ; 46           ; 70          ; 0    ; 0            ; 175 (46)     ; 38 (38)           ; 8 (8)            ; 81 (22)         ; 0 (0)      ; |emsx_top|esepwm:U33|esefir5:U1                                                                                                             ;              ;
;          |lpm_mult:Mult0|                          ; 129 (0)      ; 0            ; 0           ; 0    ; 0            ; 129 (0)      ; 0 (0)             ; 0 (0)            ; 59 (0)          ; 0 (0)      ; |emsx_top|esepwm:U33|esefir5:U1|lpm_mult:Mult0                                                                                              ;              ;
;             |mult_evs:auto_generated|              ; 129 (129)    ; 0            ; 0           ; 0    ; 0            ; 129 (129)    ; 0 (0)             ; 0 (0)            ; 59 (59)         ; 0 (0)      ; |emsx_top|esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated                                                                      ;              ;
;          |tapram:u0|                               ; 0 (0)        ; 0            ; 70          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|esepwm:U33|esefir5:U1|tapram:u0                                                                                                   ;              ;
;             |altsyncram:TapMem_rtl_0|              ; 0 (0)        ; 0            ; 70          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0                                                                           ;              ;
;                |altsyncram_6dg1:auto_generated|    ; 0 (0)        ; 0            ; 70          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_6dg1:auto_generated                                            ;              ;
;    |iplrom:U02|                                    ; 0 (0)        ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|iplrom:U02                                                                                                                        ;              ;
;       |altsyncram:WideOr0_rtl_0|                   ; 0 (0)        ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|iplrom:U02|altsyncram:WideOr0_rtl_0                                                                                               ;              ;
;          |altsyncram_4iv:auto_generated|           ; 0 (0)        ; 0            ; 4096        ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|iplrom:U02|altsyncram:WideOr0_rtl_0|altsyncram_4iv:auto_generated                                                                 ;              ;
;    |lpm_mult:Mult0|                                ; 46 (0)       ; 0            ; 0           ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0                                                                                                                    ;              ;
;       |multcore:mult_core|                         ; 46 (26)      ; 0            ; 0           ; 0    ; 0            ; 46 (26)      ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core                                                                                                 ;              ;
;          |mpar_add:padder|                         ; 20 (0)       ; 0            ; 0           ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; 20 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                 ;              ;
;             |lpm_add_sub:adder[0]|                 ; 10 (0)       ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                            ;              ;
;                |addcore:adder|                     ; 10 (0)       ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                              ;              ;
;                   |a_csnbuffer:result_node|        ; 10 (10)      ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                      ;              ;
;             |mpar_add:sub_par_add|                 ; 10 (0)       ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                            ;              ;
;                |lpm_add_sub:adder[0]|              ; 10 (0)       ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                       ;              ;
;                   |addcore:adder|                  ; 10 (0)       ; 0            ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                         ;              ;
;                      |a_csnbuffer:result_node|     ; 10 (10)      ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |emsx_top|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node ;              ;
;    |lpm_mult:Mult1|                                ; 42 (0)       ; 0            ; 0           ; 0    ; 0            ; 42 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult1                                                                                                                    ;              ;
;       |multcore:mult_core|                         ; 42 (24)      ; 0            ; 0           ; 0    ; 0            ; 42 (24)      ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core                                                                                                 ;              ;
;          |mpar_add:padder|                         ; 18 (0)       ; 0            ; 0           ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                 ;              ;
;             |lpm_add_sub:adder[0]|                 ; 9 (0)        ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                            ;              ;
;                |addcore:adder|                     ; 9 (0)        ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                              ;              ;
;                   |a_csnbuffer:result_node|        ; 9 (9)        ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                      ;              ;
;             |mpar_add:sub_par_add|                 ; 9 (0)        ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                            ;              ;
;                |lpm_add_sub:adder[0]|              ; 9 (0)        ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                       ;              ;
;                   |addcore:adder|                  ; 9 (0)        ; 0            ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                         ;              ;
;                      |a_csnbuffer:result_node|     ; 9 (9)        ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node ;              ;
;    |lpm_mult:Mult2|                                ; 17 (0)       ; 0            ; 0           ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult2                                                                                                                    ;              ;
;       |multcore:mult_core|                         ; 17 (1)       ; 0            ; 0           ; 0    ; 0            ; 17 (1)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core                                                                                                 ;              ;
;          |mpar_add:padder|                         ; 16 (0)       ; 0            ; 0           ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; 16 (0)          ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                 ;              ;
;             |lpm_add_sub:adder[0]|                 ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                            ;              ;
;                |addcore:adder|                     ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder                                              ;              ;
;                   |a_csnbuffer:result_node|        ; 8 (8)        ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node                      ;              ;
;             |mpar_add:sub_par_add|                 ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                            ;              ;
;                |lpm_add_sub:adder[0]|              ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                       ;              ;
;                   |addcore:adder|                  ; 8 (0)        ; 0            ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder                         ;              ;
;                      |a_csnbuffer:result_node|     ; 8 (8)        ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |emsx_top|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node ;              ;
;    |mapper:U05|                                    ; 61 (61)      ; 32           ; 0           ; 0    ; 0            ; 29 (29)      ; 32 (32)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|mapper:U05                                                                                                                        ;              ;
;    |megasd:U03|                                    ; 120 (120)    ; 74           ; 0           ; 0    ; 0            ; 46 (46)      ; 59 (59)           ; 15 (15)          ; 10 (10)         ; 0 (0)      ; |emsx_top|megasd:U03                                                                                                                        ;              ;
;    |psg:U30|                                       ; 604 (94)     ; 221          ; 0           ; 0    ; 0            ; 383 (71)     ; 186 (12)          ; 35 (11)          ; 77 (0)          ; 0 (0)      ; |emsx_top|psg:U30                                                                                                                           ;              ;
;       |psg_wave:u_psgch|                           ; 510 (510)    ; 198          ; 0           ; 0    ; 0            ; 312 (312)    ; 174 (174)         ; 24 (24)          ; 77 (77)         ; 0 (0)      ; |emsx_top|psg:U30|psg_wave:u_psgch                                                                                                          ;              ;
;    |rtc:U07|                                       ; 270 (270)    ; 75           ; 256         ; 0    ; 0            ; 195 (195)    ; 24 (24)           ; 51 (51)          ; 0 (0)           ; 0 (0)      ; |emsx_top|rtc:U07                                                                                                                           ;              ;
;       |ram:u_mem|                                  ; 0 (0)        ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|rtc:U07|ram:u_mem                                                                                                                 ;              ;
;          |altsyncram:blkram_rtl_0|                 ; 0 (0)        ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0                                                                                         ;              ;
;             |altsyncram_2041:auto_generated|       ; 0 (0)        ; 0            ; 256         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_2041:auto_generated                                                          ;              ;
;    |switched_io_ports:U35|                         ; 705 (705)    ; 112          ; 0           ; 0    ; 0            ; 593 (593)    ; 2 (2)             ; 110 (110)        ; 0 (0)           ; 0 (0)      ; |emsx_top|switched_io_ports:U35                                                                                                             ;              ;
;    |tr_pcm:U40|                                    ; 77 (77)      ; 50           ; 0           ; 0    ; 0            ; 27 (27)      ; 33 (33)           ; 17 (17)          ; 8 (8)           ; 0 (0)      ; |emsx_top|tr_pcm:U40                                                                                                                        ;              ;
;    |wifi:uwifi|                                    ; 489 (115)    ; 224          ; 16640       ; 0    ; 0            ; 265 (52)     ; 128 (38)          ; 96 (25)          ; 101 (0)         ; 0 (0)      ; |emsx_top|wifi:uwifi                                                                                                                        ;              ;
;       |FIFO:U2|                                    ; 153 (153)    ; 60           ; 16640       ; 0    ; 0            ; 93 (93)      ; 50 (50)           ; 10 (10)          ; 37 (37)         ; 0 (0)      ; |emsx_top|wifi:uwifi|FIFO:U2                                                                                                                ;              ;
;          |altsyncram:memory_rtl_0|                 ; 0 (0)        ; 0            ; 16640       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0                                                                                        ;              ;
;             |altsyncram_mmg1:auto_generated|       ; 0 (0)        ; 0            ; 16640       ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |emsx_top|wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0|altsyncram_mmg1:auto_generated                                                         ;              ;
;       |UART:U1|                                    ; 221 (221)    ; 101          ; 0           ; 0    ; 0            ; 120 (120)    ; 40 (40)           ; 61 (61)          ; 64 (64)         ; 0 (0)      ; |emsx_top|wifi:uwifi|UART:U1                                                                                                                ;              ;
+----------------------------------------------------+--------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+
; T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_iag1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                        ;
; T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_iag1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                        ;
; VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048  ; None                        ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_sv31:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port      ; 16           ; 3            ; --           ; --           ; 48    ; None                        ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_vv31:auto_generated|ALTSYNCRAM          ; AUTO ; Single Port      ; 16           ; 6            ; --           ; --           ; 96    ; None                        ;
; VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_tv31:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 8            ; 31           ; --           ; --           ; 248   ; None                        ;
; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated|ALTSYNCRAM                 ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048  ; None                        ;
; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated|ALTSYNCRAM                  ; AUTO ; Single Port      ; 256          ; 8            ; --           ; --           ; 2048  ; None                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200  ; None                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200  ; None                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200  ; None                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200  ; None                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200  ; None                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 640          ; 5            ; --           ; --           ; 3200  ; None                        ;
; VENCODE:U21|altsyncram:Mux3_rtl_0|altsyncram_agv:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 32           ; 4            ; --           ; --           ; 128   ; uMSX_EdFJ.emsx_top2.rtl.mif ;
; eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0|altsyncram_9mv:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; uMSX_EdFJ.emsx_top0.rtl.mif ;
; eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0|altsyncram_1041:auto_generated|ALTSYNCRAM                                     ; AUTO ; Single Port      ; 16           ; 8            ; --           ; --           ; 128   ; None                        ;
; esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_6dg1:auto_generated|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 5            ; 14           ; 5            ; 14           ; 70    ; None                        ;
; iplrom:U02|altsyncram:WideOr0_rtl_0|altsyncram_4iv:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096  ; uMSX_EdFJ.emsx_top1.rtl.mif ;
; rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_2041:auto_generated|ALTSYNCRAM                                               ; AUTO ; Single Port      ; 64           ; 4            ; --           ; --           ; 256   ; None                        ;
; wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0|altsyncram_mmg1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 2080         ; 8            ; 2080         ; 8            ; 16640 ; None                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |emsx_top|PLL4X:U00 ; E:/Almacenaje/Mundo MSX/uMSX/Programas FPGA/uMSX_EdFJ_1_0/src/sys/pll4x.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|wifi:uwifi|my_cmd_state                                                                         ;
+-------------------------------+-------------------------------+-----------------------------+-----------------------------+
; Name                          ; my_cmd_state.STATE_CMD_FINISH ; my_cmd_state.STATE_CMD_DATA ; my_cmd_state.STATE_CMD_IDLE ;
+-------------------------------+-------------------------------+-----------------------------+-----------------------------+
; my_cmd_state.STATE_CMD_IDLE   ; 0                             ; 0                           ; 0                           ;
; my_cmd_state.STATE_CMD_DATA   ; 0                             ; 1                           ; 1                           ;
; my_cmd_state.STATE_CMD_FINISH ; 1                             ; 0                           ; 1                           ;
+-------------------------------+-------------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|wifi:uwifi|my_rx_state                                                                                                    ;
+-------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------+
; Name                          ; my_rx_state.STATE_RX_FINISH ; my_rx_state.STATE_RX_WAITDATA ; my_rx_state.STATE_RX_DATA ; my_rx_state.STATE_RX_IDLE ;
+-------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------+
; my_rx_state.STATE_RX_IDLE     ; 0                           ; 0                             ; 0                         ; 0                         ;
; my_rx_state.STATE_RX_DATA     ; 0                           ; 0                             ; 1                         ; 1                         ;
; my_rx_state.STATE_RX_WAITDATA ; 0                           ; 1                             ; 0                         ; 1                         ;
; my_rx_state.STATE_RX_FINISH   ; 1                           ; 0                             ; 0                         ; 1                         ;
+-------------------------------+-----------------------------+-------------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|wifi:uwifi|my_tx_state                                                                  ;
+-----------------------------+-----------------------------+---------------------------+---------------------------+
; Name                        ; my_tx_state.STATE_TX_FINISH ; my_tx_state.STATE_TX_DATA ; my_tx_state.STATE_TX_IDLE ;
+-----------------------------+-----------------------------+---------------------------+---------------------------+
; my_tx_state.STATE_TX_IDLE   ; 0                           ; 0                         ; 0                         ;
; my_tx_state.STATE_TX_DATA   ; 0                           ; 1                         ; 1                         ;
; my_tx_state.STATE_TX_FINISH ; 1                           ; 0                         ; 1                         ;
+-----------------------------+-----------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|wifi:uwifi|UART:U1|tx_current_state_s                                                                                                                                                      ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; Name                               ; tx_current_state_s.STATE_TX_FINISH ; tx_current_state_s.STATE_TX_STOP ; tx_current_state_s.STATE_TX_DATA ; tx_current_state_s.STATE_TX_START ; tx_current_state_s.STATE_TX_IDLE ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; tx_current_state_s.STATE_TX_IDLE   ; 0                                  ; 0                                ; 0                                ; 0                                 ; 0                                ;
; tx_current_state_s.STATE_TX_START  ; 0                                  ; 0                                ; 0                                ; 1                                 ; 1                                ;
; tx_current_state_s.STATE_TX_DATA   ; 0                                  ; 0                                ; 1                                ; 0                                 ; 1                                ;
; tx_current_state_s.STATE_TX_STOP   ; 0                                  ; 1                                ; 0                                ; 0                                 ; 1                                ;
; tx_current_state_s.STATE_TX_FINISH ; 1                                  ; 0                                ; 0                                ; 0                                 ; 1                                ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|wifi:uwifi|UART:U1|rx_current_state_s                                                                                                                                                      ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; Name                               ; rx_current_state_s.STATE_RX_FINISH ; rx_current_state_s.STATE_RX_STOP ; rx_current_state_s.STATE_RX_DATA ; rx_current_state_s.STATE_RX_START ; rx_current_state_s.STATE_RX_IDLE ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+
; rx_current_state_s.STATE_RX_IDLE   ; 0                                  ; 0                                ; 0                                ; 0                                 ; 0                                ;
; rx_current_state_s.STATE_RX_START  ; 0                                  ; 0                                ; 0                                ; 1                                 ; 1                                ;
; rx_current_state_s.STATE_RX_DATA   ; 0                                  ; 0                                ; 1                                ; 0                                 ; 1                                ;
; rx_current_state_s.STATE_RX_STOP   ; 0                                  ; 1                                ; 0                                ; 0                                 ; 1                                ;
; rx_current_state_s.STATE_RX_FINISH ; 1                                  ; 0                                ; 0                                ; 0                                 ; 1                                ;
+------------------------------------+------------------------------------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE                                                                                                                                                                                                                                                                                        ;
+-------------------------+-----------------+---------------------+---------------------+--------------------+--------------------+----------------+-----------------------+-------------------+------------------------+-------------------------+--------------------+----------------+-----------------+---------------+-----------------+--------------+
; Name                    ; STATE.STEXECEND ; STATE.STSRCHCHKLOOP ; STATE.STLINECHKLOOP ; STATE.STLINENEWPOS ; STATE.STWAITWRVRAM ; STATE.STWRVRAM ; STATE.STWAITPRERDVRAM ; STATE.STPRERDVRAM ; STATE.STSRCHWAITRDVRAM ; STATE.STPOINTWAITRDVRAM ; STATE.STWAITRDVRAM ; STATE.STRDVRAM ; STATE.STWAITCPU ; STATE.STRDCPU ; STATE.STCHKLOOP ; STATE.STIDLE ;
+-------------------------+-----------------+---------------------+---------------------+--------------------+--------------------+----------------+-----------------------+-------------------+------------------------+-------------------------+--------------------+----------------+-----------------+---------------+-----------------+--------------+
; STATE.STIDLE            ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 0            ;
; STATE.STCHKLOOP         ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 1               ; 1            ;
; STATE.STRDCPU           ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 1             ; 0               ; 1            ;
; STATE.STWAITCPU         ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 1               ; 0             ; 0               ; 1            ;
; STATE.STRDVRAM          ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 1              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWAITRDVRAM      ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 1                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STPOINTWAITRDVRAM ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 1                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STSRCHWAITRDVRAM  ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 1                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STPRERDVRAM       ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 1                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWAITPRERDVRAM   ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 1                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWRVRAM          ; 0               ; 0                   ; 0                   ; 0                  ; 0                  ; 1              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STWAITWRVRAM      ; 0               ; 0                   ; 0                   ; 0                  ; 1                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STLINENEWPOS      ; 0               ; 0                   ; 0                   ; 1                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STLINECHKLOOP     ; 0               ; 0                   ; 1                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STSRCHCHKLOOP     ; 0               ; 1                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
; STATE.STEXECEND         ; 1               ; 0                   ; 0                   ; 0                  ; 0                  ; 0              ; 0                     ; 0                 ; 0                      ; 0                       ; 0                  ; 0              ; 0               ; 0             ; 0               ; 1            ;
+-------------------------+-----------------+---------------------+---------------------+--------------------+--------------------+----------------+-----------------------+-------------------+------------------------+-------------------------+--------------------+----------------+-----------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE                                            ;
+----------------------------+-------------------------+----------------------------+----------------------+
; Name                       ; SPSTATE.SPSTATE_PREPARE ; SPSTATE.SPSTATE_YTEST_DRAW ; SPSTATE.SPSTATE_IDLE ;
+----------------------------+-------------------------+----------------------------+----------------------+
; SPSTATE.SPSTATE_IDLE       ; 0                       ; 0                          ; 0                    ;
; SPSTATE.SPSTATE_YTEST_DRAW ; 0                       ; 1                          ; 1                    ;
; SPSTATE.SPSTATE_PREPARE    ; 1                       ; 0                          ; 1                    ;
+----------------------------+-------------------------+----------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE                                ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; Name               ; FF_SSTATE.SSTATE_D ; FF_SSTATE.SSTATE_C ; FF_SSTATE.SSTATE_B ; FF_SSTATE.SSTATE_A ;
+--------------------+--------------------+--------------------+--------------------+--------------------+
; FF_SSTATE.SSTATE_A ; 0                  ; 0                  ; 0                  ; 0                  ;
; FF_SSTATE.SSTATE_B ; 0                  ; 0                  ; 1                  ; 1                  ;
; FF_SSTATE.SSTATE_C ; 0                  ; 1                  ; 0                  ; 1                  ;
; FF_SSTATE.SSTATE_D ; 1                  ; 0                  ; 0                  ; 1                  ;
+--------------------+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|eseps2:U06|ff_matupd_state                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------+-----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------------+-----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------------+--------------------------------+---------------------------------+
; Name                                       ; ff_matupd_state.MATUPD_ST_MATRIX_WRITE2 ; ff_matupd_state.MATUPD_ST_MATRIX_READ2_RES ; ff_matupd_state.MATUPD_ST_MATRIX_READ2_REQ ; ff_matupd_state.MATUPD_ST_KEYMAP_READ2 ; ff_matupd_state.MATUPD_ST_MATRIX_WRITE1 ; ff_matupd_state.MATUPD_ST_MATRIX_READ1_RES ; ff_matupd_state.MATUPD_ST_MATRIX_READ1_REQ ; ff_matupd_state.MATUPD_ST_KEYMAP_READ1 ; ff_matupd_state.MATUPD_ST_IDLE ; ff_matupd_state.MATUPD_ST_RESET ;
+--------------------------------------------+-----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------------+-----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------------+--------------------------------+---------------------------------+
; ff_matupd_state.MATUPD_ST_RESET            ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                              ; 0                               ;
; ff_matupd_state.MATUPD_ST_IDLE             ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 1                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_KEYMAP_READ1     ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                                       ; 0                                          ; 0                                          ; 1                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_MATRIX_READ1_REQ ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                                       ; 0                                          ; 1                                          ; 0                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_MATRIX_READ1_RES ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                                       ; 1                                          ; 0                                          ; 0                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_MATRIX_WRITE1    ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 1                                       ; 0                                          ; 0                                          ; 0                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_KEYMAP_READ2     ; 0                                       ; 0                                          ; 0                                          ; 1                                      ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_MATRIX_READ2_REQ ; 0                                       ; 0                                          ; 1                                          ; 0                                      ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_MATRIX_READ2_RES ; 0                                       ; 1                                          ; 0                                          ; 0                                      ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                              ; 1                               ;
; ff_matupd_state.MATUPD_ST_MATRIX_WRITE2    ; 1                                       ; 0                                          ; 0                                          ; 0                                      ; 0                                       ; 0                                          ; 0                                          ; 0                                      ; 0                              ; 1                               ;
+--------------------------------------------+-----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------------+-----------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------------------+--------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |emsx_top|eseps2:U06|ff_ps2_state                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------+------------------------------+--------------------------+------------------------------+-----------------------------+------------------------------+--------------------------------+-----------------------------+-----------------------------+------------------------------+--------------------------------+--------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                           ; ff_ps2_state.PS2_ST_RCV_SCAN ; ff_ps2_state.PS2_ST_IDLE ; ff_ps2_state.PS2_ST_RCV_ACK4 ; ff_ps2_state.PS2_ST_SND_OPT ; ff_ps2_state.PS2_ST_RCV_ACK3 ; ff_ps2_state.PS2_ST_SND_SETMON ; ff_ps2_state.PS2_ST_RCV_IDH ; ff_ps2_state.PS2_ST_RCV_IDL ; ff_ps2_state.PS2_ST_RCV_ACK2 ; ff_ps2_state.PS2_ST_SND_IDREAD ; ff_ps2_state.PS2_ST_RCV_BATCMP ; ff_ps2_state.PS2_ST_RCV_ACK1 ; ff_ps2_state.PS2_ST_SND_RESET ; ff_ps2_state.PS2_ST_RESET ;
+--------------------------------+------------------------------+--------------------------+------------------------------+-----------------------------+------------------------------+--------------------------------+-----------------------------+-----------------------------+------------------------------+--------------------------------+--------------------------------+------------------------------+-------------------------------+---------------------------+
; ff_ps2_state.PS2_ST_RESET      ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 0                         ;
; ff_ps2_state.PS2_ST_SND_RESET  ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 1                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_ACK1   ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 1                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_BATCMP ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 1                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_SND_IDREAD ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 1                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_ACK2   ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 1                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_IDL    ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 1                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_IDH    ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 1                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_SND_SETMON ; 0                            ; 0                        ; 0                            ; 0                           ; 0                            ; 1                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_ACK3   ; 0                            ; 0                        ; 0                            ; 0                           ; 1                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_SND_OPT    ; 0                            ; 0                        ; 0                            ; 1                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_ACK4   ; 0                            ; 0                        ; 1                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_IDLE       ; 0                            ; 1                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
; ff_ps2_state.PS2_ST_RCV_SCAN   ; 1                            ; 0                        ; 0                            ; 0                           ; 0                            ; 0                              ; 0                           ; 0                           ; 0                            ; 0                              ; 0                              ; 0                            ; 0                             ; 1                         ;
+--------------------------------+------------------------------+--------------------------+------------------------------+-----------------------------+------------------------------+--------------------------------+-----------------------------+-----------------------------+------------------------------+--------------------------------+--------------------------------+------------------------------+-------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal                                                                        ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Scanlines[0]                                                                  ; Stuck at GND due to stuck port data_in                                                    ;
; ff_psg[0,1,15]                                                                ; Stuck at GND due to stuck port data_in                                                    ;
; pDac_SR[4]~en                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; pDac_SR[1]~reg0                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; jSltScc1                                                                      ; Stuck at GND due to stuck port data_in                                                    ;
; jSltScc2                                                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|dbi[0..7]                                        ; Lost fanout                                                                               ;
; megaram:U31_1|scc_wave:SccCh|dbi[0..7]                                        ; Lost fanout                                                                               ;
; SdrSize[1]                                                                    ; Stuck at VCC due to stuck port data_in                                                    ;
; ff_dip_req[3..6]                                                              ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[2]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[1]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[0]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[5]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[4]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[5]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[4]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[3]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[0]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[1]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[2]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[3]~en                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[4..7]              ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[4..7]             ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_VRAM_ADDR[0,1]                          ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[7..31]                                 ; Stuck at GND due to stuck port data_in                                                    ;
; rtc:U07|ram:u_mem|iadr[6,7]                                                   ; Stuck at GND due to stuck port data_in                                                    ;
; eseps2:U06|ff_ps2_clk                                                         ; Stuck at GND due to stuck port data_in                                                    ;
; eseps2:U06|ram:u_matrix_ram|iadr[4..7]                                        ; Stuck at GND due to stuck port data_in                                                    ;
; T80a:U01|T80:u0|OldNMI_n                                                      ; Lost fanout                                                                               ;
; T80a:U01|T80:u0|BusReq_s                                                      ; Stuck at GND due to stuck port data_in                                                    ;
; T80a:U01|T80:u0|BusAck                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|prev_scan[0,1]                                          ; Lost fanout                                                                               ;
; megaram:U31_2|SccBank0[7]                                                     ; Lost fanout                                                                               ;
; megaram:U31_2|SccBank2[7]                                                     ; Lost fanout                                                                               ;
; megaram:U31_2|SccModeA[4,6]                                                   ; Lost fanout                                                                               ;
; megaram:U31_1|SccBank0[7]                                                     ; Lost fanout                                                                               ;
; megaram:U31_1|SccBank2[7]                                                     ; Lost fanout                                                                               ;
; megaram:U31_1|SccModeA[4,6]                                                   ; Lost fanout                                                                               ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[3,7]                     ; Lost fanout                                                                               ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[3..7]                     ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[0]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[1]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[2]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[3]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[4]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[5]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[6]~en                                                         ; Lost fanout                                                                               ;
; VDP:U20|PRAMDBO[7]~en                                                         ; Lost fanout                                                                               ;
; switched_io_ports:U35|VDP_ID[0,2..4]                                          ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|LOCALDOTCOUNTERX[0]                 ; Stuck at GND due to stuck port data_in                                                    ;
; T80a:U01|T80:u0|NMI_s                                                         ; Stuck at GND due to stuck port data_in                                                    ;
; T80a:U01|T80:u0|NMICycle                                                      ; Stuck at GND due to stuck port data_in                                                    ;
; wifi:uwifi|out_uart_status[7]                                                 ; Merged with wifi:uwifi|out_uart_status[6]                                                 ;
; ff_scc[14]                                                                    ; Merged with ff_scc[15]                                                                    ;
; ff_tr_pcm[10..14]                                                             ; Merged with ff_tr_pcm[15]                                                                 ;
; ff_tr_pcm[0,1]                                                                ; Merged with ff_tr_pcm[2]                                                                  ;
; megaram:U31_1|SccModeB[4]                                                     ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_2|SccBank2[0,4]                                                   ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_1|SccBank2[0,4,5]                                                 ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_1|SccModeB[5]                                                     ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_1|SccBank3[7]                                                     ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_1|SccBank2[3]                                                     ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_2|SccBank3[7]                                                     ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_1|SccBank2[2]                                                     ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_2|SccBank2[2,3]                                                   ; Merged with megaram:U31_2|SccBank2[5]                                                     ;
; megaram:U31_1|SccBank2[1]                                                     ; Merged with megaram:U31_2|SccBank2[1]                                                     ;
; megaram:U31_2|SccModeB[4]                                                     ; Merged with megaram:U31_2|SccModeB[5]                                                     ;
; VENCODE:U21|FF_TABLEDAT[6,7]                                                  ; Merged with VENCODE:U21|FF_TABLEDAT[5]                                                    ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[0]                ; Merged with VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[0]                 ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[1]                ; Merged with VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[1]                 ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[2]                ; Merged with VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[2]                 ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[3]                ; Merged with VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[3]                 ;
; VDP:U20|VDP_SSG:U_SSG|FF_RIGHT_MASK[4..7]                                     ; Merged with VDP:U20|VDP_SSG:U_SSG|FF_RIGHT_MASK[3]                                        ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[1] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[1] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[1] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[1] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[0] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[0] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[0] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[0] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[2] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[2] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[2] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[2] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[3] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[3] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[3] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[3] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[4] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[4] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[4] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[4] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[5] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[5] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[5] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[5] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[6] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[6] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[6] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[6] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[7] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[7] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[7] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[7] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[8] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[8] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[8] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[8] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IADDRESS[9] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[9] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IADDRESS[9] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[9] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[1] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[1] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[1] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[1] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[0] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[0] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[0] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[0] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[2] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[2] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[2] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[2] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[3] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[3] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[3] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[3] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[4] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[4] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[4] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[4] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[5] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[5] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[5] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[5] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[6] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[6] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[6] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[6] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[7] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[7] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[7] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[7] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[8] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[8] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[8] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[8] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IADDRESS[9] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[9] ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IADDRESS[9] ; Merged with VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[9] ;
; switched_io_ports:U35|OFFSET_Y[6]                                             ; Merged with switched_io_ports:U35|OFFSET_Y[5]                                             ;
; psg:U30|psgregptr[3]                                                          ; Merged with psg:U30|psg_wave:u_psgch|PsgRegPtr[3]                                         ;
; psg:U30|psgregptr[2]                                                          ; Merged with psg:U30|psg_wave:u_psgch|PsgRegPtr[2]                                         ;
; psg:U30|psgregptr[1]                                                          ; Merged with psg:U30|psg_wave:u_psgch|PsgRegPtr[1]                                         ;
; psg:U30|psgregptr[0]                                                          ; Merged with psg:U30|psg_wave:u_psgch|PsgRegPtr[0]                                         ;
; VENCODE:U21|FF_VCOUNTER[8]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[8]                                                 ;
; VENCODE:U21|FF_VCOUNTER[7]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[7]                                                 ;
; VENCODE:U21|FF_VCOUNTER[6]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[6]                                                 ;
; VENCODE:U21|FF_VCOUNTER[5]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[5]                                                 ;
; VENCODE:U21|FF_VCOUNTER[4]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[4]                                                 ;
; VENCODE:U21|FF_VCOUNTER[3]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[3]                                                 ;
; VENCODE:U21|FF_VCOUNTER[2]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[2]                                                 ;
; VENCODE:U21|FF_VCOUNTER[1]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[1]                                                 ;
; VENCODE:U21|FF_VCOUNTER[0]                                                    ; Merged with VENCODE:U21|FF_PAL_DET_CNT[0]                                                 ;
; VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[7,8]                               ; Merged with VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[6]                                 ;
; eseps2:U06|ff_ps2_snd_dat[6,7]                                                ; Merged with eseps2:U06|ff_ps2_snd_dat[5]                                                  ;
; megaram:U31_2|SccBank2[5]                                                     ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|SccModeB[5]                                                     ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|flag                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|flag                                                            ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_req_dl                                        ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_vol_ch_b[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_vol_ch_c[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_vol_ch_d[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_vol_ch_e[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_ch_sel[0..4]                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|reg_mode_sel[5]                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_1|scc_wave:SccCh|ff_wave_ce                                       ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_wave_ce_dl                                    ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_req_dl                                        ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[0..11]                             ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_vol_ch_b[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_vol_ch_c[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_vol_ch_d[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_vol_ch_e[0..3]                               ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_ch_sel[0..4]                                 ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|reg_mode_sel[5]                                  ; Stuck at GND due to stuck port clock_enable                                               ;
; megaram:U31_2|scc_wave:SccCh|ff_wave_ce                                       ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_wave_ce_dl                                    ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_wave_dat[0..7]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_wave_dat[0..7]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|WavCpy                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_rst_ch_a                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_rst_ch_b                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_rst_ch_c                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_rst_ch_d                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_rst_ch_e                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|WavCpy                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_rst_ch_a                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_rst_ch_b                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_rst_ch_c                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_rst_ch_d                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_rst_ch_e                                      ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[1..4]                           ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[0..11]                               ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[0..4]                                ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[1..4]                           ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[0]                              ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[0]                              ; Stuck at GND due to stuck port data_in                                                    ;
; pDac_SR[4]~reg0                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[3]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[2]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[1]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joya[0]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[0]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[3]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[2]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; psg:U30|joyb[1]~reg0                                                          ; Stuck at GND due to stuck port data_in                                                    ;
; eseps2:U06|ff_ps2_dat                                                         ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_mix[0..14]                                    ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_wave[1..14]                                   ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_mix[0..14]                                    ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_wave[1..14]                                   ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_2|scc_wave:SccCh|ff_wave[0]                                       ; Stuck at GND due to stuck port data_in                                                    ;
; megaram:U31_1|scc_wave:SccCh|ff_wave[0]                                       ; Stuck at GND due to stuck port data_in                                                    ;
; ff_prescc[0..15]                                                              ; Stuck at GND due to stuck port data_in                                                    ;
; ff_scc[0..13,15]                                                              ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_SSG:U_SSG|FF_PRE_X_CNT_START1[5]                                  ; Merged with psg:U30|rega[6]                                                               ;
; eseps2:U06|ff_div[0]                                                          ; Merged with psg:U30|psg_wave:u_psgch|PsgClkEna[0]                                         ;
; VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[0..5]                              ; Lost fanout                                                                               ;
; T80a:U01|T80:u0|MULU_Prod32[0..27]                                            ; Lost fanout                                                                               ;
; T80a:U01|T80:u0|MULU_Fakt1[0..15]                                             ; Lost fanout                                                                               ;
; T80a:U01|T80:u0|MULU_Prod32[28..31]                                           ; Lost fanout                                                                               ;
; eseps2:U06|keymap:u_keymap|ff_dbi[0..7]                                       ; Lost fanout                                                                               ;
; SdrAdr[12]                                                                    ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|OFFSET_Y[5]                                             ; Stuck at GND due to stuck port data_in                                                    ;
; SdrCmd[3]                                                                     ; Stuck at GND due to stuck port data_in                                                    ;
; VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[6]                                 ; Lost fanout                                                                               ;
; ff_pre_dacin[1]                                                               ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[7]~28                                       ;
; eseps2:U06|keymap:u_keymap|ff_dbi[7]~28                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[6]~24                                       ;
; eseps2:U06|keymap:u_keymap|ff_dbi[6]~24                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[5]~20                                       ;
; eseps2:U06|keymap:u_keymap|ff_dbi[5]~20                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[4]~16                                       ;
; eseps2:U06|keymap:u_keymap|ff_dbi[4]~16                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[3]~12                                       ;
; eseps2:U06|keymap:u_keymap|ff_dbi[3]~12                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[2]~8                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[2]~8                                        ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[1]~4                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[1]~4                                        ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~0                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[1]~7                                        ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[2]~11                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[3]~15                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[4]~19                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[5]~23                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[6]~27                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; eseps2:U06|keymap:u_keymap|ff_dbi[7]~31                                       ; Merged with eseps2:U06|keymap:u_keymap|ff_dbi[0]~3                                        ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[24]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[11]                                                 ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[22]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[10]                                                 ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[20]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[9]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[18]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[8]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[16]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[7]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[14]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[6]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[12]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[5]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[10]                                    ; Merged with wifi:uwifi|FIFO:U2|tail_s[4]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[8]                                     ; Merged with wifi:uwifi|FIFO:U2|tail_s[3]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[6]                                     ; Merged with wifi:uwifi|FIFO:U2|tail_s[2]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[4]                                     ; Merged with wifi:uwifi|FIFO:U2|tail_s[1]                                                  ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[2]                                     ; Merged with wifi:uwifi|FIFO:U2|tail_s[0]                                                  ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[1]                            ; Merged with T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[1]                            ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[2]                            ; Merged with T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[2]                            ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[3]                            ; Merged with T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[3]                            ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[4]                            ; Merged with T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[4]                            ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[5]                            ; Merged with T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[5]                            ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[6]                            ; Merged with T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[6]                            ;
; eseps2:U06|ff_matupd_state~14                                                 ; Lost fanout                                                                               ;
; eseps2:U06|ff_matupd_state~15                                                 ; Lost fanout                                                                               ;
; eseps2:U06|ff_matupd_state~16                                                 ; Lost fanout                                                                               ;
; eseps2:U06|ff_matupd_state~17                                                 ; Lost fanout                                                                               ;
; eseps2:U06|ff_ps2_state~18                                                    ; Lost fanout                                                                               ;
; eseps2:U06|ff_ps2_state~19                                                    ; Lost fanout                                                                               ;
; eseps2:U06|ff_ps2_state~20                                                    ; Lost fanout                                                                               ;
; eseps2:U06|ff_ps2_state~21                                                    ; Lost fanout                                                                               ;
; wifi:uwifi|my_cmd_state.STATE_CMD_FINISH                                      ; Lost fanout                                                                               ;
; VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_D                        ; Lost fanout                                                                               ;
; wifi:uwifi|my_cmd_state.STATE_CMD_DATA                                        ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|vga_scanlines[1]~reg0                                   ; Merged with switched_io_ports:U35|vga_scanlines[0]~reg0                                   ;
; switched_io_ports:U35|vga_scanlines[0]~reg0                                   ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|io40_n[5]~reg0                                          ; Merged with switched_io_ports:U35|io40_n[0]~reg0                                          ;
; switched_io_ports:U35|io40_n[1]~reg0                                          ; Merged with switched_io_ports:U35|io40_n[0]~reg0                                          ;
; switched_io_ports:U35|io40_n[7]~reg0                                          ; Merged with switched_io_ports:U35|io40_n[2]~reg0                                          ;
; switched_io_ports:U35|io40_n[6]~reg0                                          ; Merged with switched_io_ports:U35|io40_n[2]~reg0                                          ;
; switched_io_ports:U35|io40_n[4]~reg0                                          ; Merged with switched_io_ports:U35|io40_n[2]~reg0                                          ;
; switched_io_ports:U35|ff_dip_ack[4]~reg0                                      ; Merged with switched_io_ports:U35|ff_dip_ack[5]~reg0                                      ;
; switched_io_ports:U35|iPsg2_ena~reg0                                          ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|ff_dip_ack[6]~reg0                                      ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|ff_dip_ack[3]~reg0                                      ; Stuck at GND due to stuck port data_in                                                    ;
; switched_io_ports:U35|ff_dip_ack[5]~reg0                                      ; Stuck at GND due to stuck port data_in                                                    ;
; Total Number of Removed Registers = 825                                       ;                                                                                           ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                               ;
+----------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                  ; Reason for Removal             ; Registers Removed due to This Register                                                  ;
+----------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+
; megaram:U31_2|SccBank2[5]                                      ; Stuck at GND                   ; megaram:U31_1|flag, megaram:U31_1|scc_wave:SccCh|ff_wave_ce,                            ;
;                                                                ; due to stuck port data_in      ; megaram:U31_1|scc_wave:SccCh|ff_wave_ce_dl,                                             ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave_ce,                                                ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave_ce_dl,                                             ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave_dat[3],                                            ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave_dat[2],                                            ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave_dat[1],                                            ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave_dat[0],                                            ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave_dat[1],                                            ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave_dat[0],                                            ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[1],                                       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[2],                                       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[3],                                       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[4],                                       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[1],                                       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[2],                                       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[3],                                       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[4],                                       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ram:wavemem|iadr[0],                                       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ram:wavemem|iadr[0],                                       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[13], megaram:U31_2|scc_wave:SccCh|ff_mix[12],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[11], megaram:U31_2|scc_wave:SccCh|ff_mix[10],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[9], megaram:U31_2|scc_wave:SccCh|ff_mix[8],         ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[7], megaram:U31_2|scc_wave:SccCh|ff_mix[6],         ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[5], megaram:U31_2|scc_wave:SccCh|ff_mix[4],         ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[3], megaram:U31_2|scc_wave:SccCh|ff_mix[2],         ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_mix[1], megaram:U31_2|scc_wave:SccCh|ff_mix[0],         ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[13], megaram:U31_2|scc_wave:SccCh|ff_wave[12],     ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[11], megaram:U31_2|scc_wave:SccCh|ff_wave[10],     ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[9], megaram:U31_2|scc_wave:SccCh|ff_wave[8],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[7], megaram:U31_2|scc_wave:SccCh|ff_wave[6],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[5], megaram:U31_2|scc_wave:SccCh|ff_wave[4],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[3], megaram:U31_2|scc_wave:SccCh|ff_wave[2],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[1], megaram:U31_1|scc_wave:SccCh|ff_mix[13],       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[12], megaram:U31_1|scc_wave:SccCh|ff_mix[11],       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[10], megaram:U31_1|scc_wave:SccCh|ff_mix[9],        ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[8], megaram:U31_1|scc_wave:SccCh|ff_mix[7],         ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[6], megaram:U31_1|scc_wave:SccCh|ff_mix[5],         ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[4], megaram:U31_1|scc_wave:SccCh|ff_mix[3],         ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[2], megaram:U31_1|scc_wave:SccCh|ff_mix[1],         ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_mix[0], megaram:U31_1|scc_wave:SccCh|ff_wave[13],       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave[12], megaram:U31_1|scc_wave:SccCh|ff_wave[11],     ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave[10], megaram:U31_1|scc_wave:SccCh|ff_wave[9],      ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave[8], megaram:U31_1|scc_wave:SccCh|ff_wave[7],       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave[6], megaram:U31_1|scc_wave:SccCh|ff_wave[5],       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave[4], megaram:U31_1|scc_wave:SccCh|ff_wave[3],       ;
;                                                                ;                                ; megaram:U31_1|scc_wave:SccCh|ff_wave[2], megaram:U31_1|scc_wave:SccCh|ff_wave[1],       ;
;                                                                ;                                ; megaram:U31_2|scc_wave:SccCh|ff_wave[0], megaram:U31_1|scc_wave:SccCh|ff_wave[0],       ;
;                                                                ;                                ; ff_prescc[13], ff_prescc[12], ff_prescc[11], ff_prescc[10], ff_prescc[9], ff_prescc[8], ;
;                                                                ;                                ; ff_prescc[7], ff_prescc[6], ff_prescc[5], ff_prescc[4], ff_prescc[3], ff_prescc[2],     ;
;                                                                ;                                ; ff_prescc[1], ff_prescc[0]                                                              ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[4]  ; Stuck at GND                   ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[7],                                 ;
;                                                                ; due to stuck port data_in      ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[6],                                 ;
;                                                                ;                                ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[5],                                 ;
;                                                                ;                                ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[4],                                 ;
;                                                                ;                                ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[3]                                  ;
; T80a:U01|T80:u0|MULU_Prod32[16]                                ; Lost Fanouts                   ; T80a:U01|T80:u0|MULU_Prod32[3], T80a:U01|T80:u0|MULU_Prod32[2],                         ;
;                                                                ;                                ; T80a:U01|T80:u0|MULU_Prod32[1], T80a:U01|T80:u0|MULU_Prod32[0],                         ;
;                                                                ;                                ; T80a:U01|T80:u0|MULU_Fakt1[15]                                                          ;
; T80a:U01|T80:u0|NMICycle                                       ; Stuck at GND                   ; T80a:U01|T80:u0|MULU_Prod32[11], T80a:U01|T80:u0|MULU_Prod32[23],                       ;
;                                                                ; due to stuck port data_in      ; T80a:U01|T80:u0|MULU_Prod32[15]                                                         ;
; megaram:U31_2|scc_wave:SccCh|reg_vol_ch_a[3]                   ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|ff_mix[14], megaram:U31_2|scc_wave:SccCh|ff_wave[14],      ;
;                                                                ; due to stuck port clock_enable ; ff_prescc[14]                                                                           ;
; T80a:U01|T80:u0|MULU_Prod32[4]                                 ; Lost Fanouts                   ; T80a:U01|T80:u0|MULU_Prod32[8], T80a:U01|T80:u0|MULU_Prod32[12],                        ;
;                                                                ;                                ; T80a:U01|T80:u0|MULU_Fakt1[14]                                                          ;
; jSltScc1                                                       ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|dbi[7], megaram:U31_1|scc_wave:SccCh|dbi[7]                ;
;                                                                ; due to stuck port data_in      ;                                                                                         ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|iadr[4] ; Stuck at GND                   ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[7],                                ;
;                                                                ; due to stuck port data_in      ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[3]                                 ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_a[11]                 ; Stuck at GND                   ; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_a[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_a[4]                                             ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_b[11]                 ; Stuck at GND                   ; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_b[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_b[4]                                             ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_c[11]                 ; Stuck at GND                   ; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_c[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_c[4]                                             ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_d[11]                 ; Stuck at GND                   ; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_d[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_d[4]                                             ;
; megaram:U31_1|scc_wave:SccCh|reg_freq_ch_e[11]                 ; Stuck at GND                   ; megaram:U31_1|scc_wave:SccCh|ff_cnt_ch_e[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_1|scc_wave:SccCh|ff_ptr_ch_e[4]                                             ;
; megaram:U31_1|scc_wave:SccCh|reg_vol_ch_a[3]                   ; Stuck at GND                   ; megaram:U31_1|scc_wave:SccCh|ff_mix[14], megaram:U31_1|scc_wave:SccCh|ff_wave[14]       ;
;                                                                ; due to stuck port clock_enable ;                                                                                         ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_a[11]                 ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_a[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_a[4]                                             ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_b[11]                 ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_b[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_b[4]                                             ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_c[11]                 ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_c[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_c[4]                                             ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_d[11]                 ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_d[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_d[4]                                             ;
; megaram:U31_2|scc_wave:SccCh|reg_freq_ch_e[11]                 ; Stuck at GND                   ; megaram:U31_2|scc_wave:SccCh|ff_cnt_ch_e[11],                                           ;
;                                                                ; due to stuck port clock_enable ; megaram:U31_2|scc_wave:SccCh|ff_ptr_ch_e[4]                                             ;
; T80a:U01|T80:u0|MULU_Prod32[5]                                 ; Lost Fanouts                   ; T80a:U01|T80:u0|MULU_Prod32[9], T80a:U01|T80:u0|MULU_Prod32[13]                         ;
; T80a:U01|T80:u0|MULU_Prod32[6]                                 ; Lost Fanouts                   ; T80a:U01|T80:u0|MULU_Prod32[10], T80a:U01|T80:u0|MULU_Prod32[14]                        ;
+----------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3304  ;
; Number of registers using Synchronous Clear  ; 629   ;
; Number of registers using Synchronous Load   ; 197   ;
; Number of registers using Asynchronous Clear ; 1659  ;
; Number of registers using Asynchronous Load  ; 305   ;
; Number of registers using Clock Enable       ; 2276  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; cpuclk                                    ; 5       ;
; rtcclk                                    ; 4       ;
; DisplayMode[1]                            ; 15      ;
; clkdiv[1]                                 ; 2       ;
; wait_n_s                                  ; 2       ;
; clkdiv3[1]                                ; 3       ;
; rtcdiv3[1]                                ; 3       ;
; ff_dip_req[0]                             ; 8       ;
; xSltRst_n                                 ; 26      ;
; clkdiv4[4]                                ; 3       ;
; wifi:uwifi|wait_o                         ; 4       ;
; ff_dip_req[1]                             ; 6       ;
; ff_dip_req[7]                             ; 6       ;
; wifi:uwifi|UART:U1|tx_clock_counter_s[31] ; 9       ;
; portF2[0]                                 ; 1       ;
; megasd:U03|ff_power_on_reset              ; 2       ;
; portF2[1]                                 ; 1       ;
; portF2[2]                                 ; 1       ;
; SdrSize[0]                                ; 2       ;
; rtc:U07|reg_mode[3]                       ; 1       ;
; portF2[3]                                 ; 1       ;
; portF2[4]                                 ; 1       ;
; portF2[5]                                 ; 1       ;
; portF2[6]                                 ; 1       ;
; portF2[7]                                 ; 1       ;
; VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[5] ; 2       ;
; VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[3] ; 2       ;
; VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[6] ; 2       ;
; VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[1] ; 1       ;
; wifi:uwifi|UART:U1|tx_clock_counter_s[0]  ; 2       ;
; wifi:uwifi|UART:U1|rx_clock_counter_s[31] ; 5       ;
; wifi:uwifi|UART:U1|rx_clock_counter_s[0]  ; 3       ;
; Total number of inverted registers = 32   ;         ;
+-------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                           ;
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                                    ; Megafunction                                                                 ; Type ;
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IADDRESS[0..9] ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IMEM_rtl_0 ; RAM  ;
; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IADDRESS[0..9] ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IMEM_rtl_0 ; RAM  ;
; rtc:U07|ram:u_mem|iadr[0..5]                                                     ; rtc:U07|ram:u_mem|blkram_rtl_0                                               ; RAM  ;
; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|iadr[0..3]                 ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|blkram_rtl_0           ; RAM  ;
; T80a:U01|T80:u0|RegAddrC[0..2]                                                   ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0                                     ; RAM  ;
; eseps2:U06|ram:u_matrix_ram|iadr[0..3]                                           ; eseps2:U06|ram:u_matrix_ram|blkram_rtl_0                                     ; RAM  ;
; esepwm:U33|esefir5:U1|tapram:u0|tapout[0..13]                                    ; esepwm:U33|esefir5:U1|tapram:u0|TapMem_rtl_0                                 ; RAM  ;
; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|iadr[0..7]                       ; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|blkram_rtl_0                 ; RAM  ;
; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|iadr[0..7]                        ; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|blkram_rtl_0                  ; RAM  ;
; VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|IADDRESS[0..2]              ; VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|IMEM_rtl_0              ; RAM  ;
; VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|iadr[0..7]               ; VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|blkram_rtl_0         ; RAM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[0]~2                                           ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[1]~6                                           ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[4]~18                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[5]~22                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[6]~26                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[7]~30                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[0]~1                                           ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[1]~5                                           ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[2]~9                                           ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[2]~10                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[3]~13                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[3]~14                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[4]~17                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[5]~21                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[6]~25                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; eseps2:U06|keymap:u_keymap|ff_dbi[7]~29                                          ; eseps2:U06|keymap:u_keymap|Mux7_rtl_0                                        ; ROM  ;
; iplrom:U02|ff_dbi[0..7]                                                          ; iplrom:U02|WideOr0_rtl_0                                                     ; ROM  ;
; VENCODE:U21|FF_TABLEDAT[2..5]                                                    ; VENCODE:U21|Mux3_rtl_0                                                       ; ROM  ;
+----------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                     ;
+-----------------------------------------------------+------------------------------------------+
; Register Name                                       ; RAM Name                                 ;
+-----------------------------------------------------+------------------------------------------+
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[0]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[1]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[2]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[3]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[4]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[5]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[6]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[7]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[8]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[9]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[10] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[11] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[12] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[13] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[14] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[0]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[1]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[2]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[3]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[4]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[5]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[6]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[7]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[8]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[9]  ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[10] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[11] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[12] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[13] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[14] ; T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[0]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[1]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[2]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[3]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[4]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[5]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[6]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[7]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[8]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[9]           ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[10]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[11]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[12]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[13]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[14]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[15]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[16]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[17]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[18]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[19]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[20]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[21]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[22]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[23]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[24]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[25]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[26]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[27]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[28]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[29]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[30]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[31]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
; wifi:uwifi|FIFO:U2|memory_rtl_0_bypass[32]          ; wifi:uwifi|FIFO:U2|memory_rtl_0          ;
+-----------------------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |emsx_top|switched_io_ports:U35|io42_id212[6]~reg0                         ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[9]              ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPCC0FOUNDV                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_PALETTE_ADDR_G5[0]        ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_PAT_GEN[3]          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|GreenLv_cnt[2]                                                   ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|FF_Y_TEST_LISTUP_ADDR[3]             ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |emsx_top|megasd:U03|ff_data_seq[3]                                        ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R25_SP2                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|REG_R27_H_SCROLL[0]          ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|FF_R26_H_SCROLL[7]           ;                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |emsx_top|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2]       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |emsx_top|T80a:U01|T80:u0|ALU_Op_r[0]                                      ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_VIDEO_R[4]                ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |emsx_top|VENCODE:U21|FF_VIDEOY[3]                                         ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|DOTCOUNTER24[2]                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|Read_To_Reg_r[3]                                 ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |emsx_top|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[1]                  ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |emsx_top|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|FF_YJK_B[4]                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FF_BLINK_PERIOD_CNT[3] ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_R[4]             ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[5]          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[2]           ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_G[5]             ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|P_YJK_B[5]             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_STATE                   ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|FF_BLINK_PERIOD_CNT[1]           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_IN[3]         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|ff_tr_pcm[7]                                                     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |emsx_top|T80a:U01|T80:u0|XY_State[0]                                      ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPCOLORCODE[0]                       ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |emsx_top|hybstartcnt[1]                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDXLOW[0]                      ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMACCESSADDR[4]              ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[12]                   ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPVRAMACCESSADDRTMP[2]      ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|LogoRstCnt[5]                                                    ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPP1DATA[1]                 ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |emsx_top|hybtoutcnt[2]                                                    ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|MCycle[2]                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|HardRst_cnt[0]                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|HardRst_cnt[2]                                                   ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPDRAWPATTERN[1]                     ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|BLINK[6]                         ;                            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; |emsx_top|DACin[3]                                                         ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |emsx_top|ff_tr_pcm[4]                                                     ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELOCALPLANENUM[0]            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREPATTERNNUM[1]               ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMCOLOR_IN[1]                 ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[3]                     ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |emsx_top|ff_psg[10]                                                       ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREBLINK[5]                      ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |emsx_top|T80a:U01|T80:u0|TState[2]                                        ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CMR[0]                         ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |emsx_top|eseps2:U06|ff_ps2_snd_dat[5]                                     ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |emsx_top|eseps2:U06|ff_ps2_snd_dat[2]                                     ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPREGPTR[5]                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |emsx_top|logo_timeout[1]                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |emsx_top|pDac_VR[5]~reg0                                                  ;                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; |emsx_top|wifi:uwifi|FIFO:U2|head_s[8]                                     ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[16]        ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |emsx_top|T80a:U01|T80:u0|R[5]                                             ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |emsx_top|switched_io_ports:U35|io40_n[1]~reg0                             ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |emsx_top|switched_io_ports:U35|io40_n[2]~reg0                             ;                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERSTARTOFLINE[5]      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |emsx_top|switched_io_ports:U35|vram_slot_ids[2]~reg0                      ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|COLORDATA[0]           ;                            ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; |emsx_top|eseps2:U06|ff_timer[2]                                           ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[1]                    ;                            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|IRAMADRPREPARE[8]                    ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPARELINENUM[1]                  ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[8]                          ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NY[0]                          ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[2]                        ;                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPPREPAREPLANENUM[4]                 ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |emsx_top|ff_sdr_seq[1]                                                    ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[4]         ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[1]         ;                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[9]         ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|pDac_VB[4]~reg0                                                  ;                            ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |emsx_top|pDac_VG[2]~reg0                                                  ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERNNUM[7]                    ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |emsx_top|T80a:U01|T80:u0|IR[1]                                            ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[6]                ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPLINEBUFDRAWCOLOR[3]                ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[5]          ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PATTERN[5]                       ;                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR17REGNUM[2]              ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|VDPR16PALNUM[3]              ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFOADDR_OUT[1]        ;                            ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; |emsx_top|eseps2:U06|ff_keymap_index[6]                                    ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |emsx_top|eseps2:U06|ff_keymap_index[8]                                    ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[9]                          ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SY[0]                          ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |emsx_top|eseps2:U06|ff_key_bits[3]                                        ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PREPATTERN[2]                    ;                            ;
; 19:1               ; 5 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|DBI[4]                       ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M|FF_REQ_ADDR[12]        ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|T80a:U01|T80:u0|ISet[0]                                          ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; |emsx_top|T80a:U01|T80:u0|BusB[6]                                          ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |emsx_top|T80a:U01|T80:u0|BusA[5]                                          ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|PCOLORCODE[2]          ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |emsx_top|switched_io_ports:U35|io44_id212[2]~reg0                         ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |emsx_top|T80a:U01|T80:u0|TmpAddr[2]                                       ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|T80a:U01|T80:u0|TmpAddr[4]                                       ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |emsx_top|T80a:U01|T80:u0|TmpAddr[13]                                      ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |emsx_top|wifi:uwifi|UART:U1|tx_clock_counter_s[2]                         ;                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[14]                      ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |emsx_top|rtc:U07|reg_sec[1]                                               ;                            ;
; 7:1                ; 22 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; |emsx_top|rtc:U07|ff_1sec_cnt[18]                                          ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[15]              ;                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[12]              ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMX_IN[7]                     ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; |emsx_top|VENCODE:U21|FF_VIDEOC[0]                                         ;                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; |emsx_top|VENCODE:U21|FF_VIDEOV[2]                                         ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; |emsx_top|SdrUdq                                                           ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPINFORAMPATTERN_IN[7]               ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |emsx_top|rtc:U07|reg_sec[4]                                               ;                            ;
; 14:1               ; 7 bits    ; 63 LEs        ; 7 LEs                ; 56 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|TXCHARCOUNTERX[0]                ;                            ;
; 7:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; |emsx_top|wifi:uwifi|UART:U1|rx_clock_counter_s[10]                        ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; |emsx_top|wifi:uwifi|db_o[1]                                               ;                            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; |emsx_top|VDP:U20|VDP_TEXT12:U_VDP_TEXT12|PRAMADR[6]                       ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |emsx_top|rtc:U07|reg_min[2]                                               ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[1]                         ;                            ;
; 10:1               ; 20 bits   ; 120 LEs       ; 20 LEs               ; 100 LEs                ; |emsx_top|wifi:uwifi|qckbase_cnt[10]                                       ;                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |emsx_top|rtc:U07|reg_min[5]                                               ;                            ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |emsx_top|eseps2:U06|ff_matupd_rows[1]                                     ;                            ;
; 37:1               ; 5 bits    ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; |emsx_top|eseps2:U06|ff_ps2_sub_state[2]                                   ;                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; |emsx_top|T80a:U01|T80:u0|PC[3]                                            ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |emsx_top|T80a:U01|T80:u0|PC[8]                                            ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |emsx_top|rtc:U07|reg_hou[3]                                               ;                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; |emsx_top|SdrAdr[10]                                                       ;                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |emsx_top|rtc:U07|reg_wee[1]                                               ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; |emsx_top|rtc:U07|reg_day[4]                                               ;                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; |emsx_top|rtc:U07|reg_day[0]                                               ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; |emsx_top|switched_io_ports:U35|OFFSET_Y[4]                                ;                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; |emsx_top|rtc:U07|reg_mon[3]                                               ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[9]                          ;                            ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DY[4]                          ;                            ;
; 26:1               ; 9 bits    ; 153 LEs       ; 18 LEs               ; 135 LEs                ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|DXTMP[1]                       ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; |emsx_top|rtc:U07|reg_leap[0]                                              ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; |emsx_top|rtc:U07|reg_yea[3]                                               ;                            ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|CLR[4]                         ;                            ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|NXTMP[6]                       ;                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; |emsx_top|rtc:U07|reg_yea[4]                                               ;                            ;
; 16:1               ; 9 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|SXTMP[4]                       ;                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; |emsx_top|switched_io_ports:U35|OFFSET_Y[1]                                ;                            ;
; 20:1               ; 3 bits    ; 39 LEs        ; 6 LEs                ; 33 LEs                 ; |emsx_top|switched_io_ports:U35|RatioMode[2]~reg0                          ;                            ;
; 24:1               ; 2 bits    ; 32 LEs        ; 6 LEs                ; 26 LEs                 ; |emsx_top|switched_io_ports:U35|CustomSpeed[2]~reg0                        ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[0]                  ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[2]                  ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 20 LEs               ; 22 LEs                 ; |emsx_top|SdrAdr[4]                                                        ;                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[5]                  ;                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VRAMWRDATA[7]                  ;                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |emsx_top|switched_io_ports:U35|OpllVol[2]~reg0                            ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |emsx_top|switched_io_ports:U35|SccVol[1]~reg0                             ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |emsx_top|switched_io_ports:U35|PsgVol[2]~reg0                             ;                            ;
; 35:1               ; 3 bits    ; 69 LEs        ; 3 LEs                ; 66 LEs                 ; |emsx_top|VDP:U20|VDPVRAMACCESSADDR[16]                                    ;                            ;
; 35:1               ; 14 bits   ; 322 LEs       ; 28 LEs               ; 294 LEs                ; |emsx_top|VDP:U20|VDPVRAMACCESSADDR[3]                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |emsx_top|portF2[3]                                                        ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |emsx_top|VENCODE:U21|FF_IVIDEOR[0]                                        ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |emsx_top|megasd:U03|ff_send_data[5]                                       ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |emsx_top|eseps2:U06|ff_timer[3]                                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_VGA:U_VDP_VGA|DISP_START_X[3]                        ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|FF_SP_OVERMAP_NUM[0]                 ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |emsx_top|eseps2:U06|ff_matupd_keys[6]                                     ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|DO[0]                                            ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |emsx_top|T80a:U01|T80:u0|SP[5]                                            ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |emsx_top|T80a:U01|T80:u0|SP[9]                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |emsx_top|wifi:uwifi|UART:U1|tx_clock_counter_s[31]                        ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |emsx_top|wifi:uwifi|UART:U1|rx_clock_counter_s[0]                         ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; |emsx_top|T80a:U01|T80:u0|ACC[2]                                           ;                            ;
; 18:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; |emsx_top|T80a:U01|T80:u0|A[1]                                             ;                            ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; |emsx_top|T80a:U01|T80:u0|A[12]                                            ;                            ;
; 16:1               ; 17 bits   ; 170 LEs       ; 119 LEs              ; 51 LEs                 ; |emsx_top|VDP:U20|IRAMADR[13]                                              ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; |emsx_top|T80a:U01|T80:u0|F[5]                                             ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |emsx_top|pLed                                                             ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDPOINT                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDPOINT                        ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |emsx_top|psg:U30|psg_wave:u_psgch|Mux86                                   ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |emsx_top|Mux19                                                            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|Mux38                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu|Q_t                                  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu|DAA_Q[1]                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |emsx_top|VENCODE:U21|C0[3]                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|RegAddrC                                         ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgPtrEnv                               ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |emsx_top|wifi:uwifi|UART:U1|tx_bit_index_s                                ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |emsx_top|wifi:uwifi|UART:U1|rx_bit_index_s                                ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |emsx_top|pLed                                                             ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |emsx_top|wifi:uwifi|my_rx_state                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEADDR[3]               ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEADDR[0]               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|FIFODATA_IN[1]         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |emsx_top|SdrDat                                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|Save_Mux[3]                                      ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgCntEnv                               ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgCntChA                               ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgCntChB                               ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgCntChC                               ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgCntNoise                             ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |emsx_top|VDP:U20|PVIDEOG[4]                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |emsx_top|VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE                    ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu|Mux9                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu|DAA_Q[7]                             ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs|Mux9                                ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|RegDIH[5]                                        ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|T80_Reg:Regs|Mux21                               ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Mux24                          ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|RDPOINT                        ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |emsx_top|psg:U30|psg_wave:u_psgch|PsgIndex                                ;                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; |emsx_top|wifi:uwifi|FIFO:U2|tail_s                                        ;                            ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu|Mux34                                ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |emsx_top|T80a:U01|T80:u0|RegAddrA[0]                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |emsx_top|pLed                                                             ;                            ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|VDPVRAMACCESSY                 ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |emsx_top|wifi:uwifi|my_cmd_state                                          ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|wifi:uwifi|my_tx_state                                           ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|SPSTATE                              ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; |emsx_top|T80a:U01|T80:u0|T80_ALU:alu|Mux31                                ;                            ;
; 8:1                ; 18 bits   ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; |emsx_top|VDP:U20|VDP_SPRITE:U_SPRITE|VDPS5S6SPCOLLISIONYV                 ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |emsx_top|VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC|W_FORE_COLOR[2]              ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; |emsx_top|count                                                            ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |emsx_top|T80a:U01|T80:u0|RegWEL                                           ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|Add8                           ;                            ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; |emsx_top|eseps2:U06|ff_matupd_state                                       ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |emsx_top|eseps2:U06|ff_matupd_state                                       ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |emsx_top|eseps2:U06|ff_matupd_state                                       ;                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE                          ;                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; |emsx_top|VDP:U20|VDP_COMMAND:U_VDP_COMMAND|STATE                          ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |emsx_top|eseps2:U06|ff_ps2_state                                          ;                            ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; |emsx_top|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|Selector5            ;                            ;
; 64:1               ; 3 bits    ; 126 LEs       ; 18 LEs               ; 108 LEs                ; |emsx_top|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|Selector0            ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0|altsyncram_u241:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0|altsyncram_2041:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0|altsyncram_vv31:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0|altsyncram_sv31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_iag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_iag1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0|altsyncram_1041:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0|altsyncram_6dg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0|altsyncram_tv31:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0|altsyncram_mmg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0|altsyncram_r141:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0|altsyncram_9mv:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for iplrom:U02|altsyncram:WideOr0_rtl_0|altsyncram_4iv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for VENCODE:U21|altsyncram:Mux3_rtl_0|altsyncram_agv:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |emsx_top ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; use_midi_g     ; false ; Enumerated                                      ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL4X:U00|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------+
; Parameter Name                ; Value             ; Type                       ;
+-------------------------------+-------------------+----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                    ;
; LPM_HINT                      ; UNUSED            ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 46554             ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                    ;
; LOCK_LOW                      ; 1                 ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                    ;
; SKIP_VCO                      ; OFF               ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                    ;
; BANDWIDTH                     ; 0                 ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 4                 ; Signed Integer             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Signed Integer             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Signed Integer             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                    ;
; VCO_MIN                       ; 0                 ; Untyped                    ;
; VCO_MAX                       ; 0                 ; Untyped                    ;
; VCO_CENTER                    ; 0                 ; Untyped                    ;
; PFD_MIN                       ; 0                 ; Untyped                    ;
; PFD_MAX                       ; 0                 ; Untyped                    ;
; M_INITIAL                     ; 0                 ; Untyped                    ;
; M                             ; 0                 ; Untyped                    ;
; N                             ; 1                 ; Untyped                    ;
; M2                            ; 1                 ; Untyped                    ;
; N2                            ; 1                 ; Untyped                    ;
; SS                            ; 1                 ; Untyped                    ;
; C0_HIGH                       ; 0                 ; Untyped                    ;
; C1_HIGH                       ; 0                 ; Untyped                    ;
; C2_HIGH                       ; 0                 ; Untyped                    ;
; C3_HIGH                       ; 0                 ; Untyped                    ;
; C4_HIGH                       ; 0                 ; Untyped                    ;
; C5_HIGH                       ; 0                 ; Untyped                    ;
; C6_HIGH                       ; 0                 ; Untyped                    ;
; C7_HIGH                       ; 0                 ; Untyped                    ;
; C8_HIGH                       ; 0                 ; Untyped                    ;
; C9_HIGH                       ; 0                 ; Untyped                    ;
; C0_LOW                        ; 0                 ; Untyped                    ;
; C1_LOW                        ; 0                 ; Untyped                    ;
; C2_LOW                        ; 0                 ; Untyped                    ;
; C3_LOW                        ; 0                 ; Untyped                    ;
; C4_LOW                        ; 0                 ; Untyped                    ;
; C5_LOW                        ; 0                 ; Untyped                    ;
; C6_LOW                        ; 0                 ; Untyped                    ;
; C7_LOW                        ; 0                 ; Untyped                    ;
; C8_LOW                        ; 0                 ; Untyped                    ;
; C9_LOW                        ; 0                 ; Untyped                    ;
; C0_INITIAL                    ; 0                 ; Untyped                    ;
; C1_INITIAL                    ; 0                 ; Untyped                    ;
; C2_INITIAL                    ; 0                 ; Untyped                    ;
; C3_INITIAL                    ; 0                 ; Untyped                    ;
; C4_INITIAL                    ; 0                 ; Untyped                    ;
; C5_INITIAL                    ; 0                 ; Untyped                    ;
; C6_INITIAL                    ; 0                 ; Untyped                    ;
; C7_INITIAL                    ; 0                 ; Untyped                    ;
; C8_INITIAL                    ; 0                 ; Untyped                    ;
; C9_INITIAL                    ; 0                 ; Untyped                    ;
; C0_MODE                       ; BYPASS            ; Untyped                    ;
; C1_MODE                       ; BYPASS            ; Untyped                    ;
; C2_MODE                       ; BYPASS            ; Untyped                    ;
; C3_MODE                       ; BYPASS            ; Untyped                    ;
; C4_MODE                       ; BYPASS            ; Untyped                    ;
; C5_MODE                       ; BYPASS            ; Untyped                    ;
; C6_MODE                       ; BYPASS            ; Untyped                    ;
; C7_MODE                       ; BYPASS            ; Untyped                    ;
; C8_MODE                       ; BYPASS            ; Untyped                    ;
; C9_MODE                       ; BYPASS            ; Untyped                    ;
; C0_PH                         ; 0                 ; Untyped                    ;
; C1_PH                         ; 0                 ; Untyped                    ;
; C2_PH                         ; 0                 ; Untyped                    ;
; C3_PH                         ; 0                 ; Untyped                    ;
; C4_PH                         ; 0                 ; Untyped                    ;
; C5_PH                         ; 0                 ; Untyped                    ;
; C6_PH                         ; 0                 ; Untyped                    ;
; C7_PH                         ; 0                 ; Untyped                    ;
; C8_PH                         ; 0                 ; Untyped                    ;
; C9_PH                         ; 0                 ; Untyped                    ;
; L0_HIGH                       ; 1                 ; Untyped                    ;
; L1_HIGH                       ; 1                 ; Untyped                    ;
; G0_HIGH                       ; 1                 ; Untyped                    ;
; G1_HIGH                       ; 1                 ; Untyped                    ;
; G2_HIGH                       ; 1                 ; Untyped                    ;
; G3_HIGH                       ; 1                 ; Untyped                    ;
; E0_HIGH                       ; 1                 ; Untyped                    ;
; E1_HIGH                       ; 1                 ; Untyped                    ;
; E2_HIGH                       ; 1                 ; Untyped                    ;
; E3_HIGH                       ; 1                 ; Untyped                    ;
; L0_LOW                        ; 1                 ; Untyped                    ;
; L1_LOW                        ; 1                 ; Untyped                    ;
; G0_LOW                        ; 1                 ; Untyped                    ;
; G1_LOW                        ; 1                 ; Untyped                    ;
; G2_LOW                        ; 1                 ; Untyped                    ;
; G3_LOW                        ; 1                 ; Untyped                    ;
; E0_LOW                        ; 1                 ; Untyped                    ;
; E1_LOW                        ; 1                 ; Untyped                    ;
; E2_LOW                        ; 1                 ; Untyped                    ;
; E3_LOW                        ; 1                 ; Untyped                    ;
; L0_INITIAL                    ; 1                 ; Untyped                    ;
; L1_INITIAL                    ; 1                 ; Untyped                    ;
; G0_INITIAL                    ; 1                 ; Untyped                    ;
; G1_INITIAL                    ; 1                 ; Untyped                    ;
; G2_INITIAL                    ; 1                 ; Untyped                    ;
; G3_INITIAL                    ; 1                 ; Untyped                    ;
; E0_INITIAL                    ; 1                 ; Untyped                    ;
; E1_INITIAL                    ; 1                 ; Untyped                    ;
; E2_INITIAL                    ; 1                 ; Untyped                    ;
; E3_INITIAL                    ; 1                 ; Untyped                    ;
; L0_MODE                       ; BYPASS            ; Untyped                    ;
; L1_MODE                       ; BYPASS            ; Untyped                    ;
; G0_MODE                       ; BYPASS            ; Untyped                    ;
; G1_MODE                       ; BYPASS            ; Untyped                    ;
; G2_MODE                       ; BYPASS            ; Untyped                    ;
; G3_MODE                       ; BYPASS            ; Untyped                    ;
; E0_MODE                       ; BYPASS            ; Untyped                    ;
; E1_MODE                       ; BYPASS            ; Untyped                    ;
; E2_MODE                       ; BYPASS            ; Untyped                    ;
; E3_MODE                       ; BYPASS            ; Untyped                    ;
; L0_PH                         ; 0                 ; Untyped                    ;
; L1_PH                         ; 0                 ; Untyped                    ;
; G0_PH                         ; 0                 ; Untyped                    ;
; G1_PH                         ; 0                 ; Untyped                    ;
; G2_PH                         ; 0                 ; Untyped                    ;
; G3_PH                         ; 0                 ; Untyped                    ;
; E0_PH                         ; 0                 ; Untyped                    ;
; E1_PH                         ; 0                 ; Untyped                    ;
; E2_PH                         ; 0                 ; Untyped                    ;
; E3_PH                         ; 0                 ; Untyped                    ;
; M_PH                          ; 0                 ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone           ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_USED         ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                    ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                    ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone           ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE             ;
+-------------------------------+-------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80a:U01 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; Mode           ; 0     ; Signed Integer               ;
; R800_MULU      ; 1     ; Signed Integer               ;
; IOWait         ; 1     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80a:U01|T80:u0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; mode           ; 0     ; Signed Integer                      ;
; r800_mulu      ; 1     ; Signed Integer                      ;
; iowait         ; 1     ; Signed Integer                      ;
; flag_c         ; 0     ; Signed Integer                      ;
; flag_n         ; 1     ; Signed Integer                      ;
; flag_p         ; 2     ; Signed Integer                      ;
; flag_x         ; 3     ; Signed Integer                      ;
; flag_h         ; 4     ; Signed Integer                      ;
; flag_y         ; 5     ; Signed Integer                      ;
; flag_z         ; 6     ; Signed Integer                      ;
; flag_s         ; 7     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80a:U01|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; mode           ; 0     ; Signed Integer                                      ;
; r800_mulu      ; 1     ; Signed Integer                                      ;
; flag_c         ; 0     ; Signed Integer                                      ;
; flag_n         ; 1     ; Signed Integer                                      ;
; flag_p         ; 2     ; Signed Integer                                      ;
; flag_x         ; 3     ; Signed Integer                                      ;
; flag_h         ; 4     ; Signed Integer                                      ;
; flag_y         ; 5     ; Signed Integer                                      ;
; flag_z         ; 6     ; Signed Integer                                      ;
; flag_s         ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80a:U01|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; mode           ; 0     ; Signed Integer                                  ;
; flag_c         ; 0     ; Signed Integer                                  ;
; flag_n         ; 1     ; Signed Integer                                  ;
; flag_p         ; 2     ; Signed Integer                                  ;
; flag_x         ; 3     ; Signed Integer                                  ;
; flag_h         ; 4     ; Signed Integer                                  ;
; flag_y         ; 5     ; Signed Integer                                  ;
; flag_z         ; 6     ; Signed Integer                                  ;
; flag_s         ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: eseps2:U06 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; numlk_is_kana  ; 1     ; Unsigned Binary                ;
; numlk_initial  ; 1     ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INTERPO:u_interpo ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; msbi           ; 13    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPF2:u_lpf2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; msbi           ; 13    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: esepwm:U33 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; msbi           ; 13    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: esepwm:U33|esefir5:U1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; msbi           ; 13    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: esepwm:U33|esefir5:U1|tapram:u0 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; msbi           ; 13    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wifi:uwifi|FIFO:U2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 8     ; Signed Integer                         ;
; fifo_depth     ; 2080  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 5                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u241      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 5                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u241      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 5                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u241      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 5                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u241      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 5                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u241      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 5                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_u241      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 4                    ; Untyped                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2041      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 6                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_vv31      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 3                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_sv31      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_iag1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                  ;
; WIDTHAD_A                          ; 3                    ; Untyped                                  ;
; NUMWORDS_A                         ; 8                    ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Untyped                                  ;
; WIDTHAD_B                          ; 3                    ; Untyped                                  ;
; NUMWORDS_B                         ; 8                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_iag1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1041      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 14                   ; Untyped                                      ;
; WIDTHAD_A                          ; 3                    ; Untyped                                      ;
; NUMWORDS_A                         ; 5                    ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 14                   ; Untyped                                      ;
; WIDTHAD_B                          ; 3                    ; Untyped                                      ;
; NUMWORDS_B                         ; 5                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_6dg1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_r141      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_r141      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 31                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                         ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_tv31      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                         ;
; NUMWORDS_A                         ; 2080                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                         ;
; NUMWORDS_B                         ; 2080                 ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_mmg1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone              ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_r141      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0 ;
+------------------------------------+-----------------------------+--------------------------------+
; Parameter Name                     ; Value                       ; Type                           ;
+------------------------------------+-----------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                        ;
; OPERATION_MODE                     ; ROM                         ; Untyped                        ;
; WIDTH_A                            ; 16                          ; Untyped                        ;
; WIDTHAD_A                          ; 10                          ; Untyped                        ;
; NUMWORDS_A                         ; 1024                        ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                        ;
; WIDTH_B                            ; 1                           ; Untyped                        ;
; WIDTHAD_B                          ; 1                           ; Untyped                        ;
; NUMWORDS_B                         ; 1                           ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                        ;
; BYTE_SIZE                          ; 8                           ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                        ;
; INIT_FILE                          ; uMSX_EdFJ.emsx_top0.rtl.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone                     ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9mv              ; Untyped                        ;
+------------------------------------+-----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: iplrom:U02|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+-----------------------------+-------------------+
; Parameter Name                     ; Value                       ; Type              ;
+------------------------------------+-----------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped           ;
; OPERATION_MODE                     ; ROM                         ; Untyped           ;
; WIDTH_A                            ; 8                           ; Untyped           ;
; WIDTHAD_A                          ; 9                           ; Untyped           ;
; NUMWORDS_A                         ; 512                         ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped           ;
; WIDTH_B                            ; 1                           ; Untyped           ;
; WIDTHAD_B                          ; 1                           ; Untyped           ;
; NUMWORDS_B                         ; 1                           ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped           ;
; BYTE_SIZE                          ; 8                           ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped           ;
; INIT_FILE                          ; uMSX_EdFJ.emsx_top1.rtl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped           ;
; ENABLE_ECC                         ; FALSE                       ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone                     ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_4iv              ; Untyped           ;
+------------------------------------+-----------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VENCODE:U21|altsyncram:Mux3_rtl_0 ;
+------------------------------------+-----------------------------+-----------------+
; Parameter Name                     ; Value                       ; Type            ;
+------------------------------------+-----------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped         ;
; OPERATION_MODE                     ; ROM                         ; Untyped         ;
; WIDTH_A                            ; 4                           ; Untyped         ;
; WIDTHAD_A                          ; 5                           ; Untyped         ;
; NUMWORDS_A                         ; 32                          ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped         ;
; WIDTH_B                            ; 1                           ; Untyped         ;
; WIDTHAD_B                          ; 1                           ; Untyped         ;
; NUMWORDS_B                         ; 1                           ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped         ;
; BYTE_SIZE                          ; 8                           ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped         ;
; INIT_FILE                          ; uMSX_EdFJ.emsx_top2.rtl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped         ;
; ENABLE_ECC                         ; FALSE                       ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone                     ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_agv              ; Untyped         ;
+------------------------------------+-----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult3     ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 11       ; Untyped             ;
; LPM_WIDTHR                                     ; 11       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult2     ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult1     ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VENCODE:U21|lpm_mult:Mult0     ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6        ; Untyped             ;
; LPM_WIDTHB                                     ; 6        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: esepwm:U33|esefir5:U1|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 14       ; Untyped                   ;
; LPM_WIDTHB                                     ; 7        ; Untyped                   ;
; LPM_WIDTHP                                     ; 21       ; Untyped                   ;
; LPM_WIDTHR                                     ; 21       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_evs ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                            ;
+------------------------------------------------+----------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 15       ; Untyped                                         ;
; LPM_WIDTHB                                     ; 4        ; Untyped                                         ;
; LPM_WIDTHP                                     ; 19       ; Untyped                                         ;
; LPM_WIDTHR                                     ; 19       ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                         ;
; LATENCY                                        ; 0        ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                         ;
; USE_EAB                                        ; OFF      ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_gos ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                         ;
+------------------------------------------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8        ; Untyped             ;
; LPM_WIDTHB                                     ; 3        ; Untyped             ;
; LPM_WIDTHP                                     ; 11       ; Untyped             ;
; LPM_WIDTHR                                     ; 11       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7        ; Untyped             ;
; LPM_WIDTHB                                     ; 3        ; Untyped             ;
; LPM_WIDTHP                                     ; 10       ; Untyped             ;
; LPM_WIDTHR                                     ; 10       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9        ; Untyped             ;
; LPM_WIDTHB                                     ; 3        ; Untyped             ;
; LPM_WIDTHP                                     ; 12       ; Untyped             ;
; LPM_WIDTHR                                     ; 12       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; PLL4X:U00|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 46554                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                      ;
; Entity Instance                           ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                       ;
;     -- NUMWORDS_A                         ; 640                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|altsyncram:IMEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                       ;
;     -- NUMWORDS_A                         ; 640                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|altsyncram:IMEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                       ;
;     -- NUMWORDS_A                         ; 640                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|altsyncram:IMEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                       ;
;     -- NUMWORDS_A                         ; 640                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|altsyncram:IMEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                       ;
;     -- NUMWORDS_A                         ; 640                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|altsyncram:IMEM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 5                                                                                       ;
;     -- NUMWORDS_A                         ; 640                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 4                                                                                       ;
;     -- NUMWORDS_A                         ; 64                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 6                                                                                       ;
;     -- NUMWORDS_A                         ; 16                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 3                                                                                       ;
;     -- NUMWORDS_A                         ; 16                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 16                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 14                                                                                      ;
;     -- NUMWORDS_A                         ; 5                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 14                                                                                      ;
;     -- NUMWORDS_B                         ; 5                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|altsyncram:blkram_rtl_0                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 31                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 2080                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                       ;
;     -- NUMWORDS_B                         ; 2080                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|altsyncram:blkram_rtl_0         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; iplrom:U02|altsyncram:WideOr0_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; VENCODE:U21|altsyncram:Mux3_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 9                                                          ;
; Entity Instance                       ; VENCODE:U21|lpm_mult:Mult3                                 ;
;     -- LPM_WIDTHA                     ; 5                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                          ;
;     -- LPM_WIDTHP                     ; 11                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; VENCODE:U21|lpm_mult:Mult2                                 ;
;     -- LPM_WIDTHA                     ; 6                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                          ;
;     -- LPM_WIDTHP                     ; 12                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; VENCODE:U21|lpm_mult:Mult1                                 ;
;     -- LPM_WIDTHA                     ; 6                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                          ;
;     -- LPM_WIDTHP                     ; 12                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; VENCODE:U21|lpm_mult:Mult0                                 ;
;     -- LPM_WIDTHA                     ; 6                                                          ;
;     -- LPM_WIDTHB                     ; 6                                                          ;
;     -- LPM_WIDTHP                     ; 12                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; esepwm:U33|esefir5:U1|lpm_mult:Mult0                       ;
;     -- LPM_WIDTHA                     ; 14                                                         ;
;     -- LPM_WIDTHB                     ; 7                                                          ;
;     -- LPM_WIDTHP                     ; 21                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                         ;
;     -- LPM_WIDTHB                     ; 4                                                          ;
;     -- LPM_WIDTHP                     ; 19                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; lpm_mult:Mult1                                             ;
;     -- LPM_WIDTHA                     ; 8                                                          ;
;     -- LPM_WIDTHB                     ; 3                                                          ;
;     -- LPM_WIDTHP                     ; 11                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; lpm_mult:Mult2                                             ;
;     -- LPM_WIDTHA                     ; 7                                                          ;
;     -- LPM_WIDTHB                     ; 3                                                          ;
;     -- LPM_WIDTHP                     ; 10                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
; Entity Instance                       ; lpm_mult:Mult0                                             ;
;     -- LPM_WIDTHA                     ; 9                                                          ;
;     -- LPM_WIDTHB                     ; 3                                                          ;
;     -- LPM_WIDTHP                     ; 12                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wifi:uwifi|UART:U1"                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_prescaler_i[4..3]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uart_prescaler_i[13..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart_prescaler_i[2..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart_prescaler_i[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tx_byte_finished_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tr_pcm:U40"                                                                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wave_in ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switched_io_ports:U35"                                                                                                  ;
+------------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity         ; Details                                                                                             ;
+------------------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; ack              ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; io41_id212_n     ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; io42_id212[7..6] ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; io43_id212[7..6] ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; io43_id212[4..0] ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; opllvol          ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; tpanaredir       ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; v9938_n          ; Bidir  ; Warning          ; Stuck at VCC                                                                                        ;
; v9938_n          ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; mapper_req       ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; megasd_req       ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; red_sta          ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; rstreq_sta       ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; defkmap          ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; ff_dip_ack       ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; warmmsxlogo      ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; jis2_ena         ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; islt1_linear     ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; islt2_linear     ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; slot0_req        ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; vga_scanlines    ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; btn_scan         ; Input  ; Info             ; Stuck at VCC                                                                                        ;
; mapper0_req      ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; mapper0_ack      ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; ipsg2_ena        ; Bidir  ; Warning          ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "megaram:U31_2"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; req    ; Input  ; Info     ; Stuck at GND                                                                        ;
; ramwrt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramadr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramdbo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wavr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "megaram:U31_1"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; req       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ramwrt    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramadr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramdbo    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mapsel[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wavr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "psg:U30"                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ack     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keymode ; Input  ; Info     ; Stuck at VCC                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; adr[7..4] ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB" ;
+-----------+-------+----------+-----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                             ;
+-----------+-------+----------+-----------------------------------------------------+
; adr[7..4] ; Input ; Info     ; Stuck at GND                                        ;
+-----------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM"                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data[31] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[31]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:U20|VDP_SSG:U_SSG"                                                                                                                                        ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                      ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reg_r19_hsync_int_line ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; we   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VDP:U20"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ack      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pramoe_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; blank_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtc:U07|ram:u_mem"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; adr[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dbi[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rtc:U07"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "eseps2:U06|ram:u_matrix_ram" ;
+-----------+-------+----------+--------------------------+
; Port      ; Type  ; Severity ; Details                  ;
+-----------+-------+----------+--------------------------+
; adr[7..4] ; Input ; Info     ; Stuck at GND             ;
+-----------+-------+----------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eseps2:U06"                                                                                                    ;
+---------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity         ; Details                                                                                             ;
+---------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Caps    ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; Kana    ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
; Paus    ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; Scro    ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; Reso    ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
; CmtScro ; Input  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input"  ;
+---------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapper:U05"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramadr[19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramdbo     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "megasd:U03"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ramadr[19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80a:U01|T80:u0"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80a:U01"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; r800_mode ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmi_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halt_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scc_mix_mul:u_mul"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; c[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 18 20:43:20 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uMSX_EdFJ -c emsx_top
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: Found 2 design units, including 1 entities, in source file src/video/vdp.vhd
    Info: Found design unit 1: VDP-RTL
    Info: Found entity 1: VDP
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_colordec.vhd
    Info: Found design unit 1: VDP_COLORDEC-RTL
    Info: Found entity 1: VDP_COLORDEC
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_command.vhd
    Info: Found design unit 1: VDP_COMMAND-RTL
    Info: Found entity 1: VDP_COMMAND
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_doublebuf.vhd
    Info: Found design unit 1: VDP_DOUBLEBUF-RTL
    Info: Found entity 1: VDP_DOUBLEBUF
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_graphic123m.vhd
    Info: Found design unit 1: VDP_GRAPHIC123M-RTL
    Info: Found entity 1: VDP_GRAPHIC123M
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_graphic4567.vhd
    Info: Found design unit 1: VDP_GRAPHIC4567-RTL
    Info: Found entity 1: VDP_GRAPHIC4567
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_hvcounter.vhd
    Info: Found design unit 1: VDP_HVCOUNTER-RTL
    Info: Found entity 1: VDP_HVCOUNTER
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_interrupt.vhd
    Info: Found design unit 1: VDP_INTERRUPT-RTL
    Info: Found entity 1: VDP_INTERRUPT
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_linebuf.vhd
    Info: Found design unit 1: VDP_LINEBUF-RTL
    Info: Found entity 1: VDP_LINEBUF
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_ntsc_pal.vhd
    Info: Found design unit 1: VDP_NTSC_PAL-RTL
    Info: Found entity 1: VDP_NTSC_PAL
Info: Found 1 design units, including 0 entities, in source file src/video/vdp_package.vhd
    Info: Found design unit 1: VDP_PACKAGE
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_register.vhd
    Info: Found design unit 1: VDP_REGISTER-RTL
    Info: Found entity 1: VDP_REGISTER
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_spinforam.vhd
    Info: Found design unit 1: VDP_SPINFORAM-RTL
    Info: Found entity 1: VDP_SPINFORAM
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_sprite.vhd
    Info: Found design unit 1: VDP_SPRITE-RTL
    Info: Found entity 1: VDP_SPRITE
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_ssg.vhd
    Info: Found design unit 1: VDP_SSG-RTL
    Info: Found entity 1: VDP_SSG
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_text12.vhd
    Info: Found design unit 1: VDP_TEXT12-RTL
    Info: Found entity 1: VDP_TEXT12
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_vga.vhd
    Info: Found design unit 1: VDP_VGA-RTL
    Info: Found entity 1: VDP_VGA
Info: Found 2 design units, including 1 entities, in source file src/video/vdp_wait_control.vhd
    Info: Found design unit 1: VDP_WAIT_CONTROL-RTL
    Info: Found entity 1: VDP_WAIT_CONTROL
Info: Found 2 design units, including 1 entities, in source file src/video/vencode.vhd
    Info: Found design unit 1: VENCODE-RTL
    Info: Found entity 1: VENCODE
Info: Found 1 design units, including 1 entities, in source file src/sound/tr_pcm/tr_pcm.v
    Info: Found entity 1: tr_pcm
Info: Found 2 design units, including 1 entities, in source file src/sound/scc/megaram.vhd
    Info: Found design unit 1: megaram-rtl
    Info: Found entity 1: megaram
Info: Found 6 design units, including 3 entities, in source file src/sound/scc/scc_wave.vhd
    Info: Found design unit 1: scc_wave_mul-rtl
    Info: Found design unit 2: scc_mix_mul-rtl
    Info: Found design unit 3: scc_wave-rtl
    Info: Found entity 1: scc_wave_mul
    Info: Found entity 2: scc_mix_mul
    Info: Found entity 3: scc_wave
Info: Found 2 design units, including 1 entities, in source file src/sound/psg/psg.vhd
    Info: Found design unit 1: psg-rtl
    Info: Found entity 1: psg
Info: Found 2 design units, including 1 entities, in source file src/sound/psg/psg_wave.vhd
    Info: Found design unit 1: psg_wave-rtl
    Info: Found entity 1: psg_wave
Info: Found 8 design units, including 4 entities, in source file src/sound/lpf/lpf.vhd
    Info: Found design unit 1: LPF1-RTL
    Info: Found design unit 2: LPF2-RTL
    Info: Found design unit 3: INTERPO_MUL-RTL
    Info: Found design unit 4: INTERPO-RTL
    Info: Found entity 1: LPF1
    Info: Found entity 2: LPF2
    Info: Found entity 3: INTERPO_MUL
    Info: Found entity 4: INTERPO
Info: Found 2 design units, including 1 entities, in source file src/sound/filter/esefir5.vhd
    Info: Found design unit 1: esefir5-rtl
    Info: Found entity 1: esefir5
Info: Found 2 design units, including 1 entities, in source file src/sound/filter/tapram.vhd
    Info: Found design unit 1: tapram-RTL
    Info: Found entity 1: tapram
Info: Found 2 design units, including 1 entities, in source file src/sound/dac/esepwm.vhd
    Info: Found design unit 1: esepwm-RTL
    Info: Found entity 1: esepwm
Info: Found 2 design units, including 1 entities, in source file src/peripheral/fifo.vhd
    Info: Found design unit 1: FIFO-Behavioral
    Info: Found entity 1: FIFO
Info: Found 2 design units, including 1 entities, in source file src/peripheral/keymap.vhd
    Info: Found design unit 1: keymap-RTL
    Info: Found entity 1: keymap
Info: Found 2 design units, including 1 entities, in source file src/peripheral/mapper.vhd
    Info: Found design unit 1: mapper-rtl
    Info: Found entity 1: mapper
Info: Found 2 design units, including 1 entities, in source file src/peripheral/midi.vhd
    Info: Found design unit 1: midi-Behavior
    Info: Found entity 1: midi
Info: Found 2 design units, including 1 entities, in source file src/peripheral/ram.vhd
    Info: Found design unit 1: ram-RTL
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file src/peripheral/swioports.vhd
    Info: Found design unit 1: switched_io_ports-RTL
    Info: Found entity 1: switched_io_ports
Info: Found 2 design units, including 1 entities, in source file src/peripheral/uart.vhd
    Info: Found design unit 1: UART-RTL
    Info: Found entity 1: UART
Info: Found 2 design units, including 1 entities, in source file src/peripheral/wifi_lite.vhd
    Info: Found design unit 1: wifi-Behavior
    Info: Found entity 1: wifi
Info: Found 2 design units, including 1 entities, in source file src/sys/pll4x.vhd
    Info: Found design unit 1: pll4x-SYN
    Info: Found entity 1: PLL4X
Info: Found 2 design units, including 1 entities, in source file src/cpu/t80.vhd
    Info: Found design unit 1: T80-rtl
    Info: Found entity 1: T80
Info: Found 2 design units, including 1 entities, in source file src/cpu/t80_alu.vhd
    Info: Found design unit 1: T80_ALU-rtl
    Info: Found entity 1: T80_ALU
Info: Found 2 design units, including 1 entities, in source file src/cpu/t80_mcode.vhd
    Info: Found design unit 1: T80_MCode-rtl
    Info: Found entity 1: T80_MCode
Info: Found 1 design units, including 0 entities, in source file src/cpu/t80_pack.vhd
    Info: Found design unit 1: T80_Pack
Info: Found 2 design units, including 1 entities, in source file src/cpu/t80_reg.vhd
    Info: Found design unit 1: T80_Reg-rtl
    Info: Found entity 1: T80_Reg
Info: Found 2 design units, including 1 entities, in source file src/cpu/t80a.vhd
    Info: Found design unit 1: T80a-rtl
    Info: Found entity 1: T80a
Info: Found 2 design units, including 1 entities, in source file src/emsx_top.vhd
    Info: Found design unit 1: emsx_top-RTL
    Info: Found entity 1: emsx_top
Info: Found 1 design units, including 1 entities, in source file src/peripheral/eseps2.v
    Info: Found entity 1: eseps2
Info: Found 1 design units, including 1 entities, in source file src/peripheral/iplrom_304k.v
    Info: Found entity 1: iplrom
Info: Found 1 design units, including 1 entities, in source file src/peripheral/megasd.v
    Info: Found entity 1: megasd
Info: Found 1 design units, including 1 entities, in source file src/peripheral/rtc.v
    Info: Found entity 1: rtc
Info: Elaborating entity "emsx_top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at emsx_top.vhd(1019): used implicit default value for signal "midi_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at emsx_top.vhd(1020): used implicit default value for signal "midi_active_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at emsx_top.vhd(1021): used explicit default value for signal "midi_dout_s" because signal was never assigned a value
Warning (10037): Verilog HDL or VHDL warning at emsx_top.vhd(1184): conditional expression evaluates to a constant
Info: Elaborating entity "scc_mix_mul" for hierarchy "scc_mix_mul:u_mul"
Info: Elaborating entity "PLL4X" for hierarchy "PLL4X:U00"
Info: Elaborating entity "altpll" for hierarchy "PLL4X:U00|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL4X:U00|altpll:altpll_component"
Info: Instantiated megafunction "PLL4X:U00|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK1"
    Info: Parameter "extclk0_divide_by" = "1"
    Info: Parameter "extclk0_duty_cycle" = "50"
    Info: Parameter "extclk0_multiply_by" = "4"
    Info: Parameter "extclk0_phase_shift" = "0"
    Info: Parameter "inclk0_input_frequency" = "46554"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_USED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "T80a" for hierarchy "T80a:U01"
Info: Elaborating entity "T80" for hierarchy "T80a:U01|T80:u0"
Info: Elaborating entity "T80_MCode" for hierarchy "T80a:U01|T80:u0|T80_MCode:mcode"
Info: Elaborating entity "T80_ALU" for hierarchy "T80a:U01|T80:u0|T80_ALU:alu"
Info: Elaborating entity "T80_Reg" for hierarchy "T80a:U01|T80:u0|T80_Reg:Regs"
Info: Elaborating entity "iplrom" for hierarchy "iplrom:U02"
Info: Elaborating entity "megasd" for hierarchy "megasd:U03"
Info: Elaborating entity "mapper" for hierarchy "mapper:U05"
Info: Elaborating entity "eseps2" for hierarchy "eseps2:U06"
Info: Elaborating entity "ram" for hierarchy "eseps2:U06|ram:u_matrix_ram"
Info: Elaborating entity "keymap" for hierarchy "eseps2:U06|keymap:u_keymap"
Info: Elaborating entity "rtc" for hierarchy "rtc:U07"
Info: Elaborating entity "VDP" for hierarchy "VDP:U20"
Info: Elaborating entity "VDP_NTSC_PAL" for hierarchy "VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL"
Info: Elaborating entity "VDP_VGA" for hierarchy "VDP:U20|VDP_VGA:U_VDP_VGA"
Info: Elaborating entity "VDP_DOUBLEBUF" for hierarchy "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF"
Info: Elaborating entity "VDP_LINEBUF" for hierarchy "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE"
Info: Elaborating entity "VDP_INTERRUPT" for hierarchy "VDP:U20|VDP_INTERRUPT:U_INTERRUPT"
Info: Elaborating entity "VDP_SSG" for hierarchy "VDP:U20|VDP_SSG:U_SSG"
Info: Elaborating entity "VDP_HVCOUNTER" for hierarchy "VDP:U20|VDP_SSG:U_SSG|VDP_HVCOUNTER:U_HVCOUNTER"
Info: Elaborating entity "VDP_COLORDEC" for hierarchy "VDP:U20|VDP_COLORDEC:U_VDP_COLORDEC"
Info: Elaborating entity "VDP_TEXT12" for hierarchy "VDP:U20|VDP_TEXT12:U_VDP_TEXT12"
Info: Elaborating entity "VDP_GRAPHIC123M" for hierarchy "VDP:U20|VDP_GRAPHIC123M:U_VDP_GRAPHIC123M"
Info: Elaborating entity "VDP_GRAPHIC4567" for hierarchy "VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567"
Info: Elaborating entity "VDP_SPRITE" for hierarchy "VDP:U20|VDP_SPRITE:U_SPRITE"
Info: Elaborating entity "VDP_SPINFORAM" for hierarchy "VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM"
Info: Elaborating entity "VDP_REGISTER" for hierarchy "VDP:U20|VDP_REGISTER:U_VDP_REGISTER"
Info: Elaborating entity "VDP_COMMAND" for hierarchy "VDP:U20|VDP_COMMAND:U_VDP_COMMAND"
Info: Elaborating entity "VDP_WAIT_CONTROL" for hierarchy "VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL"
Info: Elaborating entity "VENCODE" for hierarchy "VENCODE:U21"
Info: Elaborating entity "psg" for hierarchy "psg:U30"
Info: Elaborating entity "psg_wave" for hierarchy "psg:U30|psg_wave:u_psgch"
Info: Elaborating entity "megaram" for hierarchy "megaram:U31_1"
Info: Elaborating entity "scc_wave" for hierarchy "megaram:U31_1|scc_wave:SccCh"
Info: Elaborating entity "scc_wave_mul" for hierarchy "megaram:U31_1|scc_wave:SccCh|scc_wave_mul:u_mul"
Info: Elaborating entity "INTERPO" for hierarchy "INTERPO:u_interpo"
Info: Elaborating entity "INTERPO_MUL" for hierarchy "INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL"
Info: Elaborating entity "LPF2" for hierarchy "LPF2:u_lpf2"
Info: Elaborating entity "esepwm" for hierarchy "esepwm:U33"
Info: Elaborating entity "esefir5" for hierarchy "esepwm:U33|esefir5:U1"
Info: Elaborating entity "tapram" for hierarchy "esepwm:U33|esefir5:U1|tapram:u0"
Info: Elaborating entity "switched_io_ports" for hierarchy "switched_io_ports:U35"
Info: Elaborating entity "tr_pcm" for hierarchy "tr_pcm:U40"
Info: Elaborating entity "wifi" for hierarchy "wifi:uwifi"
Info: Elaborating entity "UART" for hierarchy "wifi:uwifi|UART:U1"
Info: Elaborating entity "FIFO" for hierarchy "wifi:uwifi|FIFO:U2"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer iCpuClk~synth
    Warning: Found clock multiplexer iCpuClk~synth
    Warning: Found clock multiplexer iCpuClk~synth
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "VDP:U20|PRAMDBO[7]" feeding internal logic into a wire
Warning: Inferred RAM node "T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning: Inferred RAM node "wifi:uwifi|FIFO:U2|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 21 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 640
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RE|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 640
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GO|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 640
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_GE|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 640
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BO|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 640
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_BE|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 5
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 640
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "rtc:U07|ram:u_mem|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 6
        Info: Parameter NUMWORDS_A set to 64
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 6
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 3
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "T80a:U01|T80:u0|T80_Reg:Regs|RegsL_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 3
        Info: Parameter NUMWORDS_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 3
        Info: Parameter NUMWORDS_B set to 8
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "T80a:U01|T80:u0|T80_Reg:Regs|RegsH_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 3
        Info: Parameter NUMWORDS_A set to 8
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 3
        Info: Parameter NUMWORDS_B set to 8
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "eseps2:U06|ram:u_matrix_ram|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 4
        Info: Parameter NUMWORDS_A set to 16
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "esepwm:U33|esefir5:U1|tapram:u0|TapMem_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 14
        Info: Parameter WIDTHAD_A set to 3
        Info: Parameter NUMWORDS_A set to 5
        Info: Parameter WIDTH_B set to 14
        Info: Parameter WIDTHAD_B set to 3
        Info: Parameter NUMWORDS_B set to 5
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_ODD_LINE_BUF|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|IMEM_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 31
        Info: Parameter WIDTHAD_A set to 3
        Info: Parameter NUMWORDS_A set to 8
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "wifi:uwifi|FIFO:U2|memory_rtl_0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 2080
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 12
        Info: Parameter NUMWORDS_B set to 2080
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "VDP:U20|VDP_GRAPHIC4567:U_VDP_GRAPHIC4567|ram:U_FIFOMEM|blkram_rtl_0" 
        Info: Parameter OPERATION_MODE set to SINGLE_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
    Info: Inferred altsyncram megafunction from the following design logic: "eseps2:U06|keymap:u_keymap|Mux7_rtl_0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to uMSX_EdFJ.emsx_top0.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "iplrom:U02|WideOr0_rtl_0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 9
        Info: Parameter NUMWORDS_A set to 512
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to uMSX_EdFJ.emsx_top1.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "VENCODE:U21|Mux3_rtl_0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 4
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to uMSX_EdFJ.emsx_top2.rtl.mif
Info: Inferred 9 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "VENCODE:U21|Mult3"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "VENCODE:U21|Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "VENCODE:U21|Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "VENCODE:U21|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "esepwm:U33|esefir5:U1|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info: Elaborated megafunction instantiation "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0"
Info: Instantiated megafunction "VDP:U20|VDP_VGA:U_VDP_VGA|VDP_DOUBLEBUF:DBUF|VDP_LINEBUF:U_BUF_RO|altsyncram:IMEM_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "5"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "640"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u241.tdf
    Info: Found entity 1: altsyncram_u241
Info: Elaborated megafunction instantiation "rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0"
Info: Instantiated megafunction "rtc:U07|ram:u_mem|altsyncram:blkram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "4"
    Info: Parameter "WIDTHAD_A" = "6"
    Info: Parameter "NUMWORDS_A" = "64"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2041.tdf
    Info: Found entity 1: altsyncram_2041
Info: Elaborated megafunction instantiation "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0"
Info: Instantiated megafunction "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMRB|altsyncram:blkram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "6"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vv31.tdf
    Info: Found entity 1: altsyncram_vv31
Info: Elaborated megafunction instantiation "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0"
Info: Instantiated megafunction "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|ram:U_PALETTEMEMG|altsyncram:blkram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "3"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sv31.tdf
    Info: Found entity 1: altsyncram_sv31
Info: Elaborated megafunction instantiation "T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0"
Info: Instantiated megafunction "T80a:U01|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "3"
    Info: Parameter "NUMWORDS_A" = "8"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "3"
    Info: Parameter "NUMWORDS_B" = "8"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iag1.tdf
    Info: Found entity 1: altsyncram_iag1
Info: Elaborated megafunction instantiation "eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0"
Info: Instantiated megafunction "eseps2:U06|ram:u_matrix_ram|altsyncram:blkram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "NUMWORDS_A" = "16"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1041.tdf
    Info: Found entity 1: altsyncram_1041
Info: Elaborated megafunction instantiation "esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0"
Info: Instantiated megafunction "esepwm:U33|esefir5:U1|tapram:u0|altsyncram:TapMem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "14"
    Info: Parameter "WIDTHAD_A" = "3"
    Info: Parameter "NUMWORDS_A" = "5"
    Info: Parameter "WIDTH_B" = "14"
    Info: Parameter "WIDTHAD_B" = "3"
    Info: Parameter "NUMWORDS_B" = "5"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6dg1.tdf
    Info: Found entity 1: altsyncram_6dg1
Info: Elaborated megafunction instantiation "VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0"
Info: Instantiated megafunction "VDP:U20|VDP_SPRITE:U_SPRITE|ram:U_EVEN_LINE_BUF|altsyncram:blkram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r141.tdf
    Info: Found entity 1: altsyncram_r141
Info: Elaborated megafunction instantiation "VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0"
Info: Instantiated megafunction "VDP:U20|VDP_SPRITE:U_SPRITE|VDP_SPINFORAM:ISPINFORAM|altsyncram:IMEM_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info: Parameter "WIDTH_A" = "31"
    Info: Parameter "WIDTHAD_A" = "3"
    Info: Parameter "NUMWORDS_A" = "8"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tv31.tdf
    Info: Found entity 1: altsyncram_tv31
Info: Elaborated megafunction instantiation "wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0"
Info: Instantiated megafunction "wifi:uwifi|FIFO:U2|altsyncram:memory_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "2080"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "12"
    Info: Parameter "NUMWORDS_B" = "2080"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mmg1.tdf
    Info: Found entity 1: altsyncram_mmg1
Info: Elaborated megafunction instantiation "eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0"
Info: Instantiated megafunction "eseps2:U06|keymap:u_keymap|altsyncram:Mux7_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "uMSX_EdFJ.emsx_top0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9mv.tdf
    Info: Found entity 1: altsyncram_9mv
Info: Elaborated megafunction instantiation "iplrom:U02|altsyncram:WideOr0_rtl_0"
Info: Instantiated megafunction "iplrom:U02|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "9"
    Info: Parameter "NUMWORDS_A" = "512"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "uMSX_EdFJ.emsx_top1.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4iv.tdf
    Info: Found entity 1: altsyncram_4iv
Info: Elaborated megafunction instantiation "VENCODE:U21|altsyncram:Mux3_rtl_0"
Info: Instantiated megafunction "VENCODE:U21|altsyncram:Mux3_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "4"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "uMSX_EdFJ.emsx_top2.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_agv.tdf
    Info: Found entity 1: altsyncram_agv
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Instantiated megafunction "VENCODE:U21|lpm_mult:Mult3" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "5"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult3"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Instantiated megafunction "VENCODE:U21|lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "6"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "12"
    Info: Parameter "LPM_WIDTHR" = "12"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "VENCODE:U21|lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult1"
Info: Instantiated megafunction "VENCODE:U21|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "6"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "12"
    Info: Parameter "LPM_WIDTHR" = "12"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "VENCODE:U21|lpm_mult:Mult0"
Info: Instantiated megafunction "VENCODE:U21|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "6"
    Info: Parameter "LPM_WIDTHB" = "6"
    Info: Parameter "LPM_WIDTHP" = "12"
    Info: Parameter "LPM_WIDTHR" = "12"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "esepwm:U33|esefir5:U1|lpm_mult:Mult0"
Info: Instantiated megafunction "esepwm:U33|esefir5:U1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "14"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "21"
    Info: Parameter "LPM_WIDTHR" = "21"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_evs.tdf
    Info: Found entity 1: mult_evs
Info: Elaborated megafunction instantiation "INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0"
Info: Instantiated megafunction "INTERPO:u_interpo|INTERPO_MUL:U_INTERPO_MUL|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "15"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_gos.tdf
    Info: Found entity 1: mult_gos
Info: Elaborated megafunction instantiation "lpm_mult:Mult1"
Info: Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2"
Info: Instantiated megafunction "lpm_mult:Mult2" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "7"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "10"
    Info: Parameter "LPM_WIDTHR" = "10"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult2"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "9"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "12"
    Info: Parameter "LPM_WIDTHR" = "12"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "lpm_mult:Mult0"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 429 buffer(s)
    Info: Ignored 246 SOFT buffer(s)
    Info: Ignored 183 LCELL buffer(s)
Warning: LCELL buffers have been ignored
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "pSltSltsl_n" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pSltSlts2_n" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pSltCs1_n" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pSltCs2_n" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pSltCs12_n" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pSltM1_n" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pSd_Dt[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VR[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VR[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VR[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VR[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VR[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VR[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VG[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VG[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VG[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VG[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VG[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VG[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VB[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VB[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VB[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VB[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VB[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_VB[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pDac_SR[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "pVideoVS_n" and its non-tri-state driver.
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "pJoyB[0]" to the node "pJoyB[0]"
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "T80a:U01|RFSH_n" to the node "pSltSltsl_n" into a wire
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltIorq_n" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltRd_n" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltWr_n" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[0]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[1]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[2]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[3]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[4]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[5]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[6]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[7]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[8]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[9]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[10]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[11]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[12]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[13]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[14]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltAdr[15]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltRfsh_n" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pSltMerq_n" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pDac_SR[0]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "pVideoVS_n" is moved to its source
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "pSltSltsl_n~synth"
    Warning: Node "pSltSlts2_n~synth"
    Warning: Node "T80a:U01|IORQ_n"
    Warning: Node "T80a:U01|RD_n"
    Warning: Node "T80a:U01|WR_n"
    Warning: Node "T80a:U01|A[0]"
    Warning: Node "T80a:U01|A[1]"
    Warning: Node "T80a:U01|A[2]"
    Warning: Node "T80a:U01|A[3]"
    Warning: Node "T80a:U01|A[4]"
    Warning: Node "T80a:U01|A[5]"
    Warning: Node "T80a:U01|A[6]"
    Warning: Node "T80a:U01|A[7]"
    Warning: Node "T80a:U01|A[8]"
    Warning: Node "T80a:U01|A[9]"
    Warning: Node "T80a:U01|A[10]"
    Warning: Node "T80a:U01|A[11]"
    Warning: Node "T80a:U01|A[12]"
    Warning: Node "T80a:U01|A[13]"
    Warning: Node "T80a:U01|A[14]"
    Warning: Node "T80a:U01|A[15]"
    Warning: Node "pSltCs1_n~synth"
    Warning: Node "pSltCs2_n~synth"
    Warning: Node "pSltCs12_n~synth"
    Warning: Node "T80a:U01|RFSH_n~synth"
    Warning: Node "pSltM1_n~synth"
    Warning: Node "T80a:U01|MREQ_n"
    Warning: Node "pSd_Dt[3]~synth"
    Warning: Node "pDac_VR[0]~synth"
    Warning: Node "pDac_VR[1]~synth"
    Warning: Node "pDac_VR[2]~synth"
    Warning: Node "pDac_VR[3]~synth"
    Warning: Node "pDac_VR[4]~synth"
    Warning: Node "pDac_VR[5]~synth"
    Warning: Node "pDac_VG[0]~synth"
    Warning: Node "pDac_VG[1]~synth"
    Warning: Node "pDac_VG[2]~synth"
    Warning: Node "pDac_VG[3]~synth"
    Warning: Node "pDac_VG[4]~synth"
    Warning: Node "pDac_VG[5]~synth"
    Warning: Node "pDac_VB[0]~synth"
    Warning: Node "pDac_VB[1]~synth"
    Warning: Node "pDac_VB[2]~synth"
    Warning: Node "pDac_VB[3]~synth"
    Warning: Node "pDac_VB[4]~synth"
    Warning: Node "pDac_VB[5]~synth"
    Warning: Node "pDac_SR[0]~synth"
    Warning: Node "pVideoVS_n~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pMemCke" is stuck at VCC
    Warning (13410): Pin "pMemCs_n" is stuck at GND
    Warning (13410): Pin "pMemAdr[12]" is stuck at GND
Info: Registers with preset signals will power-up high
Warning: Ignored 6 CARRY_SUM primitives
    Warning: Ignored 1 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs1a[0]" into a single logic cell
            Warning: Node "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs1a[1]~0" of type LUT
            Warning: Node "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs1a[1]" of type CARRY_SUM
    Warning: Ignored 5 CARRY_SUM primitives -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs1a[1]" -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs1a[2]" -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs1a[3]" -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs2a[1]" -- logic cell requires more inputs than it can contain
        Warning: Can't place CARRY primitive "esepwm:U33|esefir5:U1|lpm_mult:Mult0|mult_evs:auto_generated|cs2a[2]" -- logic cell requires more inputs than it can contain
Info: 115 registers lost all their fanouts during netlist optimizations. The first 115 are displayed below.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[7]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[6]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[5]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[4]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[3]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[2]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[1]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|scc_wave:SccCh|dbi[0]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[7]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[6]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[5]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[4]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[3]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[2]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[1]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|scc_wave:SccCh|dbi[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|OldNMI_n" lost all its fanouts during netlist optimizations.
    Info: Register "switched_io_ports:U35|prev_scan[1]" lost all its fanouts during netlist optimizations.
    Info: Register "switched_io_ports:U35|prev_scan[0]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|SccBank0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|SccBank2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|SccModeA[6]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_2|SccModeA[4]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|SccBank0[7]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|SccBank2[7]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|SccModeA[6]" lost all its fanouts during netlist optimizations.
    Info: Register "megaram:U31_1|SccModeA[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[7]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATARB_IN[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[7]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[6]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[5]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_REGISTER:U_VDP_REGISTER|PALETTEDATAG_IN[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[0]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[1]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[2]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[3]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[4]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[5]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[6]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|PRAMDBO[7]~en" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[5]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[4]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[3]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[2]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[1]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[4]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[16]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[5]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[17]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[6]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[18]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[7]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[19]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[8]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[20]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[9]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[21]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[10]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[22]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[11]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[23]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[12]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[24]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[13]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[25]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[14]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[26]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[15]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[27]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[3]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[2]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[1]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[15]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[14]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[13]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[12]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[11]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[10]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[9]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[8]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[7]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[6]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[5]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[4]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Fakt1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[31]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[30]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[29]" lost all its fanouts during netlist optimizations.
    Info: Register "T80a:U01|T80:u0|MULU_Prod32[28]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[0]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[1]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[2]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[3]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[4]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[5]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[6]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|keymap:u_keymap|ff_dbi[7]" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_SSG:U_SSG|PREDOTCOUNTERYPSTART[6]" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_matupd_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_matupd_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_matupd_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_matupd_state~17" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_ps2_state~18" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_ps2_state~19" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_ps2_state~20" lost all its fanouts during netlist optimizations.
    Info: Register "eseps2:U06|ff_ps2_state~21" lost all its fanouts during netlist optimizations.
    Info: Register "wifi:uwifi|my_cmd_state.STATE_CMD_FINISH" lost all its fanouts during netlist optimizations.
    Info: Register "VDP:U20|VDP_NTSC_PAL:U_VDP_NTSC_PAL|FF_SSTATE.SSTATE_D" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "PLL4X:U00|altpll:altpll_component|pll"
Warning: Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pExtClk"
    Warning (15610): No output dependent on input pin "pSltClk"
    Warning (15610): No output dependent on input pin "pDip[5]"
    Warning (15610): No output dependent on input pin "pDip[6]"
    Warning (15610): No output dependent on input pin "pIopRsv14"
    Warning (15610): No output dependent on input pin "pIopRsv15"
    Warning (15610): No output dependent on input pin "pIopRsv16"
    Warning (15610): No output dependent on input pin "pIopRsv17"
    Warning (15610): No output dependent on input pin "pIopRsv18"
    Warning (15610): No output dependent on input pin "pIopRsv19"
    Warning (15610): No output dependent on input pin "pIopRsv20"
    Warning (15610): No output dependent on input pin "pIopRsv21"
Info: Implemented 10895 device resources after synthesis - the final resource count might be different
    Info: Implemented 21 input pins
    Info: Implemented 47 output pins
    Info: Implemented 103 bidirectional pins
    Info: Implemented 10550 logic cells
    Info: Implemented 172 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 355 megabytes
    Info: Processing ended: Thu Apr 18 20:44:14 2024
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:53


