strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fafb7f26750>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fafb7f26850>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fafb7f46550>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafb7b98d10>",
		fillcolor=cadetblue,
		label="32:BS
next_state = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafb7b98d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "32:BS"	[cond="['in']",
		label="!(in)",
		lineno=29];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafb9aa8ad0>",
		fillcolor=cadetblue,
		label="30:BS
next_state = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafb9aa8ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "30:BS"	[cond="['in']",
		label=in,
		lineno=29];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fafb7ed6bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fafb7f23890>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fafb7f23ed0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"Leaf_22:AL"	[def_var="['next_state']",
		label="Leaf_22:AL"];
	"32:BS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fafb7f31050>",
		fillcolor=firebrick,
		label="19:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fafb7f31050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_14:AL"	[def_var="['present_state']",
		label="Leaf_14:AL"];
	"19:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fafb8341610>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafb7faa1d0>",
		fillcolor=cadetblue,
		label="28:BS
next_state = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafb7faa1d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:IF" -> "28:BS"	[cond="['in']",
		label="!(in)",
		lineno=25];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafbb9a5190>",
		fillcolor=cadetblue,
		label="26:BS
next_state = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fafbb9a5190>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:IF" -> "26:BS"	[cond="['in']",
		label=in,
		lineno=25];
	"30:BS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"28:BS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fafb7f31450>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:IF" -> "19:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fafb7ece4d0>",
		fillcolor=firebrick,
		label="17:NS
present_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fafb7ece4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['reset']",
		label=reset,
		lineno=16];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fafb7f26650>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:CA" -> "25:IF"	[cond="[]",
		lineno=None];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"26:BS" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fafb7f26350>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fafb7faa250>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
	"Leaf_22:AL" -> "14:AL";
	"Leaf_14:AL" -> "22:AL";
	"Leaf_14:AL" -> "12:AS";
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
}
