===== Simulator configuration =====
BLOCKSIZE:             64
L1_SIZE:               32768
L1_ASSOC:              1
L2_SIZE:               262144
L2_ASSOC:              4
REPLACEMENT POLICY:    LRU
INCLUSION PROPERTY:    non-inclusive
trace_file:            MCF.t
===== Simulation results (raw) =====
a. number of L1 reads:        1701892
b. number of L1 read misses:  457564
c. number of L1 writes:       298108
d. number of L1 write misses: 80404
e. L1 miss rate:              0.268984
f. number of L1 writebacks:   201098
g. number of L2 reads:        537968
h. number of L2 read misses:  422235
i. number of L2 writes:       201098
j. number of L2 write misses: 0
k. L2 miss rate:              0.571309
l. number of L2 writebacks:   166551
m. total memory traffic:      588786