
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003428                       # Number of seconds simulated
sim_ticks                                  3427667025                       # Number of ticks simulated
final_tick                               574930590144                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 280432                       # Simulator instruction rate (inst/s)
host_op_rate                                   360712                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 223653                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933312                       # Number of bytes of host memory used
host_seconds                                 15325.84                       # Real time elapsed on the host
sim_insts                                  4297858123                       # Number of instructions simulated
sim_ops                                    5528219726                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       192256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       233344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        63744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        53888                       # Number of bytes read from this memory
system.physmem.bytes_read::total               550784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       152576                       # Number of bytes written to this memory
system.physmem.bytes_written::total            152576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          498                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          421                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4303                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1192                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1192                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       597491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56089462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       485461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68076624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       522805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18596906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       597491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15721480                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               160687720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       597491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       485461                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       522805                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       597491                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2203248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44513075                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44513075                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44513075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       597491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56089462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       485461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68076624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       522805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18596906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       597491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15721480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205200795                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8219826                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873014                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509397                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185366                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1410035                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373599                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207574                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5799                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15970892                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873014                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581173                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288590                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908296                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        424873                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667382                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7817515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.354354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4528925     57.93%     57.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163575      2.09%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297815      3.81%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281172      3.60%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456722      5.84%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475385      6.08%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113413      1.45%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85878      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414630     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7817515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349522                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.942972                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491546                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       411713                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180042                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        13027                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721177                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314124                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17875953                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721177                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3640907                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         162594                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45605                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042403                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204820                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17392283                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69732                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83243                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23104138                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79179100                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79179100                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8191088                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2048                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           549555                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9900                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       191246                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16447012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842580                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18612                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5018690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13753239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7817515                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.770714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840782                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2753451     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1450367     18.55%     53.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254184     16.04%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773478      9.89%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806491     10.32%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472849      6.05%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       212066      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56226      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38403      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7817515                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54844     66.13%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17946     21.64%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10138     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10862271     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109660      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374490     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495159      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842580                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684048                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82928                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005991                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35604214                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21467753                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13381644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13925508                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783833                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143039                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721177                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101923                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5943                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16449017                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19527                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668787                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581980                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207895                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13577860                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279990                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264719                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762806                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048869                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482816                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.651843                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13397096                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13381644                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219765                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20100966                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.627972                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408924                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5077294                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185659                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7096338                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602485                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3300626     46.51%     46.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494144     21.06%     67.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833782     11.75%     79.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283519      4.00%     83.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272521      3.84%     87.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113158      1.59%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298209      4.20%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88647      1.25%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411732      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7096338                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411732                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23133678                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33619962                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 402311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.821982                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.821982                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.216571                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.216571                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62784591                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17551539                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18397127                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8219826                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2829004                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2300242                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       194735                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1155513                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1097441                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          296868                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8337                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2833362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15687745                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2829004                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1394309                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3446662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1043067                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        722976                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1387441                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83453                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7847031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.471171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4400369     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          302433      3.85%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243549      3.10%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          591734      7.54%     70.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160174      2.04%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          206415      2.63%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          150619      1.92%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83766      1.07%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1707972     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7847031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.344168                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.908525                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2965727                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       706613                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3311920                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22992                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        839774                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       481660                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4317                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18753073                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9154                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        839774                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3184842                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         138974                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       245551                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3110663                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327222                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18081995                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2867                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          125                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25306510                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84398242                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84398242                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15456504                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9849880                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3800                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2169                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           902998                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1691588                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       859974                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13777                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       309496                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17089048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13545450                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27639                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5940652                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18162032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          665                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7847031                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.726188                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882080                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2824031     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1648110     21.00%     56.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1101949     14.04%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       801094     10.21%     81.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       685161      8.73%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358399      4.57%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       305449      3.89%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57877      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        64961      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7847031                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79447     70.88%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16765     14.96%     85.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15875     14.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11289474     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192249      1.42%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1497      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1342701      9.91%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       719529      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13545450                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.647900                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112088                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008275                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35077655                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23033427                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13199456                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13657538                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50749                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       674308                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223814                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        839774                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61796                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7456                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17092710                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1691588                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       859974                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2163                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225665                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13329641                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1261166                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       215806                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1962318                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1880312                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            701152                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.621645                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13208512                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13199456                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8600362                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24288454                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.605807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354093                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9054735                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11120121                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5972595                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2996                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       194759                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7007257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.586944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127497                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2820688     40.25%     40.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1898629     27.10%     67.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       770061     10.99%     78.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433732      6.19%     84.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356190      5.08%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       144874      2.07%     91.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173601      2.48%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86418      1.23%     95.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       323064      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7007257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9054735                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11120121                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1653430                       # Number of memory references committed
system.switch_cpus1.commit.loads              1017273                       # Number of loads committed
system.switch_cpus1.commit.membars               1498                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1597714                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10019665                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       226385                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       323064                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23776909                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35025834                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 372795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9054735                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11120121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9054735                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.907793                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.907793                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.101573                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.101573                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59957990                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18245059                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17300303                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2996                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8219826                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3003716                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2449746                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202376                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1257114                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1167353                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322172                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8969                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3001911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16499458                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3003716                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1489525                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3658688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1072286                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        507614                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1480949                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8035730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4377042     54.47%     54.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          242137      3.01%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          447569      5.57%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          450037      5.60%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          278907      3.47%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          224244      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139040      1.73%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          131055      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1745699     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8035730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365423                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007276                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3131547                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       501850                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3513143                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        21993                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        867196                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       507211                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19780416                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        867196                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3359930                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          97506                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        92631                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3302512                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       315951                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19067145                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        132188                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        96462                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26796977                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88929333                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88929333                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16484169                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10312760                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3347                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1622                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           882927                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1762119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       896509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11579                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323188                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17960748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14281592                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28315                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6116802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18694223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8035730                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777261                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895227                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2761033     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1739368     21.65%     56.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1160688     14.44%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       754195      9.39%     79.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       795653      9.90%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381630      4.75%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       304539      3.79%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68725      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        69899      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8035730                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89072     72.78%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16714     13.66%     86.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16605     13.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11948299     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       191627      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1622      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1381925      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       758119      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14281592                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737457                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122391                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008570                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36749619                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24080826                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13950238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14403983                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44798                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       687631                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215851                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        867196                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          49913                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8660                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17963999                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        36137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1762119                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       896509                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1622                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       238383                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14088760                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1317277                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192831                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2057755                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1997283                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            740478                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.713997                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13954781                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13950238                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8885407                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25500037                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.697145                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348447                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9600113                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11820359                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6143653                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204549                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7168534                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.648923                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146555                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2730469     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2003808     27.95%     66.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       832451     11.61%     77.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       414930      5.79%     83.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       414178      5.78%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       167955      2.34%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       168811      2.35%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89950      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       345982      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7168534                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9600113                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11820359                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1755138                       # Number of memory references committed
system.switch_cpus2.commit.loads              1074483                       # Number of loads committed
system.switch_cpus2.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1706061                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10649273                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       243773                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       345982                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24786564                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36795847                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 184096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9600113                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11820359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9600113                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.856222                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.856222                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.167922                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.167922                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63281609                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19389145                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18175352                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8219826                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3068031                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2505084                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       206338                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1282000                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1206344                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          315983                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9082                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3172896                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16654055                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3068031                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1522327                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3608624                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1073017                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        546301                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1544613                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        79652                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8192827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.512982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.331633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4584203     55.95%     55.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          293936      3.59%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          444658      5.43%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          306606      3.74%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          216932      2.65%     71.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          209978      2.56%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          126595      1.55%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          271182      3.31%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1738737     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8192827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.373248                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.026084                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3264422                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       568615                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3444824                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        50164                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        864789                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       514623                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19933226                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        864789                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3448412                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          47619                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       257867                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3307340                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       266789                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19332890                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        110533                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        91543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27125446                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     89975422                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     89975422                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16634969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10490467                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3473                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1659                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           797352                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1771451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       903580                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10741                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       211572                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18006557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14367135                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28862                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6038167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18448516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8192827                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.753624                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.919922                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2996973     36.58%     36.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1639510     20.01%     56.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1135824     13.86%     70.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       772545      9.43%     79.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       795334      9.71%     89.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375380      4.58%     94.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       336792      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64398      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76071      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8192827                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77844     70.54%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15440     13.99%     84.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17067     15.47%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12015572     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       181137      1.26%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1652      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1411762      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       757012      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14367135                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747864                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             110351                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     37066310                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24048072                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13965422                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14477486                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        44965                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       690518                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          574                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       216116                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        864789                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          24499                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4783                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18009870                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1771451                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       903580                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1659                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       124337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       237789                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14100182                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1319332                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       266953                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2057322                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2003711                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            737990                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.715387                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13971767                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13965422                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9038238                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25678114                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.698992                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351982                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9671802                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11921969                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6087917                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207796                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7328038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626898                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.169593                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2862875     39.07%     39.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2073495     28.30%     67.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       784878     10.71%     78.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       439124      5.99%     84.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       366033      4.99%     89.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       164633      2.25%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       156839      2.14%     93.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       108273      1.48%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       371888      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7328038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9671802                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11921969                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1768394                       # Number of memory references committed
system.switch_cpus3.commit.loads              1080931                       # Number of loads committed
system.switch_cpus3.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1729685                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10732941                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246608                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       371888                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24966036                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36885140                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  26999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9671802                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11921969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9671802                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849875                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849875                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176643                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176643                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        63327122                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19424303                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18329796                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3304                       # number of misc regfile writes
system.l20.replacements                          1518                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173280                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9710                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.845520                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.582141                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   769.071164                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7215.346695                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001902                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093881                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880780                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3551                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3551                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             971                       # number of Writeback hits
system.l20.Writeback_hits::total                  971                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3551                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3551                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3551                       # number of overall hits
system.l20.overall_hits::total                   3551                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1502                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1518                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1502                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1518                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1502                       # number of overall misses
system.l20.overall_misses::total                 1518                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2824732                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    238338035                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      241162767                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2824732                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    238338035                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       241162767                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2824732                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    238338035                       # number of overall miss cycles
system.l20.overall_miss_latency::total      241162767                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5053                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5069                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          971                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              971                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5053                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5069                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5053                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5069                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.297249                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.299467                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.297249                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.299467                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.297249                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.299467                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 176545.750000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158680.449401                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158868.752964                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 176545.750000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158680.449401                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158868.752964                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 176545.750000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158680.449401                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158868.752964                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 226                       # number of writebacks
system.l20.writebacks::total                      226                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1502                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1518                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1502                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1518                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1502                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1518                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2642862                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    221187264                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    223830126                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2642862                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    221187264                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    223830126                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2642862                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    221187264                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    223830126                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.297249                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.299467                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.297249                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.299467                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.297249                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.299467                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165178.875000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147261.826897                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147450.675889                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 165178.875000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147261.826897                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147450.675889                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 165178.875000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147261.826897                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147450.675889                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1836                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          699819                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10028                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.786498                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.600492                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.757768                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   880.557110                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7095.084631                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001557                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.107490                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.866099                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4755                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4755                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1772                       # number of Writeback hits
system.l21.Writeback_hits::total                 1772                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4755                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4755                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4755                       # number of overall hits
system.l21.overall_hits::total                   4755                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1823                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1836                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1823                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1836                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1823                       # number of overall misses
system.l21.overall_misses::total                 1836                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2660989                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    313606332                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      316267321                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2660989                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    313606332                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       316267321                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2660989                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    313606332                       # number of overall miss cycles
system.l21.overall_miss_latency::total      316267321                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6578                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6591                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1772                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1772                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6578                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6591                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6578                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6591                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.277136                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.278562                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.277136                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.278562                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.277136                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.278562                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 172027.609435                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 172258.889434                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 172027.609435                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 172258.889434                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 172027.609435                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 172258.889434                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 349                       # number of writebacks
system.l21.writebacks::total                      349                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1823                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1836                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1823                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1836                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1823                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1836                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2511529                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    292554131                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    295065660                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2511529                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    292554131                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    295065660                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2511529                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    292554131                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    295065660                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.277136                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.278562                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.277136                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.278562                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.277136                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.278562                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193194.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 160479.501371                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 160711.143791                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193194.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 160479.501371                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 160711.143791                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193194.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 160479.501371                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 160711.143791                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           512                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          347147                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8704                       # Sample count of references to valid blocks.
system.l22.avg_refs                         39.883617                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          264.660684                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.958853                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   246.559191                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7666.821273                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032307                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001704                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.030098                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.935891                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         3306                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3306                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1004                       # number of Writeback hits
system.l22.Writeback_hits::total                 1004                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         3306                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3306                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         3306                       # number of overall hits
system.l22.overall_hits::total                   3306                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          498                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  512                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          498                       # number of demand (read+write) misses
system.l22.demand_misses::total                   512                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          498                       # number of overall misses
system.l22.overall_misses::total                  512                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1802287                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     82343843                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       84146130                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1802287                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     82343843                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        84146130                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1802287                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     82343843                       # number of overall miss cycles
system.l22.overall_miss_latency::total       84146130                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3804                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3818                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1004                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1004                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3804                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3818                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3804                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3818                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130915                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.134102                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130915                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.134102                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130915                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.134102                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165349.082329                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164347.910156                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165349.082329                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164347.910156                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165349.082329                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164347.910156                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 347                       # number of writebacks
system.l22.writebacks::total                      347                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          498                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             512                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          498                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              512                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          498                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             512                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1643113                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     76658090                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     78301203                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1643113                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     76658090                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     78301203                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1643113                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     76658090                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     78301203                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130915                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.134102                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130915                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.134102                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130915                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.134102                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117365.214286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153931.907631                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152932.037109                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117365.214286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153931.907631                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152932.037109                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117365.214286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153931.907631                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152932.037109                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           437                       # number of replacements
system.l23.tagsinuse                             8192                       # Cycle average of tags in use
system.l23.total_refs                          306650                       # Total number of references to valid blocks.
system.l23.sampled_refs                          8629                       # Sample count of references to valid blocks.
system.l23.avg_refs                         35.537142                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 379                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    15.731502                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   211.875189                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7585.393309                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046265                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001920                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.025864                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.925951                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         2789                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2789                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l23.Writeback_hits::total                  933                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         2789                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2789                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         2789                       # number of overall hits
system.l23.overall_hits::total                   2789                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          421                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  437                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          421                       # number of demand (read+write) misses
system.l23.demand_misses::total                   437                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          421                       # number of overall misses
system.l23.overall_misses::total                  437                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2263039                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     69446119                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       71709158                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2263039                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     69446119                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        71709158                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2263039                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     69446119                       # number of overall miss cycles
system.l23.overall_miss_latency::total       71709158                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3210                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3226                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3210                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3226                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3210                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3226                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.131153                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.135462                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.131153                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.135462                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.131153                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.135462                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 141439.937500                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164955.152019                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164094.183066                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 141439.937500                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164955.152019                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164094.183066                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 141439.937500                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164955.152019                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164094.183066                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 270                       # number of writebacks
system.l23.writebacks::total                      270                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          421                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             437                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          421                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              437                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          421                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             437                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2081259                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     64650069                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     66731328                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2081259                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     64650069                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     66731328                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2081259                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     64650069                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     66731328                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.131153                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.135462                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.131153                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.135462                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.131153                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.135462                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 130078.687500                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 153563.109264                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 152703.267735                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 130078.687500                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 153563.109264                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 152703.267735                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 130078.687500                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 153563.109264                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 152703.267735                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.582088                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699475                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844750.414365                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.582088                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024971                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869523                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667361                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667361                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667361                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4112403                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4112403                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4112403                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4112403                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4112403                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4112403                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667382                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667382                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667382                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667382                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 195828.714286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 195828.714286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 195828.714286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 195828.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 195828.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 195828.714286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2841009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2841009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2841009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2841009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2841009                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2841009                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177563.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177563.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5053                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936076                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5309                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42180.462611                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.067604                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.932396                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777608                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222392                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067718                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504658                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504658                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504658                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504658                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16115                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16115                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16115                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16115                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16115                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1522806271                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1522806271                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1522806271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1522806271                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1522806271                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1522806271                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083833                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520773                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520773                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520773                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520773                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007733                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007733                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006393                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006393                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006393                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006393                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94496.200496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94496.200496                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94496.200496                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94496.200496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94496.200496                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94496.200496                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu0.dcache.writebacks::total              971                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11062                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5053                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5053                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5053                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5053                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5053                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    264304139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    264304139                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    264304139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    264304139                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    264304139                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    264304139                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002425                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52306.380170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52306.380170                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52306.380170                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52306.380170                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52306.380170                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52306.380170                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967003                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088360834                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194275.875000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967003                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1387420                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1387420                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1387420                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1387420                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1387420                       # number of overall hits
system.cpu1.icache.overall_hits::total        1387420                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3713581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3713581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1387441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1387441                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1387441                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1387441                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1387441                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1387441                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6578                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177795420                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6834                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26016.303775                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.159798                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.840202                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       958029                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         958029                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       633162                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        633162                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2047                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2047                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1498                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1498                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1591191                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1591191                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1591191                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1591191                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14251                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14251                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14251                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14251                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14251                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1016228195                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1016228195                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1016228195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1016228195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1016228195                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1016228195                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       972280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       972280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       633162                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       633162                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1498                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1498                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1605442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1605442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1605442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1605442                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014657                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014657                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008877                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008877                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008877                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008877                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 71309.255140                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71309.255140                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 71309.255140                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71309.255140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 71309.255140                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71309.255140                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1772                       # number of writebacks
system.cpu1.dcache.writebacks::total             1772                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7673                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7673                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7673                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7673                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7673                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6578                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6578                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6578                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    352293457                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    352293457                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    352293457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    352293457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    352293457                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    352293457                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53556.317574                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53556.317574                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53556.317574                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53556.317574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53556.317574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53556.317574                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958806                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086120617                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345832.866091                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958806                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1480933                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1480933                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1480933                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1480933                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1480933                       # number of overall hits
system.cpu2.icache.overall_hits::total        1480933                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2110898                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2110898                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1480949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1480949                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1480949                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1480949                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1480949                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1480949                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3804                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166242154                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4060                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40946.343350                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.369867                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.630133                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856914                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143086                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1005007                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1005007                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       677461                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        677461                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1622                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1622                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1622                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1682468                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1682468                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1682468                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1682468                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9896                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9896                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9896                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9896                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9896                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9896                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    527813727                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    527813727                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    527813727                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    527813727                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    527813727                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    527813727                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1014903                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1014903                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       677461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       677461                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1692364                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1692364                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1692364                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1692364                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009751                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009751                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005847                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005847                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005847                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005847                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 53336.067805                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 53336.067805                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53336.067805                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53336.067805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53336.067805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53336.067805                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1004                       # number of writebacks
system.cpu2.dcache.writebacks::total             1004                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6092                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6092                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6092                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6092                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6092                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6092                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3804                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3804                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3804                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3804                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3804                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3804                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    104113912                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    104113912                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    104113912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    104113912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    104113912                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    104113912                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002248                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002248                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002248                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002248                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27369.587802                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27369.587802                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27369.587802                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27369.587802                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27369.587802                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27369.587802                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.731449                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1089485881                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2358194.547619                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.731449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025211                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.739954                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1544594                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1544594                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1544594                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1544594                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1544594                       # number of overall hits
system.cpu3.icache.overall_hits::total        1544594                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2907163                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2907163                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2907163                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2907163                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2907163                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2907163                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1544613                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1544613                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1544613                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1544613                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1544613                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1544613                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153008.578947                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153008.578947                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153008.578947                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153008.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153008.578947                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153008.578947                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2279384                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2279384                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2279384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2279384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2279384                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2279384                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 142461.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 142461.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 142461.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 142461.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 142461.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 142461.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3210                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               161277934                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3466                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              46531.429313                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   213.280422                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    42.719578                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.833127                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.166873                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1004797                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1004797                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       684159                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        684159                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1657                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1657                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1652                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1688956                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1688956                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1688956                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1688956                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6475                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6475                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6475                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6475                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6475                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6475                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    262004667                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    262004667                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    262004667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    262004667                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    262004667                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    262004667                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1011272                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1011272                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       684159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       684159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1695431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1695431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1695431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1695431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006403                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006403                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003819                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003819                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003819                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003819                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40464.041236                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40464.041236                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 40464.041236                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40464.041236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 40464.041236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40464.041236                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu3.dcache.writebacks::total              933                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3265                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3265                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3265                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3265                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3210                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3210                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3210                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3210                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3210                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3210                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     91710796                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     91710796                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     91710796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     91710796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     91710796                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     91710796                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001893                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001893                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28570.341433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28570.341433                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 28570.341433                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28570.341433                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 28570.341433                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28570.341433                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
