Analysis & Synthesis report for DE2_NET
Sun Apr 24 19:39:07 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |DE2_NET|I2C_AV_Config:u1|mSetup_ST
 11. State Machine - |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state
 12. State Machine - |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_state
 13. State Machine - |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state
 14. State Machine - |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_state
 15. State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_next
 16. State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_state
 17. State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|i_next
 18. State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|i_state
 19. State Machine - |DE2_NET|rle_enc:rle_machine|state
 20. State Machine - |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component
 28. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated
 29. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p
 30. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_6fc:wrptr_g1p
 31. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp
 32. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram
 33. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|dffpipe_ngh:rdaclr
 34. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp
 35. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16
 36. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
 37. Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19
 38. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component
 39. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated
 40. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p
 41. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_6fc:wrptr_g1p
 42. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp
 43. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram
 44. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|dffpipe_ngh:rdaclr
 45. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp
 46. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6
 47. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 48. Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9
 49. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component
 50. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated
 51. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p
 52. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p
 53. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp
 54. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram
 55. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14
 56. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr
 57. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp
 58. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16
 59. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 60. Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe19
 61. Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated
 62. Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1
 63. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
 64. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated
 65. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
 66. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
 67. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
 68. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_vf22:auto_generated
 69. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated
 70. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 71. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
 72. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 73. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 74. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
 75. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 76. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 77. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
 78. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 79. Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 80. Source assignments for system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_lo31:auto_generated
 81. Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0
 82. Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 83. Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 84. Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 85. Source assignments for system_0:u0|sdram_0:the_sdram_0
 86. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0
 87. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 88. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 89. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 90. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 91. Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe
 92. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1
 93. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 94. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 95. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 96. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 97. Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe
 98. Source assignments for system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave
 99. Source assignments for system_0:u0|uart_0:the_uart_0
100. Source assignments for system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
101. Source assignments for system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch
102. Source assignments for system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch
103. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst
104. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1
105. Source assignments for sld_hub:auto_hub
106. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
107. Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component
108. Parameter Settings for User Entity Instance: Audio_PLL:PLL2|altpll:altpll_component
109. Parameter Settings for User Entity Instance: RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component
110. Parameter Settings for User Entity Instance: RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component
111. Parameter Settings for User Entity Instance: rle_enc:rle_machine
112. Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO
113. Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component
114. Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL
115. Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0
116. Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component
117. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
118. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
119. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
120. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
121. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
122. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
123. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
124. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
126. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
127. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
128. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
129. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
130. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
131. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
132. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
133. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
134. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
136. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
137. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
138. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
139. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
140. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
141. Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
142. Parameter Settings for User Entity Instance: system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom
143. Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
144. Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
145. Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
146. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
147. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
148. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
149. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
150. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
151. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
152. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
153. Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
154. Parameter Settings for User Entity Instance: system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
155. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
156. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
157. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
158. altpll Parameter Settings by Entity Instance
159. dcfifo Parameter Settings by Entity Instance
160. scfifo Parameter Settings by Entity Instance
161. altsyncram Parameter Settings by Entity Instance
162. altmult_add Parameter Settings by Entity Instance
163. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
164. Port Connectivity Checks: "system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch"
165. Port Connectivity Checks: "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch"
166. Port Connectivity Checks: "system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1"
167. Port Connectivity Checks: "system_0:u0|system_0_clock_1:the_system_0_clock_1"
168. Port Connectivity Checks: "system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in"
169. Port Connectivity Checks: "system_0:u0|system_0_clock_0:the_system_0_clock_0"
170. Port Connectivity Checks: "system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in"
171. Port Connectivity Checks: "system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
172. Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1"
173. Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1"
174. Port Connectivity Checks: "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
175. Port Connectivity Checks: "system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
176. Port Connectivity Checks: "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom"
177. Port Connectivity Checks: "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"
178. Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1"
179. Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0"
180. Analysis & Synthesis Messages
181. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 24 19:39:06 2016   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; DE2_NET                                 ;
; Top-level Entity Name              ; DE2_NET                                 ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 7,560                                   ;
;     Total combinational functions  ; 6,058                                   ;
;     Dedicated logic registers      ; 3,944                                   ;
; Total registers                    ; 3944                                    ;
; Total pins                         ; 425                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 390,656                                 ;
; Embedded Multiplier 9-bit elements ; 4                                       ;
; Total PLLs                         ; 2                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_NET            ; DE2_NET            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+
; rle_enc.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/rle_enc.v                            ;
; rle_fifo_8_24.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/rle_fifo_8_24.v                      ;
; Audio_0.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/Audio_0.v                            ;
; AUDIO_DAC_FIFO.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/AUDIO_DAC_FIFO.v                     ;
; Audio_PLL.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/tbadams/code/ECE354/lab5/Audio_PLL.v                          ;
; button_pio.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/button_pio.v                         ;
; cpu_0.v                           ; yes             ; Encrypted Altera IP File               ; C:/Users/tbadams/code/ECE354/lab5/cpu_0.v                              ;
; cpu_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_jtag_debug_module_wrapper.v    ;
; cpu_0_mult_cell.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_mult_cell.v                    ;
; cpu_0_test_bench.v                ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_test_bench.v                   ;
; DE2_NET.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/DE2_NET.v                            ;
; DM9000A.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/DM9000A.v                            ;
; DM9000A_IF.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/DM9000A_IF.v                         ;
; epcs_controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/epcs_controller.v                    ;
; FIFO_16_256.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/tbadams/code/ECE354/lab5/FIFO_16_256.v                        ;
; I2C_AV_Config.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/I2C_AV_Config.v                      ;
; I2C_Controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/I2C_Controller.v                     ;
; Img_RAM.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/tbadams/code/ECE354/lab5/Img_RAM.v                            ;
; ISP1362.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/ISP1362.v                            ;
; ISP1362_IF.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/ISP1362_IF.v                         ;
; jtag_uart_0.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/jtag_uart_0.v                        ;
; lcd_16207_0.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/lcd_16207_0.v                        ;
; led_green.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/led_green.v                          ;
; led_red.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/led_red.v                            ;
; Reset_Delay.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/Reset_Delay.v                        ;
; SD_CLK.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SD_CLK.v                             ;
; SD_CMD.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SD_CMD.v                             ;
; SD_DAT.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SD_DAT.v                             ;
; sdram_0.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/sdram_0.v                            ;
; SDRAM_PLL.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/tbadams/code/ECE354/lab5/SDRAM_PLL.v                          ;
; SEG7_Display.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SEG7_Display.v                       ;
; SEG7_LUT.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SEG7_LUT.v                           ;
; SEG7_LUT_8.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SEG7_LUT_8.v                         ;
; sram_0.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/sram_0.v                             ;
; SRAM_16Bit_512K.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/SRAM_16Bit_512K.v                    ;
; switch_pio.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/switch_pio.v                         ;
; system_0.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/system_0.v                           ;
; timer_0.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/timer_0.v                            ;
; timer_1.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/timer_1.v                            ;
; uart_0.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/uart_0.v                             ;
; VGA_0.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/VGA_0.v                              ;
; VGA_Controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/VGA_Controller.v                     ;
; VGA_NIOS_CTRL.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/VGA_NIOS_CTRL.v                      ;
; VGA_OSD_RAM.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/tbadams/code/ECE354/lab5/VGA_OSD_RAM.v                        ;
; vga_param.h                       ; yes             ; Auto-Found Unspecified File            ; C:/Users/tbadams/code/ECE354/lab5/vga_param.h                          ;
; altpll.tdf                        ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                ;
; dcfifo.tdf                        ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf                ;
; db/dcfifo_gek1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dcfifo_gek1.tdf                   ;
; db/a_graycounter_f86.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_graycounter_f86.tdf             ;
; db/a_graycounter_6fc.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_graycounter_6fc.tdf             ;
; db/a_graycounter_5fc.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_graycounter_5fc.tdf             ;
; db/altsyncram_rk81.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_rk81.tdf               ;
; db/dffpipe_ngh.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_ngh.tdf                   ;
; db/alt_synch_pipe_icb.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/alt_synch_pipe_icb.tdf            ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_gd9.tdf                   ;
; db/alt_synch_pipe_mc8.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/alt_synch_pipe_mc8.tdf            ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_hd9.tdf                   ;
; db/cmpr_s16.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/cmpr_s16.tdf                      ;
; db/dcfifo_kbk1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dcfifo_kbk1.tdf                   ;
; db/altsyncram_vh81.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_vh81.tdf               ;
; db/alt_synch_pipe_jcb.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/alt_synch_pipe_jcb.tdf            ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_id9.tdf                   ;
; db/alt_synch_pipe_nc8.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/alt_synch_pipe_nc8.tdf            ;
; db/dffpipe_jd9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_jd9.tdf                   ;
; db/dcfifo_hlj1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dcfifo_hlj1.tdf                   ;
; db/a_graycounter_g86.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_graycounter_g86.tdf             ;
; db/a_graycounter_7fc.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_graycounter_7fc.tdf             ;
; db/a_graycounter_8fc.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_graycounter_8fc.tdf             ;
; db/altsyncram_vk81.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_vk81.tdf               ;
; db/altsyncram_brg1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_brg1.tdf               ;
; db/alt_synch_pipe_kcb.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/alt_synch_pipe_kcb.tdf            ;
; db/dffpipe_kd9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_kd9.tdf                   ;
; db/alt_synch_pipe_oc8.tdf         ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/alt_synch_pipe_oc8.tdf            ;
; db/dffpipe_ld9.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_ld9.tdf                   ;
; db/cmpr_t16.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/cmpr_t16.tdf                      ;
; fifo_in_full_pio.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/fifo_in_full_pio.v                   ;
; fifo_in_write_req_pio.v           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/fifo_in_write_req_pio.v              ;
; fifo_out_read_req_pio.v           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/fifo_out_read_req_pio.v              ;
; idata_pio.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/idata_pio.v                          ;
; odata_pio.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/odata_pio.v                          ;
; result_ready_pio.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/result_ready_pio.v                   ;
; rle_flush_pio.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/rle_flush_pio.v                      ;
; altsyncram.tdf                    ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf            ;
; db/altsyncram_q7o1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_q7o1.tdf               ;
; db/altsyncram_p132.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_p132.tdf               ;
; Img_DATA.hex                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/Img_DATA.hex                         ;
; db/decode_1qa.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/decode_1qa.tdf                    ;
; db/mux_hkb.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/mux_hkb.tdf                       ;
; db/mux_akb.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/mux_akb.tdf                       ;
; db/altsyncram_qed1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_qed1.tdf               ;
; db/altsyncram_b5g1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_b5g1.tdf               ;
; cpu_0_ic_tag_ram.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_ic_tag_ram.mif                 ;
; db/altsyncram_8pf1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_8pf1.tdf               ;
; cpu_0_bht_ram.mif                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_bht_ram.mif                    ;
; db/altsyncram_87f1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_87f1.tdf               ;
; cpu_0_rf_ram_a.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_rf_ram_a.mif                   ;
; db/altsyncram_97f1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_97f1.tdf               ;
; cpu_0_rf_ram_b.mif                ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_rf_ram_b.mif                   ;
; db/altsyncram_vf22.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_vf22.tdf               ;
; cpu_0_dc_tag_ram.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_dc_tag_ram.mif                 ;
; db/altsyncram_a422.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_a422.tdf               ;
; altmult_add.tdf                   ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf           ;
; db/mult_add_4cr2.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/mult_add_4cr2.tdf                 ;
; db/ded_mult_2o81.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/ded_mult_2o81.tdf                 ;
; db/dffpipe_93c.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dffpipe_93c.tdf                   ;
; db/mult_add_6cr2.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/mult_add_6cr2.tdf                 ;
; db/altsyncram_c572.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_c572.tdf               ;
; cpu_0_ociram_default_contents.mif ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_ociram_default_contents.mif    ;
; cpu_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_oci_test_bench.v               ;
; db/altsyncram_e502.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_e502.tdf               ;
; cpu_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_jtag_debug_module_tck.v        ;
; altera_std_synchronizer.v         ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/altera_std_synchronizer.v ;
; cpu_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/cpu_0_jtag_debug_module_sysclk.v     ;
; sld_virtual_jtag_basic.v          ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;
; db/altsyncram_lo31.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_lo31.tdf               ;
; epcs_controller_boot_rom.hex      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/tbadams/code/ECE354/lab5/epcs_controller_boot_rom.hex         ;
; scfifo.tdf                        ; yes             ; Megafunction                           ; c:/altera/91/quartus/libraries/megafunctions/scfifo.tdf                ;
; db/scfifo_1n21.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/scfifo_1n21.tdf                   ;
; db/a_dpfifo_8t21.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_dpfifo_8t21.tdf                 ;
; db/a_fefifo_7cf.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/a_fefifo_7cf.tdf                  ;
; db/cntr_rj7.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/cntr_rj7.tdf                      ;
; db/dpram_5h21.tdf                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/dpram_5h21.tdf                    ;
; db/altsyncram_9tl1.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/altsyncram_9tl1.tdf               ;
; db/cntr_fjb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/tbadams/code/ECE354/lab5/db/cntr_fjb.tdf                      ;
; alt_jtag_atlantic.v               ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;
; system_0_clock_0.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/system_0_clock_0.v                   ;
; system_0_clock_1.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/tbadams/code/ECE354/lab5/system_0_clock_1.v                   ;
; pzdyqx.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/pzdyqx.vhd                ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd               ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;
+-----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                ;
+---------------------------------------------+----------------------------------------------+
; Resource                                    ; Usage                                        ;
+---------------------------------------------+----------------------------------------------+
; Estimated Total logic elements              ; 7,560                                        ;
;                                             ;                                              ;
; Total combinational functions               ; 6058                                         ;
; Logic element usage by number of LUT inputs ;                                              ;
;     -- 4 input functions                    ; 3629                                         ;
;     -- 3 input functions                    ; 1512                                         ;
;     -- <=2 input functions                  ; 917                                          ;
;                                             ;                                              ;
; Logic elements by mode                      ;                                              ;
;     -- normal mode                          ; 5513                                         ;
;     -- arithmetic mode                      ; 545                                          ;
;                                             ;                                              ;
; Total registers                             ; 3944                                         ;
;     -- Dedicated logic registers            ; 3944                                         ;
;     -- I/O registers                        ; 0                                            ;
;                                             ;                                              ;
; I/O pins                                    ; 425                                          ;
; Total memory bits                           ; 390656                                       ;
; Embedded Multiplier 9-bit elements          ; 4                                            ;
; Total PLLs                                  ; 2                                            ;
; Maximum fan-out node                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 3254                                         ;
; Total fan-out                               ; 42839                                        ;
; Average fan-out                             ; 3.96                                         ;
+---------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                 ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_NET                                                                                                          ; 6058 (1)          ; 3944 (0)     ; 390656      ; 4            ; 0       ; 2         ; 425  ; 0            ; |DE2_NET                                                                                                                                                                                                                                                            ; work         ;
;    |Audio_PLL:PLL2|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|Audio_PLL:PLL2                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|Audio_PLL:PLL2|altpll:altpll_component                                                                                                                                                                                                                     ; work         ;
;    |I2C_AV_Config:u1|                                                                                             ; 166 (116)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|I2C_AV_Config:u1                                                                                                                                                                                                                                           ; work         ;
;       |I2C_Controller:u0|                                                                                         ; 50 (50)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                                                                                                                         ; work         ;
;    |RLE_FIFO_24_256:FIFO_recv|                                                                                    ; 46 (1)            ; 74 (2)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv                                                                                                                                                                                                                                  ; work         ;
;       |dcfifo:dcfifo_component|                                                                                   ; 45 (0)            ; 72 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component                                                                                                                                                                                                          ; work         ;
;          |dcfifo_gek1:auto_generated|                                                                             ; 45 (4)            ; 72 (17)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated                                                                                                                                                                               ; work         ;
;             |a_graycounter_5fc:wrptr_gp|                                                                          ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp                                                                                                                                                    ; work         ;
;             |a_graycounter_f86:rdptr_g1p|                                                                         ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p                                                                                                                                                   ; work         ;
;             |alt_synch_pipe_icb:rs_dgwp|                                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp                                                                                                                                                    ; work         ;
;                |dffpipe_gd9:dffpipe16|                                                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16                                                                                                                              ; work         ;
;             |alt_synch_pipe_mc8:ws_dgrp|                                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp                                                                                                                                                    ; work         ;
;                |dffpipe_hd9:dffpipe19|                                                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19                                                                                                                              ; work         ;
;             |altsyncram_rk81:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram                                                                                                                                                      ; work         ;
;             |cmpr_s16:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|cmpr_s16:rdempty_eq_comp                                                                                                                                                      ; work         ;
;             |cmpr_s16:wrfull_eq_comp|                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|cmpr_s16:wrfull_eq_comp                                                                                                                                                       ; work         ;
;             |dffpipe_ngh:rdaclr|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                            ; work         ;
;    |RLE_FIFO_8_256:FIFO_send|                                                                                     ; 47 (1)            ; 74 (2)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send                                                                                                                                                                                                                                   ; work         ;
;       |dcfifo:dcfifo_component|                                                                                   ; 46 (0)            ; 72 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component                                                                                                                                                                                                           ; work         ;
;          |dcfifo_kbk1:auto_generated|                                                                             ; 46 (4)            ; 72 (17)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated                                                                                                                                                                                ; work         ;
;             |a_graycounter_5fc:wrptr_gp|                                                                          ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp                                                                                                                                                     ; work         ;
;             |a_graycounter_f86:rdptr_g1p|                                                                         ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p                                                                                                                                                    ; work         ;
;             |alt_synch_pipe_jcb:rs_dgwp|                                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp                                                                                                                                                     ; work         ;
;                |dffpipe_id9:dffpipe6|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6                                                                                                                                ; work         ;
;             |alt_synch_pipe_nc8:ws_dgrp|                                                                          ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                     ; work         ;
;                |dffpipe_jd9:dffpipe9|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9                                                                                                                                ; work         ;
;             |altsyncram_vh81:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram                                                                                                                                                       ; work         ;
;             |cmpr_s16:rdempty_eq_comp|                                                                            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|cmpr_s16:rdempty_eq_comp                                                                                                                                                       ; work         ;
;             |cmpr_s16:wrfull_eq_comp|                                                                             ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|cmpr_s16:wrfull_eq_comp                                                                                                                                                        ; work         ;
;             |dffpipe_ngh:rdaclr|                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                             ; work         ;
;    |Reset_Delay:delay1|                                                                                           ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|Reset_Delay:delay1                                                                                                                                                                                                                                         ; work         ;
;    |SDRAM_PLL:PLL1|                                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|SDRAM_PLL:PLL1                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|SDRAM_PLL:PLL1|altpll:altpll_component                                                                                                                                                                                                                     ; work         ;
;    |pzdyqx:nabboc|                                                                                                ; 113 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc                                                                                                                                                                                                                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                              ; 113 (7)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                 ; work         ;
;          |CJQJ5354:TWMW7206|                                                                                      ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                                               ; work         ;
;          |MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|                                            ; 52 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1                                                                                                                                                     ; work         ;
;             |CJQJ5354:AJQA6937|                                                                                   ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                                   ; work         ;
;          |PZMU7345:HHRH5434|                                                                                      ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                                               ; work         ;
;          |VELJ8121:JDCF0099|                                                                                      ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                                               ; work         ;
;    |rle_enc:rle_machine|                                                                                          ; 91 (91)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|rle_enc:rle_machine                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                             ; 121 (81)          ; 68 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|sld_hub:auto_hub                                                                                                                                                                                                                                           ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                                   ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                   ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                 ; work         ;
;    |system_0:u0|                                                                                                  ; 5440 (1)          ; 3510 (0)     ; 386560      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_NET|system_0:u0                                                                                                                                                                                                                                                ; work         ;
;       |Audio_0:the_Audio_0|                                                                                       ; 94 (0)            ; 141 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0                                                                                                                                                                                                                            ; work         ;
;          |AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|                                                                      ; 94 (46)           ; 141 (59)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO                                                                                                                                                                                          ; work         ;
;             |FIFO_16_256:u0|                                                                                      ; 48 (0)            ; 82 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0                                                                                                                                                                           ; work         ;
;                |dcfifo:dcfifo_component|                                                                          ; 48 (0)            ; 82 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component                                                                                                                                                   ; work         ;
;                   |dcfifo_hlj1:auto_generated|                                                                    ; 48 (5)            ; 82 (19)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated                                                                                                                        ; work         ;
;                      |a_graycounter_8fc:wrptr_gp|                                                                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp                                                                                             ; work         ;
;                      |a_graycounter_g86:rdptr_g1p|                                                                ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p                                                                                            ; work         ;
;                      |alt_synch_pipe_kcb:rs_dgwp|                                                                 ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp                                                                                             ; work         ;
;                         |dffpipe_kd9:dffpipe16|                                                                   ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16                                                                       ; work         ;
;                      |alt_synch_pipe_oc8:ws_dgrp|                                                                 ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                                                             ; work         ;
;                         |dffpipe_ld9:dffpipe19|                                                                   ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe19                                                                       ; work         ;
;                      |altsyncram_vk81:fifo_ram|                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram                                                                                               ; work         ;
;                         |altsyncram_brg1:altsyncram14|                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14                                                                  ; work         ;
;                      |cmpr_t16:rdempty_eq_comp|                                                                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp                                                                                               ; work         ;
;                      |cmpr_t16:wrfull_eq_comp|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:wrfull_eq_comp                                                                                                ; work         ;
;                      |dffpipe_ngh:rdaclr|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr                                                                                                     ; work         ;
;       |Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0|                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0                                                                                                                                                                                   ; work         ;
;       |DM9000A:the_DM9000A|                                                                                       ; 1 (0)             ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|DM9000A:the_DM9000A                                                                                                                                                                                                                            ; work         ;
;          |DM9000A_IF:the_DM9000A_IF|                                                                              ; 1 (1)             ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF                                                                                                                                                                                                  ; work         ;
;       |DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|                                              ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0                                                                                                                                                                                   ; work         ;
;       |FIFO_IN_FULL_PIO:the_FIFO_IN_FULL_PIO|                                                                     ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|FIFO_IN_FULL_PIO:the_FIFO_IN_FULL_PIO                                                                                                                                                                                                          ; work         ;
;       |FIFO_IN_FULL_PIO_s1_arbitrator:the_FIFO_IN_FULL_PIO_s1|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|FIFO_IN_FULL_PIO_s1_arbitrator:the_FIFO_IN_FULL_PIO_s1                                                                                                                                                                                         ; work         ;
;       |FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO|                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO                                                                                                                                                                                                ; work         ;
;       |FIFO_IN_WRITE_REQ_PIO_s1_arbitrator:the_FIFO_IN_WRITE_REQ_PIO_s1|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|FIFO_IN_WRITE_REQ_PIO_s1_arbitrator:the_FIFO_IN_WRITE_REQ_PIO_s1                                                                                                                                                                               ; work         ;
;       |FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO|                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO                                                                                                                                                                                                ; work         ;
;       |FIFO_OUT_READ_REQ_PIO_s1_arbitrator:the_FIFO_OUT_READ_REQ_PIO_s1|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|FIFO_OUT_READ_REQ_PIO_s1_arbitrator:the_FIFO_OUT_READ_REQ_PIO_s1                                                                                                                                                                               ; work         ;
;       |IDATA_PIO:the_IDATA_PIO|                                                                                   ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|IDATA_PIO:the_IDATA_PIO                                                                                                                                                                                                                        ; work         ;
;       |IDATA_PIO_s1_arbitrator:the_IDATA_PIO_s1|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|IDATA_PIO_s1_arbitrator:the_IDATA_PIO_s1                                                                                                                                                                                                       ; work         ;
;       |ISP1362:the_ISP1362|                                                                                       ; 2 (0)             ; 39 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|ISP1362:the_ISP1362                                                                                                                                                                                                                            ; work         ;
;          |ISP1362_IF:the_ISP1362_IF|                                                                              ; 2 (2)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF                                                                                                                                                                                                  ; work         ;
;       |ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0|                                              ; 21 (21)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0                                                                                                                                                                                   ; work         ;
;       |ODATA_PIO:the_ODATA_PIO|                                                                                   ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|ODATA_PIO:the_ODATA_PIO                                                                                                                                                                                                                        ; work         ;
;       |ODATA_PIO_s1_arbitrator:the_ODATA_PIO_s1|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|ODATA_PIO_s1_arbitrator:the_ODATA_PIO_s1                                                                                                                                                                                                       ; work         ;
;       |RESULT_READY_PIO:the_RESULT_READY_PIO|                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|RESULT_READY_PIO:the_RESULT_READY_PIO                                                                                                                                                                                                          ; work         ;
;       |RESULT_READY_PIO_s1_arbitrator:the_RESULT_READY_PIO_s1|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|RESULT_READY_PIO_s1_arbitrator:the_RESULT_READY_PIO_s1                                                                                                                                                                                         ; work         ;
;       |RLE_FLUSH_PIO:the_RLE_FLUSH_PIO|                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO                                                                                                                                                                                                                ; work         ;
;       |RLE_FLUSH_PIO_s1_arbitrator:the_RLE_FLUSH_PIO_s1|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|RLE_FLUSH_PIO_s1_arbitrator:the_RLE_FLUSH_PIO_s1                                                                                                                                                                                               ; work         ;
;       |SD_CLK:the_SD_CLK|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SD_CLK:the_SD_CLK                                                                                                                                                                                                                              ; work         ;
;       |SD_CLK_s1_arbitrator:the_SD_CLK_s1|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SD_CLK_s1_arbitrator:the_SD_CLK_s1                                                                                                                                                                                                             ; work         ;
;       |SD_CMD:the_SD_CMD|                                                                                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SD_CMD:the_SD_CMD                                                                                                                                                                                                                              ; work         ;
;       |SD_CMD_s1_arbitrator:the_SD_CMD_s1|                                                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SD_CMD_s1_arbitrator:the_SD_CMD_s1                                                                                                                                                                                                             ; work         ;
;       |SD_DAT:the_SD_DAT|                                                                                         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SD_DAT:the_SD_DAT                                                                                                                                                                                                                              ; work         ;
;       |SD_DAT_s1_arbitrator:the_SD_DAT_s1|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SD_DAT_s1_arbitrator:the_SD_DAT_s1                                                                                                                                                                                                             ; work         ;
;       |SEG7_Display:the_SEG7_Display|                                                                             ; 56 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display                                                                                                                                                                                                                  ; work         ;
;          |SEG7_LUT_8:the_SEG7_LUT_8|                                                                              ; 56 (0)            ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8                                                                                                                                                                                        ; work         ;
;             |SEG7_LUT:u0|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u0                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u1|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u1                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u2|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u2                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u3|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u3                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u4|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u4                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u5|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u5                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u6|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u6                                                                                                                                                                            ; work         ;
;             |SEG7_LUT:u7|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u7                                                                                                                                                                            ; work         ;
;       |SEG7_Display_avalon_slave_0_arbitrator:the_SEG7_Display_avalon_slave_0|                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|SEG7_Display_avalon_slave_0_arbitrator:the_SEG7_Display_avalon_slave_0                                                                                                                                                                         ; work         ;
;       |VGA_0:the_VGA_0|                                                                                           ; 1165 (0)          ; 265 (0)      ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0                                                                                                                                                                                                                                ; work         ;
;          |VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|                                                                        ; 1165 (116)        ; 265 (124)    ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL                                                                                                                                                                                                ; work         ;
;             |VGA_Controller:u0|                                                                                   ; 273 (273)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0                                                                                                                                                                              ; work         ;
;             |VGA_OSD_RAM:u1|                                                                                      ; 776 (38)          ; 50 (36)      ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1                                                                                                                                                                                 ; work         ;
;                |Img_RAM:u0|                                                                                       ; 738 (0)           ; 14 (0)       ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0                                                                                                                                                                      ; work         ;
;                   |altsyncram:altsyncram_component|                                                               ; 738 (0)           ; 14 (0)       ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component                                                                                                                                      ; work         ;
;                      |altsyncram_q7o1:auto_generated|                                                             ; 738 (0)           ; 14 (0)       ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated                                                                                                       ; work         ;
;                         |altsyncram_p132:altsyncram1|                                                             ; 738 (0)           ; 14 (14)      ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1                                                                           ; work         ;
;                            |decode_1qa:decode4|                                                                   ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode4                                                        ; work         ;
;                            |decode_1qa:decode_a|                                                                  ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_a                                                       ; work         ;
;                            |decode_1qa:decode_b|                                                                  ; 91 (91)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_b                                                       ; work         ;
;                            |mux_hkb:mux5|                                                                         ; 474 (474)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5                                                              ; work         ;
;       |VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|                                                  ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0                                                                                                                                                                                       ; work         ;
;       |button_pio:the_button_pio|                                                                                 ; 14 (14)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|button_pio:the_button_pio                                                                                                                                                                                                                      ; work         ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                     ; work         ;
;       |cpu_0:the_cpu_0|                                                                                           ; 1961 (1736)       ; 1543 (1353)  ; 70144       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0                                                                                                                                                                                                                                ; work         ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ; work         ;
;                |altsyncram_8pf1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                            ; work         ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;                |altsyncram_a422:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated                                                                                                                                    ; work         ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                       ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ; work         ;
;                |altsyncram_vf22:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_vf22:auto_generated                                                                                                                                      ; work         ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ; work         ;
;                |altsyncram_qed1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                    ; work         ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                       ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ; work         ;
;                |altsyncram_b5g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated                                                                                                                                      ; work         ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ; work         ;
;             |altmult_add:the_altmult_add_part_1|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ; work         ;
;                |mult_add_4cr2:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                            ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ; work         ;
;             |altmult_add:the_altmult_add_part_2|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ; work         ;
;                |mult_add_6cr2:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                            ; work         ;
;                   |ded_mult_2o81:ded_mult1|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                    ; work         ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                    ; 215 (16)          ; 190 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ; work         ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                 ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ; work         ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                      ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ; work         ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                   ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ; work         ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                     ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ; work         ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                     ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ; work         ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                           ; 52 (52)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ; work         ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_c572:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ; work         ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ; work         ;
;                |altsyncram_87f1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                    ; work         ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ; work         ;
;                |altsyncram_97f1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                    ; work         ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                  ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ; work         ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                        ; 481 (481)         ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ; work         ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                          ; 181 (181)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ; work         ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                            ; 49 (49)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ; work         ;
;       |epcs_controller:the_epcs_controller|                                                                       ; 118 (1)           ; 116 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller                                                                                                                                                                                                            ; work         ;
;          |altsyncram:the_boot_copier_rom|                                                                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom                                                                                                                                                                             ; work         ;
;             |altsyncram_lo31:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_lo31:auto_generated                                                                                                                                              ; work         ;
;          |epcs_controller_sub:the_epcs_controller_sub|                                                            ; 117 (117)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub                                                                                                                                                                ; work         ;
;          |tornado_epcs_controller_atom:the_tornado_epcs_controller_atom|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom                                                                                                                                              ; work         ;
;       |epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|                        ; 47 (47)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port                                                                                                                                                             ; work         ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                               ; 144 (40)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ; work         ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                        ; 53 (53)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ; work         ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ; work         ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ; work         ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ; work         ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ; work         ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ; work         ;
;       |lcd_16207_0:the_lcd_16207_0|                                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|lcd_16207_0:the_lcd_16207_0                                                                                                                                                                                                                    ; work         ;
;       |lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave|                                        ; 24 (24)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave                                                                                                                                                                             ; work         ;
;       |led_green:the_led_green|                                                                                   ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|led_green:the_led_green                                                                                                                                                                                                                        ; work         ;
;       |led_green_s1_arbitrator:the_led_green_s1|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|led_green_s1_arbitrator:the_led_green_s1                                                                                                                                                                                                       ; work         ;
;       |led_red:the_led_red|                                                                                       ; 5 (5)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|led_red:the_led_red                                                                                                                                                                                                                            ; work         ;
;       |led_red_s1_arbitrator:the_led_red_s1|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|led_red_s1_arbitrator:the_led_red_s1                                                                                                                                                                                                           ; work         ;
;       |sdram_0:the_sdram_0|                                                                                       ; 263 (213)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0                                                                                                                                                                                                                            ; work         ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                              ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ; work         ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                      ; 103 (53)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1| ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1                                                                                                    ; work         ;
;          |rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1| ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1                                                                                                    ; work         ;
;       |sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|                                                ; 79 (79)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0                                                                                                                                                                                     ; work         ;
;       |switch_pio:the_switch_pio|                                                                                 ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|switch_pio:the_switch_pio                                                                                                                                                                                                                      ; work         ;
;       |switch_pio_s1_arbitrator:the_switch_pio_s1|                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1                                                                                                                                                                                                     ; work         ;
;       |system_0_clock_0:the_system_0_clock_0|                                                                     ; 33 (17)           ; 130 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                   ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ; work         ;
;          |system_0_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                   ; work         ;
;          |system_0_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                ; work         ;
;          |system_0_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                               ; work         ;
;          |system_0_clock_0_master_FSM:master_FSM|                                                                 ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM                                                                                                                                                                   ; work         ;
;          |system_0_clock_0_slave_FSM:slave_FSM|                                                                   ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM                                                                                                                                                                     ; work         ;
;       |system_0_clock_0_in_arbitrator:the_system_0_clock_0_in|                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in                                                                                                                                                                                         ; work         ;
;       |system_0_clock_0_out_arbitrator:the_system_0_clock_0_out|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_0_out_arbitrator:the_system_0_clock_0_out                                                                                                                                                                                       ; work         ;
;       |system_0_clock_1:the_system_0_clock_1|                                                                     ; 23 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1                                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ; work         ;
;          |system_0_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                   ; work         ;
;          |system_0_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                ; work         ;
;          |system_0_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                  ; work         ;
;          |system_0_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                               ; work         ;
;          |system_0_clock_1_master_FSM:master_FSM|                                                                 ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM                                                                                                                                                                   ; work         ;
;          |system_0_clock_1_slave_FSM:slave_FSM|                                                                   ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM                                                                                                                                                                     ; work         ;
;       |system_0_clock_1_in_arbitrator:the_system_0_clock_1_in|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in                                                                                                                                                                                         ; work         ;
;       |system_0_clock_1_out_arbitrator:the_system_0_clock_1_out|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_clock_1_out_arbitrator:the_system_0_clock_1_out                                                                                                                                                                                       ; work         ;
;       |system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch|                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch                                                                                                                                                                   ; work         ;
;       |system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch                                                                                                                                                                         ; work         ;
;       |timer_0:the_timer_0|                                                                                       ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|timer_0:the_timer_0                                                                                                                                                                                                                            ; work         ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                           ; work         ;
;       |timer_1:the_timer_1|                                                                                       ; 124 (124)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|timer_1:the_timer_1                                                                                                                                                                                                                            ; work         ;
;       |timer_1_s1_arbitrator:the_timer_1_s1|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1                                                                                                                                                                                                           ; work         ;
;       |tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|                            ; 80 (80)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave                                                                                                                                                                 ; work         ;
;       |uart_0:the_uart_0|                                                                                         ; 119 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|uart_0:the_uart_0                                                                                                                                                                                                                              ; work         ;
;          |uart_0_regs:the_uart_0_regs|                                                                            ; 35 (35)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs                                                                                                                                                                                                  ; work         ;
;          |uart_0_rx:the_uart_0_rx|                                                                                ; 46 (46)           ; 38 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx                                                                                                                                                                                                      ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                  ; work         ;
;          |uart_0_tx:the_uart_0_tx|                                                                                ; 38 (38)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx                                                                                                                                                                                                      ; work         ;
;       |uart_0_s1_arbitrator:the_uart_0_s1|                                                                        ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_NET|system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1                                                                                                                                                                                                             ; work         ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram|ALTSYNCRAM                                                                                                                                             ; M4K  ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None                              ;
; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram|ALTSYNCRAM                                                                                                                                              ; M4K  ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None                              ;
; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14|ALTSYNCRAM                                                         ; M4K  ; True Dual Port   ; 256          ; 16           ; 256          ; 16           ; 4096   ; None                              ;
; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|ALTSYNCRAM                                                                  ; M4K  ; True Dual Port   ; 38400        ; 8            ; 307200       ; 1            ; 307200 ; Img_DATA.hex                      ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_0_bht_ram.mif                 ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_vf22:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; True Dual Port   ; 512          ; 15           ; 512          ; 15           ; 7680   ; cpu_0_dc_tag_ram.mif              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 20           ; 128          ; 20           ; 2560   ; cpu_0_ic_tag_ram.mif              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                ;
; system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_lo31:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; ROM              ; 128          ; 32           ; --           ; --           ; 4096   ; epcs_controller_boot_rom.hex      ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_NET|I2C_AV_Config:u1|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                      ;
+------------------+------------------+------------------+-----------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                     ;
; master_state.010 ; 0                ; 1                ; 1                                                                     ;
; master_state.100 ; 1                ; 0                ; 1                                                                     ;
+------------------+------------------+------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                       ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                     ;
; slave_state.010 ; 0               ; 1               ; 1                                                                     ;
; slave_state.100 ; 1               ; 0               ; 1                                                                     ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                      ;
+------------------+------------------+------------------+-----------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                     ;
; master_state.010 ; 0                ; 1                ; 1                                                                     ;
; master_state.100 ; 1                ; 0                ; 1                                                                     ;
+------------------+------------------+------------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                       ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                     ;
; slave_state.010 ; 0               ; 1               ; 1                                                                     ;
; slave_state.100 ; 1               ; 0               ; 1                                                                     ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_next                              ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_state                                                                                                                                      ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|i_next ;
+------------+------------+------------+------------+-------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000  ;
+------------+------------+------------+------------+-------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0           ;
; i_next.010 ; 0          ; 0          ; 1          ; 1           ;
; i_next.101 ; 0          ; 1          ; 0          ; 1           ;
; i_next.111 ; 1          ; 0          ; 0          ; 1           ;
+------------+------------+------------+------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|sdram_0:the_sdram_0|i_state                                ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|rle_enc:rle_machine|state                                                                                                                                            ;
+---------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------------+------------+------------------+
; Name                ; state.RESET_COUNT ; state.WAIT_OUTPUT ; state.COUNT_DONE ; state.SHIFT_BITS ; state.COUNT_BITS ; state.WAIT_INPUT ; state.REQUEST_INPUT ; state.INIT ; state.READ_INPUT ;
+---------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------------+------------+------------------+
; state.INIT          ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0          ; 0                ;
; state.REQUEST_INPUT ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                   ; 1          ; 0                ;
; state.WAIT_INPUT    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                   ; 1          ; 0                ;
; state.COUNT_BITS    ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                   ; 1          ; 0                ;
; state.SHIFT_BITS    ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.COUNT_DONE    ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.WAIT_OUTPUT   ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.RESET_COUNT   ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 0                ;
; state.READ_INPUT    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1          ; 1                ;
+---------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+---------------------+------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch|data_out                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch|data_out                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch|data_in_d1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[9]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[9]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[22]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[22]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[10]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[10]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[11]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[11]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[12]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[12]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[13]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[13]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[14]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[14]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[15]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[15]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[16]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[16]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[17]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[17]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[18]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[18]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[19]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[19]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[20]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[20]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[21]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[21]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch|data_in_d1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[4]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[4]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[5]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[5]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[6]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[6]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[7]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[7]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_address[8]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_address[8]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_byteenable[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_byteenable[0]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_byteenable[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_byteenable[1]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[9]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[9]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[22]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[22]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[10]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[10]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[11]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[11]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[12]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[12]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[13]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[13]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[14]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[14]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[15]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[15]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[16]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[16]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[17]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[17]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[18]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[18]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[19]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[19]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[20]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[20]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[21]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[21]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_address_d1[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_address_d1[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_byteenable_d1[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_byteenable_d1[0]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_byteenable_d1[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_byteenable_d1[1]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                      ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]                                                                                                  ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[3]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[4]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[5]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[6]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[7]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[8]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[9]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[9]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[10]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[10]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[11]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[11]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[12]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[12]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[13]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[13]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[14]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[14]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|master_writedata[15]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|master_writedata[15]                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[2]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[2]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[3]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[3]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[4]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[4]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[5]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[5]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[6]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[6]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[7]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[7]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[8]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[8]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[9]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[9]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[10]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[10]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[11]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[11]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[12]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[12]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[13]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[13]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[14]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[14]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_1:the_system_0_clock_1|slave_writedata_d1[15]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|slave_writedata_d1[15]                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                               ; Lost fanout                                                                                                                                                                ;
; system_0:u0|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[10..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[9..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[9..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                             ; Lost fanout                                                                                                                                                                ;
; I2C_AV_Config:u1|mI2C_DATA[16..17,19,23]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[16..17,19,23]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|oDATA[10..15]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait                                                                                                                                        ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter                                                                                                                              ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_system_0_clock_1_out_granted_slave_sdram_0_s1                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_system_0_clock_0_out_granted_slave_sdram_0_s1                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]                                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                              ; Lost fanout                                                                                                                                                                ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                              ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                              ;
; system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                               ; Merged with system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx1                                                                                   ;
; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_tri_state_bridge_0_avalon_slave_end_xfer                                                                     ; Merged with system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|d1_reasons_to_wait                                                  ;
; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|d1_sram_0_avalon_slave_0_end_xfer                                                                                                   ; Merged with system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|d1_reasons_to_wait                                                                      ;
; system_0:u0|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                         ; Merged with system_0:u0|sdram_0:the_sdram_0|i_addr[11]                                                                                                                     ;
; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|d1_epcs_controller_epcs_control_port_end_xfer                                                               ; Merged with system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|d1_reasons_to_wait                                              ;
; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                             ; Merged with system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                  ;
; system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|d1_VGA_0_avalon_slave_0_end_xfer                                                                                                      ; Merged with system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|d1_reasons_to_wait                                                                        ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_write_request                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_6                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_6 ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_5                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_5 ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_4                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_4 ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_3                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_3 ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_2                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_2 ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_1                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_1 ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|full_0                                             ; Merged with system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|full_0 ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; I2C_AV_Config:u1|mI2C_DATA[18,20..21]                                                                                                                                                                      ; Merged with I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                                 ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[18,20..21]                                                                                                                                                           ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                                      ;
; system_0:u0|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                                                                               ; Merged with system_0:u0|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                                  ;
; system_0:u0|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                                                                                ; Merged with system_0:u0|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                                   ;
; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[2]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; I2C_AV_Config:u1|mSetup_ST~9                                                                                                                                                                               ; Lost fanout                                                                                                                                                                ;
; I2C_AV_Config:u1|mSetup_ST~10                                                                                                                                                                              ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|m_next~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|m_next~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|m_next~13                                                                                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|m_next~14                                                                                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|m_next~16                                                                                                                                                                  ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|i_next~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|i_next~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|i_next~6                                                                                                                                                                   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|i_state~14                                                                                                                                                                 ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|i_state~15                                                                                                                                                                 ; Lost fanout                                                                                                                                                                ;
; system_0:u0|sdram_0:the_sdram_0|i_state~16                                                                                                                                                                 ; Lost fanout                                                                                                                                                                ;
; rle_enc:rle_machine|state~2                                                                                                                                                                                ; Lost fanout                                                                                                                                                                ;
; rle_enc:rle_machine|state~3                                                                                                                                                                                ; Lost fanout                                                                                                                                                                ;
; rle_enc:rle_machine|state~4                                                                                                                                                                                ; Lost fanout                                                                                                                                                                ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                ;
; system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|slave_state.100                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.011 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; system_0:u0|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                     ;
; Total Number of Removed Registers = 229                                                                                                                                                                    ;                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                 ;
+------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                     ;
+------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable ; Stuck at GND              ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait,                                       ;
;                                                                                    ; due to stuck port data_in ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_system_0_clock_1_out_granted_slave_sdram_0_s1, ;
;                                                                                    ;                           ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_system_0_clock_0_out_granted_slave_sdram_0_s1, ;
;                                                                                    ;                           ; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]                  ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[31]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[30]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[29]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[28]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[27]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[26]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[25]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[24]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[23]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[22]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[21]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[20]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[19]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[18]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[17]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[16]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[15]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[14]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[13]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[12]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[11]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[10]                               ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                       ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                        ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; system_0:u0|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                            ; Stuck at GND              ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                    ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; I2C_AV_Config:u1|mI2C_DATA[23]                                                     ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                  ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; I2C_AV_Config:u1|mI2C_DATA[19]                                                     ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                  ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; I2C_AV_Config:u1|mI2C_DATA[17]                                                     ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                  ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
; I2C_AV_Config:u1|mI2C_DATA[16]                                                     ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                  ;
;                                                                                    ; due to stuck port data_in ;                                                                                                            ;
+------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3944  ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 317   ;
; Number of registers using Asynchronous Clear ; 3448  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2351  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|txd                                                                                                                     ; 1       ;
; system_0:u0|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                      ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                      ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                      ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                      ; 1       ;
; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|write_n_to_the_cfi_flash_0                                                         ; 1       ;
; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_readn                                                           ; 1       ;
; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|select_n_to_the_cfi_flash_0                                                        ; 1       ;
; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_arb_addend[0]                                                                    ; 6       ;
; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|OTG_CS_N                                                                                                            ; 1       ;
; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|OTG_RD_N                                                                                                            ; 1       ;
; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|OTG_WR_N                                                                                                            ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                              ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                              ; 18      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                              ; 22      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                              ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                              ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                              ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                                                       ; 3       ;
; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|ENET_CS_N                                                                                                           ; 1       ;
; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                                                                                           ; 17      ;
; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|ENET_RD_N                                                                                                           ; 1       ;
; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest                                                                                  ; 25      ;
; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|pre_txd                                                                                                                 ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                    ; 10      ;
; system_0:u0|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                      ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                      ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                      ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                      ; 2       ;
; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                      ; 6       ;
; system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_reg_firsttransfer                                                                ; 2       ;
; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[0]                                ; 6       ;
; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                              ; 7       ;
; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                      ; 48      ;
; sld_hub:auto_hub|tdo                                                                                                                                                          ; 2       ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                        ; 1       ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|fifo_contains_ones_n  ; 3       ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|fifo_contains_ones_n  ; 3       ;
; system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                     ; 5       ;
; system_0:u0|sdram_0:the_sdram_0|refresh_counter[12]                                                                                                                           ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                            ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                            ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|refresh_counter[7]                                                                                                                            ; 2       ;
; system_0:u0|sdram_0:the_sdram_0|refresh_counter[3]                                                                                                                            ; 2       ;
; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                  ; 1       ;
; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_reg_firsttransfer                            ; 2       ;
; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                          ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                    ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                                                        ; 5       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                                                        ; 4       ;
; system_0:u0|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                                             ; 1       ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                 ; 4       ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                              ; 11      ;
; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_ready                                                                                                                ; 6       ;
; system_0:u0|cpu_0:the_cpu_0|clr_break_line                                                                                                                                    ; 4       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                              ; 2       ;
; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oINT0_N                                                                                                             ; 1       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                              ; 2       ;
; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oINT1_N                                                                                                             ; 1       ;
; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                              ; 2       ;
; system_0:u0|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                               ; 66      ;
; system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|tx_shift_empty                                                                                                          ; 2       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[0]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[1]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[2]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[3]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[4]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[7]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[9]                                                                                                                           ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[10]                                                                                                                          ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[15]                                                                                                                          ; 3       ;
; system_0:u0|timer_0:the_timer_0|internal_counter[16]                                                                                                                          ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[0]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[1]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[2]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[3]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[4]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[7]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[9]                                                                                                                           ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[10]                                                                                                                          ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[15]                                                                                                                          ; 3       ;
; system_0:u0|timer_1:the_timer_1|internal_counter[16]                                                                                                                          ; 3       ;
; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp|sub_parity12a0 ; 1       ;
; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|sub_parity6a0 ; 1       ;
; system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                  ; 3       ;
; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_reg[0]                                                          ; 2       ;
; system_0:u0|timer_1:the_timer_1|period_h_register[0]                                                                                                                          ; 2       ;
; system_0:u0|timer_1:the_timer_1|period_l_register[0]                                                                                                                          ; 2       ;
; system_0:u0|timer_0:the_timer_0|period_h_register[0]                                                                                                                          ; 2       ;
; system_0:u0|timer_0:the_timer_0|period_l_register[0]                                                                                                                          ; 2       ;
; system_0:u0|timer_1:the_timer_1|period_l_register[1]                                                                                                                          ; 2       ;
; system_0:u0|timer_0:the_timer_0|period_l_register[1]                                                                                                                          ; 2       ;
; system_0:u0|timer_1:the_timer_1|period_l_register[2]                                                                                                                          ; 2       ;
; system_0:u0|timer_0:the_timer_0|period_l_register[2]                                                                                                                          ; 2       ;
; Total number of inverted registers = 119*                                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1]                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|D_iw[24]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|A_slow_inst_result[1]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|M_mem_byte_en[1]                                                                                                                                                           ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|A_inst_result[18]                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|A_inst_result[0]                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[2]                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|ic_tag_wraddress[4]                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[0]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_NET|system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_src2[26]                                                                                                                                                                 ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[23]                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[14]                                                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[9]                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[0]                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|data_to_cpu[4]                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_NET|system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[6]                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_wait_counter[1]                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|cfi_flash_0_s1_wait_counter[3]                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave|lcd_16207_0_control_slave_wait_counter[4]                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0|ISP1362_avalon_slave_0_wait_counter[2]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|M_st_data[30]                                                                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[2]                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_NET|sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_NET|sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_src1[2]                                                                                                                                                                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE2_NET|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[8]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_NET|sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_NET|sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|F_pc[14]                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|M_mem_byte_en[3]                                                                                                                                                           ;
; 6:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|M_pipe_flush_waddr[21]                                                                                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[0]                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |DE2_NET|rle_enc:rle_machine|shift_buf[3]                                                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_addr[11]                                                                                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |DE2_NET|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_addr[5]                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_addr[6]                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |DE2_NET|sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_NET|system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                    ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_NET|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                    ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|active_data[14]                                                                                                                                                        ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|oDATA[4]                                                                                                                                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|oDATA[1]                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|m_data[15]                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_R[4]                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_G[3]                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_NET|system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_B[4]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_NET|system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0|sram_0_avalon_slave_0_arb_share_counter_next_value[1]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter_next_value[0]                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_logic_result[9]                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[2]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_NET|system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter_next_value[1]                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|F_iw[2]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|dc_data_portb_byte_en[0]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM|Selector0                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_NET|system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_set_values[0]                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|comb                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1|updated_one_count                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_NET|system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1|updated_one_count                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|D_dst_regnum[1]                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_alu_result[31]                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_alu_result[2]                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[5]                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM|Selector0                                                                                                       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_alu_result[30]                                                                                                                                                           ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|E_alu_result[23]                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|A_wr_data_unfiltered[25]                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|D_src2_reg[16]                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|A_wr_data_unfiltered[15]                                                                                                                                                   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_NET|system_0:u0|cpu_0:the_cpu_0|A_wr_data_unfiltered[4]                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|Selector35                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE2_NET|system_0:u0|sdram_0:the_sdram_0|Selector27                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------+
; Assignment                      ; Value ; From ; To                      ;
+---------------------------------+-------+------+-------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                       ;
+---------------------------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                              ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                         ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_6fc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                              ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                      ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                            ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                              ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                   ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                      ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                       ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------+
; Assignment                      ; Value ; From ; To                     ;
+---------------------------------+-------+------+------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                      ;
+---------------------------------+-------+------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; Assignment                      ; Value                                                                             ; From            ; To                       ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                               ; -               ; -                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                               ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                              ; -               ; -                        ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                              ; -               ; -                        ;
; POWER_UP_LEVEL                  ; LOW                                                                               ; -               ; p0addr                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                              ; -               ; rdptr_g                  ;
; CUT                             ; ON                                                                                ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe9|dffe10a*         ; -               ; -                        ;
; CUT                             ; ON                                                                                ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a  ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe6|dffe7a*  ; -               ; -                        ;
+---------------------------------+-----------------------------------------------------------------------------------+-----------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_f86:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_6fc:wrptr_g1p ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                  ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                             ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|a_graycounter_5fc:wrptr_gp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                 ;
+---------------------------+-------+------+------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                  ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                     ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                             ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp ;
+---------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                 ;
+---------------------------+-------+------+------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                  ;
+---------------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated          ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ld9:dffpipe19|dffe20a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_kd9:dffpipe16|dffe17a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                                     ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                          ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                                             ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                                     ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                         ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                                          ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                             ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                              ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe19 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_vf22:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value          ; From ; To                                                                                                                                                                 ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]                                                                                                                                                              ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.011                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.100                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.101                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.010                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.001                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; DRsize.000                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[0]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[1]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[2]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[3]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[4]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[5]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[6]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[7]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[8]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[9]~reg0                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[10]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[11]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[12]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[13]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[14]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[15]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[16]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[17]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[18]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[19]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[20]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[21]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[22]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[23]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[24]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[25]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[26]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[27]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[28]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[29]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[30]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[31]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[32]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[33]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[34]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[35]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[36]~reg0                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103,R101 ; -    ; sr[37]~reg0                                                                                                                                                        ;
+---------------------------+----------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                             ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                         ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                              ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                          ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                          ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value     ; From ; To                                                                                                                                                                            ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]                                                                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]                                                                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[2]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[1]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[0]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; jxuir                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[3]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[4]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[5]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[6]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[7]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[8]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[9]~reg0                                                                                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[10]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[11]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[12]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[13]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[14]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[15]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[16]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[17]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[18]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[19]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[20]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[21]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[22]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[23]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[24]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[25]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[26]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[27]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[28]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[29]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[30]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[31]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[32]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[33]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[34]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[35]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[36]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; jdo[37]~reg0                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[0]                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,R101 ; -    ; ir[1]                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_uir                                                                                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; enable_action_strobe                                                                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; update_jdo_strobe                                                                                                                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; D101,D103 ; -    ; sync2_udr                                                                                                                                                                     ;
+---------------------------+-----------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                                                                ; From ; To                                                                                                                                                                    ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1                                                                                                                                                                ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+----------------------------------------------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_lo31:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0 ;
+---------------------------+---------------------+------+-------+
; Assignment                ; Value               ; From ; To    ;
+---------------------------+---------------------+------+-------+
; SUPPRESS_DA_RULE_INTERNAL ; R101,C106,D101,D103 ; -    ; -     ;
+---------------------------+---------------------+------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[10]                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[9]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[8]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[7]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[6]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[5]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[4]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[3]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[2]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[1]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; td_shift[0]                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; user_saw_rvalid                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; write_valid                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; read_req                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; read_write                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[7]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[7]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[6]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[6]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[5]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[5]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[4]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[4]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[3]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[3]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[2]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[2]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[1]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[1]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; wdata[0]                                                                    ;
; DISABLE_DA_RULE   ; D102  ; -    ; wdata[0]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; write_stalled                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; jupdate                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; rvalid                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[7]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[6]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[5]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[4]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[3]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[2]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[1]                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; rdata[0]                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for system_0:u0|sdram_0:the_sdram_0        ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0               ;
+-------------------+-------+----------------------------+-------------------------------+
; Assignment        ; Value ; From                       ; To                            ;
+-------------------+-------+----------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]           ;
; CUT               ; ON    ; *                          ; slave_readdata[15]            ;
; CUT               ; ON    ; *                          ; slave_readdata[14]            ;
; CUT               ; ON    ; *                          ; slave_readdata[13]            ;
; CUT               ; ON    ; *                          ; slave_readdata[12]            ;
; CUT               ; ON    ; *                          ; slave_readdata[11]            ;
; CUT               ; ON    ; *                          ; slave_readdata[10]            ;
; CUT               ; ON    ; *                          ; slave_readdata[9]             ;
; CUT               ; ON    ; *                          ; slave_readdata[8]             ;
; CUT               ; ON    ; *                          ; slave_readdata[7]             ;
; CUT               ; ON    ; *                          ; slave_readdata[6]             ;
; CUT               ; ON    ; *                          ; slave_readdata[5]             ;
; CUT               ; ON    ; *                          ; slave_readdata[4]             ;
; CUT               ; ON    ; *                          ; slave_readdata[3]             ;
; CUT               ; ON    ; *                          ; slave_readdata[2]             ;
; CUT               ; ON    ; *                          ; slave_readdata[1]             ;
; CUT               ; ON    ; *                          ; slave_readdata[0]             ;
; CUT               ; ON    ; *                          ; slave_readdata[15]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[14]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[13]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[12]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[11]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[10]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[9]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[8]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[7]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[6]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[5]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[4]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[3]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[2]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[1]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[0]~reg0        ;
; CUT               ; ON    ; slave_writedata_d1[15]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[15]        ;
; CUT               ; ON    ; slave_writedata_d1[14]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[14]        ;
; CUT               ; ON    ; slave_writedata_d1[13]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[13]        ;
; CUT               ; ON    ; slave_writedata_d1[12]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[12]        ;
; CUT               ; ON    ; slave_writedata_d1[11]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[11]        ;
; CUT               ; ON    ; slave_writedata_d1[10]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[10]        ;
; CUT               ; ON    ; slave_writedata_d1[9]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[9]         ;
; CUT               ; ON    ; slave_writedata_d1[8]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[8]         ;
; CUT               ; ON    ; slave_writedata_d1[7]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[7]         ;
; CUT               ; ON    ; slave_writedata_d1[6]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[6]         ;
; CUT               ; ON    ; slave_writedata_d1[5]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[5]         ;
; CUT               ; ON    ; slave_writedata_d1[4]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[4]         ;
; CUT               ; ON    ; slave_writedata_d1[3]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[3]         ;
; CUT               ; ON    ; slave_writedata_d1[2]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[2]         ;
; CUT               ; ON    ; slave_writedata_d1[1]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[1]         ;
; CUT               ; ON    ; slave_writedata_d1[0]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]~reg0      ;
; CUT               ; ON    ; slave_address_d1[22]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[22]          ;
; CUT               ; ON    ; slave_address_d1[21]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[21]          ;
; CUT               ; ON    ; slave_address_d1[20]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[20]          ;
; CUT               ; ON    ; slave_address_d1[19]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[19]          ;
; CUT               ; ON    ; slave_address_d1[18]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[18]          ;
; CUT               ; ON    ; slave_address_d1[17]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[17]          ;
; CUT               ; ON    ; slave_address_d1[16]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[16]          ;
; CUT               ; ON    ; slave_address_d1[15]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[15]          ;
; CUT               ; ON    ; slave_address_d1[14]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[14]          ;
; CUT               ; ON    ; slave_address_d1[13]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[13]          ;
; CUT               ; ON    ; slave_address_d1[12]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[12]          ;
; CUT               ; ON    ; slave_address_d1[11]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[11]          ;
; CUT               ; ON    ; slave_address_d1[10]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[10]          ;
; CUT               ; ON    ; slave_address_d1[9]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[9]           ;
; CUT               ; ON    ; slave_address_d1[8]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[8]           ;
; CUT               ; ON    ; slave_address_d1[7]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[7]           ;
; CUT               ; ON    ; slave_address_d1[6]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[6]           ;
; CUT               ; ON    ; slave_address_d1[5]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[5]           ;
; CUT               ; ON    ; slave_address_d1[4]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[4]           ;
; CUT               ; ON    ; slave_address_d1[3]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[3]           ;
; CUT               ; ON    ; slave_address_d1[2]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[2]           ;
; CUT               ; ON    ; slave_address_d1[1]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[1]           ;
; CUT               ; ON    ; slave_address_d1[0]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[0]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]~reg0        ;
; CUT               ; ON    ; slave_nativeaddress_d1[21] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[21]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[20] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[20]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[19] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[19]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[18] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[18]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[17] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[17]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[16] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[16]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[15] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[15]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[14] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[14]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[13] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[13]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[12] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[12]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[11] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[11]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[10] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[10]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[9]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[9]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[8]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[8]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[7]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[7]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[6]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[6]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[5]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[5]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[4]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[4]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[3]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[3]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[2]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[2]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[1]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[1]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]~reg0     ;
; CUT               ; ON    ; slave_nativeaddress_d1[0]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[0]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]~reg0  ;
; CUT               ; ON    ; slave_byteenable_d1[1]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[1]        ;
; CUT               ; ON    ; slave_byteenable_d1[0]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]~reg0     ;
+-------------------+-------+----------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+------------------+
; Assignment                  ; Value                                                                ; From ; To               ;
+-----------------------------+----------------------------------------------------------------------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]          ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]          ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1           ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1           ;
+-----------------------------+----------------------------------------------------------------------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; Assignment                  ; Value                                                                ; From ; To                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; Assignment                  ; Value                                                                ; From ; To                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; Assignment                  ; Value                                                                ; From ; To                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                             ;
+-------------------+-------+------------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                       ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                  ;
; CUT               ; ON    ; data_in_d1 ; *                                                                              ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                     ;
+-------------------+-------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1               ;
+-------------------+-------+----------------------------+-------------------------------+
; Assignment        ; Value ; From                       ; To                            ;
+-------------------+-------+----------------------------+-------------------------------+
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]            ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]             ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]          ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]           ;
; CUT               ; ON    ; *                          ; slave_readdata[15]            ;
; CUT               ; ON    ; *                          ; slave_readdata[14]            ;
; CUT               ; ON    ; *                          ; slave_readdata[13]            ;
; CUT               ; ON    ; *                          ; slave_readdata[12]            ;
; CUT               ; ON    ; *                          ; slave_readdata[11]            ;
; CUT               ; ON    ; *                          ; slave_readdata[10]            ;
; CUT               ; ON    ; *                          ; slave_readdata[9]             ;
; CUT               ; ON    ; *                          ; slave_readdata[8]             ;
; CUT               ; ON    ; *                          ; slave_readdata[7]             ;
; CUT               ; ON    ; *                          ; slave_readdata[6]             ;
; CUT               ; ON    ; *                          ; slave_readdata[5]             ;
; CUT               ; ON    ; *                          ; slave_readdata[4]             ;
; CUT               ; ON    ; *                          ; slave_readdata[3]             ;
; CUT               ; ON    ; *                          ; slave_readdata[2]             ;
; CUT               ; ON    ; *                          ; slave_readdata[1]             ;
; CUT               ; ON    ; *                          ; slave_readdata[0]             ;
; CUT               ; ON    ; *                          ; slave_readdata[15]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[14]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[13]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[12]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[11]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[10]~reg0       ;
; CUT               ; ON    ; *                          ; slave_readdata[9]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[8]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[7]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[6]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[5]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[4]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[3]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[2]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[1]~reg0        ;
; CUT               ; ON    ; *                          ; slave_readdata[0]~reg0        ;
; CUT               ; ON    ; slave_writedata_d1[15]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[15]        ;
; CUT               ; ON    ; slave_writedata_d1[14]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[14]        ;
; CUT               ; ON    ; slave_writedata_d1[13]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[13]        ;
; CUT               ; ON    ; slave_writedata_d1[12]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[12]        ;
; CUT               ; ON    ; slave_writedata_d1[11]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[11]        ;
; CUT               ; ON    ; slave_writedata_d1[10]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[10]        ;
; CUT               ; ON    ; slave_writedata_d1[9]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[9]         ;
; CUT               ; ON    ; slave_writedata_d1[8]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[8]         ;
; CUT               ; ON    ; slave_writedata_d1[7]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[7]         ;
; CUT               ; ON    ; slave_writedata_d1[6]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[6]         ;
; CUT               ; ON    ; slave_writedata_d1[5]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[5]         ;
; CUT               ; ON    ; slave_writedata_d1[4]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[4]         ;
; CUT               ; ON    ; slave_writedata_d1[3]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[3]         ;
; CUT               ; ON    ; slave_writedata_d1[2]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[2]         ;
; CUT               ; ON    ; slave_writedata_d1[1]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[1]         ;
; CUT               ; ON    ; slave_writedata_d1[0]      ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_writedata_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[15]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[14]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[13]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[12]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[11]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[10]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[9]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[8]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[7]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[6]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[5]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[4]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_writedata[0]~reg0      ;
; CUT               ; ON    ; slave_address_d1[22]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[22]          ;
; CUT               ; ON    ; slave_address_d1[21]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[21]          ;
; CUT               ; ON    ; slave_address_d1[20]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[20]          ;
; CUT               ; ON    ; slave_address_d1[19]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[19]          ;
; CUT               ; ON    ; slave_address_d1[18]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[18]          ;
; CUT               ; ON    ; slave_address_d1[17]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[17]          ;
; CUT               ; ON    ; slave_address_d1[16]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[16]          ;
; CUT               ; ON    ; slave_address_d1[15]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[15]          ;
; CUT               ; ON    ; slave_address_d1[14]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[14]          ;
; CUT               ; ON    ; slave_address_d1[13]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[13]          ;
; CUT               ; ON    ; slave_address_d1[12]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[12]          ;
; CUT               ; ON    ; slave_address_d1[11]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[11]          ;
; CUT               ; ON    ; slave_address_d1[10]       ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[10]          ;
; CUT               ; ON    ; slave_address_d1[9]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[9]           ;
; CUT               ; ON    ; slave_address_d1[8]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[8]           ;
; CUT               ; ON    ; slave_address_d1[7]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[7]           ;
; CUT               ; ON    ; slave_address_d1[6]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[6]           ;
; CUT               ; ON    ; slave_address_d1[5]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[5]           ;
; CUT               ; ON    ; slave_address_d1[4]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[4]           ;
; CUT               ; ON    ; slave_address_d1[3]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[3]           ;
; CUT               ; ON    ; slave_address_d1[2]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[2]           ;
; CUT               ; ON    ; slave_address_d1[1]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[1]           ;
; CUT               ; ON    ; slave_address_d1[0]        ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_address_d1[0]           ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[22]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[21]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[20]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[19]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[18]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[17]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[16]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[15]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[14]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[13]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[12]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[11]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[10]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[9]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[8]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[7]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[6]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[5]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[4]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[3]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[2]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[1]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_address[0]~reg0        ;
; CUT               ; ON    ; slave_nativeaddress_d1[21] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[21]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[20] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[20]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[19] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[19]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[18] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[18]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[17] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[17]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[16] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[16]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[15] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[15]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[14] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[14]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[13] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[13]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[12] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[12]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[11] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[11]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[10] ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[10]    ;
; CUT               ; ON    ; slave_nativeaddress_d1[9]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[9]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[8]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[8]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[7]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[7]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[6]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[6]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[5]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[5]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[4]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[4]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[3]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[3]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[2]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[2]     ;
; CUT               ; ON    ; slave_nativeaddress_d1[1]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[1]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[0]~reg0     ;
; CUT               ; ON    ; slave_nativeaddress_d1[0]  ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_nativeaddress_d1[0]     ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[21]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[20]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[19]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[18]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[17]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[16]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[15]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[14]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[13]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[12]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[11]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[10]~reg0 ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[9]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[8]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[7]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[6]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[5]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[4]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[3]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[2]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[1]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_nativeaddress[0]~reg0  ;
; CUT               ; ON    ; slave_byteenable_d1[1]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[1]        ;
; CUT               ; ON    ; slave_byteenable_d1[0]     ; *                             ;
; PRESERVE_REGISTER ; ON    ; -                          ; slave_byteenable_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -                          ; master_byteenable[1]~reg0     ;
+-------------------+-------+----------------------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+------------------+
; Assignment                  ; Value                                                                ; From ; To               ;
+-----------------------------+----------------------------------------------------------------------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]          ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]          ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1           ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1           ;
+-----------------------------+----------------------------------------------------------------------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; Assignment                  ; Value                                                                ; From ; To                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; Assignment                  ; Value                                                                ; From ; To                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; Assignment                  ; Value                                                                ; From ; To                ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]           ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]           ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1            ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1            ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1            ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1            ;
+-----------------------------+----------------------------------------------------------------------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From       ; To                                                                             ;
+-------------------+-------+------------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -          ; data_out                                                                       ;
; PRESERVE_REGISTER ; ON    ; -          ; data_out~reg0                                                                  ;
; CUT               ; ON    ; data_in_d1 ; *                                                                              ;
; PRESERVE_REGISTER ; ON    ; -          ; data_in_d1                                                                     ;
+-------------------+-------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave ;
+-----------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                   ;
+-----------------------------+-------+------+----------------------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[7]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[6]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[5]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[4]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[3]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[2]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[1]                                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[0]                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[21]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[20]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[19]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[18]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[17]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[16]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[15]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[14]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[13]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[12]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[11]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[10]                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[9]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[8]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[7]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[6]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[5]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[4]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[3]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[2]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[1]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[0]                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_readn                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_cfi_flash_0~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[7]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[6]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[5]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[4]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[3]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[2]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[1]~reg0                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_tri_state_bridge_0_data[0]~reg0                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[7]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[6]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[5]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[4]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_tri_state_bridge_0_data[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_readn~reg0                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_cfi_flash_0~reg0                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[21]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[20]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[19]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[18]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[17]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[16]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[15]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[14]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[13]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[12]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[11]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[10]~reg0                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[9]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[8]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[7]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[6]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[5]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[4]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[3]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[2]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[1]~reg0                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; tri_state_bridge_0_address[0]~reg0                                   ;
+-----------------------------+-------+------+----------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for system_0:u0|uart_0:the_uart_0 ;
+-----------------------------+-------+------+---------+
; Assignment                  ; Value ; From ; To      ;
+-----------------------------+-------+------+---------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -       ;
+-----------------------------+-------+------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------+
; Assignment                  ; Value                                                                ; From ; To                   ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; dreg[0]              ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; dreg[0]              ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; dreg[0]              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS                                               ; -    ; din_s1               ;
; DONT_MERGE_REGISTER         ; ON                                                                   ; -    ; din_s1               ;
; PRESERVE_REGISTER           ; ON                                                                   ; -    ; din_s1               ;
; SDC_STATEMENT               ; set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] ; -    ; din_s1               ;
+-----------------------------+----------------------------------------------------------------------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch ;
+---------------------------+-------+------+----------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                             ;
+---------------------------+-------+------+----------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                       ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                  ;
; CUT                       ; ON    ; *    ; data_in_d1                                                     ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                     ;
+---------------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                   ;
+---------------------------+-------+------+----------------------------------------------------------------------+
; PRESERVE_REGISTER         ; ON    ; -    ; data_out                                                             ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out                                                             ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_out~reg0                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_out~reg0                                                        ;
; CUT                       ; ON    ; *    ; data_in_d1                                                           ;
; PRESERVE_REGISTER         ; ON    ; -    ; data_in_d1                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; R101  ; -    ; data_in_d1                                                           ;
+---------------------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst ;
+------------------------------+-------+------+---------------------+
; Assignment                   ; Value ; From ; To                  ;
+------------------------------+-------+------+---------------------+
; POWER_UP_LEVEL               ; LOW   ; -    ; -                   ;
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -                   ;
; MESSAGE_DISABLE              ; 17048 ; -    ; -                   ;
+------------------------------+-------+------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneii_WCRO7487_gen_0:cycloneii_WCRO7487_gen_1 ;
+------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                                                ;
+------------+-------+------+---------------------------------------------------------------------------------------------------+
; CUT        ; ON    ; -    ; EPEO2888_7                                                                                        ;
; CUT        ; ON    ; -    ; lcell:LJMV0916_0                                                                                  ;
; CUT        ; ON    ; -    ; EPEO2888_0                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_1                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_2                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_3                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_4                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_5                                                                                        ;
; CUT        ; ON    ; -    ; EPEO2888_6                                                                                        ;
; CUT        ; ON    ; -    ; lcell:WCRO7487_0                                                                                  ;
+------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_PLL:PLL1|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; FAST              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                  ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; -3000             ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_PLL:PLL2|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 92                ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 135               ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                   ;
+-------------------------+-------------+--------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                         ;
; LPM_WIDTH               ; 24          ; Signed Integer                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                ;
; USE_EAB                 ; ON          ; Untyped                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                ;
; CBXI_PARAMETER          ; dcfifo_gek1 ; Untyped                                                ;
+-------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                  ;
+-------------------------+-------------+-------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                        ;
; LPM_WIDTH               ; 8           ; Signed Integer                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                               ;
; USE_EAB                 ; ON          ; Untyped                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                               ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                               ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                               ;
; CBXI_PARAMETER          ; dcfifo_kbk1 ; Untyped                                               ;
+-------------------------+-------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rle_enc:rle_machine ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INIT           ; 0000  ; Unsigned Binary                         ;
; REQUEST_INPUT  ; 0001  ; Unsigned Binary                         ;
; WAIT_INPUT     ; 0010  ; Unsigned Binary                         ;
; COUNT_BITS     ; 0011  ; Unsigned Binary                         ;
; SHIFT_BITS     ; 0100  ; Unsigned Binary                         ;
; COUNT_DONE     ; 0101  ; Unsigned Binary                         ;
; WAIT_OUTPUT    ; 0110  ; Unsigned Binary                         ;
; RESET_COUNT    ; 0111  ; Unsigned Binary                         ;
; READ_INPUT     ; 1000  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO ;
+----------------+----------+------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                               ;
+----------------+----------+------------------------------------------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                                                     ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                                                     ;
; DATA_WIDTH     ; 16       ; Signed Integer                                                                     ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_hlj1 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL ;
+----------------+---------------------+-------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                              ;
+----------------+---------------------+-------------------------------------------------------------------+
; RAM_SIZE       ; 1001011000000000000 ; Unsigned Binary                                                   ;
+----------------+---------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                                                                    ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                                                                    ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                                                                    ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                                                                    ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                                                                    ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                                                                    ;
; V_SYNC_BACK    ; 32    ; Signed Integer                                                                                    ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                                                                    ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                                                                                    ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                                                                    ;
; X_START        ; 148   ; Signed Integer                                                                                    ;
; Y_START        ; 34    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; Img_DATA.hex         ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_q7o1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+--------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qed1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+-------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                              ;
+----------------+----------------------+-------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                            ;
+----------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_b5g1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+----------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                           ;
+----------------+-------------------+----------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                         ;
+----------------+-------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_8pf1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                  ;
+----------------+--------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                ;
+----------------+--------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_87f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                  ;
+----------------+--------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                ;
+----------------+--------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_97f1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+-------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                              ;
+----------------+----------------------+-------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                            ;
+----------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                 ;
; WIDTH_A                            ; 15                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 15                   ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vf22      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+--------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_a422      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                      ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                             ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                             ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                             ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                             ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                             ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                             ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                             ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                             ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                             ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                             ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                             ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                             ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                             ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                             ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                             ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                             ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                             ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                             ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                      ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                             ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                             ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                             ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                             ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                             ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                             ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                             ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                             ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                             ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                             ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                             ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                             ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                             ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                             ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                             ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                             ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                             ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                      ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                      ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                             ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                      ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                             ;
; CBXI_PARAMETER                        ; mult_add_4cr2     ; Untyped                                                                             ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                             ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                                ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                      ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                             ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                             ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                             ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                             ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                             ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                             ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                             ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                             ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                             ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                             ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                             ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                             ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                             ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                             ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                             ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                             ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                             ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                             ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                             ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                             ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                      ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                             ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                             ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                             ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                             ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                             ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                             ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                             ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                             ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                             ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                             ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                             ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                             ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                             ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                             ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                             ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                             ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                             ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                      ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                      ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                             ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                      ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                             ;
; CBXI_PARAMETER                        ; mult_add_6cr2     ; Untyped                                                                             ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                                             ;
+---------------------------------------+-------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                             ;
+----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                           ;
+----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                   ;
+------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                         ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                         ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                ;
+------------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                 ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                             ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                   ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                   ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                           ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                           ;
+-------------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 7                            ; Signed Integer                                          ;
; NUMWORDS_A                         ; 128                          ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; epcs_controller_boot_rom.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_lo31              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                    ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                          ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                         ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                  ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                          ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                          ;
; RESERVED                ; 0                                ; Signed Integer                                                          ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                          ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                          ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                          ;
+-------------------------+----------------------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_0:the_system_0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|system_0_clock_1:the_system_0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 8                                ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000010100010 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                             ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                                                       ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                                                ; Untyped         ;
; node_info                ; 000000000000100001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 0                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 2                                      ;
; Entity Instance               ; SDRAM_PLL:PLL1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; FAST                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
; Entity Instance               ; Audio_PLL:PLL2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                        ;
; Entity Instance            ; RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component                                                        ;
;     -- FIFO Type           ; Dual Clock                                                                                               ;
;     -- LPM_WIDTH           ; 24                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
; Entity Instance            ; RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component                                                         ;
;     -- FIFO Type           ; Dual Clock                                                                                               ;
;     -- LPM_WIDTH           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 128                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
; Entity Instance            ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                               ;
;     -- LPM_WIDTH           ; 16                                                                                                       ;
;     -- LPM_NUMWORDS        ; 256                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                  ;
; Entity Instance            ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                     ;
; Entity Instance                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 307200                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 38400                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 20                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 20                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 15                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 15                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                               ;
; Entity Instance                           ; system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                          ;
+---------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                              ;
+---------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                  ;
; Entity Instance                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                  ;
;     -- port_signa                     ; PORT_UNUSED                                                                                        ;
;     -- port_signb                     ; PORT_UNUSED                                                                                        ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                           ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                           ;
;     -- WIDTH_A                        ; 16                                                                                                 ;
;     -- WIDTH_B                        ; 16                                                                                                 ;
;     -- WIDTH_RESULT                   ; 32                                                                                                 ;
; Entity Instance                       ; system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                  ;
;     -- port_signa                     ; PORT_UNUSED                                                                                        ;
;     -- port_signb                     ; PORT_UNUSED                                                                                        ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                           ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                           ;
;     -- WIDTH_A                        ; 16                                                                                                 ;
;     -- WIDTH_B                        ; 16                                                                                                 ;
;     -- WIDTH_RESULT                   ; 16                                                                                                 ;
+---------------------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch" ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1"                                                                ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_0_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_0_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_1:the_system_0_clock_1"                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in"                                                    ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; system_0_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_0:the_system_0_clock_0"                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in"                                                    ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; system_0_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                            ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; oe   ; Input ; Info     ; Stuck at GND                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"                                        ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                    ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_controller_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_controller_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_controller_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1"                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iWR_DATA ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0"                                                      ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; oAddress ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (19 bits) it drives; bit(s) "oAddress[19..19]" have no fanouts ;
; oCoord_X ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
; oCoord_Y ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                        ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Apr 24 19:37:50 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET
Info: Found 1 design units, including 1 entities, in source file rle_enc.v
    Info: Found entity 1: rle_enc
Info: Found 2 design units, including 2 entities, in source file rle_fifo_8_24.v
    Info: Found entity 1: RLE_FIFO_8_256
    Info: Found entity 2: RLE_FIFO_24_256
Info: Found 1 design units, including 1 entities, in source file audio_0.v
    Info: Found entity 1: Audio_0
Info: Found 1 design units, including 1 entities, in source file audio_dac_fifo.v
    Info: Found entity 1: AUDIO_DAC_FIFO
Info: Found 1 design units, including 1 entities, in source file audio_pll.v
    Info: Found entity 1: Audio_PLL
Info: Found 1 design units, including 1 entities, in source file button_pio.v
    Info: Found entity 1: button_pio
Info: Found 27 design units, including 27 entities, in source file cpu_0.v
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_nios2_oci_debug
    Info: Found entity 9: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 10: cpu_0_nios2_ocimem
    Info: Found entity 11: cpu_0_nios2_avalon_reg
    Info: Found entity 12: cpu_0_nios2_oci_break
    Info: Found entity 13: cpu_0_nios2_oci_xbrk
    Info: Found entity 14: cpu_0_nios2_oci_dbrk
    Info: Found entity 15: cpu_0_nios2_oci_itrace
    Info: Found entity 16: cpu_0_nios2_oci_td_mode
    Info: Found entity 17: cpu_0_nios2_oci_dtrace
    Info: Found entity 18: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 19: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 20: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifo
    Info: Found entity 22: cpu_0_nios2_oci_pib
    Info: Found entity 23: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 24: cpu_0_nios2_oci_im
    Info: Found entity 25: cpu_0_nios2_performance_monitors
    Info: Found entity 26: cpu_0_nios2_oci
    Info: Found entity 27: cpu_0
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module.v
    Info: Found entity 1: cpu_0_jtag_debug_module
Info: Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 1 design units, including 1 entities, in source file cpu_0_mult_cell.v
    Info: Found entity 1: cpu_0_mult_cell
Info: Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v
    Info: Found entity 1: cpu_0_test_bench
Warning (10275): Verilog HDL Module Instantiation warning at DE2_NET.v(368): ignored dangling comma in List of Port Connections
Info: Found 1 design units, including 1 entities, in source file de2_net.v
    Info: Found entity 1: DE2_NET
Info: Found 1 design units, including 1 entities, in source file dm9000a.v
    Info: Found entity 1: DM9000A
Info: Found 1 design units, including 1 entities, in source file dm9000a_if.v
    Info: Found entity 1: DM9000A_IF
Info: Found 3 design units, including 3 entities, in source file epcs_controller.v
    Info: Found entity 1: epcs_controller_sub
    Info: Found entity 2: tornado_epcs_controller_atom
    Info: Found entity 3: epcs_controller
Info: Found 1 design units, including 1 entities, in source file fifo_16_256.v
    Info: Found entity 1: FIFO_16_256
Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file img_ram.v
    Info: Found entity 1: Img_RAM
Info: Found 1 design units, including 1 entities, in source file isp1362.v
    Info: Found entity 1: ISP1362
Info: Found 1 design units, including 1 entities, in source file isp1362_if.v
    Info: Found entity 1: ISP1362_IF
Info: Found 7 design units, including 7 entities, in source file jtag_uart_0.v
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 1 design units, including 1 entities, in source file lcd_16207_0.v
    Info: Found entity 1: lcd_16207_0
Info: Found 1 design units, including 1 entities, in source file led_green.v
    Info: Found entity 1: led_green
Info: Found 1 design units, including 1 entities, in source file led_red.v
    Info: Found entity 1: led_red
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file sd_clk.v
    Info: Found entity 1: SD_CLK
Info: Found 1 design units, including 1 entities, in source file sd_cmd.v
    Info: Found entity 1: SD_CMD
Info: Found 1 design units, including 1 entities, in source file sd_dat.v
    Info: Found entity 1: SD_DAT
Info: Found 2 design units, including 2 entities, in source file sdram_0.v
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 2 design units, including 2 entities, in source file sdram_0_test_component.v
    Info: Found entity 1: sdram_0_test_component_ram_module
    Info: Found entity 2: sdram_0_test_component
Info: Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info: Found entity 1: SDRAM_PLL
Info: Found 1 design units, including 1 entities, in source file seg7_display.v
    Info: Found entity 1: SEG7_Display
Info: Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Info: Found 1 design units, including 1 entities, in source file sram_0.v
    Info: Found entity 1: sram_0
Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v
    Info: Found entity 1: SRAM_16Bit_512K
Info: Found 1 design units, including 1 entities, in source file switch_pio.v
    Info: Found entity 1: switch_pio
Info: Found 44 design units, including 44 entities, in source file system_0.v
    Info: Found entity 1: Audio_0_avalon_slave_0_arbitrator
    Info: Found entity 2: DM9000A_avalon_slave_0_arbitrator
    Info: Found entity 3: FIFO_IN_FULL_PIO_s1_arbitrator
    Info: Found entity 4: FIFO_IN_WRITE_REQ_PIO_s1_arbitrator
    Info: Found entity 5: FIFO_OUT_READ_REQ_PIO_s1_arbitrator
    Info: Found entity 6: IDATA_PIO_s1_arbitrator
    Info: Found entity 7: ISP1362_avalon_slave_0_arbitrator
    Info: Found entity 8: ISP1362_avalon_slave_1_arbitrator
    Info: Found entity 9: ODATA_PIO_s1_arbitrator
    Info: Found entity 10: RESULT_READY_PIO_s1_arbitrator
    Info: Found entity 11: RLE_FLUSH_PIO_s1_arbitrator
    Info: Found entity 12: SD_CLK_s1_arbitrator
    Info: Found entity 13: SD_CMD_s1_arbitrator
    Info: Found entity 14: SD_DAT_s1_arbitrator
    Info: Found entity 15: SEG7_Display_avalon_slave_0_arbitrator
    Info: Found entity 16: VGA_0_avalon_slave_0_arbitrator
    Info: Found entity 17: button_pio_s1_arbitrator
    Info: Found entity 18: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 19: cpu_0_data_master_arbitrator
    Info: Found entity 20: cpu_0_instruction_master_arbitrator
    Info: Found entity 21: epcs_controller_epcs_control_port_arbitrator
    Info: Found entity 22: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 23: lcd_16207_0_control_slave_arbitrator
    Info: Found entity 24: led_green_s1_arbitrator
    Info: Found entity 25: led_red_s1_arbitrator
    Info: Found entity 26: rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module
    Info: Found entity 27: rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module
    Info: Found entity 28: sdram_0_s1_arbitrator
    Info: Found entity 29: sram_0_avalon_slave_0_arbitrator
    Info: Found entity 30: switch_pio_s1_arbitrator
    Info: Found entity 31: system_0_clock_0_in_arbitrator
    Info: Found entity 32: system_0_clock_0_out_arbitrator
    Info: Found entity 33: system_0_clock_1_in_arbitrator
    Info: Found entity 34: system_0_clock_1_out_arbitrator
    Info: Found entity 35: timer_0_s1_arbitrator
    Info: Found entity 36: timer_1_s1_arbitrator
    Info: Found entity 37: tri_state_bridge_0_avalon_slave_arbitrator
    Info: Found entity 38: tri_state_bridge_0_bridge_arbitrator
    Info: Found entity 39: uart_0_s1_arbitrator
    Info: Found entity 40: system_0_reset_clk_domain_synch_module
    Info: Found entity 41: system_0_reset_clk_50_domain_synch_module
    Info: Found entity 42: system_0
    Info: Found entity 43: cfi_flash_0_lane0_module
    Info: Found entity 44: cfi_flash_0
Info: Found 1 design units, including 1 entities, in source file timer_0.v
    Info: Found entity 1: timer_0
Info: Found 1 design units, including 1 entities, in source file timer_1.v
    Info: Found entity 1: timer_1
Info: Found 7 design units, including 7 entities, in source file uart_0.v
    Info: Found entity 1: uart_0_log_module
    Info: Found entity 2: uart_0_tx
    Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_0_rx_stimulus_source
    Info: Found entity 5: uart_0_rx
    Info: Found entity 6: uart_0_regs
    Info: Found entity 7: uart_0
Info: Found 1 design units, including 1 entities, in source file vga_0.v
    Info: Found entity 1: VGA_0
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file vga_nios_ctrl.v
    Info: Found entity 1: VGA_NIOS_CTRL
Info: Found 1 design units, including 1 entities, in source file vga_osd_ram.v
    Info: Found entity 1: VGA_OSD_RAM
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1954): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(1956): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2106): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3004): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at epcs_controller.v(401): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(313): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(323): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(333): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_0.v(677): conditional expression evaluates to a constant
Info: Elaborating entity "DE2_NET" for the top level hierarchy
Warning (10034): Output port "IRDA_TXD" at DE2_NET.v(196) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_NET.v(239) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_NET.v(240) has no driver
Warning (10034): Output port "TDO" at DE2_NET.v(263) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_NET.v(285) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:delay1"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)
Info: Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:PLL1"
Info: Elaborating entity "altpll" for hierarchy "SDRAM_PLL:PLL1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "SDRAM_PLL:PLL1|altpll:altpll_component"
Info: Instantiated megafunction "SDRAM_PLL:PLL1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-3000"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
Info: Elaborating entity "Audio_PLL" for hierarchy "Audio_PLL:PLL2"
Info: Elaborating entity "altpll" for hierarchy "Audio_PLL:PLL2|altpll:altpll_component"
Warning: Variable or input pin "configupdate" is defined but never used
Info: Elaborated megafunction instantiation "Audio_PLL:PLL2|altpll:altpll_component"
Info: Instantiated megafunction "Audio_PLL:PLL2|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "135"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "92"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "RLE_FIFO_24_256" for hierarchy "RLE_FIFO_24_256:FIFO_recv"
Info: Elaborating entity "dcfifo" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component"
Info: Instantiated megafunction "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "24"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_gek1.tdf
    Info: Found entity 1: dcfifo_gek1
Info: Elaborating entity "dcfifo_gek1" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf
    Info: Found entity 1: a_graycounter_f86
Info: Elaborating entity "a_graycounter_f86" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_f86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf
    Info: Found entity 1: a_graycounter_6fc
Info: Elaborating entity "a_graycounter_6fc" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_6fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5fc.tdf
    Info: Found entity 1: a_graycounter_5fc
Info: Elaborating entity "a_graycounter_5fc" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|a_graycounter_5fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rk81.tdf
    Info: Found entity 1: altsyncram_rk81
Info: Elaborating entity "altsyncram_rk81" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|altsyncram_rk81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_icb.tdf
    Info: Found entity 1: alt_synch_pipe_icb
Info: Elaborating entity "alt_synch_pipe_icb" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_icb:rs_dgwp|dffpipe_gd9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info: Found entity 1: alt_synch_pipe_mc8
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_s16.tdf
    Info: Found entity 1: cmpr_s16
Info: Elaborating entity "cmpr_s16" for hierarchy "RLE_FIFO_24_256:FIFO_recv|dcfifo:dcfifo_component|dcfifo_gek1:auto_generated|cmpr_s16:rdempty_eq_comp"
Info: Elaborating entity "RLE_FIFO_8_256" for hierarchy "RLE_FIFO_8_256:FIFO_send"
Info: Elaborating entity "dcfifo" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component"
Info: Instantiated megafunction "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_kbk1.tdf
    Info: Found entity 1: dcfifo_kbk1
Info: Elaborating entity "dcfifo_kbk1" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vh81.tdf
    Info: Found entity 1: altsyncram_vh81
Info: Elaborating entity "altsyncram_vh81" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|altsyncram_vh81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf
    Info: Found entity 1: alt_synch_pipe_jcb
Info: Elaborating entity "alt_synch_pipe_jcb" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_id9:dffpipe6"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "RLE_FIFO_8_256:FIFO_send|dcfifo:dcfifo_component|dcfifo_kbk1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_jd9:dffpipe9"
Info: Elaborating entity "rle_enc" for hierarchy "rle_enc:rle_machine"
Warning (10230): Verilog HDL assignment warning at rle_enc.v(104): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at rle_enc.v(117): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "system_0" for hierarchy "system_0:u0"
Info: Elaborating entity "Audio_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|Audio_0_avalon_slave_0_arbitrator:the_Audio_0_avalon_slave_0"
Info: Elaborating entity "Audio_0" for hierarchy "system_0:u0|Audio_0:the_Audio_0"
Info: Elaborating entity "AUDIO_DAC_FIFO" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(67): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(90): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(98): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(147): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "oDATA[15..1]" at AUDIO_DAC_FIFO.v(22) has no driver
Info: Elaborating entity "FIFO_16_256" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0"
Info: Elaborating entity "dcfifo" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component"
Info: Instantiated megafunction "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_hlj1.tdf
    Info: Found entity 1: dcfifo_hlj1
Info: Elaborating entity "dcfifo_hlj1" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf
    Info: Found entity 1: a_graycounter_g86
Info: Elaborating entity "a_graycounter_g86" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf
    Info: Found entity 1: a_graycounter_7fc
Info: Elaborating entity "a_graycounter_7fc" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_7fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_8fc.tdf
    Info: Found entity 1: a_graycounter_8fc
Info: Elaborating entity "a_graycounter_8fc" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_8fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vk81.tdf
    Info: Found entity 1: altsyncram_vk81
Info: Elaborating entity "altsyncram_vk81" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf
    Info: Found entity 1: altsyncram_brg1
Info: Elaborating entity "altsyncram_brg1" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kcb.tdf
    Info: Found entity 1: alt_synch_pipe_kcb
Info: Elaborating entity "alt_synch_pipe_kcb" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info: Found entity 1: dffpipe_kd9
Info: Elaborating entity "dffpipe_kd9" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info: Found entity 1: alt_synch_pipe_oc8
Info: Elaborating entity "alt_synch_pipe_oc8" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf
    Info: Found entity 1: dffpipe_ld9
Info: Elaborating entity "dffpipe_ld9" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf
    Info: Found entity 1: cmpr_t16
Info: Elaborating entity "cmpr_t16" for hierarchy "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp"
Info: Elaborating entity "DM9000A_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0"
Info: Elaborating entity "DM9000A" for hierarchy "system_0:u0|DM9000A:the_DM9000A"
Info: Elaborating entity "DM9000A_IF" for hierarchy "system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF"
Info: Elaborating entity "FIFO_IN_FULL_PIO_s1_arbitrator" for hierarchy "system_0:u0|FIFO_IN_FULL_PIO_s1_arbitrator:the_FIFO_IN_FULL_PIO_s1"
Warning: Using design file fifo_in_full_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: FIFO_IN_FULL_PIO
Info: Elaborating entity "FIFO_IN_FULL_PIO" for hierarchy "system_0:u0|FIFO_IN_FULL_PIO:the_FIFO_IN_FULL_PIO"
Info: Elaborating entity "FIFO_IN_WRITE_REQ_PIO_s1_arbitrator" for hierarchy "system_0:u0|FIFO_IN_WRITE_REQ_PIO_s1_arbitrator:the_FIFO_IN_WRITE_REQ_PIO_s1"
Warning: Using design file fifo_in_write_req_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: FIFO_IN_WRITE_REQ_PIO
Info: Elaborating entity "FIFO_IN_WRITE_REQ_PIO" for hierarchy "system_0:u0|FIFO_IN_WRITE_REQ_PIO:the_FIFO_IN_WRITE_REQ_PIO"
Info: Elaborating entity "FIFO_OUT_READ_REQ_PIO_s1_arbitrator" for hierarchy "system_0:u0|FIFO_OUT_READ_REQ_PIO_s1_arbitrator:the_FIFO_OUT_READ_REQ_PIO_s1"
Warning: Using design file fifo_out_read_req_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: FIFO_OUT_READ_REQ_PIO
Info: Elaborating entity "FIFO_OUT_READ_REQ_PIO" for hierarchy "system_0:u0|FIFO_OUT_READ_REQ_PIO:the_FIFO_OUT_READ_REQ_PIO"
Info: Elaborating entity "IDATA_PIO_s1_arbitrator" for hierarchy "system_0:u0|IDATA_PIO_s1_arbitrator:the_IDATA_PIO_s1"
Warning: Using design file idata_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: IDATA_PIO
Info: Elaborating entity "IDATA_PIO" for hierarchy "system_0:u0|IDATA_PIO:the_IDATA_PIO"
Info: Elaborating entity "ISP1362_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0"
Info: Elaborating entity "ISP1362_avalon_slave_1_arbitrator" for hierarchy "system_0:u0|ISP1362_avalon_slave_1_arbitrator:the_ISP1362_avalon_slave_1"
Info: Elaborating entity "ISP1362" for hierarchy "system_0:u0|ISP1362:the_ISP1362"
Info: Elaborating entity "ISP1362_IF" for hierarchy "system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF"
Info: Elaborating entity "ODATA_PIO_s1_arbitrator" for hierarchy "system_0:u0|ODATA_PIO_s1_arbitrator:the_ODATA_PIO_s1"
Warning: Using design file odata_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ODATA_PIO
Info: Elaborating entity "ODATA_PIO" for hierarchy "system_0:u0|ODATA_PIO:the_ODATA_PIO"
Info: Elaborating entity "RESULT_READY_PIO_s1_arbitrator" for hierarchy "system_0:u0|RESULT_READY_PIO_s1_arbitrator:the_RESULT_READY_PIO_s1"
Warning: Using design file result_ready_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RESULT_READY_PIO
Info: Elaborating entity "RESULT_READY_PIO" for hierarchy "system_0:u0|RESULT_READY_PIO:the_RESULT_READY_PIO"
Info: Elaborating entity "RLE_FLUSH_PIO_s1_arbitrator" for hierarchy "system_0:u0|RLE_FLUSH_PIO_s1_arbitrator:the_RLE_FLUSH_PIO_s1"
Warning: Using design file rle_flush_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: RLE_FLUSH_PIO
Info: Elaborating entity "RLE_FLUSH_PIO" for hierarchy "system_0:u0|RLE_FLUSH_PIO:the_RLE_FLUSH_PIO"
Info: Elaborating entity "SD_CLK_s1_arbitrator" for hierarchy "system_0:u0|SD_CLK_s1_arbitrator:the_SD_CLK_s1"
Info: Elaborating entity "SD_CLK" for hierarchy "system_0:u0|SD_CLK:the_SD_CLK"
Info: Elaborating entity "SD_CMD_s1_arbitrator" for hierarchy "system_0:u0|SD_CMD_s1_arbitrator:the_SD_CMD_s1"
Info: Elaborating entity "SD_CMD" for hierarchy "system_0:u0|SD_CMD:the_SD_CMD"
Info: Elaborating entity "SD_DAT_s1_arbitrator" for hierarchy "system_0:u0|SD_DAT_s1_arbitrator:the_SD_DAT_s1"
Info: Elaborating entity "SD_DAT" for hierarchy "system_0:u0|SD_DAT:the_SD_DAT"
Info: Elaborating entity "SEG7_Display_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|SEG7_Display_avalon_slave_0_arbitrator:the_SEG7_Display_avalon_slave_0"
Info: Elaborating entity "SEG7_Display" for hierarchy "system_0:u0|SEG7_Display:the_SEG7_Display"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8"
Info: Elaborating entity "SEG7_LUT" for hierarchy "system_0:u0|SEG7_Display:the_SEG7_Display|SEG7_LUT_8:the_SEG7_LUT_8|SEG7_LUT:u0"
Info: Elaborating entity "VGA_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0"
Info: Elaborating entity "VGA_0" for hierarchy "system_0:u0|VGA_0:the_VGA_0"
Info: Elaborating entity "VGA_NIOS_CTRL" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL"
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)
Info: Elaborating entity "VGA_Controller" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "VGA_OSD_RAM" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1"
Info: Elaborating entity "Img_RAM" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component"
Info: Instantiated megafunction "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "ram_block_type" = "M4K"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "width_a" = "1"
    Info: Parameter "widthad_a" = "19"
    Info: Parameter "numwords_a" = "307200"
    Info: Parameter "width_b" = "8"
    Info: Parameter "widthad_b" = "16"
    Info: Parameter "numwords_b" = "38400"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "init_file" = "Img_DATA.hex"
    Info: Parameter "init_file_layout" = "PORT_B"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf
    Info: Found entity 1: altsyncram_q7o1
Info: Elaborating entity "altsyncram_q7o1" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf
    Info: Found entity 1: altsyncram_p132
Info: Elaborating entity "altsyncram_p132" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1"
Warning: Variable or input pin "clocken1" is defined but never used
Warning: Byte addressed memory initialization file "Img_DATA.hex" was read in the word-addressed format
Info: Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf
    Info: Found entity 1: decode_1qa
Info: Elaborating entity "decode_1qa" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode3"
Info: Elaborating entity "decode_1qa" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf
    Info: Found entity 1: mux_hkb
Info: Elaborating entity "mux_hkb" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5"
Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info: Found entity 1: mux_akb
Info: Elaborating entity "mux_akb" for hierarchy "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|mux_akb:mux6"
Info: Elaborating entity "button_pio_s1_arbitrator" for hierarchy "system_0:u0|button_pio_s1_arbitrator:the_button_pio_s1"
Info: Elaborating entity "button_pio" for hierarchy "system_0:u0|button_pio:the_button_pio"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Info: Elaborating entity "cpu_0" for hierarchy "system_0:u0|cpu_0:the_cpu_0"
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info: Found entity 1: altsyncram_qed1
Info: Elaborating entity "altsyncram_qed1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b5g1.tdf
    Info: Found entity 1: altsyncram_b5g1
Info: Elaborating entity "altsyncram_b5g1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_b5g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8pf1.tdf
    Info: Found entity 1: altsyncram_8pf1
Info: Elaborating entity "altsyncram_8pf1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_87f1.tdf
    Info: Found entity 1: altsyncram_87f1
Info: Elaborating entity "altsyncram_87f1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_97f1.tdf
    Info: Found entity 1: altsyncram_97f1
Info: Elaborating entity "altsyncram_97f1" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vf22.tdf
    Info: Found entity 1: altsyncram_vf22
Info: Elaborating entity "altsyncram_vf22" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_vf22:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a422.tdf
    Info: Found entity 1: altsyncram_a422
Info: Elaborating entity "altsyncram_a422" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_a422:auto_generated"
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Info: Elaborating entity "altmult_add" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf
    Info: Found entity 1: mult_add_4cr2
Info: Elaborating entity "mult_add_4cr2" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf
    Info: Found entity 1: ded_mult_2o81
Info: Elaborating entity "ded_mult_2o81" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf
    Info: Found entity 1: mult_add_6cr2
Info: Elaborating entity "mult_add_6cr2" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Warning: Entity "cpu_0_oci_test_bench" contains only dangling pins
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning: Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Warning: Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborating entity "epcs_controller_epcs_control_port_arbitrator" for hierarchy "system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port"
Info: Elaborating entity "epcs_controller" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller"
Info: Elaborating entity "epcs_controller_sub" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub"
Info: Elaborating entity "tornado_epcs_controller_atom" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|tornado_epcs_controller_atom:the_tornado_epcs_controller_atom"
Info: Elaborating entity "altsyncram" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom"
Info: Elaborated megafunction instantiation "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom"
Info: Instantiated megafunction "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "epcs_controller_boot_rom.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "7"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lo31.tdf
    Info: Found entity 1: altsyncram_lo31
Info: Elaborating entity "altsyncram_lo31" for hierarchy "system_0:u0|epcs_controller:the_epcs_controller|altsyncram:the_boot_copier_rom|altsyncram_lo31:auto_generated"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "system_0:u0|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Info: Elaborating entity "jtag_uart_0" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0"
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "system_0:u0|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "lcd_16207_0_control_slave_arbitrator" for hierarchy "system_0:u0|lcd_16207_0_control_slave_arbitrator:the_lcd_16207_0_control_slave"
Info: Elaborating entity "lcd_16207_0" for hierarchy "system_0:u0|lcd_16207_0:the_lcd_16207_0"
Info: Elaborating entity "led_green_s1_arbitrator" for hierarchy "system_0:u0|led_green_s1_arbitrator:the_led_green_s1"
Info: Elaborating entity "led_green" for hierarchy "system_0:u0|led_green:the_led_green"
Info: Elaborating entity "led_red_s1_arbitrator" for hierarchy "system_0:u0|led_red_s1_arbitrator:the_led_red_s1"
Info: Elaborating entity "led_red" for hierarchy "system_0:u0|led_red:the_led_red"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module" for hierarchy "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_0_out_to_sdram_0_s1"
Info: Elaborating entity "rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module" for hierarchy "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_system_0_clock_1_out_to_sdram_0_s1"
Info: Elaborating entity "sdram_0" for hierarchy "system_0:u0|sdram_0:the_sdram_0"
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "system_0:u0|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info: Elaborating entity "sram_0_avalon_slave_0_arbitrator" for hierarchy "system_0:u0|sram_0_avalon_slave_0_arbitrator:the_sram_0_avalon_slave_0"
Info: Elaborating entity "sram_0" for hierarchy "system_0:u0|sram_0:the_sram_0"
Info: Elaborating entity "SRAM_16Bit_512K" for hierarchy "system_0:u0|sram_0:the_sram_0|SRAM_16Bit_512K:the_SRAM_16Bit_512K"
Info: Elaborating entity "switch_pio_s1_arbitrator" for hierarchy "system_0:u0|switch_pio_s1_arbitrator:the_switch_pio_s1"
Info: Elaborating entity "switch_pio" for hierarchy "system_0:u0|switch_pio:the_switch_pio"
Info: Elaborating entity "system_0_clock_0_in_arbitrator" for hierarchy "system_0:u0|system_0_clock_0_in_arbitrator:the_system_0_clock_0_in"
Info: Elaborating entity "system_0_clock_0_out_arbitrator" for hierarchy "system_0:u0|system_0_clock_0_out_arbitrator:the_system_0_clock_0_out"
Warning: Using design file system_0_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: system_0_clock_0_edge_to_pulse
    Info: Found entity 2: system_0_clock_0_slave_FSM
    Info: Found entity 3: system_0_clock_0_master_FSM
    Info: Found entity 4: system_0_clock_0_bit_pipe
    Info: Found entity 5: system_0_clock_0
Info: Elaborating entity "system_0_clock_0" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0"
Info: Elaborating entity "system_0_clock_0_edge_to_pulse" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "system_0_clock_0_slave_FSM" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "system_0_clock_0_master_FSM" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "system_0_clock_0_bit_pipe" for hierarchy "system_0:u0|system_0_clock_0:the_system_0_clock_0|system_0_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "system_0_clock_1_in_arbitrator" for hierarchy "system_0:u0|system_0_clock_1_in_arbitrator:the_system_0_clock_1_in"
Info: Elaborating entity "system_0_clock_1_out_arbitrator" for hierarchy "system_0:u0|system_0_clock_1_out_arbitrator:the_system_0_clock_1_out"
Warning: Using design file system_0_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: system_0_clock_1_edge_to_pulse
    Info: Found entity 2: system_0_clock_1_slave_FSM
    Info: Found entity 3: system_0_clock_1_master_FSM
    Info: Found entity 4: system_0_clock_1_bit_pipe
    Info: Found entity 5: system_0_clock_1
Info: Elaborating entity "system_0_clock_1" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1"
Info: Elaborating entity "system_0_clock_1_edge_to_pulse" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "system_0_clock_1_slave_FSM" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "system_0_clock_1_master_FSM" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "system_0_clock_1_bit_pipe" for hierarchy "system_0:u0|system_0_clock_1:the_system_0_clock_1|system_0_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "timer_0_s1_arbitrator" for hierarchy "system_0:u0|timer_0_s1_arbitrator:the_timer_0_s1"
Info: Elaborating entity "timer_0" for hierarchy "system_0:u0|timer_0:the_timer_0"
Info: Elaborating entity "timer_1_s1_arbitrator" for hierarchy "system_0:u0|timer_1_s1_arbitrator:the_timer_1_s1"
Info: Elaborating entity "timer_1" for hierarchy "system_0:u0|timer_1:the_timer_1"
Info: Elaborating entity "tri_state_bridge_0_avalon_slave_arbitrator" for hierarchy "system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave"
Info: Elaborating entity "uart_0_s1_arbitrator" for hierarchy "system_0:u0|uart_0_s1_arbitrator:the_uart_0_s1"
Info: Elaborating entity "uart_0" for hierarchy "system_0:u0|uart_0:the_uart_0"
Info: Elaborating entity "uart_0_tx" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx"
Info: Elaborating entity "uart_0_rx" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx"
Info: Elaborating entity "uart_0_rx_stimulus_source" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source"
Info: Elaborating entity "uart_0_regs" for hierarchy "system_0:u0|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs"
Info: Elaborating entity "system_0_reset_clk_domain_synch_module" for hierarchy "system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch"
Info: Elaborating entity "system_0_reset_clk_50_domain_synch_module" for hierarchy "system_0:u0|system_0_reset_clk_50_domain_synch_module:system_0_reset_clk_50_domain_synch"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "I2C_AV_Config:u1|Ram0" is uninferred due to asynchronous read logic
Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning: "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning: Messages from megafunction that supports OpenCore Plus feature
    Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning: The reset input will be asserted when the evaluation time expires
Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "SD_DAT3" is fed by VCC
Warning: Removed fan-outs from the following always-disabled I/O buffers
    Warning: Removed fan-out from the always-disabled I/O buffer "SD_DAT" to the node "SD_DAT"
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "SD_DAT3~synth"
    Warning: Node "AUD_ADCLRCK~synth"
    Warning: Node "AUD_DACLRCK~synth"
    Warning: Node "AUD_BCLK~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_RST_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_system_0_clock_1_out_granted_slave_sdram_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_system_0_clock_0_out_granted_slave_sdram_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u1|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u1|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|m_next~9" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|m_next~10" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|m_next~13" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|m_next~14" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|m_next~16" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|i_next~4" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|i_next~5" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|i_next~6" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|i_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|i_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|sdram_0:the_sdram_0|i_state~16" lost all its fanouts during netlist optimizations.
    Info: Register "rle_enc:rle_machine|state~2" lost all its fanouts during netlist optimizations.
    Info: Register "rle_enc:rle_machine|state~3" lost all its fanouts during netlist optimizations.
    Info: Register "rle_enc:rle_machine|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Warning: Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info: Implemented 8795 device resources after synthesis - the final resource count might be different
    Info: Implemented 51 input pins
    Info: Implemented 219 output pins
    Info: Implemented 159 bidirectional pins
    Info: Implemented 7990 logic cells
    Info: Implemented 368 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 4 DSP elements
Info: Generated suppressed messages file C:/Users/tbadams/code/ECE354/lab5/DE2_NET.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 313 megabytes
    Info: Processing ended: Sun Apr 24 19:39:07 2016
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tbadams/code/ECE354/lab5/DE2_NET.map.smsg.


