VERILOG_SOURCES += ../common/timescaleit.v Counter.v
TOPLEVEL=Counter
MODULE=CounterTester

include ../common/Makefile.sim
