#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 12 12:08:10 2024
# Process ID: 3992
# Current directory: C:/Users/86138/Desktop/FPGA/verilog/adder1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16372 C:\Users\86138\Desktop\FPGA\verilog\adder1\adder1.xpr
# Log file: C:/Users/86138/Desktop/FPGA/verilog/adder1/vivado.log
# Journal file: C:/Users/86138/Desktop/FPGA/verilog/adder1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-311] analyzing module adder16
INFO: [VRFC 10-311] analyzing module adder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim'
"xelab -wto f366b912d7194cb3bf5b754a2ec2353d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder16_behav xil_defaultlib.adder16 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f366b912d7194cb3bf5b754a2ec2353d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder16_behav xil_defaultlib.adder16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.adder4_default
Compiling module xil_defaultlib.adder16
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder16_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim/xsim.dir/adder16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 12 12:15:36 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder16_behav -key {Behavioral:sim_1:Functional:adder16} -tclbatch {adder16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source adder16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 796.875 ; gain = 19.938
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "C:/Users/86138/Desktop/FPGA/verilog/adder1/adder1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 12:30:01 2024...
