#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Sep  5 00:10:17 2021
# Process ID: 7848
# Current directory: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1404 D:\FPGA_2021\2021_code_base\06_demo_all_2021\06_demo_all_2021\06_demo_all.xpr
# Log file: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/vivado.log
# Journal file: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.777 ; gain = 0.000
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/src_ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 5 to revision 8
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.777 ; gain = 0.000
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mem_oled_char_lib'...
[Sun Sep  5 00:12:53 2021] Launched mem_oled_char_lib_synth_1, xadc_wiz_0_synth_1, clk_wiz_0_synth_1...
Run output will be captured here:
mem_oled_char_lib_synth_1: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/mem_oled_char_lib_synth_1/runme.log
xadc_wiz_0_synth_1: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/xadc_wiz_0_synth_1/runme.log
clk_wiz_0_synth_1: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/clk_wiz_0_synth_1/runme.log
[Sun Sep  5 00:12:53 2021] Launched synth_1...
Run output will be captured here: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1443.777 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sun Sep  5 00:40:14 2021] Launched impl_1...
Run output will be captured here: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1443.777 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sun Sep  5 00:44:12 2021] Launched synth_1...
Run output will be captured here: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/synth_1/runme.log
[Sun Sep  5 00:44:12 2021] Launched impl_1...
Run output will be captured here: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Sep  5 00:49:27 2021] Launched impl_1...
Run output will be captured here: D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-03:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1443.777 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A43359A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2876.832 ; gain = 1433.055
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_2021/2021_code_base/06_demo_all_2021/06_demo_all_2021/06_demo_all.runs/impl_1/fpga_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  5 00:58:07 2021...
