/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_video_enc_intr2.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:59a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:03:33 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_video_enc_intr2.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:59a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_VIDEO_ENC_INTR2_H__
#define BCHP_VIDEO_ENC_INTR2_H__

/***************************************************************************
 *VIDEO_ENC_INTR2 - VEC Level-2 Interrupt Controls
 ***************************************************************************/
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS          0x00182100 /* CPU interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET             0x00182104 /* CPU interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR           0x00182108 /* CPU interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS     0x0018210c /* CPU interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET        0x00182110 /* CPU interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR      0x00182114 /* CPU interrupt Mask Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS          0x00182118 /* PCI interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET             0x0018211c /* PCI interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR           0x00182120 /* PCI interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS     0x00182124 /* PCI interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET        0x00182128 /* PCI interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR      0x0018212c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_STATUS :: reserved0 [31:19] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_MASK             0xfff80000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_SHIFT            19

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: ANCIL_VBI_1_INTR [18:18] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_1_INTR_MASK      0x00040000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_1_INTR_SHIFT     18

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: ANCIL_VBI_0_INTR [17:17] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_INTR_MASK      0x00020000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_ANCIL_VBI_0_INTR_SHIFT     17

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_656_INTR_MASK     0x00010000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_656_INTR_SHIFT    16

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_INTR_MASK     0x00008000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_INTR_SHIFT    15

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_TERT_VBI_1_INTR_MASK       0x00004000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_TERT_VBI_1_INTR_SHIFT      14

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_TERT_VBI_0_INTR_MASK       0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_TERT_VBI_0_INTR_SHIFT      13

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_TERT_INTR_MASK    0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_TERT_INTR_SHIFT   12

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_TERT_INTR_MASK  0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_SEC_VBI_1_INTR_MASK        0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_SEC_VBI_1_INTR_SHIFT       10

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_SEC_VBI_0_INTR_MASK        0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_SEC_VBI_0_INTR_SHIFT       9

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_PRIM_VBI_1_INTR_MASK       0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_PRIM_VBI_1_INTR_SHIFT      8

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_PRIM_VBI_0_INTR_MASK       0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_PRIM_VBI_0_INTR_SHIFT      7

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_INTR_MASK   0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_INTR_SHIFT  6

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_656_INTR_MASK   0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_656_INTR_SHIFT  5

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_SEC_INTR_MASK     0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_SEC_INTR_SHIFT    4

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_SEC_INTR_MASK   0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_SEC_INTR_SHIFT  2

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_PRIM_INTR_MASK    0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_PRIM_INTR_SHIFT   1

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_PRIM_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_SET :: reserved0 [31:19] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_MASK                0xfff80000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_SHIFT               19

/* VIDEO_ENC_INTR2 :: CPU_SET :: ANCIL_VBI_1_INTR [18:18] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_1_INTR_MASK         0x00040000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_1_INTR_SHIFT        18

/* VIDEO_ENC_INTR2 :: CPU_SET :: ANCIL_VBI_0_INTR [17:17] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_INTR_MASK         0x00020000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_ANCIL_VBI_0_INTR_SHIFT        17

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_656_INTR_MASK        0x00010000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_656_INTR_SHIFT       16

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_INTR_MASK        0x00008000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_INTR_SHIFT       15

/* VIDEO_ENC_INTR2 :: CPU_SET :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_TERT_VBI_1_INTR_MASK          0x00004000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_TERT_VBI_1_INTR_SHIFT         14

/* VIDEO_ENC_INTR2 :: CPU_SET :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_TERT_VBI_0_INTR_MASK          0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_TERT_VBI_0_INTR_SHIFT         13

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_TERT_INTR_MASK       0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_TERT_INTR_SHIFT      12

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_TERT_INTR_MASK     0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_TERT_INTR_SHIFT    11

/* VIDEO_ENC_INTR2 :: CPU_SET :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_SEC_VBI_1_INTR_MASK           0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_SEC_VBI_1_INTR_SHIFT          10

/* VIDEO_ENC_INTR2 :: CPU_SET :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_SEC_VBI_0_INTR_MASK           0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_SEC_VBI_0_INTR_SHIFT          9

/* VIDEO_ENC_INTR2 :: CPU_SET :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_PRIM_VBI_1_INTR_MASK          0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_PRIM_VBI_1_INTR_SHIFT         8

/* VIDEO_ENC_INTR2 :: CPU_SET :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_PRIM_VBI_0_INTR_MASK          0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_PRIM_VBI_0_INTR_SHIFT         7

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_INTR_MASK      0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_INTR_SHIFT     6

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_656_INTR_MASK      0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_656_INTR_SHIFT     5

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_SEC_INTR_MASK        0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_SEC_INTR_SHIFT       4

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_SEC_CO_INTR_MASK   0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_SEC_CO_INTR_SHIFT  3

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_SEC_INTR_MASK      0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_SEC_INTR_SHIFT     2

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_PRIM_INTR_MASK       0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_PRIM_INTR_SHIFT      1

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_PRIM_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_PRIM_INTR_SHIFT    0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: reserved0 [31:19] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_MASK              0xfff80000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_SHIFT             19

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: ANCIL_VBI_1_INTR [18:18] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_1_INTR_MASK       0x00040000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_1_INTR_SHIFT      18

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: ANCIL_VBI_0_INTR [17:17] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_INTR_MASK       0x00020000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_ANCIL_VBI_0_INTR_SHIFT      17

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_656_INTR_MASK      0x00010000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_656_INTR_SHIFT     16

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_INTR_MASK      0x00008000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_INTR_SHIFT     15

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_TERT_VBI_1_INTR_MASK        0x00004000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_TERT_VBI_1_INTR_SHIFT       14

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_TERT_VBI_0_INTR_MASK        0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_TERT_VBI_0_INTR_SHIFT       13

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_TERT_INTR_MASK     0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_TERT_INTR_SHIFT    12

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_TERT_INTR_MASK   0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_TERT_INTR_SHIFT  11

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_SEC_VBI_1_INTR_MASK         0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_SEC_VBI_1_INTR_SHIFT        10

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_SEC_VBI_0_INTR_MASK         0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_SEC_VBI_0_INTR_SHIFT        9

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_PRIM_VBI_1_INTR_MASK        0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_PRIM_VBI_1_INTR_SHIFT       8

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_PRIM_VBI_0_INTR_MASK        0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_PRIM_VBI_0_INTR_SHIFT       7

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_INTR_MASK    0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT   6

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_656_INTR_MASK    0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_656_INTR_SHIFT   5

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_SEC_INTR_MASK      0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_SEC_INTR_SHIFT     4

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_SEC_INTR_MASK    0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_SEC_INTR_SHIFT   2

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_PRIM_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_PRIM_INTR_SHIFT    1

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_PRIM_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_PRIM_INTR_SHIFT  0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_MASK        0xfffe0000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_SHIFT       17

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_656_INTR_MASK 0x00010000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_656_INTR_SHIFT 16

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_INTR_MASK 0x00008000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_INTR_SHIFT 15

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_TERT_VBI_1_INTR_MASK  0x00004000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_TERT_VBI_1_INTR_SHIFT 14

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_TERT_VBI_0_INTR_MASK  0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_TERT_VBI_0_INTR_SHIFT 13

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_TERT_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_TERT_INTR_SHIFT 12

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_TERT_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_SEC_VBI_1_INTR_MASK   0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_SEC_VBI_1_INTR_SHIFT  10

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_SEC_VBI_0_INTR_MASK   0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_SEC_VBI_0_INTR_SHIFT  9

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_PRIM_VBI_1_INTR_MASK  0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_PRIM_VBI_1_INTR_SHIFT 8

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_PRIM_VBI_0_INTR_MASK  0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_PRIM_VBI_0_INTR_SHIFT 7

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_656_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_656_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_SEC_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_SEC_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_SEC_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_SEC_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_PRIM_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_PRIM_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_PRIM_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: reserved0 [31:17] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_MASK           0xfffe0000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_SHIFT          17

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_656_INTR_MASK   0x00010000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_656_INTR_SHIFT  16

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_INTR_MASK   0x00008000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_INTR_SHIFT  15

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_TERT_VBI_1_INTR_MASK     0x00004000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_TERT_VBI_1_INTR_SHIFT    14

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_TERT_VBI_0_INTR_MASK     0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_TERT_VBI_0_INTR_SHIFT    13

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_TERT_INTR_MASK  0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_TERT_INTR_SHIFT 12

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_TERT_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_SEC_VBI_1_INTR_MASK      0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_SEC_VBI_1_INTR_SHIFT     10

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_SEC_VBI_0_INTR_MASK      0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_SEC_VBI_0_INTR_SHIFT     9

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_PRIM_VBI_1_INTR_MASK     0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_PRIM_VBI_1_INTR_SHIFT    8

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_PRIM_VBI_0_INTR_MASK     0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_PRIM_VBI_0_INTR_SHIFT    7

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_656_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_656_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_SEC_INTR_MASK   0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_SEC_INTR_SHIFT  4

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_SEC_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_SEC_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_PRIM_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_PRIM_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_PRIM_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_MASK         0xfffe0000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT        17

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_656_INTR_MASK 0x00010000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_656_INTR_SHIFT 16

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_INTR_MASK 0x00008000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_INTR_SHIFT 15

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_TERT_VBI_1_INTR_MASK   0x00004000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_TERT_VBI_1_INTR_SHIFT  14

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_TERT_VBI_0_INTR_MASK   0x00002000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_TERT_VBI_0_INTR_SHIFT  13

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_TERT_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_TERT_INTR_SHIFT 12

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_TERT_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_SEC_VBI_1_INTR_MASK    0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_SEC_VBI_1_INTR_SHIFT   10

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_SEC_VBI_0_INTR_MASK    0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_SEC_VBI_0_INTR_SHIFT   9

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_PRIM_VBI_1_INTR_MASK   0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_PRIM_VBI_1_INTR_SHIFT  8

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_PRIM_VBI_0_INTR_MASK   0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_PRIM_VBI_0_INTR_SHIFT  7

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_656_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_656_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_SEC_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_SEC_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_SEC_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_SEC_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_PRIM_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_PRIM_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_PRIM_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_STATUS :: reserved0 [31:19] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_MASK             0xfff80000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_SHIFT            19

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: ANCIL_VBI_1_INTR [18:18] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_1_INTR_MASK      0x00040000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_1_INTR_SHIFT     18

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: ANCIL_VBI_0_INTR [17:17] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_INTR_MASK      0x00020000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_ANCIL_VBI_0_INTR_SHIFT     17

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_656_INTR_MASK     0x00010000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_656_INTR_SHIFT    16

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_INTR_MASK     0x00008000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_INTR_SHIFT    15

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_TERT_VBI_1_INTR_MASK       0x00004000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_TERT_VBI_1_INTR_SHIFT      14

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_TERT_VBI_0_INTR_MASK       0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_TERT_VBI_0_INTR_SHIFT      13

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_TERT_INTR_MASK    0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_TERT_INTR_SHIFT   12

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_TERT_INTR_MASK  0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_SEC_VBI_1_INTR_MASK        0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_SEC_VBI_1_INTR_SHIFT       10

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_SEC_VBI_0_INTR_MASK        0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_SEC_VBI_0_INTR_SHIFT       9

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_PRIM_VBI_1_INTR_MASK       0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_PRIM_VBI_1_INTR_SHIFT      8

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_PRIM_VBI_0_INTR_MASK       0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_PRIM_VBI_0_INTR_SHIFT      7

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_INTR_MASK   0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_INTR_SHIFT  6

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_656_INTR_MASK   0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_656_INTR_SHIFT  5

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_SEC_INTR_MASK     0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_SEC_INTR_SHIFT    4

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_SEC_INTR_MASK   0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_SEC_INTR_SHIFT  2

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_PRIM_INTR_MASK    0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_PRIM_INTR_SHIFT   1

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_PRIM_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_SET :: reserved0 [31:19] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_MASK                0xfff80000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_SHIFT               19

/* VIDEO_ENC_INTR2 :: PCI_SET :: ANCIL_VBI_1_INTR [18:18] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_1_INTR_MASK         0x00040000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_1_INTR_SHIFT        18

/* VIDEO_ENC_INTR2 :: PCI_SET :: ANCIL_VBI_0_INTR [17:17] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_INTR_MASK         0x00020000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_ANCIL_VBI_0_INTR_SHIFT        17

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_656_INTR_MASK        0x00010000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_656_INTR_SHIFT       16

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_INTR_MASK        0x00008000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_INTR_SHIFT       15

/* VIDEO_ENC_INTR2 :: PCI_SET :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_TERT_VBI_1_INTR_MASK          0x00004000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_TERT_VBI_1_INTR_SHIFT         14

/* VIDEO_ENC_INTR2 :: PCI_SET :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_TERT_VBI_0_INTR_MASK          0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_TERT_VBI_0_INTR_SHIFT         13

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_TERT_INTR_MASK       0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_TERT_INTR_SHIFT      12

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_TERT_INTR_MASK     0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_TERT_INTR_SHIFT    11

/* VIDEO_ENC_INTR2 :: PCI_SET :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_SEC_VBI_1_INTR_MASK           0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_SEC_VBI_1_INTR_SHIFT          10

/* VIDEO_ENC_INTR2 :: PCI_SET :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_SEC_VBI_0_INTR_MASK           0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_SEC_VBI_0_INTR_SHIFT          9

/* VIDEO_ENC_INTR2 :: PCI_SET :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_PRIM_VBI_1_INTR_MASK          0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_PRIM_VBI_1_INTR_SHIFT         8

/* VIDEO_ENC_INTR2 :: PCI_SET :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_PRIM_VBI_0_INTR_MASK          0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_PRIM_VBI_0_INTR_SHIFT         7

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_INTR_MASK      0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_INTR_SHIFT     6

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_656_INTR_MASK      0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_656_INTR_SHIFT     5

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_SEC_INTR_MASK        0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_SEC_INTR_SHIFT       4

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_SEC_CO_INTR_MASK   0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_SEC_CO_INTR_SHIFT  3

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_SEC_INTR_MASK      0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_SEC_INTR_SHIFT     2

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_PRIM_INTR_MASK       0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_PRIM_INTR_SHIFT      1

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_PRIM_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_PRIM_INTR_SHIFT    0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: reserved0 [31:19] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_MASK              0xfff80000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_SHIFT             19

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: ANCIL_VBI_1_INTR [18:18] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_1_INTR_MASK       0x00040000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_1_INTR_SHIFT      18

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: ANCIL_VBI_0_INTR [17:17] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_INTR_MASK       0x00020000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_ANCIL_VBI_0_INTR_SHIFT      17

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_656_INTR_MASK      0x00010000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_656_INTR_SHIFT     16

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_INTR_MASK      0x00008000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_INTR_SHIFT     15

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_TERT_VBI_1_INTR_MASK        0x00004000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_TERT_VBI_1_INTR_SHIFT       14

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_TERT_VBI_0_INTR_MASK        0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_TERT_VBI_0_INTR_SHIFT       13

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_TERT_INTR_MASK     0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_TERT_INTR_SHIFT    12

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_TERT_INTR_MASK   0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_TERT_INTR_SHIFT  11

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_SEC_VBI_1_INTR_MASK         0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_SEC_VBI_1_INTR_SHIFT        10

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_SEC_VBI_0_INTR_MASK         0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_SEC_VBI_0_INTR_SHIFT        9

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_PRIM_VBI_1_INTR_MASK        0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_PRIM_VBI_1_INTR_SHIFT       8

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_PRIM_VBI_0_INTR_MASK        0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_PRIM_VBI_0_INTR_SHIFT       7

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_INTR_MASK    0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT   6

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_656_INTR_MASK    0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_656_INTR_SHIFT   5

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_SEC_INTR_MASK      0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_SEC_INTR_SHIFT     4

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_SEC_INTR_MASK    0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_SEC_INTR_SHIFT   2

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_PRIM_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_PRIM_INTR_SHIFT    1

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_PRIM_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_PRIM_INTR_SHIFT  0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:17] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_MASK        0xfffe0000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_SHIFT       17

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_656_INTR_MASK 0x00010000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_656_INTR_SHIFT 16

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_INTR_MASK 0x00008000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_INTR_SHIFT 15

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_TERT_VBI_1_INTR_MASK  0x00004000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_TERT_VBI_1_INTR_SHIFT 14

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_TERT_VBI_0_INTR_MASK  0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_TERT_VBI_0_INTR_SHIFT 13

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_TERT_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_TERT_INTR_SHIFT 12

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_TERT_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_SEC_VBI_1_INTR_MASK   0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_SEC_VBI_1_INTR_SHIFT  10

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_SEC_VBI_0_INTR_MASK   0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_SEC_VBI_0_INTR_SHIFT  9

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_PRIM_VBI_1_INTR_MASK  0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_PRIM_VBI_1_INTR_SHIFT 8

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_PRIM_VBI_0_INTR_MASK  0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_PRIM_VBI_0_INTR_SHIFT 7

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_656_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_656_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_SEC_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_SEC_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_SEC_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_SEC_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_PRIM_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_PRIM_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_PRIM_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: reserved0 [31:17] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_MASK           0xfffe0000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_SHIFT          17

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_656_INTR_MASK   0x00010000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_656_INTR_SHIFT  16

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_INTR_MASK   0x00008000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_INTR_SHIFT  15

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_TERT_VBI_1_INTR_MASK     0x00004000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_TERT_VBI_1_INTR_SHIFT    14

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_TERT_VBI_0_INTR_MASK     0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_TERT_VBI_0_INTR_SHIFT    13

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_TERT_INTR_MASK  0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_TERT_INTR_SHIFT 12

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_TERT_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_SEC_VBI_1_INTR_MASK      0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_SEC_VBI_1_INTR_SHIFT     10

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_SEC_VBI_0_INTR_MASK      0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_SEC_VBI_0_INTR_SHIFT     9

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_PRIM_VBI_1_INTR_MASK     0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_PRIM_VBI_1_INTR_SHIFT    8

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_PRIM_VBI_0_INTR_MASK     0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_PRIM_VBI_0_INTR_SHIFT    7

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_656_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_656_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_SEC_INTR_MASK   0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_SEC_INTR_SHIFT  4

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_SEC_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_SEC_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_PRIM_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_PRIM_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_PRIM_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_PRIM_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:17] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_MASK         0xfffe0000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT        17

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_656_INTR [16:16] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_656_INTR_MASK 0x00010000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_656_INTR_SHIFT 16

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_DVI_INTR [15:15] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_INTR_MASK 0x00008000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_INTR_SHIFT 15

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: TERT_VBI_1_INTR [14:14] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_TERT_VBI_1_INTR_MASK   0x00004000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_TERT_VBI_1_INTR_SHIFT  14

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: TERT_VBI_0_INTR [13:13] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_TERT_VBI_0_INTR_MASK   0x00002000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_TERT_VBI_0_INTR_SHIFT  13

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_TERT_INTR [12:12] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_TERT_INTR_MASK 0x00001000
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_TERT_INTR_SHIFT 12

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_TERT_INTR [11:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_TERT_INTR_MASK 0x00000800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_TERT_INTR_SHIFT 11

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: SEC_VBI_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_SEC_VBI_1_INTR_MASK    0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_SEC_VBI_1_INTR_SHIFT   10

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: SEC_VBI_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_SEC_VBI_0_INTR_MASK    0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_SEC_VBI_0_INTR_SHIFT   9

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: PRIM_VBI_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_PRIM_VBI_1_INTR_MASK   0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_PRIM_VBI_1_INTR_SHIFT  8

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: PRIM_VBI_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_PRIM_VBI_0_INTR_MASK   0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_PRIM_VBI_0_INTR_SHIFT  7

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_656_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_656_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_656_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_SEC_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_SEC_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_SEC_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_SEC_CO_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_SEC_CO_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_SEC_CO_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_SEC_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_SEC_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_SEC_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_PRIM_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_PRIM_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_PRIM_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_PRIM_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_PRIM_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_PRIM_INTR_SHIFT 0

#endif /* #ifndef BCHP_VIDEO_ENC_INTR2_H__ */

/* End of File */
