Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'topModule'

Design Information
------------------
Command Line   : map -timing -ol high -detail -pr b -register_duplication -w -o
topModule_tmp.ncd topModule.ngd 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Fri May 12 00:32:22 2017

WARNING:Map:34 - Speed grade not specified.  Using default "-5".
Mapping design into LUTs...
Writing file topModule_tmp.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e10245ba) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
ERROR:Place:836 - Not enough free sites available for the components of the
   following type(s).
      LUT   	Number of Components 2535   	Number of Sites 1920
      FF   	Number of Components 1987   	Number of Sites 1920

ERROR:Place:375 - The design does not fit in device.
    Total LUT Utilization      : 2535 out of 1920
    LUTs used as Logic         : 2535
    LUTs used as Memory        : 0
    FF Utilization             : 1987 out of 1920


Phase 2.7  Design Feasibility Check (Checksum:e10245ba) REAL time: 4 secs 

Total REAL time to Placer completion: 4 secs 
Total CPU  time to Placer completion: 4 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "topModule_tmp.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   1
