nr_controllers	,	V_132
spin_lock_init	,	F_88
shift	,	V_43
mvebu_mbus_get_pcie_mem_aperture	,	F_68
pci_bus	,	V_34
PCI_CLASS_BRIDGE_PCI	,	V_66
mvebu_pcie_handle_membase_change	,	F_26
msleep	,	F_83
PCIE_WIN5_REMAP_OFF	,	V_20
mvebu_sw_pci_bridge_read	,	F_29
bar	,	V_87
dev	,	V_55
PCI_CLASS_REVISION	,	V_80
of_parse_phandle	,	F_63
pci_scan_child_bus	,	F_44
gpio_is_valid	,	F_80
PCI_INTERRUPT_LINE	,	V_99
mvebu_sw_pci_bridge	,	V_64
pna	,	V_152
OF_GPIO_ACTIVE_LOW	,	V_174
PCI_COMMAND_IO	,	V_29
"reset-gpios"	,	L_11
old	,	V_101
io_attr	,	V_7
devfn	,	V_36
rangesz	,	V_151
mvebu_has_ioport	,	F_5
mvebu_pcie_ops	,	V_120
size	,	V_16
of_node	,	V_161
bridge	,	V_46
GFP_KERNEL	,	V_163
device	,	V_69
of_n_addr_cells	,	F_57
PCIE_WIN04_REMAP_OFF	,	F_16
of_clk_get_by_name	,	F_84
__be32	,	T_5
scan	,	V_134
mvebu_pcie_handle_iobase_change	,	F_22
mbus_dram_target_info	,	V_14
ports	,	V_107
secondary_status	,	V_94
device_node	,	V_141
_val	,	V_42
of_property_read_u32	,	F_75
pci_common_init	,	F_50
vendor	,	V_67
rlen	,	V_149
PCIE_CMD_OFF	,	V_28
where	,	V_37
mvebu_pcie_add_bus	,	F_45
DT_TYPE_MEM32	,	V_158
"msi-parent"	,	L_3
tgt	,	V_144
stat	,	V_11
devm_ioremap_resource	,	F_54
PCIE_STAT_LINK_DOWN	,	V_9
i	,	V_17
pci_create_root_bus	,	F_43
regs	,	V_143
ENOENT	,	V_159
fls	,	F_17
add_bus	,	V_139
mvebu_pcie_rd_conf	,	F_37
of_pci_get_devfn	,	F_78
cs	,	V_23
of_gpio_flags	,	V_168
max_t	,	F_48
"marvell,pcie-lane"	,	L_8
mvebu_sw_pci_bridge_write	,	F_30
mvebu_pcie_link_up	,	F_6
nports	,	V_106
PCI_BASE_ADDRESS_1	,	V_86
phys_addr_t	,	T_2
PCI_BASE_ADDRESS_0	,	V_85
pcie	,	V_53
platform_device	,	V_140
ERR_PTR	,	F_53
PCIE_BAR_LO_OFF	,	F_12
mvebu_pcie	,	V_102
bus	,	V_35
__iomem	,	T_4
dn	,	V_179
align	,	V_125
primary_bus	,	V_92
DT_CPUADDR_TO_TARGET	,	F_60
devm_gpio_request_one	,	F_81
"reset-delay-us"	,	L_13
iolimitupper	,	V_48
reg	,	V_4
mvebu_sw_pci_bridge_init	,	F_28
PCI_COMMAND	,	V_79
io_offset	,	V_115
kasprintf	,	F_77
PCIE_MASK_OFF	,	V_32
of_device_is_available	,	F_74
memwin_base	,	V_60
iobaseupper	,	V_49
ret	,	V_110
iowin_size	,	V_52
res	,	V_124
"failed to parse bus-range property: %d\n"	,	L_5
membase	,	V_59
PCI_ROM_ADDRESS1	,	V_98
PCIBIOS_DEVICE_NOT_FOUND	,	V_111
spin_unlock_irqrestore	,	F_36
reset_gpio	,	V_171
PCIE_CONF_DATA_OFF	,	V_40
pci_dev	,	V_122
ops	,	V_137
port	,	V_2
PCIE_WIN04_BASE_OFF	,	F_15
name	,	V_170
"pcie%d.%d-reset"	,	L_12
mvebu_readl	,	F_3
DT_FLAGS_TO_TYPE	,	F_59
child	,	V_162
mvebu_pcie_scan_bus	,	F_42
bist	,	V_83
PCIE_STAT_OFF	,	V_8
cache_line_size	,	V_75
interface	,	V_81
sys	,	V_104
dev_err	,	F_69
rtype	,	V_156
align_resource	,	V_138
end	,	V_166
PCIE_WIN5_BASE_OFF	,	V_19
class	,	V_65
mask	,	V_27
memlimit	,	V_58
map_irq	,	V_135
conf_lock	,	V_112
PCI_COMMAND_MEMORY	,	V_30
start	,	V_57
clk_disable_unprepare	,	F_87
PCI_PRIMARY_BUS	,	V_88
mv_mbus_dram_info	,	F_10
mvebu_pcie_msi_enable	,	F_62
setup	,	V_133
mvebu_mbus_del_window	,	F_23
mvebu_pcie_setup	,	F_38
base	,	V_5
mvebu_mbus_add_window_by_id	,	F_27
"PCIe%d.%d: cannot get tgt/attr for mem window\n"	,	L_10
mvebu_pcie_set_local_dev_nr	,	F_8
realio	,	V_113
ENOMEM	,	V_164
mem_attr	,	V_63
secondary_bus	,	V_91
PCIBIOS_BAD_REGISTER_NUMBER	,	V_44
IORESOURCE_IO	,	V_126
mvebu_pcie_hw_rd_conf	,	F_19
PCI_IO_RANGE_TYPE_32	,	V_76
hw	,	V_131
number	,	V_38
round_up	,	F_47
IO_SPACE_LIMIT	,	V_167
dram	,	V_15
pci_add_resource	,	F_41
GPIOF_DIR_OUT	,	V_176
val	,	V_3
clk	,	V_178
io	,	V_56
of_irq_parse_and_map_pci	,	V_136
mem_target	,	V_62
PCI_VENDOR_ID_MARVELL	,	V_68
secondary_latency_timer	,	V_89
header_type	,	V_73
cmd	,	V_26
PCI_COMMAND_MASTER	,	V_31
mvebu_pcie_port	,	V_1
reset_udelay	,	V_172
mvebu_pcie_set_local_bus_nr	,	F_7
PCIE_CONF_ADDR	,	F_20
private_data	,	V_105
of_address_to_resource	,	F_52
flags	,	V_109
resource_size_t	,	T_3
range	,	V_148
of_get_property	,	F_56
PCI_PREF_MEMORY_BASE	,	V_96
PCI_IO_BASE	,	V_93
for_each_child_of_node	,	F_73
mvebu_pcie_enable	,	F_49
mvebu_mbus_get_pcie_io_aperture	,	F_70
PCIE_WIN5_CTRL_OFF	,	V_18
clk_prepare_enable	,	F_86
cpuaddr	,	V_155
mvebu_writel	,	F_1
PCIE_STAT_DEV	,	V_13
PCIE_WIN04_CTRL_OFF	,	F_14
gpio_set_value	,	F_82
of_read_number	,	F_58
err	,	V_100
PCI_IO_BASE_UPPER16	,	V_97
io_target	,	V_6
PCIE_BAR_HI_OFF	,	F_13
"invalid memory aperture size\n"	,	L_4
reset_name	,	V_175
EPROBE_DEFER	,	V_177
pci_sys_data	,	V_103
PCI_VENDOR_ID	,	V_78
subordinate_bus	,	V_90
PCIE_MASK_ENABLE_INTS	,	V_33
EINVAL	,	V_153
PCI_SLOT	,	F_34
PCIBIOS_MIN_IO	,	V_165
iowin_base	,	V_51
mvebu_pcie_map_registers	,	F_51
iobase	,	V_45
msi	,	V_121
mvebu_pcie_align_resource	,	F_46
reset_active_low	,	V_173
mbus_attr	,	V_24
mvebu_pcie_hw_wr_conf	,	F_21
"marvell,pcie-port"	,	L_6
of_pci_find_msi_chip_by_node	,	F_64
"ignoring PCIe DT node, missing pcie-port property\n"	,	L_7
num_cs	,	V_21
pdev	,	V_54
u32	,	T_1
hw_pci	,	V_130
"ranges"	,	L_2
PCIE_DEV_ID_OFF	,	V_70
sysdata	,	V_108
mvebu_mbus_add_window_remap_by_id	,	F_25
PCIE_DEV_REV_OFF	,	V_72
PCIE_CONF_ADDR_OFF	,	V_39
"Attempt to set IO when IO is disabled\n"	,	L_1
resource	,	V_123
DT_CPUADDR_TO_ATTR	,	F_61
"pcie%d.%d"	,	L_9
mvebu_pcie_setup_wins	,	F_9
mvebu_pcie_find_port	,	F_32
iolimit	,	V_47
revision	,	V_71
SZ_1M	,	V_129
na	,	V_146
spin_lock_irqsave	,	F_35
SZ_64K	,	V_127
"PCIe%d.%d: cannot get clock\n"	,	L_14
mvebu_get_tgt_attr	,	F_55
platform_set_drvdata	,	F_67
busn	,	V_118
devm_kzalloc	,	F_66
"PCIe%d.%d: cannot map registers\n"	,	L_15
np	,	V_142
PCI_MEMORY_BASE	,	V_95
nr	,	V_10
nranges	,	V_150
ns	,	V_147
slot	,	V_154
sys_to_pcie	,	F_31
mem	,	V_116
mbus_dram_target_id	,	V_25
pci_add_resource_offset	,	F_40
msi_node	,	V_160
mbus_dram_window	,	V_22
IORESOURCE_MEM	,	V_128
attr	,	V_145
value	,	V_77
of_get_named_gpio_flags	,	F_79
lane	,	V_169
busnr	,	V_119
of_pci_parse_bus_range	,	F_72
readl	,	F_4
writel	,	F_2
memwin_size	,	V_61
DT_TYPE_IO	,	V_157
PCI_CACHE_LINE_SIZE	,	V_82
mvebu_pcie_wr_conf	,	F_33
resources	,	V_114
dev_warn	,	F_76
pci_ioremap_io	,	F_89
latency_timer	,	V_84
mvebu_pcie_probe	,	F_65
command	,	V_50
PCIE_BAR_CTRL_OFF	,	F_11
mvebu_pcie_setup_hw	,	F_18
PCIBIOS_SUCCESSFUL	,	V_41
resource_size	,	F_39
mem_offset	,	V_117
u64	,	T_6
min_t	,	F_71
PCI_HEADER_TYPE_BRIDGE	,	V_74
dev_WARN	,	F_24
PCIE_STAT_BUS	,	V_12
IS_ERR	,	F_85
