LIBRARY ieee;
USE ieee.std_logic_1164.all;
entity MAC is
	port(
		putget: in std_logic;
		incPut: in std_logic;
		clk: in std_logic;
		reset: in std_logic;
		incGet: in std_logic;
		A : out std_logic_vector (2 downto 0);
		full: out std_logic;
		empty: out std_logic
end MAC;
architecture structural of MAC is 
component Registo_KeyScan is
	port(
		CLK : in std_logic;
		CE : in std_logic;
		RST : in std_logic;
		D : in std_logic_vector(3 downto 0);
		Q : out std_logic_vector(3 downto 0)
);
end component;	
