# do dualPort_ramSR.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dualPort_ramSR
# 
# Top level modules:
# 	dualPort_ramSR
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dualPort_ramSR_vlg_sample_tst
# -- Compiling module dualPort_ramSR_vlg_check_tst
# -- Compiling module dualPort_ramSR_vlg_vec_tst
# 
# Top level modules:
# 	dualPort_ramSR_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.dualPort_ramSR_vlg_vec_tst 
# Loading work.dualPort_ramSR_vlg_vec_tst
# Loading work.dualPort_ramSR
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading work.dualPort_ramSR_vlg_sample_tst
# Loading work.dualPort_ramSR_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port q_a[0] :: @time = 10000.000 ps
#      Expected value = 00000000
#      Real value = 00000001
# ERROR! Vector Mismatch for output port q_a[2] :: @time = 100000.000 ps
#      Expected value = 00000000
#      Real value = 00000100
# ERROR! Vector Mismatch for output port q_a[1] :: @time = 110000.000 ps
#      Expected value = 00000000
#      Real value = 00000010
#           3 mismatched vectors : Simulation failed !
# ** Note: $finish    : dualPort_ramSR.vt(281)
#    Time: 1 us  Iteration: 0  Instance: /dualPort_ramSR_vlg_vec_tst/tb_out
