 
****************************************
Report : qor
Design : pipeline
Version: J-2014.09-SP2
Date   : Thu Jan 18 18:29:27 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          9.49
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:       2796
  Leaf Cell Count:               7917
  Buf/Inv Cell Count:            2293
  Buf Cell Count:                 856
  Inv Cell Count:                1437
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6557
  Sequential Cell Count:         1360
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   530420.797501
  Noncombinational Area:
                        468122.183929
  Buf/Inv Area:         117881.400742
  Total Buffer Area:         56074.20
  Total Inverter Area:       61807.20
  Macro/Black Box Area:      0.000000
  Net Area:             188406.000000
  -----------------------------------
  Cell Area:            998542.981430
  Design Area:         1186948.981430


  Design Rules
  -----------------------------------
  Total Number of Nets:          8020
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cimeld13

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.95
  Logic Optimization:                 26.42
  Mapping Optimization:               60.22
  -----------------------------------------
  Overall Compile Time:               97.07
  Overall Compile Wall Clock Time:    97.73

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
