T_1 F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 + 4 ) ;\r\n}\r\nT_2 F_3 ( void )\r\n{\r\nif ( ! V_1 ) {\r\nF_4 ( 1 , L_1 ) ;\r\nreturn 0 ;\r\n}\r\nreturn ( F_1 () >> 8 ) & 0xff ;\r\n}\r\nT_1 F_5 ( void )\r\n{\r\nif ( V_2 )\r\nreturn F_2 ( V_2 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nT_1 F_6 ( void )\r\n{\r\nT_1 V_3 = F_5 () ;\r\nif ( V_4 )\r\nV_3 &= V_5 ;\r\nelse\r\nV_3 &= V_6 ;\r\nreturn V_3 >> V_7 ;\r\n}\r\nvoid T_3 F_7 ( void )\r\n{\r\nT_1 V_8 , V_9 , V_10 ;\r\nint V_11 ;\r\nV_8 = F_1 () ;\r\nV_9 = ( V_8 >> 8 ) & 0xff ;\r\nV_10 = ( V_8 >> 16 ) & 0xf ;\r\nswitch ( V_10 ) {\r\ncase 1 :\r\nV_11 = V_12 ;\r\nbreak;\r\ncase 2 :\r\nV_11 = V_13 ;\r\nbreak;\r\ncase 3 :\r\nif ( V_9 == V_14 && ( F_8 ( 18 ) ||\r\nF_8 ( 19 ) ) )\r\nV_11 = V_15 ;\r\nelse\r\nV_11 = V_16 ;\r\nbreak;\r\ncase 4 :\r\nV_11 = V_17 ;\r\nbreak;\r\ndefault:\r\nV_11 = V_18 ;\r\n}\r\nV_19 . V_20 = V_11 ;\r\nV_19 . V_21 = F_9 ( V_22 ) ;\r\n}\r\nvoid T_3 F_10 ( void )\r\n{\r\nstruct V_23 V_24 , V_3 ;\r\nstruct V_25 * V_26 ;\r\nV_26 = F_11 ( NULL , V_27 ) ;\r\nif ( ! V_26 ) {\r\nif ( F_12 ( V_28 ) && F_13 () ) {\r\nV_24 . V_29 = 0x70000800 ;\r\nV_24 . V_30 = 0x70000863 ;\r\nV_24 . V_31 = V_32 ;\r\nif ( F_3 () == V_33 ) {\r\nV_3 . V_29 = 0x7000e864 ;\r\nV_3 . V_30 = 0x7000e867 ;\r\n} else {\r\nV_3 . V_29 = 0x70000008 ;\r\nV_3 . V_30 = 0x7000000b ;\r\n}\r\nV_3 . V_31 = V_32 ;\r\nF_14 ( L_2 , & V_24 ) ;\r\nF_14 ( L_3 ,\r\n& V_3 ) ;\r\n} else {\r\nreturn;\r\n}\r\n} else {\r\nif ( F_15 ( V_26 , 0 , & V_24 ) < 0 ) {\r\nF_16 ( L_4 ) ;\r\nreturn;\r\n}\r\nif ( F_15 ( V_26 , 1 , & V_3 ) < 0 ) {\r\nF_16 ( L_5 ) ;\r\nreturn;\r\n}\r\n}\r\nV_1 = F_17 ( V_24 . V_29 , F_18 ( & V_24 ) ) ;\r\nif ( ! V_1 )\r\nF_16 ( L_6 ) ;\r\nV_2 = F_17 ( V_3 . V_29 , F_18 ( & V_3 ) ) ;\r\nif ( ! V_2 )\r\nF_16 ( L_7 ) ;\r\nV_4 = F_19 ( V_26 , L_8 ) ;\r\n}
