// SPDX-License-Identifier: GPL-3.0-or-later

module memory_router
(
	input  [31:0] cpu_addr,

	input         cchip,
	input         ckick,
	input         wr,

	input         bootrom,
	input         cdtv_mode,

	input         z2ram_ena,
	input   [4:0] z3ram_base0,
	input         z3ram_ena0,
	input   [3:0] z3ram_base1,
	input         z3ram_ena1,

	input   [4:0] rtg_base,
	input         rtg_ena,

	output        sel_chipram,
	output        sel_kickram,
	output        sel_kicklower,
	output        sel_z2ram,
	output        sel_z3ram0,
	output        sel_z3ram1,
	output        sel_zram,
	output        sel_dd,
	output        sel_rtg,

	output [28:1] ramaddr
);

assign sel_z3ram0   = (cpu_addr[31:27] == z3ram_base0) && z3ram_ena0;
assign sel_z3ram1   = (cpu_addr[31:28] == z3ram_base1) && z3ram_ena1;
// Z2 fast RAM: fixed $200000-$9FFFFF Zorro II slot, independent of RTG --
// the RTG board now lives entirely in Zorro III space (see sel_rtg below),
// so it no longer contends with this slot at all.
assign sel_z2ram = !cpu_addr[31:24] && (cpu_addr[23] ^ |cpu_addr[22:21]) && z2ram_ena; // addr[23:21] = 1..4
// RTG framebuffer: Zorro III, 128MB-granularity base compare (same
// mechanism as sel_z3ram0), framebuffer occupies the board's own offset
// 0-$7FFFFF (cpu_addr[26:23]==0). The regs+CLUT sub-block lives at this
// same board's offset $800000-$80FFFF but is NOT DDR3-backed -- it's
// routed separately, through fastchip.v/cpu_wrapper.v's fastchip_sel
// gating, using the same rtg_base compare. Because the Zorro III base
// register genuinely zero-bases the match (cpu_addr[31:27]==rtg_base means
// the low 27 bits ARE the true intra-board offset, unlike the old fixed
// Zorro II slot's non-zero $200000 base), no offset correction is needed
// here -- see rtg/LESSONS_LEARNED.md for why that correction was required
// for the earlier Zorro II design and isn't here.
assign sel_rtg = rtg_ena && (cpu_addr[31:27] == rtg_base) && (cpu_addr[26:23] == 4'b0000);
assign sel_zram     = sel_z3ram0 | sel_z3ram1 | sel_z2ram;
assign sel_dd       = (cpu_addr[31:16] == 16'h00DD) && (cpu_addr[15:13] == 3'b010);

// don't sel_kickram when writing
assign sel_kickram   = !cpu_addr[31:24] && (&cpu_addr[23:19] || (!cdtv_mode && cpu_addr[23:19] == 5'b11100) || (cpu_addr[23:19] == 5'b10101) || (cpu_addr[23:19] == 5'b10110)) && ckick && wr;
assign sel_kicklower = !cpu_addr[31:24] && (cpu_addr[23:18] == 6'b111110);
assign sel_chipram   = !cpu_addr[31:21] && cchip;

//       Main  DDx  RTG  8M  128M  256M
//       ----  ---  ---  --  ----  ----
//        SDR  DDR  RTG  Z2  Z3_0  Z3_1
// 28      0    0    0   1    0     1
// 27      0    0    0   1    1     X
// 26      0    1    1   0    X     X
// 25-23   0   111  110  0    X     X
// supported configs: SDR + (Z2, Z3_1, Z3_0+Z3_1)
//
// This is the mapping to the sram

assign ramaddr[28]    = sel_z2ram | sel_z3ram1;
assign ramaddr[27]    = sel_z3ram0 | (sel_z3ram1 & cpu_addr[27]);
assign ramaddr[26:23] = (sel_z3ram0 | sel_z3ram1) ? cpu_addr[26:23] : (sel_rtg ? 4'b1110 : {4{sel_dd}});
// sel_rtg's board-base compare zero-bases the match exactly (unlike the
// old fixed Zorro II slot), so cpu_addr[22:19] IS the true intra-board
// offset already -- no correction needed here.
assign ramaddr[22:19] = {4{sel_dd}} | cpu_addr[22:19];
assign ramaddr[18]    =    sel_dd   | (sel_kicklower & bootrom) | cpu_addr[18];
assign ramaddr[17:16] = {2{sel_dd}} | cpu_addr[17:16];
assign ramaddr[15:1]  = cpu_addr[15:1];

endmodule
