// Seed: 3483347470
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (1) assign id_2 = 1 ? id_1 > id_2++ : id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  supply0 id_3;
  assign id_3 = 1;
  tri1  id_4;
  uwire id_5 = 1;
  initial id_5 = 1'h0;
  tri0 id_6 = id_1;
  assign id_1 = 1'h0 ** 1;
  xnor (id_1, id_9, id_3);
  wire id_7 = id_2;
  assign id_3 = id_4;
  tri1 id_8;
  wire id_9;
  assign id_1 = 1;
  wire id_10;
  assign id_8 = id_1;
  module_0(
      id_7, id_6, id_5
  );
endmodule
