

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0'
================================================================
* Date:           Thu Nov 14 17:17:24 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.930 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|     28|        0|      600|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      239|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     28|      239|      636|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_4016_fu_104_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4017_fu_111_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4018_fu_107_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4019_fu_108_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4020_fu_115_p2  |     *    |      2|  0|  21|           7|          33|
    |mul_ln1118_4021_fu_117_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4022_fu_105_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4023_fu_106_p2  |     *    |      2|  0|  21|           9|          33|
    |mul_ln1118_4024_fu_109_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4025_fu_116_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_4026_fu_119_p2  |     *    |      2|  0|  21|          10|          33|
    |mul_ln1118_4027_fu_113_p2  |     *    |      2|  0|  21|           9|          33|
    |mul_ln1118_4028_fu_118_p2  |     *    |      2|  0|  21|          11|          33|
    |mul_ln1118_fu_112_p2       |     *    |      2|  0|  21|           9|          33|
    |acc_1_V_fu_1208_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_1219_p2         |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_1229_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1519_fu_1084_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1521_fu_1202_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1522_fu_1090_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1524_fu_1213_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1525_fu_1096_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1527_fu_1224_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1528_fu_1102_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_1191_p2       |     +    |      0|  0|  16|          16|          16|
    |p_Val2_s_fu_1197_p2        |     +    |      0|  0|  16|          16|          16|
    |sub_ln1118_1_fu_1000_p2    |     -    |      0|  0|  43|          36|          36|
    |sub_ln1118_fu_943_p2       |     -    |      0|  0|  43|          36|          36|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     28|  0| 600|         403|         726|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   23|         46|
    |ap_return_1  |   9|          2|   23|         46|
    |ap_return_2  |   9|          2|   23|         46|
    |ap_return_3  |   9|          2|   23|         46|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   92|        184|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln703_1519_reg_1321    |  16|   0|   16|          0|
    |add_ln703_1522_reg_1326    |  16|   0|   16|          0|
    |add_ln703_1525_reg_1331    |  16|   0|   16|          0|
    |add_ln703_1528_reg_1336    |  16|   0|   16|          0|
    |ap_ce_reg                  |   1|   0|    1|          0|
    |ap_return_0_int_reg        |  23|   0|   33|         10|
    |ap_return_1_int_reg        |  23|   0|   33|         10|
    |ap_return_2_int_reg        |  23|   0|   33|         10|
    |ap_return_3_int_reg        |  23|   0|   33|         10|
    |data_0_V_read_3_reg_1311   |  33|   0|   33|          0|
    |data_1_V_read_3_reg_1306   |  33|   0|   33|          0|
    |trunc_ln708_3202_reg_1316  |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 239|   0|  279|         40|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_0    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_1    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_2    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_return_3    | out |   33| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   33|   ap_none  |                           data_0_V_read                           |    scalar    |
|data_1_V_read  |  in |   33|   ap_none  |                           data_1_V_read                           |    scalar    |
|data_2_V_read  |  in |   33|   ap_none  |                           data_2_V_read                           |    scalar    |
|data_3_V_read  |  in |   33|   ap_none  |                           data_3_V_read                           |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

