0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA/FPGAclass/FPGA_Class/03 decoder_3_8/decoder_3_8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA/FPGAclass/FPGA_Class/03 decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,1709978792,verilog,,,,decoder_3_8_tb,,,,,,,,
D:/FPGA/FPGAclass/FPGA_Class/03 decoder_3_8/decoder_3_8.srcs/sources_1/imports/new/decoder_3_8.v,1709978611,verilog,,D:/FPGA/FPGAclass/FPGA_Class/03 decoder_3_8/decoder_3_8.srcs/sim_1/new/decoder_3_8_tb.v,,decoder_3_8,,,,,,,,
