Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Sep 17 18:56:49 2017
| Host         : DESKTOP-MH2MRKQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgadisplaydriver_timing_summary_routed.rpt -rpx vgadisplaydriver_timing_summary_routed.rpx
| Design       : vgadisplaydriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.807        0.000                      0                   62        0.217        0.000                      0                   62        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.807        0.000                      0                   62        0.217        0.000                      0                   62        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.934ns (25.873%)  route 2.676ns (74.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.600     8.927    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.934ns (25.873%)  route 2.676ns (74.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.600     8.927    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.934ns (26.453%)  route 2.597ns (73.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     8.848    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.934ns (26.453%)  route 2.597ns (73.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     8.848    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.934ns (26.453%)  route 2.597ns (73.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.521     8.848    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y143        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.934ns (27.701%)  route 2.438ns (72.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.362     8.689    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.934ns (27.701%)  route 2.438ns (72.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.362     8.689    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.934ns (27.701%)  route 2.438ns (72.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.362     8.689    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.934ns (27.701%)  route 2.438ns (72.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.362     8.689    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.934ns (27.701%)  route 2.438ns (72.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.456     5.773 r  myvgatimer/xy/x_reg[4]/Q
                         net (fo=7, routed)           1.040     6.813    myvgatimer/xy/x[4]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.152     6.965 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.036     8.001    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.326     8.327 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.362     8.689    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y144        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.764%)  route 0.167ns (47.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X87Y143        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[7]/Q
                         net (fo=5, routed)           0.167     1.828    myvgatimer/xy/y_reg_n_0_[7]
    SLICE_X88Y143        LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  myvgatimer/xy/y[9]_i_3/O
                         net (fo=1, routed)           0.000     1.873    myvgatimer/xy/p_0_in__1[9]
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism             -0.501     1.536    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.120     1.656    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.168     1.829    myvgatimer/xy/x_reg_n_0_[6]
    SLICE_X87Y142        LUT3 (Prop_lut3_I0_O)        0.042     1.871 r  myvgatimer/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.871    myvgatimer/xy/p_0_in__0[6]
    SLICE_X87Y142        FDRE                                         r  myvgatimer/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X87Y142        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.105     1.624    myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.712%)  route 0.113ns (33.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.128     1.647 r  myvgatimer/xy/x_reg[8]/Q
                         net (fo=15, routed)          0.113     1.761    myvgatimer/xy/x_reg_n_0_[8]
    SLICE_X89Y142        LUT6 (Prop_lut6_I5_O)        0.099     1.860 r  myvgatimer/xy/x[9]_i_3/O
                         net (fo=1, routed)           0.000     1.860    myvgatimer/xy/p_0_in__0[9]
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/x_reg[9]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.092     1.611    myvgatimer/xy/x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.441%)  route 0.161ns (43.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  myvgatimer/xy/y_reg[5]/Q
                         net (fo=7, routed)           0.161     1.846    myvgatimer/xy/y[5]
    SLICE_X88Y144        LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    myvgatimer/xy/p_0_in__1[5]
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.121     1.641    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.187     1.872    myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X88Y144        LUT4 (Prop_lut4_I1_O)        0.043     1.915 r  myvgatimer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.915    myvgatimer/xy/p_0_in__1[3]
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.131     1.651    myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.995%)  route 0.186ns (50.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X86Y141        FDRE                                         r  myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[2]/Q
                         net (fo=10, routed)          0.186     1.846    myvgatimer/xy/x[2]
    SLICE_X86Y142        LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  myvgatimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    myvgatimer/xy/x[5]_i_1_n_0
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[5]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092     1.627    myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.130%)  route 0.185ns (49.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X86Y141        FDRE                                         r  myvgatimer/xy/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y141        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[2]/Q
                         net (fo=10, routed)          0.185     1.845    myvgatimer/xy/x[2]
    SLICE_X86Y142        LUT5 (Prop_lut5_I4_O)        0.045     1.890 r  myvgatimer/xy/x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    myvgatimer/xy/x[4]_i_1_n_0
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X86Y142        FDRE                                         r  myvgatimer/xy/x_reg[4]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.091     1.626    myvgatimer/xy/x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.187     1.872    myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X88Y144        LUT3 (Prop_lut3_I0_O)        0.045     1.917 r  myvgatimer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.917    myvgatimer/xy/p_0_in__1[2]
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.121     1.641    myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.183ns (44.763%)  route 0.226ns (55.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/xy/x_reg[7]/Q
                         net (fo=18, routed)          0.226     1.886    myvgatimer/xy/x_reg_n_0_[7]
    SLICE_X89Y142        LUT5 (Prop_lut5_I4_O)        0.042     1.928 r  myvgatimer/xy/x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.928    myvgatimer/xy/p_0_in__0[8]
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X89Y142        FDRE                                         r  myvgatimer/xy/x_reg[8]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X89Y142        FDRE (Hold_fdre_C_D)         0.107     1.626    myvgatimer/xy/x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.253%)  route 0.194ns (43.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y144        FDRE (Prop_fdre_C_Q)         0.148     1.668 r  myvgatimer/xy/y_reg[1]/Q
                         net (fo=8, routed)           0.194     1.862    myvgatimer/xy/y_reg_n_0_[1]
    SLICE_X88Y144        LUT2 (Prop_lut2_I1_O)        0.101     1.963 r  myvgatimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.963    myvgatimer/xy/p_0_in__1[1]
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X88Y144        FDRE (Hold_fdre_C_D)         0.131     1.651    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y141   myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y141   myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y141   myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y141   myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y142   myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y142   myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y142   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   myvgatimer/xy/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   myvgatimer/xy/x_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y142   myvgatimer/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   myvgatimer/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   myvgatimer/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y142   myvgatimer/xy/x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/xy/x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y142   myvgatimer/xy/x_reg[7]/C



