============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  05:39:06 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g215__1881/A2                                                           +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                         +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)           1  2.2   32   +57     605 R             
  g421__4319/B                                                          +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)           1  2.2   36   +60     665 R             
  g420__6260/B                                                          +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)           2  3.0   45   +67     733 R             
  g419__5107/A1                                                         +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)           1  2.2   36   +73     806 R             
  g413__1666/B                                                          +0     806               
  g413__1666/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     867 R             
  g407__9945/B                                                          +0     867               
  g407__9945/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     926 R             
  g406__9315/A1                                                         +0     926               
  g406__9315/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +59     985 F             
  g403__4733/A1                                                         +0     985               
  g403__4733/Z           XOR2D0BWP16P90(timing)          2  2.2   33   +64    1049 R             
  g425__3680/A2                                                         +0    1049               
  g425__3680/ZN          XNR2D0BWP16P90(timing)          1  1.2   24   +70    1118 F             
  g424__5526/A1                                                         +0    1118               
  g424__5526/ZN          NR4D0BWP16P90(timing)           1  1.3   78   +59    1177 R             
  wfull_reg/D            DFCNQD0BWP16P90(timing)                        +0    1177               
  wfull_reg/CP           setup                                     0   +70    1247 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     753ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   2:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g215__1881/A2                                                           +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                         +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)           1  2.2   32   +57     605 R             
  g421__4319/B                                                          +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)           1  2.2   36   +60     665 R             
  g420__6260/B                                                          +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)           2  3.0   45   +67     733 R             
  g419__5107/A1                                                         +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)           1  2.2   36   +73     806 R             
  g413__1666/B                                                          +0     806               
  g413__1666/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     867 R             
  g407__9945/B                                                          +0     867               
  g407__9945/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     926 R             
  g406__9315/A1                                                         +0     926               
  g406__9315/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +59     985 F             
  g403__4733/A1                                                         +0     985               
  g403__4733/Z           XOR2D0BWP16P90(timing)          2  2.2   33   +64    1049 R             
  wptr_reg[5]/D          DFCNQD0BWP16P90(timing)                        +0    1049               
  wptr_reg[5]/CP         setup                                     0   +53    1102 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     898ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[5]/D

path   3:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_41_1)    ext delay                                  +500     500 R             
write_if_req             in port                       2  2.0    0    +0     500 R             
g206__6131/A1                                                         +0     500               
g206__6131/ZN            IINR4D0BWP16P90(timing)       2  1.7   93   +77     577 R             
write_if_gnt             interconnect                           93    +0     577 R             
                         out port                                     +0     577 R             
(fp.sdc_line_36_325_1)   ext delay                                  +500    1077 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

path   4:

         Pin                     Type            Fanout Load Slew Delay Arrival   Location    
                                (Domain)                (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------
(clock clk)              launch                                               0 R             
(fp.sdc_line_33_3_1)     ext delay                                 +500     500 R             
read_if_req              in port                      1  1.3    0    +0     500 R             
g189__5115/A1                                                        +0     500               
g189__5115/ZN            INR4D0BWP16P90(timing)       2  1.7   91   +76     576 R             
read_if_gnt              interconnect                          91    +0     576 R             
                         out port                                    +0     576 R             
(fp.sdc_line_36_291_1)   ext delay                                 +500    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                           2000 R             
----------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     924ps 
Start-point  : read_if_req
End-point    : read_if_gnt

path   5:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +57     605 R             
  g421__4319/B                                                        +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     665 R             
  g420__6260/B                                                        +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     733 R             
  g419__5107/A1                                                       +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     806 R             
  g413__1666/B                                                        +0     806               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     867 R             
  g407__9945/B                                                        +0     867               
  g407__9945/S           HA1D0BWP16P90(timing)         3  3.7   50   +79     946 F             
  g405__6161/A1                                                       +0     946               
  g405__6161/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70    1016 R             
  wptr_reg[4]/D          DFCNQD0BWP16P90(timing)                      +0    1016               
  wptr_reg[4]/CP         setup                                   0   +53    1069 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     931ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[4]/D

path   6:

         Pin                      Type              Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                  (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------
(clock clk)              launch                                                  0 R             
(fp.sdc_line_33_106_1)   ext delay                                    +500     500 R             
write_if_we              in port                         2  2.0    0    +0     500 R             
g215__1881/A2                                                           +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)           3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                         +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)           1  2.2   32   +57     605 R             
  g421__4319/B                                                          +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)           1  2.2   36   +60     665 R             
  g420__6260/B                                                          +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)           2  3.0   45   +67     733 R             
  g419__5107/A1                                                         +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)           1  2.2   36   +73     806 R             
  g413__1666/B                                                          +0     806               
  g413__1666/CO          HA1D0BWP16P90(timing)           1  2.2   36   +61     867 R             
  g407__9945/B                                                          +0     867               
  g407__9945/CO          HA1D0BWP16P90(timing)           1  1.9   32   +59     926 R             
  g406__9315/A1                                                         +0     926               
  g406__9315/Z           XOR2D0P75BWP16P90(timing)       3  3.5   33   +53     979 R             
  wbin_reg[6]/D          DFCNQD0BWP16P90(timing)                        +0     979               
  wbin_reg[6]/CP         setup                                     0   +53    1032 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                              2000 R             
-------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     968ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[6]/D

path   7:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +57     605 R             
  g421__4319/B                                                        +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     665 R             
  g420__6260/B                                                        +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     733 R             
  g419__5107/A1                                                       +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     806 R             
  g413__1666/B                                                        +0     806               
  g413__1666/S           HA1D0BWP16P90(timing)         3  3.5   48   +77     883 F             
  g410__2883/A1                                                       +0     883               
  g410__2883/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     952 R             
  wptr_reg[3]/D          DFCNQD0BWP16P90(timing)                      +0     952               
  wptr_reg[3]/CP         setup                                   0   +53    1005 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     995ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   8:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +57     605 R             
  g421__4319/B                                                        +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     665 R             
  g420__6260/B                                                        +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     733 R             
  g416__5477/B                                                        +0     733               
  g416__5477/CO          HA1D0BWP16P90(timing)         1  1.7   30   +61     794 R             
  g415__6417/A1                                                       +0     794               
  g415__6417/Z           XOR2D0BWP16P90(timing)        3  3.5   49   +74     868 F             
  g411__2346/A1                                                       +0     868               
  g411__2346/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +70     938 R             
  wptr_reg[2]/D          DFCNQD0BWP16P90(timing)                      +0     938               
  wptr_reg[2]/CP         setup                                   0   +53     991 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1009ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   9:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +57     605 R             
  g421__4319/B                                                        +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     665 R             
  g420__6260/B                                                        +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     733 R             
  g419__5107/A1                                                       +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     806 R             
  g413__1666/B                                                        +0     806               
  g413__1666/CO          HA1D0BWP16P90(timing)         1  2.2   36   +61     867 R             
  g407__9945/B                                                        +0     867               
  g407__9945/S           HA1D0BWP16P90(timing)         3  3.7   49   +65     932 R             
  wbin_reg[5]/D          DFCNQD1BWP16P90(timing)                      +0     932               
  wbin_reg[5]/CP         setup                                   0   +47     979 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1021ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[5]/D

path  10:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2471__4319/A3                                                          +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2467/I                                                                 +0     699               
  g2467/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2462__7410/A1                                                          +0     741               
  g2462__7410/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2452/I                                                                 +0     810               
  g2452/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     856 R             
  g2429__1666/A1                                                          +0     856               
  g2429__1666/Z          AN2D0BWP16P90(timing)             1  1.2   23   +48     905 R             
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     905               
    RC_CGIC_INST/CP      setup                                       0   +60     965 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1035ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

path  11:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2468__2398/A3                                                          +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2465/I                                                                 +0     699               
  g2465/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2461__1666/A1                                                          +0     741               
  g2461__1666/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2451/I                                                                 +0     810               
  g2451/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     856 R             
  g2433__2398/A1                                                          +0     856               
  g2433__2398/Z          AN2D0BWP16P90(timing)             1  1.2   23   +48     905 R             
  RC_CG_HIER_INST13/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     905               
    RC_CGIC_INST/CP      setup                                       0   +60     965 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1035ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST13/RC_CGIC_INST/E

path  12:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                          +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)            2  2.0   51   +49     597 F             
  g2470__6260/A3                                                          +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)             6  5.4   72  +100     697 F             
  g2466/I                                                                 +0     697               
  g2466/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     739 R             
  g2448__7098/A1                                                          +0     739               
  g2448__7098/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     808 F             
  g2438/I                                                                 +0     808               
  g2438/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   33   +47     855 R             
  g2414__2802/A1                                                          +0     855               
  g2414__2802/Z          AN2D0BWP16P90(timing)             1  1.2   23   +48     903 R             
  RC_CG_HIER_INST31/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     903               
    RC_CGIC_INST/CP      setup                                       0   +60     963 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1037ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST31/RC_CGIC_INST/E

path  13:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +57     605 R             
  g421__4319/B                                                        +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     665 R             
  g420__6260/B                                                        +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     733 R             
  g416__5477/B                                                        +0     733               
  g416__5477/S           HA1D0BWP16P90(timing)         3  3.5   48   +81     814 F             
  g414__7410/A1                                                       +0     814               
  g414__7410/Z           XOR2D0BWP16P90(timing)        2  2.2   33   +69     883 R             
  wptr_reg[1]/D          DFCNQD0BWP16P90(timing)                      +0     883               
  wptr_reg[1]/CP         setup                                   0   +53     936 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1064ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path  14:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2471__4319/A3                                                          +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2467/I                                                                 +0     699               
  g2467/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2462__7410/A1                                                          +0     741               
  g2462__7410/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2432__5477/A1                                                          +0     810               
  g2432__5477/ZN         NR2D0BWP16P90(timing)             1  1.2   47   +56     865 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     865               
    RC_CGIC_INST/CP      setup                                       0   +69     934 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1066ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  15:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2468__2398/A3                                                          +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2465/I                                                                 +0     699               
  g2465/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2461__1666/A1                                                          +0     741               
  g2461__1666/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2436__4319/A1                                                          +0     810               
  g2436__4319/ZN         NR2D0BWP16P90(timing)             1  1.2   47   +56     865 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     865               
    RC_CGIC_INST/CP      setup                                       0   +69     934 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1066ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  16:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2471__4319/A3                                                          +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2467/I                                                                 +0     699               
  g2467/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2462__7410/A1                                                          +0     741               
  g2462__7410/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2430__7410/A1                                                          +0     810               
  g2430__7410/ZN         NR2D0BWP16P90(timing)             1  1.2   46   +56     865 R             
  RC_CG_HIER_INST11/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     865               
    RC_CGIC_INST/CP      setup                                       0   +68     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST11/RC_CGIC_INST/E

path  17:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2468__2398/A3                                                          +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2465/I                                                                 +0     699               
  g2465/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2461__1666/A1                                                          +0     741               
  g2461__1666/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2434__5107/A1                                                          +0     810               
  g2434__5107/ZN         NR2D0BWP16P90(timing)             1  1.2   46   +56     865 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     865               
    RC_CGIC_INST/CP      setup                                       0   +68     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  18:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2471__4319/A3                                                          +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2467/I                                                                 +0     699               
  g2467/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2462__7410/A1                                                          +0     741               
  g2462__7410/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2431__6417/A1                                                          +0     810               
  g2431__6417/ZN         NR2D0BWP16P90(timing)             1  1.2   46   +56     865 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     865               
    RC_CGIC_INST/CP      setup                                       0   +68     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  19:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                          +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)             2  2.0   53   +50     598 F             
  g2468__2398/A3                                                          +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)             6  5.4   72  +101     699 F             
  g2465/I                                                                 +0     699               
  g2465/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     741 R             
  g2461__1666/A1                                                          +0     741               
  g2461__1666/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     810 F             
  g2435__6260/A1                                                          +0     810               
  g2435__6260/ZN         NR2D0BWP16P90(timing)             1  1.2   46   +56     865 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     865               
    RC_CGIC_INST/CP      setup                                       0   +68     933 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1067ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  20:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                          +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)            2  2.0   51   +49     597 F             
  g2470__6260/A3                                                          +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)             6  5.4   72  +100     697 F             
  g2466/I                                                                 +0     697               
  g2466/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     739 R             
  g2448__7098/A1                                                          +0     739               
  g2448__7098/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     808 F             
  g2416__5122/A1                                                          +0     808               
  g2416__5122/ZN         NR2D0BWP16P90(timing)             1  1.2   47   +56     864 R             
  RC_CG_HIER_INST19/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     864               
    RC_CGIC_INST/CP      setup                                       0   +69     932 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1068ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST19/RC_CGIC_INST/E

path  21:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                          +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)            2  2.0   51   +49     597 F             
  g2470__6260/A3                                                          +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)             6  5.4   72  +100     697 F             
  g2466/I                                                                 +0     697               
  g2466/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     739 R             
  g2448__7098/A1                                                          +0     739               
  g2448__7098/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     808 F             
  g2413__1617/A1                                                          +0     808               
  g2413__1617/ZN         NR2D0BWP16P90(timing)             1  1.2   46   +56     864 R             
  RC_CG_HIER_INST27/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     864               
    RC_CGIC_INST/CP      setup                                       0   +68     932 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1068ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST27/RC_CGIC_INST/E

path  22:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                          +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)            2  2.0   51   +49     597 F             
  g2470__6260/A3                                                          +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)             6  5.4   72  +100     697 F             
  g2466/I                                                                 +0     697               
  g2466/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +42     739 R             
  g2448__7098/A1                                                          +0     739               
  g2448__7098/ZN         ND2D0BWP16P90(timing)             4  3.8   88   +69     808 F             
  g2415__1705/A1                                                          +0     808               
  g2415__1705/ZN         NR2D0BWP16P90(timing)             1  1.2   46   +56     864 R             
  RC_CG_HIER_INST23/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     864               
    RC_CGIC_INST/CP      setup                                       0   +68     932 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1068ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST23/RC_CGIC_INST/E

path  23:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_wptr_full_inst/winc 
  g422__8428/A1                                                       +0     548               
  g422__8428/Z           AN2D0BWP16P90(timing)         1  2.2   32   +57     605 R             
  g421__4319/B                                                        +0     605               
  g421__4319/CO          HA1D0BWP16P90(timing)         1  2.2   36   +60     665 R             
  g420__6260/B                                                        +0     665               
  g420__6260/CO          HA1D0BWP16P90(timing)         2  3.0   45   +67     733 R             
  g419__5107/A1                                                       +0     733               
  g419__5107/Z           AN3D0BWP16P90(timing)         1  2.2   36   +73     806 R             
  g413__1666/B                                                        +0     806               
  g413__1666/S           HA1D0BWP16P90(timing)         3  3.5   47   +64     869 R             
  wbin_reg[4]/D          DFCNQD0BWP16P90(timing)                      +0     869               
  wbin_reg[4]/CP         setup                                   0   +58     928 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1072ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path  24:

         Pin                       Type               Fanout Load Slew Delay Arrival   Location    
                                  (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R             
(fp.sdc_line_33_106_1)   ext delay                                      +500     500 R             
write_if_we              in port                           2  2.0    0    +0     500 R             
g215__1881/A2                                                             +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)             3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                          +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)            2  2.0   51   +49     597 F             
  g2469__5107/A3                                                          +0     597               
  g2469__5107/Z          OR3D0BWP16P90(timing)             6  5.2   70   +99     696 F             
  g2447__8246/A1                                                          +0     696               
  g2447__8246/ZN         NR2D0BWP16P90(timing)             4  3.7   92   +84     780 R             
  g2437/I                                                                 +0     780               
  g2437/ZN               INVSKND0P75BWP16P90(timing)       1  1.2   29   +40     820 F             
  g2417__8246/A1                                                          +0     820               
  g2417__8246/ZN         NR2D0BWP16P90(timing)             1  1.2   47   +36     856 R             
  RC_CG_HIER_INST17/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                          +0     856               
    RC_CGIC_INST/CP      setup                                       0   +69     925 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R             
---------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1075ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST17/RC_CGIC_INST/E

path  25:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2412__3680/A1                                                      +0     799               
  g2412__3680/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST48/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST48/RC_CGIC_INST/E

path  26:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2424__6161/A1                                                      +0     799               
  g2424__6161/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST46/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST46/RC_CGIC_INST/E

path  27:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2406__5107/A1                                                      +0     799               
  g2406__5107/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST44/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST44/RC_CGIC_INST/E

path  28:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2418__7098/A1                                                      +0     799               
  g2418__7098/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST42/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST42/RC_CGIC_INST/E

path  29:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2409__8428/A1                                                      +0     799               
  g2409__8428/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST40/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST40/RC_CGIC_INST/E

path  30:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2420__1881/A1                                                      +0     799               
  g2420__1881/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST38/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST38/RC_CGIC_INST/E

path  31:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2410__5526/A1                                                      +0     799               
  g2410__5526/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST36/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST36/RC_CGIC_INST/E

path  32:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2422__7482/A1                                                      +0     799               
  g2422__7482/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST34/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST34/RC_CGIC_INST/E

path  33:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2405__2398/A1                                                      +0     799               
  g2405__2398/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST16/RC_CGIC_INST/E

path  34:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2425__9315/A1                                                      +0     799               
  g2425__9315/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST14/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST14/RC_CGIC_INST/E

path  35:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2411__6783/A1                                                      +0     799               
  g2411__6783/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  36:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2423__4733/A1                                                      +0     799               
  g2423__4733/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  37:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2407__6260/A1                                                      +0     799               
  g2407__6260/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  38:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2426__9945/A1                                                      +0     799               
  g2426__9945/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  39:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2471__4319/A3                                                      +0     598               
  g2471__4319/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2463__6417/A1                                                      +0     699               
  g2463__6417/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2408__4319/A1                                                      +0     799               
  g2408__4319/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  40:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2486__7482/A1                                                      +0     548               
  g2486__7482/ZN         ND2D0BWP16P90(timing)         2  2.0   53   +50     598 F             
  g2468__2398/A3                                                      +0     598               
  g2468__2398/Z          OR3D0BWP16P90(timing)         6  5.4   72  +101     699 F             
  g2464__5477/A1                                                      +0     699               
  g2464__5477/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     799 F             
  g2421__5115/A1                                                      +0     799               
  g2421__5115/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     854 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     854               
    RC_CGIC_INST/CP      setup                                   0   +68     922 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1078ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  41:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2401__1666/A1                                                      +0     798               
  g2401__1666/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST60/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST60/RC_CGIC_INST/E

path  42:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2403__6417/A1                                                      +0     798               
  g2403__6417/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST56/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST56/RC_CGIC_INST/E

path  43:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2404__5477/A1                                                      +0     798               
  g2404__5477/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST52/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST52/RC_CGIC_INST/E

path  44:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2398__9945/A1                                                      +0     798               
  g2398__9945/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST32/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST32/RC_CGIC_INST/E

path  45:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2397__9315/A1                                                      +0     798               
  g2397__9315/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST28/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST28/RC_CGIC_INST/E

path  46:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2400__2346/A1                                                      +0     798               
  g2400__2346/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST24/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST24/RC_CGIC_INST/E

path  47:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2402__7410/A1                                                      +0     798               
  g2402__7410/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST20/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST20/RC_CGIC_INST/E

path  48:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2470__6260/A3                                                      +0     597               
  g2470__6260/Z          OR3D0BWP16P90(timing)         6  5.4   72  +100     697 F             
  g2450__1881/A1                                                      +0     697               
  g2450__1881/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     798 F             
  g2399__2883/A1                                                      +0     798               
  g2399__2883/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     853 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     853               
    RC_CGIC_INST/CP      setup                                   0   +68     921 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1079ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  49:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2469__5107/A3                                                      +0     597               
  g2469__5107/Z          OR3D0BWP16P90(timing)         6  5.2   70   +99     696 F             
  g2449__6131/A1                                                      +0     696               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     796 F             
  g2391__6131/A1                                                      +0     796               
  g2391__6131/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     851 R             
  RC_CG_HIER_INST62/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     851               
    RC_CGIC_INST/CP      setup                                   0   +68     919 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1081ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST62/RC_CGIC_INST/E

path  50:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R             
write_if_we              in port                       2  2.0    0    +0     500 R             
g215__1881/A2                                                         +0     500               
g215__1881/Z             AN2D0BWP16P90(timing)         3  2.8   38   +48     548 R             
async_fifo_i_fifomem_inst/wclken 
  g2485__5115/B1                                                      +0     548               
  g2485__5115/ZN         IND2D0BWP16P90(timing)        2  2.0   51   +49     597 F             
  g2469__5107/A3                                                      +0     597               
  g2469__5107/Z          OR3D0BWP16P90(timing)         6  5.2   70   +99     696 F             
  g2449__6131/A1                                                      +0     696               
  g2449__6131/Z          OR2D0BWP16P90(timing)         8  6.8   85  +100     796 F             
  g2393__5115/A1                                                      +0     796               
  g2393__5115/ZN         NR2D0BWP16P90(timing)         1  1.2   45   +55     851 R             
  RC_CG_HIER_INST58/enable 
    RC_CGIC_INST/E       CKLNQD1BWP16P90(timing)                      +0     851               
    RC_CGIC_INST/CP      setup                                   0   +68     919 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1081ps 
Start-point  : write_if_we
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST58/RC_CGIC_INST/E

