Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: LEDSine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LEDSine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LEDSine"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : LEDSine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/Sine_Delayer.vhd" in Library work.
Architecture behavioral of Entity sine_delayer is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/SineGenerator.vhd" in Library work.
Architecture behavioral of Entity sine_generator is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/PWM.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/dcm133.vhd" in Library work.
Architecture behavioral of Entity dcm133 is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/Sine_ClkPerTickDecoder.vhd" in Library work.
Architecture behavioral of Entity sine_clkpertick_decoder is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/Sine_DelayMaker.vhd" in Library work.
Architecture behavioral of Entity sine_delay_decoder is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/Sine_Compound.vhd" in Library work.
Architecture behavioral of Entity sine_compound is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/PWM/LEDSine.vhd" in Library work.
Entity <ledsine> compiled.
Entity <ledsine> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <LEDSine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dcm133> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sine_ClkPerTick_Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sine_Delay_Decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sine_Compound> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sine_Delayer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sine_Generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <LEDSine> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/noraw/Documents/VHDL/PWM/LEDSine.vhd" line 110: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'dcm133'.
WARNING:Xst:753 - "C:/Users/noraw/Documents/VHDL/PWM/LEDSine.vhd" line 110: Unconnected output port 'CLK0_OUT' of component 'dcm133'.
Entity <LEDSine> analyzed. Unit <LEDSine> generated.

Analyzing Entity <dcm133> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKFX_DIVIDE =  3" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <dcm133>.
Entity <dcm133> analyzed. Unit <dcm133> generated.

Analyzing Entity <Sine_ClkPerTick_Decoder> in library <work> (Architecture <behavioral>).
Entity <Sine_ClkPerTick_Decoder> analyzed. Unit <Sine_ClkPerTick_Decoder> generated.

Analyzing Entity <Sine_Delay_Decoder> in library <work> (Architecture <behavioral>).
Entity <Sine_Delay_Decoder> analyzed. Unit <Sine_Delay_Decoder> generated.

Analyzing Entity <Sine_Compound> in library <work> (Architecture <behavioral>).
Entity <Sine_Compound> analyzed. Unit <Sine_Compound> generated.

Analyzing Entity <Sine_Delayer> in library <work> (Architecture <behavioral>).
Entity <Sine_Delayer> analyzed. Unit <Sine_Delayer> generated.

Analyzing Entity <Sine_Generator> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/noraw/Documents/VHDL/PWM/SineGenerator.vhd" line 314: Mux is complete : default of case is discarded
Entity <Sine_Generator> analyzed. Unit <Sine_Generator> generated.

Analyzing Entity <PWM> in library <work> (Architecture <behavioral>).
Entity <PWM> analyzed. Unit <PWM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Sine_ClkPerTick_Decoder>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/Sine_ClkPerTickDecoder.vhd".
    Found 19-bit register for signal <Sine_ClkPerTick>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <Sine_ClkPerTick_Decoder> synthesized.


Synthesizing Unit <Sine_Delay_Decoder>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/Sine_DelayMaker.vhd".
    Found 24-bit register for signal <Sine_DelayTime>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <Sine_Delay_Decoder> synthesized.


Synthesizing Unit <Sine_Delayer>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/Sine_Delayer.vhd".
    Found 24-bit up counter for signal <ClkCounter>.
    Found 24-bit comparator equal for signal <ClkCounter$cmp_eq0000> created at line 68.
    Found 4-bit comparator not equal for signal <ClkCounter$cmp_ne0000> created at line 65.
    Found 4-bit up counter for signal <NumberCounter>.
    Found 4-bit comparator equal for signal <NumberCounter$cmp_eq0000> created at line 65.
    Found 24-bit comparator not equal for signal <NumberCounter$cmp_ne0000> created at line 68.
    Found 1-bit register for signal <OutEnbBuffer>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Sine_Delayer> synthesized.


Synthesizing Unit <Sine_Generator>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/SineGenerator.vhd".
    Found 256x8-bit ROM for signal <Sine_Value$mux0001> created at line 58.
    Found 8-bit register for signal <Sine_Value>.
    Found 19-bit up counter for signal <ClkCounter>.
    Found 8-bit up counter for signal <Sine_Position>.
    Found 19-bit comparator equal for signal <Sine_Value$cmp_eq0000> created at line 56.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Sine_Generator> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/PWM.vhd".
    Found 1-bit register for signal <LED>.
    Found 8-bit comparator greater for signal <LED$cmp_gt0000> created at line 58.
    Found 8-bit up counter for signal <PWMCount>.
    Found 8-bit adder for signal <PWMCount$add0000> created at line 57.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <dcm133>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/dcm133.vhd".
Unit <dcm133> synthesized.


Synthesizing Unit <Sine_Compound>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/Sine_Compound.vhd".
Unit <Sine_Compound> synthesized.


Synthesizing Unit <LEDSine>.
    Related source file is "C:/Users/noraw/Documents/VHDL/PWM/LEDSine.vhd".
Unit <LEDSine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 8
 256x8-bit ROM                                         : 8
# Adders/Subtractors                                   : 8
 8-bit adder                                           : 8
# Counters                                             : 40
 19-bit up counter                                     : 8
 24-bit up counter                                     : 8
 4-bit up counter                                      : 8
 8-bit up counter                                      : 16
# Registers                                            : 49
 1-bit register                                        : 40
 19-bit register                                       : 1
 8-bit register                                        : 8
# Comparators                                          : 48
 19-bit comparator equal                               : 8
 24-bit comparator equal                               : 8
 24-bit comparator not equal                           : 8
 4-bit comparator equal                                : 8
 4-bit comparator not equal                            : 8
 8-bit comparator greater                              : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Sine_Generator>.
INFO:Xst:3044 - The ROM <Mrom_Sine_Value_mux0001> will be implemented as a read-only BLOCK RAM, absorbing the register: <Sine_Value>.
INFO:Xst:3225 - The RAM <Mrom_Sine_Value_mux0001> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     enA            | connected to signal <Sine_Value_cmp_eq0000> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <Sine_Position> |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <Sine_Value>    |          |
    |     dorstA         | connected to signal <Sine_Value_not0001> | low      |
    | reset value        | 10000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Sine_Generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 256x8-bit single-port block RAM                       : 8
# Adders/Subtractors                                   : 8
 8-bit adder                                           : 8
# Counters                                             : 40
 19-bit up counter                                     : 8
 24-bit up counter                                     : 8
 4-bit up counter                                      : 8
 8-bit up counter                                      : 16
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 48
 19-bit comparator equal                               : 8
 24-bit comparator equal                               : 8
 24-bit comparator not equal                           : 8
 4-bit comparator equal                                : 8
 4-bit comparator not equal                            : 8
 8-bit comparator greater                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Sine_ClkPerTick_0> in Unit <Sine_ClkPerTick_Decoder> is equivalent to the following FF/Latch, which will be removed : <Sine_ClkPerTick_3> 
INFO:Xst:2697 - Unit <LEDSine> : the RAMs <u7_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001>, <u6_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001> are packed into the single block RAM <u7_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux00011>
INFO:Xst:2697 - Unit <LEDSine> : the RAMs <u5_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001>, <u4_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001> are packed into the single block RAM <u5_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux00011>
INFO:Xst:2697 - Unit <LEDSine> : the RAMs <u3_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001>, <u2_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001> are packed into the single block RAM <u3_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux00011>
INFO:Xst:2697 - Unit <LEDSine> : the RAMs <u1_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001>, <u0_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux0001> are packed into the single block RAM <u1_Sine_Compound/u_Sine_Generator/Mrom_Sine_Value_mux00011>

Optimizing unit <LEDSine> ...

Optimizing unit <Sine_ClkPerTick_Decoder> ...

Optimizing unit <Sine_Delay_Decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LEDSine, actual ratio is 34.
FlipFlop u_Sine_ClkPerTick_Decoder/Sine_ClkPerTick_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 563
 Flip-Flops                                            : 563

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : LEDSine.ngr
Top Level Output File Name         : LEDSine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 2107
#      GND                         : 5
#      INV                         : 42
#      LUT1                        : 432
#      LUT2                        : 75
#      LUT3                        : 74
#      LUT4                        : 284
#      LUT4_D                      : 8
#      LUT4_L                      : 8
#      MUXCY                       : 680
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 472
# FlipFlops/Latches                : 563
#      FD                          : 11
#      FDR                         : 249
#      FDRE                        : 296
#      FDS                         : 7
# RAMS                             : 4
#      RAMB16                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      618  out of   1920    32%  
 Number of Slice Flip Flops:            563  out of   3840    14%  
 Number of 4 input LUTs:                923  out of   3840    24%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     97    16%  
 Number of BRAMs:                         4  out of     12    33%  
 Number of GCLKs:                         2  out of      8    25%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SysClk                             | u_dcm133/DCM_INST:CLKFX| 567   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 45.029ns (Maximum Frequency: 22.208MHz)
   Minimum input arrival time before clock: 5.536ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SysClk'
  Clock period: 45.029ns (frequency: 22.208MHz)
  Total number of paths / destination ports: 27110 / 1384
-------------------------------------------------------------------------
Delay:               8.443ns (Levels of Logic = 8)
  Source:            u7_Sine_Compound/u_PWM/PWMCount_3 (FF)
  Destination:       u7_Sine_Compound/u_PWM/LED (FF)
  Source Clock:      SysClk rising 5.3X
  Destination Clock: SysClk rising 5.3X

  Data Path: u7_Sine_Compound/u_PWM/PWMCount_3 to u7_Sine_Compound/u_PWM/LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  u7_Sine_Compound/u_PWM/PWMCount_3 (u7_Sine_Compound/u_PWM/PWMCount_3)
     LUT4:I0->O            1   0.551   0.996  u7_Sine_Compound/u_PWM/Madd_PWMCount_add0000_xor<3>11 (u7_Sine_Compound/u_PWM/PWMCount_add0000<3>)
     LUT2:I1->O            1   0.551   0.000  u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_lut<3> (u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_lut<3>)
     MUXCY:S->O            1   0.500   0.000  u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<3> (u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<4> (u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<5> (u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<6> (u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.303   0.996  u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<7> (u7_Sine_Compound/u_PWM/Mcompar_LED_cmp_gt0000_cy<7>)
     LUT2:I1->O            1   0.551   0.801  u7_Sine_Compound/u_PWM/LED_or00001 (u7_Sine_Compound/u_PWM/LED_or0000)
     FDR:R                     1.026          u7_Sine_Compound/u_PWM/LED
    ----------------------------------------
    Total                      8.443ns (4.394ns logic, 4.049ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SysClk'
  Total number of paths / destination ports: 172 / 50
-------------------------------------------------------------------------
Offset:              5.536ns (Levels of Logic = 2)
  Source:            DipSW<2> (PAD)
  Destination:       u_Sine_Delay_Decoder/Sine_DelayTime_2 (FF)
  Destination Clock: SysClk rising 5.3X

  Data Path: DipSW<2> to u_Sine_Delay_Decoder/Sine_DelayTime_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.821   2.221  DipSW_2_IBUF (DipSW_2_IBUF)
     LUT4:I0->O            4   0.551   0.917  u_Sine_Delay_Decoder/Sine_DelayTime_0_or00001 (u_Sine_Delay_Decoder/Sine_DelayTime_0_or0000)
     FDR:R                     1.026          u_Sine_Delay_Decoder/Sine_DelayTime_0
    ----------------------------------------
    Total                      5.536ns (2.398ns logic, 3.138ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SysClk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            u7_Sine_Compound/u_PWM/LED (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      SysClk rising 5.3X

  Data Path: u7_Sine_Compound/u_PWM/LED to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   0.801  u7_Sine_Compound/u_PWM/LED (u7_Sine_Compound/u_PWM/LED)
     OBUF:I->O                 5.644          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.75 secs
 
--> 

Total memory usage is 339312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    8 (   0 filtered)

