[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F446RET6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. January 2021 DS10693 Rev 10 1/198STM32F446xC/E\nArm® Cortex®-M4 32-bit MCU+FPU, 225 DMIPS, up to 512 KB Flash/128+4 KB RAM,  \n USB OTG HS/FS,  seventeen TIMs, three  ADCs and twenty communication interfaces\nDatasheet - production data\nFeatures\n\uf0b7Core: Arm® 32-bit Cortex®-M4 CPU with FPU, \nAdaptive real-time accelerator (ART Accelerator) allowing 0-wait state execution from Flash memory, frequency up to 180 MHz, MPU, 225 DMIPS/1.25 DMIPS/MHz  \n(Dhrystone 2.1), and DSP instructions\n\uf0b7Memories\n– 512 Kbytes of Flash memory\n– 128 Kbytes of SRAM\n– Flexible external memory controller with up \nto 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND Flash memories\n– Dual mode QuadSPI interface\n\uf0b7LCD parallel interface, 8080/6800 modes\n\uf0b7Clock, reset and supply management\n– 1.7 V to 3.6 V application supply and I/Os\n– POR, PDR, PVD and BOR– 4 to 26 MHz crystal oscillator\n– Internal 16 MHz factory-trimmed RC (1% \naccuracy)\n– 32 kHz oscillator for RTC with calibration– Internal 32 kHz RC with calibration\n\uf0b7Low power\n– Sleep, Stop and Standby modes\n–V\nBAT supply for RTC, 20×32 bit backup \nregisters plus optional 4 KB backup SRAM\n\uf0b73× 12-bit, 2.4 MSPS ADC: up to 24 channels \nand 7.2 MSPS in trip le interleaved mode\n\uf0b72× 12-bit D/A converters\n\uf0b7General-purpose DMA: 16-stream DMA \ncontroller with FIFOs and burst support\n\uf0b7Up to 17 timers: 2x watchdog, 1x SysTick timer \nand up to twelve 16-bit and two 32-bit timers up to 180 MHz, each with up to four IC/OC/PWM or pulse counter\n\uf0b7Debug mode\n– SWD and JTAG interfaces\n–C o r t e x\n®-M4 Trace Macrocell™\uf0b7Up to 114 I/O ports with interrupt capability\n– Up to 111 fast I/Os up to 90 MHz– Up to 112 5 V-tolerant I/Os\n\uf0b7Up to 20 communica tion interfaces\n– SPDIF-Rx\n– Up to 4× I\n2C interfaces (SMBus/PMBus)\n– Up to four USARTs and two UARTs \n(11.25 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)\n– Up to four SPIs (45 Mbits/s), three with \nmuxed I\n2S for  audio class accuracy via \ninternal audio PLL or external clock\n– 2x SAI (serial audio interface)\n– 2× CAN (2.0B Active) – SDIO interface\n– Consumer electronics control (CEC) I/F\n\uf0b7Advanced connectivity\n– USB 2.0 full-speed device/host/OTG \ncontroller with on-chip PHY\n– USB 2.0 high-speed/full-speed \ndevice/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI\n– Dedicated USB power rail enabling on-chip \nPHYs operation throughout the entire MCU power supply range\n\uf0b78- to 14-bit parallel camera interface up to \n54 Mbytes/s\n\uf0b7CRC calculation unit\n\uf0b7RTC: subsecond accuracy, hardware calendar\n\uf0b796-bit unique ID\n          Table 1. Device summary\nReference Part numbers\nSTM32F446xC/ESTM32F446MC, STM32F446ME, \nSTM32F446RC, STM32F446RE, STM32F446VC, STM32F446VE, STM32F446ZC, STM32F446ZE.LQFP64 (10 × 10 mm)\nLQFP100 (14 × 14 mm)\nLQFP144 (20 x 20 mm)UFBGA144 (7 x 7 mm)\nUFBGA144 (10 x 10 mm)WLCSP 81\nwww.st.com\nContents STM32F446xC/E\n2/198 DS10693 Rev 10Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2.1 Compatibility with STM32F4 family  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.1 Arm® Cortex®-M4 with FPU and embedded Flash and SRAM  . . . . . . . . 17\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 17\n3.3 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173.4 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.5 CRC (cyclic redundancy check) calculation unit  . . . . . . . . . . . . . . . . . . . 18\n3.6 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.7 Multi-AHB bus matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.8 DMA controller (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.9 Flexible memory controller (FMC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.10 Quad SPI memory interface (QUADSPI) . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.11 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . . 21\n3.12 External interrupt/event controller (EXTI) . . . . . . . . . . . . . . . . . . . . . . . . . 213.13 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213.14 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.15 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.16 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.16.1 Internal reset ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.16.2 Internal reset OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.17 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.17.1 Regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243.17.2 Regulator OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.17.3 Regulator ON/OFF and inte rnal reset ON/OFF availability  . . . . . . . . . . 27\n3.18 Real-time clock (RTC), backup SRAM and backup registers . . . . . . . . . . 28\n3.19 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.20 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.21 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nDS10693 Rev 10 3/198STM32F446xC/E Contents\n53.21.1 Advanced-control timers (TIM1, TIM8)  . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.21.2 General-purpose timers (TIMx)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.21.3 Basic timers TIM6 and TIM7  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.21.4 Independent watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.21.5 Window watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.21.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.22 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.23 Universal synchronous/asynchronous re ceiver transmitters (USART)  . . 32\n3.24 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.25 HDMI (high-definition multimedia interface) consumer \uf020\nelectronics control (CEC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n3.26 Inter-integrated sound (I\n2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n3.27 SPDIF-RX Receiver Interface (SPDIFRX) . . . . . . . . . . . . . . . . . . . . . . . . 34\n3.28 Serial audio interface (SAI)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n3.29 Audio PLL (PLLI2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353.30 Serial audio interface PLL (PLLSAI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n3.31 Secure digital input/output interface (SDIO) . . . . . . . . . . . . . . . . . . . . . . . 35\n3.32 Controller area network (bxCAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353.33 Universal serial bus on-the-go full-speed (OTG_FS) . . . . . . . . . . . . . . . . 36\n3.34 Universal serial bus on-the-go high-speed (OTG_HS) . . . . . . . . . . . . . . . 36\n3.35 Digital camera interface (DCMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373.36 General-purpose input/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . 373.37 Analog-to-digital converters (ADCs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n3.38 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n3.39 Digital-to-analog converter (DAC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 383.40 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.41 Embedded Trace Macrocell™  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n4 Pinout and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nContents STM32F446xC/E\n4/198 DS10693 Rev 106.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 706.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\n6.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\n6.3.2 VCAP_1 / VCAP_2 external capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n6.3.3 Operating conditions at power-up / power-down (regulator ON) . . . . . . 776.3.4 Operating conditions at power-up / power-down (regulator OFF) . . . . . 77\n6.3.5 Reset and power control block characterist ics  . . . . . . . . . . . . . . . . . . . 78\n6.3.6 Over-drive switching characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 796.3.7 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n6.3.8 Wakeup time from low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\n6.3.9 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 1006.3.10 Internal clock source char acteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . 105\n6.3.11 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\n6.3.12 PLL spread spectrum clock generatio n (SSCG) characteristics  . . . . . 108\n6.3.13 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\n6.3.14 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\n6.3.15 Absolute maximum ratings (electrical sensitivity)  . . . . . . . . . . . . . . . . 114\n6.3.16 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\n6.3.17 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\n6.3.18 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1216.3.19 TIM timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\n6.3.20 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\n6.3.21 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1396.3.22 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\n6.3.23 V\nBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\n6.3.24 Reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1456.3.25 DAC electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\n6.3.26 FMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\n6.3.27 Camera interface (DCMI) timing specifications . . . . . . . . . . . . . . . . . . 168\n6.3.28 SD/SDIO MMC card host interface (SDIO) characteristics  . . . . . . . . . 169\n6.3.29 RTC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171\nDS10693 Rev 10 5/198STM32F446xC/E Contents\n57 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172\n7.1 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 172\n7.2 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1757.3 LQFP144 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 178\n7.4 UFBGA144 7 x 7 mm package information  . . . . . . . . . . . . . . . . . . . . . . 182\n7.5 UFBGA144 10 x 10 mm package information  . . . . . . . . . . . . . . . . . . . . 1857.6 WLCSP81 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\n7.7 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\n8 Part numbering  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192\nAppendix A Application block diagrams  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193\nA.1 USB OTG full speed (FS) interface solutions . . . . . . . . . . . . . . . . . . . . . 193\nA.2 USB OTG high speed (HS) interface solutions . . . . . . . . . . . . . . . . . . . . 195\nRevision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 196\nList of tables STM32F446xC/E\n6/198 DS10693 Rev 10List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F446xC/E features and peripheral counts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 3. Voltage regulator configuration mode versus device operating mode . . . . . . . . . . . . . . . . 25Table 4. Regulator ON/OFF and internal reset ON/OFF availability. . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 5. Voltage regulator modes in stop mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Table 6. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 30\nTable 7. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32Table 8. USART feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nTable 9. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44Table 10. STM32F446xx pin and ball descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44Table 11. Alternate function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 57\nTable 12. STM32F446xC/E register boundary addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 13. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 14. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 15. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 73\nTable 16. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 74\nTable 17. Limitations depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 18. VCAP_1 / VCAP_2 operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77Table 19. Operating conditions at power-up/power-down (reg ulator ON)  . . . . . . . . . . . . . . . . . . . . . 77\nTable 20. Operating conditions at power-up / power-down (r egulator OFF). . . . . . . . . . . . . . . . . . . . 77\nTable 21.  reset and power control block characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 22. Over-drive switching characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 23. Typical and maximum current consumption in Run mode, code with data processing \uf020\nrunning from Flash memory (ART accelerator enabled except prefetch) or RAM . . . . . . . 81\nTable 24. Typical and maximum current consumption in Run mode, code with data processing \uf020\nrunning from Flash memory (ART accelerator e nabled with prefetch) or RAM  . . . . . . . . . 82\nTable 25. Typical and maximum current consumption in Run mode, code with data processing \uf020\nrunning from Flash memory (ART accelerator disabled)  . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 26. Typical and maximum current consumption in Sleep  mode . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 27. Typical and maximum current consumptions in St op mode . . . . . . . . . . . . . . . . . . . . . . . . 87\nTable 28. Typical and maximum current consumptions in Standby mode . . . . . . . . . . . . . . . . . . . . . 88\nTable 29. Typical and maximum current consumptions in V\nBAT mode. . . . . . . . . . . . . . . . . . . . . . . . 89\nTable 30. Typical current consumption in  Run mode, code with data processing \uf020\nrunning from Flash memory or RAM, regulator ON \uf020\n(ART accelerator enabled except prefetch), VDD = 1.7 V  . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 31. Typical current consumption in  Run mode, code with data processing \uf020\nrunning from Flash memory, regulator OFF (ART accelerator enabled except prefetch). . 92\nTable 32. Typical current consumption in Sleep mode, regulator ON, VDD = 1.7 V  . . . . . . . . . . . . . 93\nTable 33. Typical current consumption in Sleep mode, regula tor OFF. . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 34. Switching output I/O current cons umption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 35. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 97\nTable 36. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100Table 37. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 38. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 39. HSE 4-26 MHz oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103Table 40. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nTable 41. HSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 42. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nDS10693 Rev 10 7/198STM32F446xC/E List of tables\n8Table 43. Main PLL characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nTable 44. PLLI2S (audio PLL) characteristic s  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 07\nTable 45. PLLSAI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 108\nTable 46. SSCG parameters constraint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  109\nTable 47. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nTable 48. Flash memory programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nTable 49. Flash memory programming with VPP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111Table 50. Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\nTable 51. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nTable 52. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 114\nTable 53. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4\nTable 54. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 115\nTable 55. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 56. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 116\nTable 57. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 119\nTable 58. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 59. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 121\nTable 60. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 122\nTable 61. I\n2C characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\nTable 62. FMPI2C characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 63. SPI dynamic characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nTable 64. QSPI dynamic characteristics in SDR mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nTable 65. QSPI dynamic characteristics in DDR mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nTable 66. I2S dynamic characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nTable 67. SAI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nTable 68. USB OTG full speed startup time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 35\nTable 69. USB OTG full speed DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136Table 70. USB OTG full speed electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nTable 71. USB HS DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 7\nTable 72. USB HS clock timing parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 7\nTable 73. Dynamic characteristics: USB ULPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nTable 74. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nTable 75. ADC static accuracy at f\nADC = 18 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\nTable 76. ADC static accuracy at fADC = 30 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141\nTable 77. ADC static accuracy at fADC = 36 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141\nTable 78. ADC dynamic accuracy at fADC = 18 MHz - Limited test conditions . . . . . . . . . . . . . . . . . 141\nTable 79. ADC dynamic accuracy at fADC = 36 MHz - Limited test conditions . . . . . . . . . . . . . . . . . 141\nTable 80. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4\nTable 81. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\nTable 82. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 83.  internal reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 84. Internal reference voltage calibration values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 85. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 86. Asynchronous non-multiplexed SRAM/PSRAM/NOR  Read timings. . . . . . . . . . . . . . . . . 150\nTable 87. Asynchronous non-multiplexed SRAM/PSRAM/NOR read \uf020\nNWAIT timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  150\nTable 88. Asynchronous non-multiplexed SRAM/PSRAM/NOR  write timings . . . . . . . . . . . . . . . . . 151\nTable 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR write \uf020\nNWAIT timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  152\nTable 90. Asynchronous multiplexed PSRAM/NOR read timings.  . . . . . . . . . . . . . . . . . . . . . . . . . . 153\nTable 91. Asynchronous multiplexed PSRAM/NOR read NWAI T timings . . . . . . . . . . . . . . . . . . . . 153\nTable 92. Asynchronous multiplexed PSRAM/NOR write timings  . . . . . . . . . . . . . . . . . . . . . . . . . . 155\nList of tables STM32F446xC/E\n8/198 DS10693 Rev 10Table 93. Asynchronous multiplexed PSRAM/NOR write NWAIT timings . . . . . . . . . . . . . . . . . . . . 155\nTable 94. Synchronous multiplexed NOR/ PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 157\nTable 95. Synchronous multiplexed PSRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159\nTable 96. Synchronous non-multiplexed NOR/PSRAM read ti mings . . . . . . . . . . . . . . . . . . . . . . . . 160\nTable 97. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162\nTable 98. Switching characteristics for NAND Flash read cycles .  . . . . . . . . . . . . . . . . . . . . . . . . . . 164\nTable 99. Switching characteristics for NA ND Flash write cycles. . . . . . . . . . . . . . . . . . . . . . . . . . . 165\nTable 100. SDRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166\nTable 101. LPSDR SDRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 66\nTable 102. SDRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 167\nTable 103. LPSDR SDRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168\nTable 104. DCMI characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 168\nTable 105. Dynamic characteristics: SD / MMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170Table 106. Dynamic characteristics: eMMC characteristics V\nDD = 1.7 V to 1.9 V . . . . . . . . . . . . . . . 171\nTable 107. RTC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 171\nTable 108. LQFP64 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 172\nTable 109. LQPF100 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175\nTable 110. LQFP144 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 179\nTable 111. UFBGA144 mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182\nTable 112. UFBGA144 recommended PCB design rules (0. 50 mm pitch BGA)  . . . . . . . . . . . . . . . . 183\nTable 113. UFBGA144 mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nTable 114. UFBGA144 recommended PCB design rules (0. 80 mm pitch BGA)  . . . . . . . . . . . . . . . . 186\nTable 115. WLCSP81 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  188\nTable 116. WLCSP81 recommended PCB design rules (0.4 mm pitch)  . . . . . . . . . . . . . . . . . . . . . . 189\nTable 117. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 191\nTable 118. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 196\nDS10693 Rev 10 9/198STM32F446xC/E List of figures\n10List of figures\nFigure 1. Compatible board design for LQFP100 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nFigure 2. Compatible board for LQFP64 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nFigure 3. STM32F446xC/E block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 6\nFigure 4. STM32F446xC/E and Multi-AHB matr ix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nFigure 5. VDDUSB connected to an external independent po wer supply . . . . . . . . . . . . . . . . . . . . . 23\nFigure 6. Power supply supervisor interconnection with in ternal reset OFF . . . . . . . . . . . . . . . . . . . 24\nFigure 7. Regulator OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nFigure 8. Startup in regulator OFF: slow VDD slope\uf020\npower-down reset risen after VCAP_1  / VCAP_2 stabilization . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 9. Startup in regulator OFF mode: fast VDD slope\uf020\npower-down reset risen before VCAP_1  / VCAP_2 stabilization. . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 10. STM32F446xC/xE LQFP64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39Figure 11. STM32F446xC/xE LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40Figure 12. STM32F446xC LQFP144 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41Figure 13. STM32F446xC/xE WLCSP81 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 14. STM32F446xC/xE UFBGA144 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43Figure 15. Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 65\nFigure 16. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 70\nFigure 17. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nFigure 18. Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nFigure 19. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nFigure 20. External capacitor C\nEXT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nFigure 21. Typical VBAT current consumption \uf020\n(RTC ON/backup RAM OFF and LSE in low power mode)  . . . . . . . . . . . . . . . . . . . . . . . . 89\nFigure 22. Typical VBAT current consumption \uf020\n(RTC ON/backup RAM OFF and LSE in high drive mode). . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 23. High-speed external clock source AC timing diag ram  . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nFigure 24. Low-speed external clock source AC timing diagra m. . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nFigure 25. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3\nFigure 26. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nFigure 27. LACCHSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nFigure 28. ACCLSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nFigure 29. PLL output clock waveforms in center spread mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nFigure 30. PLL output clock waveforms in down spread mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nFigure 31. FT I/O input ch aracteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 118\nFigure 32. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 121\nFigure 33. Recommended NRST pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\nFigure 34. I2C bus AC waveforms and measurement circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nFigure 35. FMPI2C timing diagram and measurement circuit  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nFigure 36. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128Figure 37. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129Figure 38. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 29\nFigure 39. I\n2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\nFigure 40. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\nFigure 41. SAI master timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nFigure 42. SAI slave timing waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nFigure 43. USB OTG full speed timings: definition of data  signal rise and fall time. . . . . . . . . . . . . . 136\nFigure 44. ULPI timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nList of figures STM32F446xC/E\n10/198 DS10693 Rev 10Figure 45. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 142\nFigure 46. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143Figure 47. Power supply and reference decoupling (V\nREF+ not connected to VDDA). . . . . . . . . . . . . 143\nFigure 48. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . 144\nFigure 49. 12-bit buffered/non-buffered DAC.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  148\nFigure 50. Asynchronous non-multip lexed SRAM/PSRAM/NOR read waveforms . . . . . . . . . . . . . . 149\nFigure 51. Asynchronous non-multip lexed SRAM/PSRAM/NOR write wavefo rms . . . . . . . . . . . . . . 151\nFigure 52. Asynchronous multiplexed PSRAM/NOR read wavefo rms. . . . . . . . . . . . . . . . . . . . . . . . 152\nFigure 53. Asynchronous multiplexed PSRAM/NOR write wave forms  . . . . . . . . . . . . . . . . . . . . . . . 154\nFigure 54. Synchronous multiplexed NOR/ PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nFigure 55. Synchronous multiplexed PSRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nFigure 56. Synchronous non-multiplexed NOR/PSRAM read ti mings . . . . . . . . . . . . . . . . . . . . . . . . 160\nFigure 57. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 161\nFigure 58. NAND controller waveforms for read access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nFigure 59. NAND controller waveforms for wr ite access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nFigure 60. NAND controller waveforms for common memory read access . . . . . . . . . . . . . . . . . . . . 164\nFigure 61. NAND controller waveforms for common memory write access. . . . . . . . . . . . . . . . . . . . 164\nFigure 62. SDRAM read access waveforms (C L = 1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165\nFigure 63. SDRAM write access waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7\nFigure 64. DCMI timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 169\nFigure 65. SDIO high-speed mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 169\nFigure 66. SD default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 170\nFigure 67. LQFP64 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 172\nFigure 68. LQFP64 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3\nFigure 69. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174\nFigure 70. LQFP100 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175\nFigure 71. LQFP100 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176Figure 72. LQFP100 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 177Figure 73. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline . . . . . . . . . . . . . . . 178\nFigure 74. LQFP144 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 180Figure 75. LQFP144 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 181Figure 76. UFBGA144 outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 182\nFigure 77. UFBGA144 recommended footprint .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183\nFigure 78. UFBGA144 7 x 7 mm marking example (package t op view)  . . . . . . . . . . . . . . . . . . . . . . 184\nFigure 79. UFBGA144 outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185\nFigure 80. UFBGA144 recommended footprint .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 186\nFigure 81. UFBGA144 10 x 10 mm marking example (package  top view)  . . . . . . . . . . . . . . . . . . . . 187\nFigure 82. WLCSP81 outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 188\nFigure 83. WLCSP81 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 189\nFigure 84. WLCSP81 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 190\nFigure 85. USB controller configured as peripheral-only and used in full speed mode . . . . . . . . . . . 193Figure 86. USB controller configured as host-only and used in full speed mode. . . . . . . . . . . . . . . . 193Figure 87. USB controller configured in dual mode and used in full speed mode . . . . . . . . . . . . . . . 194Figure 88. USB controller configured as peripheral, host, or dual-mode \uf020\nand used in high speed mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195\nDS10693 Rev 10 11/198STM32F446xC/E Introduction\n381 Introduction\nThis document provides the description of  the STM32F446xC/E products, based on an \nArm®(a) core. It must be read in conjunction with the RM0390 reference manual, available \non w ww.st.com .\nFor information on the Cortex®-M4 core refer to the Cortex®-M4 programming manual \n(PM0214), available on www.st.com .\na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDescription STM32F446xC/E\n12/198 DS10693 Rev 102 Description\nThe STM32F446xC/E devices are based on the high-performance Arm® Cortex®-M4 32-bit \nRISC core operating at a frequency of up to 180  MHz. The Cortex-M4 core features a \nfloating point unit (FPU) single precision supporting all Arm® single-precision \uf020\ndata-processing instructions and data types. It also implements a full set of DSP instructions \nand a memory protection unit (MPU) that enhances application security.\nThe STM32F446xC/E devices incorporate high-speed embedded memories (Flash memory up to 512 Kbytes, up to 128 Kbytes of SRAM), up to 4\n Kbytes of backup SRAM, and an \nextensive range of enhanced I/ Os and peripherals connected to two APB buses, two AHB \nbuses and a 32-bit multi-AHB bus matrix.\nAll devices offer three 12-bit  ADCs, two DACs, a low-power RTC, twelve general-purpose \n16-bit timers including two PWM timers for moto r control, two general-purpose 32-bit timers.\nThey also feature standard and ad vanced communication interfaces.\n\uf0b7 Up to four I2Cs\n\uf0b7 Four SPIs, three I2Ss full simplex: to achieve audio class accuracy, the I2S peripherals \ncan be clocked via a dedicated internal audi o PLL or via an external clock to allow \nsynchronization\n\uf0b7 Four USARTs plus two UARTs\n\uf0b7 An USB OTG full-speed and an USB OTG hi gh-speed with full-spe ed capability (with \nthe ULPI), both with ded icated power rails allowing to use them throughout the whole \npower range\n\uf0b7 Two CANs\n\uf0b7 Two SAIs serial audio interfaces: to achieve audio class accuracy, the SAIs can be \nclocked via a dedicated internal audio PLL\n\uf0b7 SDIO/MMC interface\n\uf0b7 Camera interface\n\uf0b7 HDMI-CEC\n\uf0b7 SPDIF receiver (SPDIFRx)\n\uf0b7 QuadSPI\nAdvanced peripherals include an SDIO, a flexible memory control (FMC) interface, a \ncamera interface for CM OS sensors. Refer to Table  2 for the list of peripherals available on \neach part number.\nThe STM32F446xC/E devices operate in the –40 to +105  °C temperature range from a \uf020\n1.7 to 3.6  V power supply. \nThe supply voltage can drop down to 1.7  V with the use of an external power supply \nsupervisor (refer to Section  3.16.2: Internal reset OFF ). A comprehensive set of \uf020\npower-saving modes enables the design of low-power applications.\nThe STM32F446xC/E devices offer devices in six packages, ranging from 64 to 144 pins. \nThe set of included peripherals changes with the chosen device.\nThese features make the STM32F446xC/E micr ocontrollers suitable for a wide range of \napplications, namely motor drive and control, medical equipment, industrial (PLC, inverters, \ncircuit breakers), printers, and scanners, alarm systems, video intercom and HVAC, and home audio appliances.\nDS10693 Rev 10 13/198STM32F446xC/E Description\n38           Table 2. STM32F446xC/E features and peripheral counts \nPeripheralsSTM32\nF446MCSTM32\nF446MESTM32\nF446RCSTM32\nF446RESTM32\nF446VCSTM32\nF446VESTM32\nF446ZCSTM32\nF446ZE\nFlash memory in Kbytes 256 512 256 512 256 512 256 512\nSRAM in \nKbytesSystem 128 (112+16)\nBackup 4\nFMC memory controller No Yes(1)\nTimersGeneral-\npurpose10\nAdvanced-\ncontrol2\nBasic 2\nCommunication \ninterfacesSPI / I2S 4/3 (simplex)(2)\nI2C 4/1 FMP +\nUSART/\uf020\nUART4/2\nUSB\uf020\nOTG FSYes (6-Endpoints)\nUSB\uf020\nOTG HSYes (8-Endpoints)\nCAN 2\nSAI 2\nSDIO Yes\nSPDIF-Rx 1HDMI-CEC 1\nQuad SPI\n(3)1\nCamera interface YesGPIOs 63 50 81 114\n12-bit ADC\nNumber of channels3\n14 16 16 24\n12-bit DAC \uf020\nNumber of channelsYes\n2\nMaximum CPU frequency 180 MHzOperating voltage 1.8 to 3.6 V\n(4)\nOperating temperaturesAmbient temperatures: –40 to +85 °C /–40 to +105 °C\nJunction temperature: –40 to + 125 °C\nPackages WLCSP81 LQFP64 LQFP100LQFP144\nUFBGA144\nDescription STM32F446xC/E\n14/198 DS10693 Rev 102.1 Compatibility with STM32F4 family\nThe STM32F446xC/xV is software and feature compatible with the STM32F4 family.\nThe STM32F446xC/xV can be used as drop-in replacement of the other STM32F4 products \nbut some small changes have to be done on the PCB board.\nFigure 1. Compatible board design for LQFP100 package1. For the LQFP100 package only FMC Bank1 is availabl e, it can only support a multiplexed NOR/PSRAM \nmemory using the NE1 Chip Select. The interrupt line cannot be used as Port G is not available on this \npackage.\n2. The SPI1, SPI2 and SPI3 interfaces give the flexibility to  work in an exclusive way in either SPI mode or I2S \naudio mode.\n3. For the LQFP64 package the Quad SPI is available with limited features.\n4. VDD/VDDA minimum value of 1.7 V is obtained when the de vice operates in reduced temperature range, and \nwith the use of an external power supply supervisor (refer to Section 3.16.2: Internal reset OFF ).\nMS33846V258\n57\n56\n55\n54\n53\n5251PD11    \nPD10    \nPD9PD8\nPB15\nPB14\nPB13\nPB12PE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nVCAP1\nVSS\nVDD41\n42\n4344\n45\n46\n47STM32F446xx\nPB11 not available anymore\nReplaced by VCAP158\n57\n56\n55\n54\n53\n5251PD11    \nPD10    \nPD9PD8\nPB15\nPB14\nPB13\nPB12PE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nVCAP1\nVDD41\n4243\n44\n45\n46\n47\n48STM32F405/STM32F415 line\nSTM32F407/STM32F417 lineSTM32F427/STM32F437 lineSTM32F429/STM32F439 line\nPB11\n50\n50494849\nVDDVDD VSSVSS\nDS10693 Rev 10 15/198STM32F446xC/E Description\n38Figure 2. Compatible board for LQFP64 package\nFigure  3 shows the STM32F446xx block diagram.V       increased to 4.7 μF\nESR 1 Ω or below  CAP\nMS33845V2VSSVSSSTM32F446xx STM32F405/STM32F415 line\nVDD\nVDDPB11 not available anymore  \nReplaced by VCAP153 52 51 50 49\n48\n47\n46\n45\n4443\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n29 30 31 3228\nPC12\nPC11\nPC10\nPA15\nPA14\nVDD\nVCAP2\nPA13PA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12PB2\nPB10\nVCAP1\nVDD53 52 51 50 49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n29 30 31 3228\nPC12\nPC11\nPC10\nPA15\nPA14\nVDD\nVSS\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12PB2\nPB10\nVCAP1\nVDDVSSPB11\nVSSVSSVDD\nVDD\nDescription STM32F446xC/E\n16/198 DS10693 Rev 10Figure 3. STM32F446xC/E block diagram\nMS33840V3\nUSART 2MBpsGPIO PORT A\nAHB/APB2USART 2MBpsEXT IT. WKUP 114 AFPA(15:0)\nUSART 2MBpsGPIO PORT BPB(15:0)\nUSART 2MBpsTIMER 1 / PWM4 PWM, 4 PWM,\nETR, BKIN as AF\nUSART 2MBpsTIMER 8 / PWMUSART 2MBpsGPIO PORT CPC(15:0)\nUSART 2MBps USART 1RX, TX, SCK,4 PWM, 4 PWM,\nETR, BKIN as AF\nCTS, RTS as AFUSART 2MBpsGPIO PORT DPD(15:0)\nUSART 2MBpsGPIO PORT EPE(15:0)\nUSART 2MBpsGPIO PORT FPF(15:0)\nUSART 2MBpsGPIO PORT G PG(15:0)\nUSART 2MBps SPI1/I2SMOSI, MISO\nSCK, NSS as AF\nAPB 2 60MH z\nAPB 1 4 5MH z\n8 AIN common\nto the 3 ADCs\n8 AIN common\nto the ADC1 & 2VDDREF_ADC\n8 AIN to ADC34 CH, ETR as AF TIMER2\n4 CH, ETR as AF TIMER3\n4 CH, ETR as AF TIMER4\n4 CH a s AF TIMER5\nRX, TX, SCK,  USART2\nRX, TX, SCK\nCTS, RTS as AF USART3\nRX, TX as AF UART4\nRX, TX as AF UART5\nMOSI, MISO, SCKSPI2/I2SNSS/WS, MCK as AF\nMOSI, MISO, SCKSPI3/I2SNSS/WS, MCK as AF\nSCL, SDA, SMBAL as AFI2C1/SMBUS\nSCL, SDA, SMBAL as AFI2C2/SMBUS\nTX, RX bxCAN1\nTX, RX bxCAN2\nDAC1 as AFDAC1\nDAC2 as AFDAC2ITFTIMER6\nTIMER7WinWATCHDOG4KB BKPRAMSTAMP1ALARM_OUTOSC32_INOSCIN\nOSCOUT\nOSC32_OUTNRESETVDDA, VSSA\nVCAP\nUSART 2MBps USART 6RX, TX, SCK,\nCTS, RTS as AFsmcard\nirDA\nsmcard\nirDA\nsmcard\nirDA\nsmcard\nirDA16b\n16b32b\n16b\n16b\n32b\n16b\n16bCTS, RTS as AFSDIO / MMCD(7:0)\nCMD, CK as AFVBAT=1.8 to 3.6V\nGPDMA1\nAHB/APB1GPDMA2\nSCL, SDA, SMBAL as AFI2C3/SMBUSUSART 2MBpsGPIO PORT H PH(1:0)JTAG & SW\nARM\nCORTEX M4\n180MHz  D-BUS\nS-BUSI-BUSNVIC ETMMPU FPUJTRST, JTDI,\nJTCK/SWCLK\nJTDO/SWD, JTDO\nTRACECK\nTRACED(3:0)\nUSB DMA/\nFIFO OTG HSVDDUSB = 3.3 TO 3.6 V\nD+, D-\nULPI : CLK, D(7:0),\n DIR, STP, NXT\nID, VBUS\nGP-DMA28 Streams\nFIFO\nGP-DMA18 Streams\nFIFOFLASH 512kB  FLASH\nI/F\nSRAM1 112KB\nSRAM2 16KBEXT MEM CTL  (FMC)\nSRAM,PSRAM,NOR-FLASH\nNAND-FLASH, SDRAMCLK, NE[3:0], A[23:0], D[31:0]\nNOEN, NWEN, NBL[1:0]SDCLKE[1:0], SDNE[1:0]NRAS, NCAS, NADVNWAIT, INTN\nVDDUSB = 3.3 TO 3.6 V\nD+, D-\nID, VBUSCAMERA HSYNC, VSYNCPIXCK, D(13:0)\nITF\nUSB\nPHYOTG FSFIFO\nAHB1  180MHzPHY\nFIFO\nUSART 2MBpsTEMP SENSOR\nADC1\nADC2\nADC 3IFIF@VDDA\n@VDDA\nPOR/PDR/\n@VDDASUPPLY \nSUPERVISION\nPVDReset\nIntPOR\nXTAL OSC  \n4-16MHz\nXTAL 32kHzAHB1PCLKHC LKMANAGT\nAPBP1 CLK\nRTCRC HSFCLKRC LS\nStandby interfaceWDG32K  \n@V BAT@VDDA\nAWURESET&\nCLOCK\nCTRL  APBP2 CLKPLL1+PLL2+PLL3\nAHB2PCLKVDD=1.8 to 3.6V\nVSSVOLT. REG.\n3.3V TO 1.2VPOWER MNGT\n@VDD\nSTAMP2BKP REGAHB BUS MATRIX 7S8M  APB2 90 MHzAHB2  180MHz\nLS LS\n2 CH as AF TIMER12\n1 CH as AF TIMER13\n1 CH as AF TIMER1416b\n16b\n16b\nUSART 2MBpsTIMER 92 CH as AF\nUSART 2MBpsTIMER101 CH as AF16b\n16b\nUSART 2MBpsTIMER111 CH as AF 16bBOR\nFIFOSPDIF_RX[3:0] as AF SPDIF\nHDMI_CEC a s AF HDMI-CEC\nUSART 2MBps SPI 4MOSI, MISO\nSCK, NSS as AF\nSD, SCK, FS\nMCLK as AFCRC\nUSART 2MBps SAI  2SD, SCK, FS\nMCLK as AF\nDig. FilterFIF O\nPWRCTLQuadSPICLK, CSa, CSb,  D[7:0]\nUSART 2MBps SAI 1\nFIFO\nSCL, SDA, SM BAL as AF FMPI2C1AHB_EMI\nFIFO\nDS10693 Rev 10 17/198STM32F446xC/E Functional overview\n383 Functional overview\n3.1 Arm® Cortex®-M4 with FPU and embe dded Flash and SRAM\nThe Arm® Cortex®-M4 with FPU processor is the latest generation of Arm processors for \nembedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.\nThe Arm® Cortex®-M4 with FPU core is a 32-bit RISC processor that features exceptional \ncode-efficiency, delivering the high-performan ce expected from an Arm core in the memory \nsize usually associated with 8- and 16-bit devices.\nThe processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. \nIts single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.\nThe STM32F446xC/E family is compatible with all Arm tools and software.\nFigure  3 shows the general block diagra m of the STM32F446xC/E family.\nNote: Cortex-M4 with FPU co re is binary compatible with the Cortex-M3 core.\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator is a memory accelerator optimized for STM32 industry-standard Arm® \nCortex®-M4 with FPU processors. It balances the inherent performance advantage of the \nArm® Cortex®-M4 with FPU over Flash memory technologies, which normally requires the \nprocessor to wait for the Flash memory at higher frequencies.\nTo release the processor full 225  DMIPS performance at this frequency, the accelerator \nimplements an instruction prefetch queue and branch cache, which increases program \nexecution speed from the 128-bit Flash memory. Based on CoreMark® benchmark, the \nperformance achieved thanks to the ART Accele rator is equivalent to 0 wait state program \nexecution from Flash memory at a CPU frequency up to 180 MHz.\n3.3 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the me mory or resources used by any other active \ntask. This memory area is organized into up to  8 protected areas that can in turn be divided \nup into eight subareas. The protection area sizes are between 32 bytes and the whole 4\n Gbytes of addressable memory.\nThe MPU is especially helpful for applications where some critical or certified code has to be \nprotected against the misbehavior of other task s. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action . In an RTOS environment, the kernel can \ndynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\nFunctional overview STM32F446xC/E\n18/198 DS10693 Rev 103.4 Embedded Flash memory\nThe devices embed a Flash memory of 512KB available for storing programs and data.\n3.5 CRC (cyclic redundancy  check) calculation unit\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a fixed generator polynomial.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The C RC calculation unit help s compute a software \nsignature during runtime, to be compared wit h a reference signature generated at link-time \nand stored at a given memory location.\n3.6 Embedded SRAM\nAll devices embed:\n\uf0b7 Up to 128 Kbytes of system SRAM\nRAM is accessed (read/write) at CPU clock speed with 0 wait states.\n\uf0b7 4 Kbytes of backup SRAM \nThis area is accessible only from the CP U. Its content is protected against possible \nunwanted write accesses, and is retained in Standby or VBAT  modes.\n3.7 Multi-AHB bus matrix\nThe 32-bit multi-AHB bus matrix interconne cts all the masters (CPU, DMAs, USB HS) and \nthe slaves Flash memory, RAM, QuadSPI , FMC, AHB and APB periph erals and ensures a \nseamless and efficient operation even when several high-speed peripherals work simultaneously.\nDS10693 Rev 10 19/198STM32F446xC/E Functional overview\n38Figure 4. STM32F446xC/E and Multi-AHB matrix\n3.8 DMA controller (DMA)\nThe devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 \nstreams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They featur e dedicated FIFOs for APB/AHB peripherals, \nsupport burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).\nThe two DMA controllers support circular buffe r management, so that no specific code is \nneeded when the controller reaches the end of  the buffer. The two DMA controllers also \nhave a double buffering feature, which autom ates the use and switching of two memory \nbuffers without requiring any special code.\nEach stream is connected to dedicated har dware DMA requests, with support for software \ntrigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.ARM\nCortex-M4GP\nDMA1\nBus matrix-SICODE\nDCODE\nACCELFlash\nmemoryI-bus\nD-bus\nS-bus\nDMA_PI\nDMA_MEM1\nDMA_MEM2\nDMA_P2\nUSB_HS_M\nMS33842V1APB1\nAPB2S0 S1 S3 S2 S4 S5 S6GP\nDMA2USB OTG\nHS\nAHB2\nperipherals\nAHB1\nperipherals\nFMC external\nMemCtl/QuadSPISRAM1\n112 Kbyte\nSRAM2\n16 Kbyte\nFunctional overview STM32F446xC/E\n20/198 DS10693 Rev 10The DMA can be used with the main peripherals: \n\uf0b7 SPI and I2S\n\uf0b7 I2C\n\uf0b7 USART\n\uf0b7 General-purpose, basic and advanced-control timers TIMx\n\uf0b7 DAC\n\uf0b7 SDIO\n\uf0b7 Camera interface (DCMI)\n\uf0b7 ADC\n\uf0b7 SAI1/SAI2\n\uf0b7 SPDIF Receiver (SPDIFRx)\n\uf0b7 QuadSPI\n3.9 Flexible memory controller (FMC)\nAll devices embed an FMC. It has seven Chip Select outputs supporting the following \nmodes: SDRAM/LPSDR SDRAM,  SRAM, PSRAM, NOR Flash an d NAND Flash. With the \npossibility to remap FMC bank 1 (NOR/PSRAM  1 and 2) and FMC SDRAM bank 1/2 in the \nCortex-M4 code area. \nFunctionality overview:\n\uf0b7 8-,16-bit data bus width\n\uf0b7 Read FIFO for SDRAM controller\n\uf0b7 Write FIFO\n\uf0b7 Maximum FMC_CLK/FMC_SDCLK frequency for synchronous  accesses is 90 MHz.\nLCD parallel interface\nThe FMC can be configured to interface seamlessly with most graphic LCD controllers. It \nsupports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel in terface capability makes it  easy to build cost-\neffective graphic applications using LCD modules with embedded controllers or high \nperformance solutions using external controllers with dedicated acceleration.\n3.10 Quad SPI memory interface (QUADSPI)\nAll devices embed a Quad SPI memory interface, which is a specialized communication \ninterface targeting Single, Dual or Quad SPI Fl ash memories. It can work in direct mode \nthrough registers, external Flash status register polling mode and memory mapped mode. \nUp to 256 Mbytes external Flash are memory  mapped, supporting 8, 16 and 32-bit access. \nCode execution is supported. The opcode an d the frame format are fully programmable. \nCommunication can be either in Single Data Rate or Dual Data Rate. \nDS10693 Rev 10 21/198STM32F446xC/E Functional overview\n383.11 Nested vectored in terrupt controller (NVIC)\nThe devices embed a nested vectored interrupt controller able to manage 16 priority levels, \nand handle up to 91 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-\nM4 with FPU core. \n\uf0b7 Closely coupled NVIC gives low-latency interrupt processing\n\uf0b7 Interrupt entry vector table address passed directly to the core\n\uf0b7 Early processing of interrupts\n\uf0b7 Processing of late arriving, higher-priority interrupts\n\uf0b7 Supports tail chaining\n\uf0b7 Processor state automatically saved\n\uf0b7 Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimum interrupt \nlatency.\n3.12 External interrupt/ event controller (EXTI)\nThe external interrupt/event controller consists of 23 edge-detector lines used to generate \ninterrupt/event requests. Each line can be ind ependently configured to select the trigger \nevent (rising edge, falling edge, both) and can be masked inde pendently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 114 GPIOs can be connected to the 16 external interrupt lines.\n3.13 Clocks and startup\nOn reset the 16 MHz internal RC oscillator is  selected as the default CPU clock. The 16 \nMHz internal RC oscillator is factory-trimmed to  offer 1% accuracy at 25 °C. The application \ncan then select as system clock either the RC oscillator or an external 4-26 MHz clock \nsource. This clock can be monitored for failu re. If a failure is detected, the system \nautomatically switches back to the internal  RC oscillator and a so ftware inte rrupt is \ngenerated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 180\n MHz. Similarly, full in terrupt management of the PLL clock entry is \navailable when necessary (for example if an indirectly us ed external oscillator fails).\nSeveral prescalers allow the configuration of the two AHB buses, the high-speed APB \n(APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 180\n MHz while the maximum frequency of  the high-speed APB domains is \n90 MHz. The maximum allowed frequen cy of the low-speed APB domain is 45  MHz.\nThe devices embed a dedicated PLL (PLLI2S) and PLLSAI, which makes it possible to \nachieve audio class performance. In this case, the I2S master clock can generate all \nstandard sampling frequencies from 8 to 192  kHz.\nFunctional overview STM32F446xC/E\n22/198 DS10693 Rev 103.14 Boot modes\nAt startup, boot pins are used to se lect one out of three boot options:\n\uf0b7 Boot from user Flash\n\uf0b7 Boot from system memory\n\uf0b7 Boot from embedded SRAM\nThe boot loader is located in system memory. It is used to reprogram the Flash memory \nthrough a serial (UART, I2C, CAN, SPI and USB) communi cation interface. Refer to \napplication note AN2606 for details. \n3.15 Power supply schemes\n\uf0b7 VDD = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when \nenabled), provided externally through VDD pins. \n\uf0b7 VSSA, VDDA = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, Reset \nblocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.\nNote: VDD/VDDA minimum value of 1.7  V is obtained with the use of  an external power supply \nsupervisor (refer to Section  3.16.2 ). Refer to Table  3 to identify the pack ages supporting this \noption.\n\uf0b7 VBAT = 1.65 to 3.6 V: power supply for RTC,  external clock 32  kHz oscillator and \nbackup registers (through power switch) when VDD is not present.\n\uf0b7 VDDUSB  can be connected either to VDD or an external independent power supply (3.0 \nto 3.6 V) for USB transceivers. \uf020\nFor example, when device is powered at 1.8 V, an independent power supply 3.3 V can be connected to V\nDDUSB . When the VDDUSB  is connected to a separated power supply, \nit is independent from VDD or VDDA but it must be the last supply to be provided and the \nfirst to disappear. The followin g conditions must be respected:\n– During power-on phase (VDD < VDD_MIN ), VDDUSB  must be always lower than VDD\n– During power-down phase (VDD < VDD_MIN ), VDDUSB  must be always lower than \nVDD\n–VDDUSB  rising and falling time rate sp ecifications must  be respected.\n– In operating mode phase, VDDUSB  can be lower or higher than VDD:\n– If USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by \nVDDUSB  are operating between VDDUSB_MIN and VDDUSB_MAX .The VDDUSB  \nsupplies both USB transceivers (USB OTG_HS and USB OTG_FS).\n– If only one USB transceiver is used in  the application, the GPIOs associated to \nthe other USB transceiver are still supplied by VDDUSB .\n– If USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered \nby VDDUSB  are operating between VDD_MIN  and VDD_MAX .\nDS10693 Rev 10 23/198STM32F446xC/E Functional overview\n38          \nFigure 5. VDDUSB  connected to an external independent power supply\n3.16 Power supply supervisor\n3.16.1 Internal reset ON\nOn packages embedding the PDR_ON pin, the power supply supervisor is enabled by \nholding PDR_ON high. On the other package, the power supply supervisor is always enabled.\nThe device has an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and \nensures proper operation starting from 1.8\n V. After the 1.8  V POR threshold level is \nreached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through \noption bytes. The device remains in reset mode when V\nDD is below a specified threshold, \nVPOR/PDR  or VBOR, without the need for an external reset circuit.\nThe device also features an embedded progra mmable voltage detector (PVD) that monitors \nthe VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be \ngenerated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning \nmessage and/or put the MCU into a safe state. The PVD is enabled by software.\n3.16.2 Internal reset OFF\nThis feature is available only on packages feat uring the PDR_ON pin. The internal power-on \nreset (POR) / power-down reset (PDR) circui try is disabled through the PDR_ON pin.\nAn external power supply supervisor should monitor VDD and maintain the device in reset \nmode as long as VDD is below a specified threshold.  PDR_ON must be connected to VSS, to \nlet the device operate down to 1.7 V. Refer to Figure  6.MS37590V1VDDUSB_MIN\nVDD_MIN\ntimeVDDUSB_MAX\nUSB functional area\nVDD=VDDAUSB non\nfunctional\nareaVDDUSB\nPower-on Power-down Operating modeUSB non\nfunctional\narea\nFunctional overview STM32F446xC/E\n24/198 DS10693 Rev 10Figure 6. Power supply supervisor interconnection with internal reset OFF\nThe VDD specified threshold, below which the device must be maintained under reset, is \n1.7 V.\nA comprehensive set of power-saving mode enables the design low-power applications. \nWhen the internal reset is OFF, the following integrated features are no more supported:\n\uf0b7 The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled\n\uf0b7 The brownout reset (BOR) circuitry must be disabled\n\uf0b7 The embedded programmable voltage detector (PVD) is disabled\n\uf0b7 VBAT functionality is no more available and VBAT pin should be connected to VDD.\nAll packages, except for the LQFP100/LQFP64, allow to disable the internal reset through \nthe PDR_ON signal.\n3.17 Voltage regulator\nThe regulator has four operating modes: \n\uf0b7 Regulator ON\n– Main regulator mode (MR)– Low power regulator (LPR)– Power-down\n\uf0b7 Regulator OFF\n3.17.1 Regulator ON\nOn packages embedding the BYPASS_REG pin, the regulator is en abled by holding \nBYPASS_REG low. On all ot her packages, the regula tor is always enabled.\nThere are three power modes configured by software when the regulator is ON: \n\uf0b7 MR mode used in Run/sleep modes or in Stop modes \n– In Run/Sleep mode\nThe MR mode is used either in the normal mode (default mode) or the over-drive \nmode (enabled by software). Different voltages scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption. MS33844V2PDR_ONSTM32F446x\nVSSPDR not active: 1.7 V < V DD < 3.6 VVBATVDD\nApplication reset\nsignal (optional)\nDS10693 Rev 10 25/198STM32F446xC/E Functional overview\n38The over-drive mode makes possible operating at a frequency higher than the \nnormal mode for a given voltage scaling.\n– In Stop modes\nThe MR can be configured in two ways during stop mode: MR operates in normal mode (default mode of MR in stop mode) MR operates in under-drive mode (reduced leakage mode).\n\uf0b7 LPR is used in the Stop modes:\nThe LP regulator mode is configured by software when entering Stop mode.Like the MR mode, the LPR can be configured in two ways during stop mode:– LPR operates in normal mode (default mode when LPR is ON)– LPR operates in under-drive mode (reduced leakage mode). \n\uf0b7 Power-down is used in Standby mode.\nThe Power-down mode is activated only when entering in Standby mode. The regulator \noutput is in high impedance and the kernel  circuitry is powered down, inducing zero \nconsumption. The contents of th e registers and SRAM are lost.\nRefer to Table  3 for a summary of voltage regulator modes versus device operating modes.\nTwo external ceramic capacitors should be connected on VCAP_1  and VCAP_2  pin. \nAll packages have the regulator ON feature.\n          \n3.17.2 Regulator OFF\nThis feature is available on ly on packages featuring the BYP ASS_REG pin. The regulator is \ndisabled by holding BYPASS_REG high. The regulator OFF mode enables to supply \nexternally a V12 voltage source through VCAP_1  and VCAP_2  pins.\nSince the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two 2.2\n µF ceramic capa citors should \nbe replaced by two 100  nF decoupling capacitors.\nWhen the regulator is OFF, there is no more internal monitoring on V12. An external power \nsupply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin \nshould be used for this purpose, and act as power-on reset on V12 power domain.Table 3. Voltage regulator configurat ion mode versus device operating mode(1)\n1. ‘-’ means that the corresponding configuration is not available. Voltage regulator \nconfigurationRun mode Sleep mode Stop mode Standby mode\nNormal mode MR MR MR or LPR -\nOver-drive \nmode(2)\n2. The over-drive mode is not available when VDD = 1.7 to 2.1 V.MR MR - -\nUnder-drive mode - - MR or LPR -\nPower-down \nmode--- Y e s\nFunctional overview STM32F446xC/E\n26/198 DS10693 Rev 10In regulator OFF mode, the following features are no more supported:\n\uf0b7 PA0 cannot be used as a GPIO pin since it resets a part of the V12 logic power domain \nnot reset by the NRST pin.\n\uf0b7 As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As \na consequence, PA0 and NRST pins must  be managed separately if the debug \nconnection under reset or pre-reset is required.\n\uf0b7 The over-drive and under-drive modes are not available.\nFigure 7. Regulator OFF\nThe following conditions must be respected:\n\uf0b7 VDD should always be higher than VCAP_1  and VCAP_2 to avoid current injection \nbetween power domains. \n\uf0b7 If the time for VCAP_1  and VCAP_2 to reach V12 minimum value is faster than the time for \nVDD to reach 1.7 V, then PA0 should be k ept low to cover both conditions: until VCAP_1  \nand VCAP_2 reach V12 minimum value and until VDD reaches 1.7 V (see Figure 8 ).\n\uf0b7 Otherwise, if the time for VCAP_1  and VCAP_2 to reach V12 minimum value is slower \nthan the time for VDD to reach 1.7 V, then PA0 could be asserted low externally (see \nFigure 9 ).\n\uf0b7 If VCAP_1  and VCAP_2  go below V12 minimum value and VDD is higher than 1.7 V, then a \nreset must be asserted on PA0 pin.\nNote: The minimum value of V12 depends on the maximum frequency targeted in the application.ai18498V3BYPASS_REG\nVCAP_1\nVCAP_2PA0\nV12VDDNRST  \nVDDApplication reset \nsignal (optional)  External V CAP_1/2  power \nsupply supervisor\nExt. reset controller active \nwhen V CAP_1/2   < Min V 12  V12\nDS10693 Rev 10 27/198STM32F446xC/E Functional overview\n38Figure 8. Startup in regulator OFF: slow VDD slope\npower-down reset risen after VCAP_1  / VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF). \nFigure 9. Startup in regulator OFF mode: fast VDD slope\npower-down reset risen before VCAP_1  / VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF). \n3.17.3 Regulator ON/OFF and inte rnal reset ON/OFF availability\n          ai18491fVDD\ntimeMin V 12PDR = 1.7 V or 1.8 VVCAP_1 / VCAP_2V12\nNRST\ntime\nVDD\ntimeMin V 12VCAP_1  / V CAP_2\nV12\nPA0 asserted externally  NRST\ntime\nai18492ePDR = 1.7 V or 1.8 V  \nTable 4. Regulator ON/OFF and in ternal reset ON/OFF availability \nPackage Regulator ON Regulator OFF Internal reset ON Internal reset OFF\nLQFP64 / LQFP100 Yes No Yes No\nLQFP144 Yes No\nYes\nPDR_ON\nset to VDDYes\nPDR_ON\nset to VssUFBGA144 Yes\nBYPASS_REG\nset to VssYes\nBYPASS_REG\nset to VDDWLCSP81\nFunctional overview STM32F446xC/E\n28/198 DS10693 Rev 103.18 Real-time clock (RTC), back up SRAM and backup registers\nThe backup domain includes:\n\uf0b7 The real-time clock (RTC) \n\uf0b7 4 Kbytes of backup SRAM\n\uf0b7 20 backup registers\nThe real-time clock (RTC) is an independent B CD timer/counter. Dedicated registers contain \nthe second, minute, hour (in 12/24 hour), we ek day, date, month, year, in BCD (binary-\ncoded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.\nIt is clocked by a 32.768 kHz external crystal, resonator or osc illator, the internal low-power \nRC oscillator or the high -speed external clock divided by 128. The internal low-speed RC \nhas a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensa te for any natural quartz deviation. \nTwo alarm registers are used to generate an alar m at a specific time and calendar fields can \nbe independently masked for alarm comparison.  To generate a periodic interrupt, a 16-bit \nprogrammable binary auto-reload downcounter with programmable resolution is available and enables automatic wakeup and periodic alarms from every 120 µs to every 36 hours.\nA 20-bit prescaler is used for the time base cloc k. It is by default configured to generate a \ntime base of 1 second from a clock at 32.768 kHz.\nThe 4-Kbyte backup SRAM is an  EEPROM-like memory area. It can be used to  store data \nwhich need to be retained in VBAT and standby  mode. This memory area is disabled by \ndefault to minimize power consumption (see Section  3.19). It can be enabled by software. \nThe backup registers are 32-bit registers used to store 80 bytes of user application data when V\nDD power is not present. Backup registers are not reset by a system, a power reset, \nor when the device wakes up from the Standby mode (see Section  3.19).\nAdditional 32-bit registers contain the progra mmable alarm subseconds, seconds, minutes, \nhours, day, and date.\nLike backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the V\nDD supply when present or from the VBAT pin.\nDS10693 Rev 10 29/198STM32F446xC/E Functional overview\n383.19 Low-power modes\nThe devices support three low-power modes to achieve the best compromise between low \npower consumption, short startup time and available wakeup sources:\n\uf0b7 Sleep mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n\uf0b7 Stop mode\nThe Stop mode achieves the lowest power co nsumption while retaining the contents of \nSRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal os cillators are disabled.\nThe voltage regulator can be put either in main regulator mode (MR) or in low-power \nmode (LPR). Both modes can be configured as follows (see Table 5 ): \n– Normal mode (default mode when MR or LPR is enabled)– Under-drive mode.The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line \nsource can be one of the 16 external lines , the PVD output, the RTC alarm / wakeup / \ntamper / time stamp events, the USB OTG FS/HS wakeup).\n          \n\uf0b7 Standby mode\nThe Standby mode is used to achieve the lo west power consumpt ion. The internal \nvoltage regulator is s witched off so that the entire 1.2 V domain is powered off. The \nPLL, the HSI RC and the HSE crystal oscillators  are also switched off. After entering \nStandby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.\nThe device exits the Standby mode when an ex ternal reset (NRST pin), an IWDG reset, \na rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs. \nThe standby mode is not supported when th e embedded voltage regulator is bypassed \nand the 1.2 V domain is controlled by an external power. \n3.20 VBAT operation\nThe VBAT pin makes it possible to power the device VBAT domain from an external battery, \nan external supercapacitor, or from VDD when no external battery and an external \nsupercapacitor are present.\nVBAT operation is activated when VDD is not present.\nThe VBAT pin supplies the RTC, the backup registers and the backup SRAM. Table 5. Voltage regulator modes in stop mode\nVoltage regulator configuration Main regulator (MR) Low-power regulator (LPR)\nNormal mode MR ON LPR ON \nUnder-drive mode MR in under-dri ve mode LPR in under-drive mode\nFunctional overview STM32F446xC/E\n30/198 DS10693 Rev 10Note: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation. \nWhen PDR_ON pin is not connected to VDD (Internal Reset OFF), the VBAT functionality is \nno more available and VBAT pin has to be connected to V DD.\n3.21 Timers and watchdogs\nThe devices include two advanced-control time rs, eight general-purpose timers, two basic \ntimers and two watchdog timers.\nAll timer counters can be frozen in debug mode.\nTable  6 compares the features of the advanced-c ontrol, general-purpose and basic timers.\n          Table 6. Timer feature comparison \nTimer \ntypeTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputMax \ninterface \nclock \n(MHz)Max \ntimer \nclock \n(MHz)(1)\nAdvanced-\ncontrolTIM1, \nTIM816-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 Yes 90 180\nGeneral \npurposeTIM2, \nTIM532-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No 45 90/180\nTIM3, \nTIM416-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No 45 90/180\nTIM9 16-bit UpAny integer \nbetween 1 \nand 65536No 2 No 90 180\nTIM10, \nTIM1116-bit UpAny integer \nbetween 1 \nand 65536No 1 No 90 180\nTIM12 16-bit UpAny integer \nbetween 1 \nand 65536No 2 No 45 90/180\nTIM13, \nTIM1416-bit UpAny integer \nbetween 1 \nand 65536No 1 No 45 90/180\nBasicTIM6, \nTIM716-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No 45 90/180\n1. The maximum timer clock is either 90 or 180 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.\nDS10693 Rev 10 31/198STM32F446xC/E Functional overview\n383.21.1 Advanced-control timers (TIM1, TIM8)\nThe advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators \nmultiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:\n\uf0b7 Input capture\n\uf0b7 Output compare\n\uf0b7 PWM generation (edge- or center-aligned modes)\n\uf0b7 One-pulse mode output\nIf configured as standard 16-bit timers, they ha ve the same features as the general-purpose \nTIMx timers. If configured as 16 -bit PWM generators, they have  full modulation capability (0-\n100%).\nThe advanced-control timer can work togethe r with the TIMx timers via the Timer Link \nfeature for synchronizat ion or event chaining.\nTIM1 and TIM8 support independent DMA request generation.\n3.21.2 General-purpose timers (TIMx)\nThere are ten synchronized general-purpose timers embedded in the STM32F446xC/E \ndevices (see Table  6 for differences).\n\uf0b7 TIM2, TIM3, TIM4, TIM5\nThe STM32F446xC/E include four full-featur ed general-purpose timers: TIM2, TIM5, \nTIM3, and TIM4.The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-\nbit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent \nchannels for input capture/ou tput compare, PWM or one-pulse mode output. This gives \nup to 16 input capture/output compare/PWMs on the largest packages.\nThe TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the \nother general-purpose timers and the advanc ed-control timers TIM1 and TIM8 via the \nTimer Link feature for synchronization or event chaining.\nAny of these general-purpose timers can be used to generate PWM outputs.\nTIM2, TIM3, TIM4, TIM5 all have indepen dent DMA request generation. They are \ncapable of handling quadrature (incremental ) encoder signals and the digital outputs \nfrom one to four Hall-effect sensors.\n\uf0b7 TIM9, TIM10, TIM11, TI M12, TIM13, and TIM14\nThese timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. \nTIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 \nand TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.\n3.21.3 Basic timers  TIM6 and TIM7\nThese timers are mainly used for DAC trigger and waveform generation. They can also be \nused as a generic 16-bit time base.\nTIM6 and TIM7 support independent DMA request generation.\nFunctional overview STM32F446xC/E\n32/198 DS10693 Rev 103.21.4 Independent watchdog\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 32 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Standby  modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.\n3.21.5 Window watchdog\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\n3.21.6 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndowncounter. It features:\n\uf0b7 A 24-bit downcounter\n\uf0b7 Autoreload capability\n\uf0b7 Maskable system interrupt generation when the counter reaches 0\n\uf0b7 Programmable clock source.\n3.22 Inter-integrated circuit interface (I2C) \nFour I²C bus interfaces can operate in multimaster and slave modes. Three I²C can support \nthe standard (up to 100 KHz) and fast (up to 400 KHz) modes.\nOne I²C can support the standard (up to 100 KHz) , fast (up to 400 KHz) and fast mode plus \n(up to 1MHz) modes.\nThey (all I²C) support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as \nslave).\nA hardware CRC generation/v erification is embedded.\nThey can be served by DMA and they support SMBus 2.0 / PMBus.\nThe devices also include programmable analog and digital noise filters (see Table  7).\n          \n3.23 Universal synchronous/asynch ronous receiver transmitters \n(USART)\nThe devices embed four universal synchronous/asynchronous receiver transmitters \n(USART1, USART2, USART3 and USART6) and four universal asynchronous receiver transmitters (UART4, and UART5).Table 7. Comparison of I2C analog and digital filters\n- Analog filter Digital filter\nPulse width of suppressed spikes \uf0b3 50 ns Programmable length from 1 to 15 I2C peripheral clocks\nDS10693 Rev 10 33/198STM32F446xC/E Functional overview\n38These six interfaces provide asynchronous  communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/Slave capab ility. The USART1 and USART6  interfaces are able to \ncommunicate at speeds of up to 11.25 Mbit/s . The other available in terfaces communicate \nat up to 5.62  bit/s.\nUSART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.\n          \n3.24 Serial peripheral interface (SPI)\nThe devices feature up to four SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, and SPI4 can communicate at up to 45\n Mbits/s, SPI2 and \nSPI3 can communicate at up to 22.5  Mbit/s. The 3-bit prescaler gives eight master mode \nfrequencies and the frame is configurable to 8- or 16-bit. The hardware CRC generation/verification supports basic SD Card /MMC modes. All SPIs ca n be served by the \nDMA controller.\nThe SPI interface can be configured to operat e in TI mode for comm unications in master \nmode and slave mode.\n3.25 HDMI (high-definition mu ltimedia interface) consumer \uf020\nelectronics control (CEC)\nThe devices embed a HDMI-CEC controller that provides hardware support of consumer \nelectronics control (CEC) (Appendix supplement 1 to the HDMI standard).\nThis protocol provides high-level control functions between all audiovisual products in an \nenvironment. It is specified to operate at low speeds with minimum processing and memory \noverhead.Table 8. USART feature comparison(1) \nUSART \nnameStandard \nfeaturesModem \n(RTS/CTS)LINSPI \nmasterirDASmartcard \n(ISO 7816)Max. baud rate in Mbit/s\nAPB \nmapping Oversampling \nby 16Oversampling \nby 8\nUSART1 X X X X X X 5.62 11.25APB2 (max. \n90 MHz)\nUSART2 X X X X X X 2.81 5.62\nAPB1 (max. \n45 MHz)USART3 X X X X X X 2.81 5.62\nUART4 X X X - X - 2.81 5.62\nUART5 X X X - X - 2.81 5.62\nUSART6 X X X X X X 5.62 11.25APB2 (max. \n90 MHz)\n1. X = feature supported.\nFunctional overview STM32F446xC/E\n34/198 DS10693 Rev 103.26 Inter-integr ated sound (I2S)\nThree standard I2S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They \ncan be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit reso lution as an input or output channel. Audio \nsampling frequencies from 8\n kHz up to 192  kHz are supported. When either or both of the \nI2S interfaces is/are configured in master mo de, the master clock can be output to the \nexternal DAC/CODEC at 256 ti mes the sampling frequency. \nAll I2Sx can be served by the DMA controller.\n3.27 SPDIF-RX Receiver  Interface (SPDIFRX)\nThe SPDIF-RX peripheral, is designed to receiv e an S/PDIF flow compliant with IEC-60958 \nand IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multi-channel surround sound, such as those defined by Dolby or DTS (up to 5.1).\nThe main features of the SPDIF-RX are the following:\n\uf0b7 Up to 4 inputs available \n\uf0b7 Automatic symbol rate detection\n\uf0b7 Maximum symbol rate: 12.288 MHz \n\uf0b7 Stereo stream from 32 to 192 kHz supported\n\uf0b7 Supports Audio IEC-60958 and IEC-61937, consumer applications \n\uf0b7 Parity bit management \n\uf0b7 Communication using DMA for audio samples\n\uf0b7 Communication using DMA for control and user channel information \n\uf0b7 Interrupt capabilities \nThe SPDIF-RX receiver provides all the necessary features to detect the symbol rate, and \ndecode the incoming data stream. \nThe user can select the wanted SPDIF input, and when a valid signal is available the SPDIF-RX re-samples the incoming signal, de codes the Manchester stream, recognizes \nframes, sub-frames and blocks elements. It delivers to the CPU decoded data, and \nassociated status flags.\nThe SPDIF-RX also offers a signal named spdifrx_frame_sync, which toggles at the S/PDIF sub-frame rate used to compute the exact sample rate for clock drift algorithms.\n3.28 Serial audio interface (SAI)\nThe devices feature two serial audio interf aces (SAI1 and SAI2). Each serial audio \ninterfaces based on two indepe ndent audio sub blocks which can operate as transmitter or \nreceiver with their FIFO. Many audio protocols are supported by each block: I2S standards, \nLSB or MSB-justified, PCM/DSP, TDM, AC’ 97 and SPDIF output, supporting audio sampling \nfrequencies from 8  kHz up to 192  kHz. Both sub blocks can be configured in master or in \nslave mode. The SAIs use a PLL to achieve audio class accuracy.\nIn master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.\nDS10693 Rev 10 35/198STM32F446xC/E Functional overview\n38The two sub blocks can be configured in synchronous mode when full-duplex mode is \nrequired.\nSAI1 and SA2 can be served by the DMA controller.\n3.29 Audio PLL (PLLI2S)\nThe devices feature an additional dedicated PLL for audio I2S and SAI applications, to \nachieve error-free I2S sampling clock accuracy withou t compromising on the CPU \nperformance, while using USB peripherals. \nThe PLLI2S configuration can be modified to manage an I2S/SAI sample rate change \nwithout disabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.\nThe audio PLL can be programmed with very low error to obtain sampling rates ranging from 8\n KHz to 192  KHz. \nIn addition to the audio PLL, a master clock input pin can be used to synchronize the I\n2S/SAI flow with an external  PLL (or Codec output). \n3.30 Serial audio interface PLL (PLLSAI)\nAn additional PLL dedicated to audio and USB is  used for SAI1 and SAI2 peripheral in case \nthe PLLI2S is programmed to achieve another audio sampling frequency (49.152  MHz or \n11.2896  MHz) and the audio application requires both sampling frequencies simultaneously.\nThe PLLSAI is also used to generate the 48 MHz clock for USB FS and SDIO in case the system PLL is programmed with fact ors not multiple of 48 MHz.\n3.31 Secure digital inpu t/output interface (SDIO)\nAn SD/SDIO/MMC host interface is availabl e, that supports MultiMediaCard System \nSpecification Version 4.2 in three different da tabus modes: 1-bit (default), 4-bit and 8-bit.\nThe interface enables data transfer at up to  48 MHz, and is compliant with the SD Memory \nCard Specificat ion Version 2.0.\nThe SDIO Card Specification Version 2.0 is  also supported with two different databus \nmodes: 1-bit (default) and 4-bit.\nThe current version supports only one SD/SDI O/MMC4.2 card at any one time and a stack \nof MMC4.1 or previous.\n3.32 Controller area network (bxCAN)\nThe two CANs are compliant with the 2.0A and B (a ctive) specifications with a bitrate up to 1 \nMbit/s. They can receive and transmit standard  frames with 11-bit id entifiers as well as \nextended frames with 29-bit identifiers. Each  CAN has three transmit mailboxes, two receive \nFIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one \nCAN is used). 256 bytes of SRAM are allocated for each CAN.\nFunctional overview STM32F446xC/E\n36/198 DS10693 Rev 103.33 Universal serial bus on -the-go full-speed (OTG_FS)\nThe devices embed an USB OTG full-speed de vice/host/OTG peripher al with integrated \ntransceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and \nwith the OTG 1.0 specification. It has software-configurable endpoint setting and supports \nsuspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock \nthat is generated by a PLL connected to th e HSE oscillator. The USB has dedicated power \nrails allowing its use throughout the entire power range. The major features are:\n\uf0b7 Combined Rx and Tx FIFO size of 320  × 35 bits with dynamic FIFO sizing\n\uf0b7 Supports the session request protocol (SRP ) and host negotiation protocol (HNP)\n\uf0b7 6 bidirectional endpoints\n\uf0b7 12 host channels with periodic OUT support\n\uf0b7 HNP/SNP/IP inside (no need for any external resistor)\n\uf0b7 For OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\n3.34 Universal serial bus on -the-go high-speed (OTG_HS)\nThe devices embed a USB OTG high-speed (up to 480  Mb/s) device/host/OTG peripheral. \nThe USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12\n MB/s) and features a UTMI low-pin interface (ULPI) \nfor high-speed operation (480  MB/s). When using the USB OTG HS in HS mode, an \nexternal PHY device connecte d to the ULPI is required.\nThe USB OTG HS peripheral is compliant wit h the USB 2.0 specification and with the OTG \n1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48\n MHz clock \nthat is generated by a PLL connected to th e HSE oscillator. The USB has dedicated power \nrails allowing its use throughout the entire power range.\nThe major features are:\n\uf0b7 Combined Rx and Tx FIFO size of 1 Kbit × 35 with dynamic FIFO sizing\n\uf0b7 Supports the session request protocol (SRP ) and host negotiation protocol (HNP)\n\uf0b7 8 bidirectional endpoints\n\uf0b7 16 host channels with periodic OUT support\n\uf0b7 Internal FS OTG PHY support \n\uf0b7 External HS or HS OTG operation suppor ting ULPI in SDR mode. The OTG PHY is \nconnected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.\n\uf0b7 Internal USB DMA\n\uf0b7 HNP/SNP/IP inside (no need for any external resistor)\n\uf0b7 for OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\nDS10693 Rev 10 37/198STM32F446xC/E Functional overview\n383.35 Digital camer a interface (DCMI)\nThe devices embed a camera interface that can connect with camera modules and CMOS \nsensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can sustain a data transfer rate up  to 94.5 Mbyte/s (in 14-bit mode) at 54 MHz.\nIts features:\n\uf0b7 Programmable polarity for the input pixel clock and synchronization signals\n\uf0b7 Parallel data communication can be 8-, 10-, 12- or 14-bit\n\uf0b7 Supports 8-bit progressive video monochr ome or raw bayer format, YCbCr 4:2:2 \nprogressive video, RGB 565 progressive video or compressed data (like JPEG)\n\uf0b7 Supports continuous mode or snapshot (a single frame) mode\n\uf0b7 Capability to automatically cr op the image black and white.\n3.36 General-purpose in put/outputs (GPIOs)\nEach of the GPIO pins can be configured by software as output (push-pull or open-drain, \nwith or without pull-up or pull-down), as input (f loating, with or  without pull-up or pull-down) \nor as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current -capable and have speed selection to better \nmanage internal noise, power consumption and electromagnetic emission.\nThe I/O configuration can be locked if needed by  following a specific sequence in order to \navoid spurious writing to the I/Os registers.\nFast I/O handling a llowing maximum I/O toggling up to 90  MHz.\n3.37 Analog-to-digital converters (ADCs)\nThree 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 \nexternal channels, performing conversions in the single-shot or scan mode. In scan mode, \nautomatic conversion is performed on a selected group of analog inputs.\nAdditional logic functions embedded in the ADC interface allow:\n\uf0b7 Simultaneous sample and hold\n\uf0b7 Interleaved sample and hold\nThe ADC can be served by the DMA controller. An analog watchdog feature makes possible \na very precise monitoring of the converted volt age of one, some or all selected channels. An \ninterrupt is generated when the converted vo ltage is outside the programmed thresholds.\nTo synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, \nTIM2, TIM3, TIM4, TIM5, or TIM8 timer. \n3.38 Temperature sensor\nThe temperature sensor has to generate a volta ge that varies linearly with temperature. The \nconversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V\nBAT, ADC1_IN18, which is used to convert the \nsensor output voltage into a digital value. When the temperature sensor and VBAT \nconversion are enabled at the same time, only VBAT conversion is performed.\nFunctional overview STM32F446xC/E\n38/198 DS10693 Rev 10As the offset of the temperature sensor varies fr om chip to chip due to process variation, the \ninternal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, \nthen an external temperature sensor part should be used.\n3.39 Digital-to-analog converter (DAC)\nThe two 12-bit buffered DAC channels can be used to convert two digital signals into two \nanalog voltage signal outputs. \nThis dual digital Interface su pports the following features:\n\uf0b7 two DAC converters: one for each output channel\n\uf0b7 8-bit or 10-bit monotonic output\n\uf0b7 left or right data alignment in 12-bit mode\n\uf0b7 synchronized update capability\n\uf0b7 noise-wave generation\n\uf0b7 triangular-wave generation\n\uf0b7 dual DAC channel independen t or simultaneous conversions\n\uf0b7 DMA capability for each channel\n\uf0b7 external triggers for conversion\n\uf0b7 input voltage reference VREF+\nEight DAC trigger inputs are used in the device. The DAC channels are triggered through \nthe timer update outputs that are also connected to different DMA streams.\n3.40 Serial wire JTAG debug port (SWJ-DP)\nThe Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nDebug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could \nbe re-use as GPIO with alternate function):  the JTAG TMS and TCK pins are shared with \nSWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.\n3.41 Embedded Trace Macrocell™\nThe Arm Embedded Trace Macrocell provides a grea ter visibility of the instruction and data \nflow inside the CPU core by streaming compressed data at a very high rate from the STM32F446xx through a small number of ETM pi ns to an external hardware trace port \nanalyser (TPA) device. The TPA is connected to a host co mputer using USB, Ethernet, or \nany other high-speed channel. Real-time instru ction and data flow activity can be recorded \nand then formatted for display on the host co mputer that runs the debugger software. TPA \nhardware is commercially available from common development tool vendors.\nThe Embedded Trace Macrocell operates with third party debugger software tools.\nDS10693 Rev 10 39/198STM32F446xC/E Pinout and pin description\n644 Pinout and pin description\nFigure 10. STM32F446xC/xE LQFP64 pinout\n1. The above figure shows the package top view.64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\n48\n47\n46\n45\n4443\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n17 18 19 20 21 22 23 24 29 30 31 32 25 26 27 281\n2\n3\n4\n5\n6  \n7  \n8  9  \n10\n11\n12\n13\n14\n15\n16VBAT\nPC14-OSC32_IN\nPH0-OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1PA2\nVDD\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD2    \nPC12\nPC11\nPC10\nPA15\nPA14\nVDD\nVSS\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12PA3\nVSS\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nVCAP_1LQFP64PC13\nMS31149V3VDDVSS\nVDDVSSPH1-OSC_OUTPC15-OSC32_OUT\nPinout and pin description STM32F446xC/E\n40/198 DS10693 Rev 10Figure 11. STM32F446xC/xE LQFP100 pinout\n1. The above figure shows the package top view.\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n8281\n80\n79\n78\n77\n76\n1\n2\n3\n4\n5\n6\n7\n8\n910\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n2575\n74\n73\n72\n71\n70\n69\n68\n6766\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51PE2\nPE3\nPE4\nPE5PE6\nVBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nVSS\nVDD\nPH0-OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nVDD\nVSSA/VREF-\nVDDAVREF+\nPA0\nPA1\nPA2VDD\nVSSVCAP_2\nPA13   \nPA12   \nPA11   \nPA10   \nPA9  \nPA8   \nPC9  \nPC8  PC7  \nPC6  \nPD15  PD14  \nPD13  \nPD12  \nPD11  \nPD10  \nPD9  \nPD8  \nPB15  \nPB14  \nPB13  \nPB12  PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPE7\nPE8\nPE9\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nVCAP_1\nVSS\nVDDVDD\nVSS\nPE1  \nPE0  \nPB9  \nPB8  \nBOOT0  PB7  \nPB6  \nPB5  \nPB4  \nPB3  \nPD7  \nPD6  \nPD5  \nPD4  \nPD3  \nPD2  \nPD1  \nPD0  \nPC12  \nPC11  \nPC10  \nPA15  \nPA14 26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50\nMS31151V4LQFP100PC13\nPH1-OSC_OUT\nDS10693 Rev 10 41/198STM32F446xC/E Pinout and pin description\n64Figure 12. STM32F446xC LQFP144 pinout\n1. The above figure shows the package top view.\nVDD\nPDR_ON\nPE 1\nPE 0\nPB 9\nPB 8\nBOOT0\nPB 7PB 6\nPB 5\nPB 4\nPB 3\nPG15VDD\nVSS\nPG14\nPG13PG12\nPG11\nPG10\nPG9\nPD7\nPD6VDD\nVSS\nPD5\nPD4\nPD3\nPD2PD1\nPD0\nPC12\nPC11PC10\nPA 15\nPA 14\nPE 2 VDDPE 3 VSSPE 4\nPE 5 PA 13\nPE 6 PA 12\nVBAT PA 11\nPC13 PA 10\nPC14 PA 9\nPC15 PA 8\nPF0 PC9\nPF1 PC8\nPF2 PC7\nPF3 PC6\nPF4 VDDUSBPF5 VSSVSS PG8\nVDD PG7\nPF6 PG6\nPF7 PG5\nPF8 PG4\nPF9 PG3\nPF10 PG2\nPH0 PD15\nPH1 PD14\nNR ST VDDPC0 VSSPC1 PD13\nPC2 PD12\nPC3 PD11\nVSSAPD10VDD\nPD9\nVREF+ PD8\nVDD A PB 15\nPA 0 PB 14\nPA 1 PB 13\nPA 2 PB 12PA 3\nVSS\nVDD\nPA 4\nPA 5PA 6\nPA 7\nPC4\nPC5\nPB 0PB 1PB 2\nPF11\nPF12\nVDD\nPF13\nPF14PF15\nPG0\nPG1\nPE 7\nPE 8PE 9\nVSS\nVDD\nPE 10\nPE 11\nPE 12PE 13\nPE 14\nPE 15\nPB 10\nPB 11\nVDD144\n143\n142\n141\n140\n139\n138\n137\n136\n135\n134\n133\n132\n131\n130\n129128\n127\n126125\n124\n123\n122\n121\n1091\n2\n34\n5\n6\n7\n8\n910\n11\n12\n13\n14\n15\n16\n17\n1819\n20\n21\n22\n23\n24\n25108\n107\n106105\n104\n103\n102\n101\n100\n99\n98\n97\n96\n95\n94\n93\n92\n9190\n89\n88\n87\n86\n85\n843738\n39\n40\n4142\n43\n44\n45\n46\n4748\n49\n5051\n52\n53\n54\n55\n56\n57\n58\n59\n60\n72LQFP144\n120\n119\n118\n117116\n115\n114\n113\n112\n111\n11061\n62\n63\n6465\n66\n67\n68\n69\n70\n7126\n27\n28\n2930\n31\n32\n33\n34\n35\n3683\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73VCAP _2VSS\nai18496cVCAP_1\nPinout and pin description STM32F446xC/E\n42/198 DS10693 Rev 10Figure 13. STM32F446xC/xE WLCSP81 ballout\n1. The above figure shows the package top view.MSv33518V2VDD A PC12 PB3 BOOT0 PE4 PB5 VDD PD4 PD7\nVSS B PA15 PB4 VSS VBAT PB7PDR_\nONPD0 PD6\nPA11 C VCAP_2 PB6 PB9 PC14 PB8 PC13 PA14 PD1\nPC9 D PA13 PD2 PE2 PC15 PE3 NRESET PC10 PC11\nVDD\nUSBE PA8 PA7 PA2 PH0 PA3 PC2 PA10 PA12\nPC6 F PC7 PB0 VSSA PH1 PA5 PC3 PC8 PA9\nPD13 G PD12 PE9 PA1 PC0 PA6 VSS PB15 PB12\nH PB13 PE8 PA4 VDD PB1 VDDA VSS PB10 PD11\nPB14 VDD PE7 PC4 PA0 PB2BYPASS_\nREGVCAP_1 PE10 J123456789\nDS10693 Rev 10 43/198STM32F446xC/E Pinout and pin description\n64Figure 14. STM32F446xC/xE UFBGA144 ballout\n1. The above picture shows the package top view.MSv36519V2PC13 APE3 PE0 PB3 PD7 PB4 PD6 PA15 PE2 PE1 PA14 PA13\nPC14 BPE4 PB9 PG15 PD5 PB5 PG12 PC11 PE5 PE6 PC10 PAI2\nPC15 CVBAT PB8 PG14 PD4 PB6 PG11 PC12 PF0 PF1VDD\nUSBPA11\nPH0 DVSS BOOT0 PG13 PD3 PB7 PG10 PD1 VDD PF2 PA10 PA9\nPH1 EPF3PDR_\nONVSS PD2 VSS PG9 PD0 PF4 PF5 PC9 PA8\nNRST FPF7 VDD VDD VDD VDD VDD VDD PF6 VDD PC8 PC7\nPF10 GPF9 VDD VDD VCAP_2 VDD VSS VSS PF8 VSS PG8 PC6\nH PC1BYPASS\n_REGVCAP_1 PD11 VSS PE11 PG7 PC2 PC3 PG6 PG5PC0\nVSSA PA0 PB2 PE10 PD10 PG1 PE12 PG4 PA4 PC4 PG3 PG2\nVREF- K PA1 PF13 PE9 PD9 PG0 PE13 PD13 PA5 PC5 PD14 PD15\nVREF+ L PA2 PF12 PE8 PD8 PF15 PE14 PD12 PA6 PB0 PB14 PB15\nVDDA MPA3 PF11 PE7 PB10 PF14 PE15 PB11 PA7 PB1 PB12 PB13J123456789 1 0 1 1 1 2\nPinout and pin description STM32F446xC/E\n44/198 DS10693 Rev 10          \n          Table 9. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below th e pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nFTf 5V tolerant IO, I2C FM+ option\nTTa 3.3 V tolerant I/O directly connected to ADC\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset\nAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabl ed through peripheral registers\nTable 10. STM32F446xx pin and ball descriptions \nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\n- 1 D7 A3 1 PE2 I/O FT -TRACECLK, SPI4_SCK, \nSAI1_MCLK_A, \nQUADSPI_BK1_IO2, \nFMC_A23, EVENTOUT-\n- 2 D6 A2 2 PE3 I/O FT -TRACED0, SAI1_SD_B, \nFMC_A19, EVENTOUT-\n- 3 A9 B2 3 PE4 I/O FT -TRACED1, SPI4_NSS, \nSAI1_FS_A, FMC_A20, \nDCMI_D4, EVENTOUT-\n- 4 - B3 4 PE5 I/O FT -TRACED2, TIM9_CH1, \nSPI4_MISO, SAI1_SCK_A, \nFMC_A21, DCMI_D6, \nEVENTOUT-\nDS10693 Rev 10 45/198STM32F446xC/E Pinout and pin description\n64- 5 - B4 5 PE6 I/O FT -TRACED3, TIM9_CH2, \nSPI4_MOSI, SAI1_SD_A, \nFMC_A22, DCMI_D7, \nEVENTOUT-\n1 6 B9 C2 6 VBAT S - - - -\n2 7 C8 A1 7 PC13 I/O FT - EVENTOUT TAMP_1/WKUP1\n38 C 9 B 18PC14-\nOSC32_IN(PC14)I/O FT - EVENTOUT OSC32_IN\n4 9 D9 C1 9PC15-\nOSC32_OUT(PC15)I/O FT - EVENTOUT OSC32_OUT\n- - - C3 10 PF0 I/O FT -I2C2_SDA, FMC_A0, \nEVENTOUT-\n- - - C4 11 PF1 I/O FT -I2C2_SCL, FMC_A1, \nEVENTOUT-\n- - - D4 12 PF2 I/O FT -I2C2_SMBA, FMC_A2, \nEVENTOUT-\n- - - E2 13 PF3 I/O FT - FMC_A3, EVENTOUT ADC3_IN9\n- - - E3 14 PF4 I/O FT - FMC_A4, EVENTOUT ADC3_IN14\n- - - E4 15 PF5 I/O FT - FMC_A5, EVENTOUT ADC3_IN15- 10 - D2 16 VSS S - - - -\n-1 1 - D 31 7 V D D S - - - -\n- - - F3 18 PF6 I/O FT -TIM10_CH1, SAI1_SD_B, \nQUADSPI_BK1_IO3, \nEVENTOUTADC3_IN4\n- - - F2 19 PF7 I/O FT -TIM11_CH1, \nSAI1_MCLK_B, \nQUADSPI_BK1_IO2, \nEVENTOUTADC3_IN5\n- - - G3 20 PF8 I/O FT -SAI1_SCK_B, TIM13_CH1, \nQUADSPI_BK1_IO0, \nEVENTOUTADC3_IN6\n- - - G2 21 PF9 I/O FT -SAI1_FS_B, TIM14_CH1, \nQUADSPI_BK1_IO1, \nEVENTOUTADC3_IN7\n- - - G1 22 PF10 I/O FT - DCMI_D11, EVENTOUT ADC3_IN8\n5 12 E9 D1 23 PH0-OSC_IN(PH0) I/O FT - EVENTOUT OSC_INTable 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nPinout and pin description STM32F446xC/E\n46/198 DS10693 Rev 1061 3F 9E 12 4PH1-\nOSC_OUT(PH1)I/O FT - EVENTOUT OSC_OUT\n7 14 D8 F1 25 NRST I/O RST - - -\n8 15 G9 H1 26 PC0 I/O FT -SAI1_MCLK_B, \nOTG_HS_ULPI_STP, \nFMC_SDNWE, \nEVENTOUTADC123_IN10\n9 16 - H2 27 PC1 I/O FT -SPI3_MOSI/I2S3_SD, \nSAI1_SD_A, \nSPI2_MOSI/I2S2_SD, \nEVENTOUTADC123_IN11\n10 17 E8 H3 28 PC2 I/O FT -SPI2_MISO, \nOTG_HS_ULPI_DIR, \nFMC_SDNE0, EVENTOUTADC123_IN12\n11 18 F8 H4 29 PC3 I/O FT -SPI2_MOSI/I2S2_SD, \nOTG_HS_ULPI_NXT, \nFMC_SDCKE0, \nEVENTOUTADC123_IN13\n-1 9 H 9 - 3 0 V D D S - - - -\n- - G8 - - VSS S - - - -\n12 20 F7 J1 31 VSSA S - - - -\n-- -K 1- V R E F - S-- - -- 21 - L1 32 VREF+ S - - - -\n13 22 H8 M1 33 VDDA S - - - -\n14 23 J9 J2 34 PA0-WKUP(PA0) I/O FT -TIM2_CH1/TIM2_ETR, \nTIM5_CH1, TIM8_ETR, \nUSART2_CTS, \nUART4_TX, EVENTOUTADC123_IN0, \nWKUP0/TAMP_2\n15 24 G7 K2 35 PA1 I/O FT -TIM2_CH2, TIM5_CH2, \nUSART2_RTS, \nUART4_RX, \nQUADSPI_BK1_IO3, \nSAI2_MCLK_B, \nEVENTOUTADC123_IN1\n16 25 E7 L2 36 PA2 I/O FT -TIM2_CH3, TIM5_CH3, \nTIM9_CH1, USART2_TX, \nSAI2_SCK_B, EVENTOUTADC123_IN2Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nDS10693 Rev 10 47/198STM32F446xC/E Pinout and pin description\n6417 26 E6 M2 37 PA3 I/O FT -TIM2_CH4, TIM5_CH4, \nTIM9_CH2, SAI1_FS_A, \nUSART2_RX, \nOTG_HS_ULPI_D0, \nEVENTOUTADC123_IN3\n18 27 - G4 38 VSS S - - - -\n- - J8 H5 - BYPASS_REG I FT - - -\n19 28 - F4 39 VDD S - - - -\n20 29 H7 J3 40 PA4 I/O TTa -SPI1_NSS/I2S1_WS, \nSPI3_NSS/I2S3_WS, \nUSART2_CK, \nOTG_HS_SOF, \nDCMI_HSYNC, \nEVENTOUTADC12_IN4, \nDAC_OUT1\n21 30 F6 K3 41 PA5 I/O TTa -TIM2_CH1/TIM2_ETR, \nTIM8_CH1N, \nSPI1_SCK/I2S1_CK, \nOTG_HS_ULPI_CK, \nEVENTOUTADC12_IN5, \nDAC_OUT2\n22 31 G6 L3 42 PA6 I/O FT -TIM1_BKIN, TIM3_CH1, \nTIM8_BKIN, SPI1_MISO, \nI2S2_MCK, TIM13_CH1, \nDCMI_PIXCLK, \nEVENTOUTADC12_IN6\n23 32 E5 M3 43 PA7 I/O FT -TIM1_CH1N, TIM3_CH2, \nTIM8_CH1N, \nSPI1_MOSI/I2S1_SD, \nTIM14_CH1, \nFMC_SDNWE, \nEVENTOUTADC12_IN7\n24 33 J7 J4 44 PC4 I/O FT -I2S1_MCK, SPDIFRX_IN2, \nFMC_SDNE0, EVENTOUTADC12_IN14\n25 34 - K4 45 PC5 I/O FT -USART3_RX, \nSPDIFRX_IN3, \nFMC_SDCKE0, \nEVENTOUTADC12_IN15Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nPinout and pin description STM32F446xC/E\n48/198 DS10693 Rev 1026 35 F5 L4 46 PB0 I/O FT -TIM1_CH2N, TIM3_CH3, \nTIM8_CH2N, \nSPI3_MOSI/I2S3_SD, \nUART4_CTS, \nOTG_HS_ULPI_D1, \nSDIO_D1, EVENTOUTADC12_IN8\n27 36 H6 M4 47 PB1 I/O FT -TIM1_CH3N, TIM3_CH4, \nTIM8_CH3N, \nOTG_HS_ULPI_D2, \nSDIO_D2, EVENTOUTADC12_IN9\n28 37 J6 J5 48PB2-BOOT1\n(PB2)I/O FT -TIM2_CH4, SAI1_SD_A, \nSPI3_MOSI/I2S3_SD, \nQUADSPI_CLK, \nOTG_HS_ULPI_D4, \nSDIO_CK, EVENTOUT-\n- - - M5 49 PF11 I/O FT -SAI2_SD_B, \nFMC_SDNRAS, \nDCMI_D12, EVENTOUT-\n- - - L5 50 PF12 I/O FT - FMC_A6, EVENTOUT -\n- - - - 51 VSS S - - - -\n-- -G 5 5 2 V D D S-- - -\n- - - K5 53 PF13 I/O FT -FMPI2C1_SMBA, \nFMC_A7, EVENTOUT-\n- - - M6 54 PF14 I/O FTf -FMPI2C1_SCL, FMC_A8, \nEVENTOUT-\n- - - L6 55 PF15 I/O FTf -FMPI2C1_SDA, FMC_A9, \nEVENTOUT-\n- - - K6 56 PG0 I/O FT - FMC_A10, EVENTOUT -\n- - - J6 57 PG1 I/O FT - FMC_A11, EVENTOUT -\n- 38 J5 M7 58 PE7 I/O FT -TIM1_ETR, UART5_RX, \nQUADSPI_BK2_IO0, \nFMC_D4, EVENTOUT-\n- 39 H5 L7 59 PE8 I/O FT -TIM1_CH1N, UART5_TX, \nQUADSPI_BK2_IO1, \nFMC_D5, EVENTOUT-\n- 40 G5 K7 60 PE9 I/O FT -TIM1_CH1, \nQUADSPI_BK2_IO2, \nFMC_D6, EVENTOUT-Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nDS10693 Rev 10 49/198STM32F446xC/E Pinout and pin description\n64- - - H6 61 VSS S - - - -\n-- -G 6 6 2 V D D S-- - -\n- 41 J4 J7 63 PE10 I/O FT -TIM1_CH2N, \nQUADSPI_BK2_IO3, \nFMC_D7, EVENTOUT-\n- 42 - H8 64 PE11 I/O FT -TIM1_CH2, SPI4_NSS, \nSAI2_SD_B, FMC_D8, \nEVENTOUT-\n- 43 - J8 65 PE12 I/O FT -TIM1_CH3N, SPI4_SCK, \nSAI2_SCK_B, FMC_D9, \nEVENTOUT-\n- 44 - K8 66 PE13 I/O FT -TIM1_CH3, SPI4_MISO, \nSAI2_FS_B, FMC_D10, \nEVENTOUT-\n- 45 - L8 67 PE14 I/O FT -TIM1_CH4, SPI4_MOSI, \nSAI2_MCLK_B, FMC_D11, \nEVENTOUT-\n- 46 - M8 68 PE15 I/O FT -TIM1_BKIN, FMC_D12, \nEVENTOUT-\n29 47 H4 M9 69 PB10 I/O FT -TIM2_CH3, I2C2_SCL, \nSPI2_SCK/I2S2_CK, \nSAI1_SCK_A, \nUSART3_TX, \nOTG_HS_ULPI_D3, \nEVENTOUT-\n- - - M10 70 PB11 I/O FT -TIM2_CH4, I2C2_SDA, \nUSART3_RX, SAI2_SD_A, \nEVENTOUT-\n30 48 J3 H7 71 VCAP_1 S - - - -\n31 49 H3 - - VSS S - - - -\n32 50 J2 G7 72 VDD S - - - -\n33 51 G4 M11 73 PB12 I/O FT -TIM1_BKIN, I2C2_SMBA, \nSPI2_NSS/I2S2_WS, \nSAI1_SCK_B, \nUSART3_CK, CAN2_RX, \nOTG_HS_ULPI_D5, \nOTG_HS_ID, EVENTOUT-Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nPinout and pin description STM32F446xC/E\n50/198 DS10693 Rev 1034 52 H2 M12 74 PB13 I/O FT -TIM1_CH1N, \nSPI2_SCK/I2S2_CK, \nUSART3_CTS, CAN2_TX, \nOTG_HS_ULPI_D6, \nEVENTOUTOTG_HS_VBUS\n35 53 J1 L11 75 PB14(1)I/O FT -TIM1_CH2N, TIM8_CH2N, \nSPI2_MISO, \nUSART3_RTS, \nTIM12_CH1, \nOTG_HS_DM, EVENTOUT-\n36 54 G3 L12 76 PB15(1)I/O FT -RTC_REFIN, TIM1_CH3N, \nTIM8_CH3N, \nSPI2_MOSI/I2S2_SD, \nTIM12_CH2, OTG_HS_DP, \nEVENTOUT-\n- 55 - L9 77 PD8 I/O FT -USART3_TX, \nSPDIFRX_IN1, FMC_D13, \nEVENTOUT-\n- 56 - K9 78 PD9 I/O FT -USART3_RX, FMC_D14, \nEVENTOUT-\n- 57 - J9 79 PD10 I/O FT -USART3_CK, FMC_D15, \nEVENTOUT-\n- 58 H1 H9 80 PD11 I/O FT -FMPI2C1_SMBA, \nUSART3_CTS, \nQUADSPI_BK1_IO0, \nSAI2_SD_A, FMC_A16, \nEVENTOUT-\n- 59 G2 L10 81 PD12 I/O FTf -TIM4_CH1, \nFMPI2C1_SCL, \nUSART3_RTS, \nQUADSPI_BK1_IO1, \nSAI2_FS_A, FMC_A17, \nEVENTOUT-\n- 60 G1 K10 82 PD13 I/O FTf -TIM4_CH2, \nFMPI2C1_SDA, \nQUADSPI_BK1_IO3, \nSAI2_SCK_A, FMC_A18, \nEVENTOUT-\n- - - G8 83 VSS S - - - -\n-- -F 8 8 4 V D D S-- - -Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nDS10693 Rev 10 51/198STM32F446xC/E Pinout and pin description\n64- 61 - K11 85 PD14 I/O FTf -TIM4_CH3, \nFMPI2C1_SCL, \nSAI2_SCK_A, FMC_D0, \nEVENTOUT-\n- 62 - K12 86 PD15 I/O FTf -TIM4_CH4, \nFMPI2C1_SDA, FMC_D1, \nEVENTOUT-\n- - - J12 87 PG2 I/O FT - FMC_A12, EVENTOUT -\n- - - J11 88 PG3 I/O FT - FMC_A13, EVENTOUT -\n- - - J10 89 PG4 I/O FT -FMC_A14/FMC_BA0, \nEVENTOUT-\n- - - H12 90 PG5 I/O FT -FMC_A15/FMC_BA1, \nEVENTOUT-\n- - - H11 91 PG6 I/O FT -QUADSPI_BK1_NCS, \nDCMI_D12, EVENTOUT-\n- - - H10 92 PG7 I/O FT -USART6_CK, FMC_INT, \nDCMI_D13, EVENTOUT-\n- - - G11 93 PG8 I/O FT -SPDIFRX_IN2, \nUSART6_RTS, \nFMC_SDCLK, EVENTOUT-\n- - - - 94 VSS S - - - -\n-- - F 1 0 - V D D S-- - -- - E1 C11 95 VDDUSB S - - - -\n37 63 F1 G12 96 PC6 I/O FTf -TIM3_CH1, TIM8_CH1, \nFMPI2C1_SCL, \nI2S2_MCK, USART6_TX, \nSDIO_D6, DCMI_D0, \nEVENTOUT-\n38 64 F2 F12 97 PC7 I/O FTf -TIM3_CH2, TIM8_CH2, \nFMPI2C1_SDA, \nSPI2_SCK/I2S2_CK, \nI2S3_MCK, SPDIFRX_IN1, \nUSART6_RX, SDIO_D7, \nDCMI_D1, EVENTOUT-\n39 65 F3 F11 98 PC8 I/O FT -TRACED0, TIM3_CH3, \nTIM8_CH3, UART5_RTS, \nUSART6_CK, SDIO_D0, \nDCMI_D2, EVENTOUT-Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nPinout and pin description STM32F446xC/E\n52/198 DS10693 Rev 1040 66 D1 E11 99 PC9 I/O FT -MCO2, TIM3_CH4, \nTIM8_CH4, I2C3_SDA, \nI2S_CKIN, UART5_CTS, \nQUADSPI_BK1_IO0, \nSDIO_D1, DCMI_D3, \nEVENTOUT-\n41 67 E2 E12 100 PA8 I/O FT -MCO1, TIM1_CH1, \nI2C3_SCL, USART1_CK, \nOTG_FS_SOF, \nEVENTOUT-\n42 68 F4 D12 101 PA9 I/O FT -TIM1_CH2, I2C3_SMBA, \nSPI2_SCK/I2S2_CK, \nSAI1_SD_B, USART1_TX, \nDCMI_D0, EVENTOUTOTG_FS_VBUS\n43 69 E3 D11 102 PA10 I/O FT -TIM1_CH3, USART1_RX, \nOTG_FS_ID, DCMI_D1, \nEVENTOUT-\n44 70 C1 C12 103 PA11(1)I/O FT -TIM1_CH4, USART1_CTS, \nCAN1_RX, OTG_FS_DM, \nEVENTOUT-\n45 71 E4 B12 104 PA12(1)I/O FT -TIM1_ETR, USART1_RTS, \nSAI2_FS_B, CAN1_TX, \nOTG_FS_DP, EVENTOUT-\n46 72 D2 A12 105 PA13(JTMS-SWDIO) I/O FT -JTMS-SWDIO, \nEVENTOUT-\n- 73 C2 G9 106 VCAP_2 S - - - -\n47 74 B1 G10 107 VSS S - - - -\n48 75 A1 F9 108 VDD S - - - -\n49 76 C3 A11 109 PA14(JTCK-SWCLK) I/O FT -JTCK-SWCLK, \nEVENTOUT-\n50 77 B2 A10 110 PA15(JTDI) I/O FT -JTDI, \nTIM2_CH1/TIM2_ETR, \nHDMI_CEC, \nSPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, \nUART4_RTS, EVENTOUT-Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nDS10693 Rev 10 53/198STM32F446xC/E Pinout and pin description\n6451 78 D3 B11 111 PC10 I/O FT -SPI3_SCK/I2S3_CK, \nUSART3_TX, UART4_TX, \nQUADSPI_BK1_IO1, \nSDIO_D2, DCMI_D8, \nEVENTOUT-\n52 79 D4 B10 112 PC11 I/O FT -SPI3_MISO, USART3_RX, \nUART4_RX, \nQUADSPI_BK2_NCS, \nSDIO_D3, DCMI_D4, \nEVENTOUT-\n53 80 A2 C10 113 PC12 I/O FT -I2C2_SDA, \nSPI3_MOSI/I2S3_SD, \nUSART3_CK, UART5_TX, \nSDIO_CK, DCMI_D9, \nEVENTOUT-\n- 81 B3 E10 114 PD0 I/O FT -SPI4_MISO, \nSPI3_MOSI/I2S3_SD, \nCAN1_RX, FMC_D2, \nEVENTOUT-\n- 82 C4 D10 115 PD1 I/O FT -SPI2_NSS/I2S2_WS, \nCAN1_TX, FMC_D3, \nEVENTOUT-\n54 83 D5 E9 116 PD2 I/O FT -TIM3_ETR, UART5_RX, \nSDIO_CMD, DCMI_D11, \nEVENTOUT-\n- 84 - D9 117 PD3 I/O FT -TRACED1, \nSPI2_SCK/I2S2_CK, \nUSART2_CTS, \nQUADSPI_CLK, \nFMC_CLK, DCMI_D5, \nEVENTOUT-\n- 85 A3 C9 118 PD4 I/O FT -USART2_RTS, FMC_NOE, \nEVENTOUT-\n- 86 - B9 119 PD5 I/O FT -USART2_TX, FMC_NWE, \nEVENTOUT-\n- - - E7 120 VSS S - - - -\n-- -F 7 1 2 1 V D D S-- - -Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nPinout and pin description STM32F446xC/E\n54/198 DS10693 Rev 10- 87 B4 A8 122 PD6 I/O FT -SPI3_MOSI/I2S3_SD, \nSAI1_SD_A, USART2_RX, \nFMC_NWAIT, DCMI_D10, \nEVENTOUT-\n- 88 A4 A9 123 PD7 I/O FT -USART2_CK, \nSPDIFRX_IN0, FMC_NE1, \nEVENTOUT-\n- - - E8 124 PG9 I/O FT -SPDIFRX_IN3, \nUSART6_RX, \nQUADSPI_BK2_IO2, \nSAI2_FS_B, \nFMC_NE2/FMC_NCE3, \nDCMI_VSYNC, \nEVENTOUT-\n- - - D8 125 PG10 I/O FT -SAI2_SD_B, FMC_NE3, \nDCMI_D2, EVENTOUT-\n- - - C8 126 PG11 I/O FT -SPI4_SCK, SPDIFRX_IN0, \nDCMI_D3, EVENTOUT-\n- - - B8 127 PG12 I/O FT -SPI4_MISO, \nSPDIFRX_IN1, \nUSART6_RTS, FMC_NE4, \nEVENTOUT-\n- - - D7 128 PG13 I/O FT -TRACED2, SPI4_MOSI, \nUSART6_CTS, FMC_A24, \nEVENTOUT-\n- - - C7 129 PG14 I/O FT -TRACED3, SPI4_NSS, \nUSART6_TX, \nQUADSPI_BK2_IO3, \nFMC_A25, EVENTOUT-\n- - - - 130 VSS S - - - -\n-- -F 6 1 3 1 V D D S-- - -\n- - - B7 132 PG15 I/O FT -USART6_CTS, \nFMC_SDNCAS, \nDCMI_D13, EVENTOUT-\n55 89 A5 A7 133PB3(JTDO/TRACES\nWO)I/O FT -JTDO/TRACESWO, \nTIM2_CH2, I2C2_SDA, \nSPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, \nEVENTOUT-Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nDS10693 Rev 10 55/198STM32F446xC/E Pinout and pin description\n6456 90 B5 A6 134 PB4(NJTRST) I/O FT -NJTRST, TIM3_CH1, \nI2C3_SDA, SPI1_MISO, \nSPI3_MISO, \nSPI2_NSS/I2S2_WS, \nEVENTOUT-\n57 91 A6 B6 135 PB5 I/O FT -TIM3_CH2, I2C1_SMBA, \nSPI1_MOSI/I2S1_SD, \nSPI3_MOSI/I2S3_SD, \nCAN2_RX, \nOTG_HS_ULPI_D7, \nFMC_SDCKE1, \nDCMI_D10, EVENTOUT-\n58 92 C5 C6 136 PB6 I/O FT -TIM4_CH1, HDMI_CEC, \nI2C1_SCL, USART1_TX, \nCAN2_TX, \nQUADSPI_BK1_NCS, \nFMC_SDNE1, DCMI_D5, \nEVENTOUT-\n59 93 B6 D6 137 PB7 I/O FT -TIM4_CH2, I2C1_SDA, \nUSART1_RX, \nSPDIFRX_IN0, FMC_NL, \nDCMI_VSYNC, \nEVENTOUT-\n60 94 A7 D5 138 BOOT0 I B - - VPP61 95 C6 C5 139 PB8 I/O FT -TIM2_CH1/TIM2_ETR, \nTIM4_CH3, TIM10_CH1, \nI2C1_SCL, CAN1_RX, \nSDIO_D4, DCMI_D6, \nEVENTOUT-\n62 96 C7 B5 140 PB9 I/O FT -TIM2_CH2, TIM4_CH4, \nTIM11_CH1, I2C1_SDA, \nSPI2_NSS/I2S2_WS, \nSAI1_FS_B, CAN1_TX, \nSDIO_D5, DCMI_D7, \nEVENTOUT-\n- 97 - A5 141 PE0 I/O FT -TIM4_ETR, \nSAI2_MCLK_A, \nFMC_NBL0, DCMI_D2, \nEVENTOUT-\n- 98 - A4 142 PE1 I/O FT -FMC_NBL1, DCMI_D3, \nEVENTOUT-Table 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nPinout and pin description STM32F446xC/E\n56/198 DS10693 Rev 1063 99 B7 E6 - VSS S - - - -\n- - B8 E5 143 PDR_ON S - - - -\n64 100 A8 F5 144 VDD S - - - -\n1. PA11, PA12, PB14 and PB15 I/Os are supplied by VDDUSBTable 10. STM32F446xx pin and ball descriptions (continued)\nPin number\nPin name (function \nafter reset)\nPin type\nI/O structure\nNotesAlternate functionsAdditional \nfunctionsLQFP64\nLQFP100 \nWLCSP 81\nUFBGA144\nLQFP144\nSTM32F446xC/E Pinout and pin description\nDS10693 Rev 10 57/198          \nTable 11. Alternate function \nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nAPA0 -TIM2_CH1/\nTIM2_ETRTIM5_CH1 TIM8_ETR - - -USART2_\nCTSUART4_\nTX-- -- - -EVENT\nOUT\nPA1 - TIM2_CH2 TIM5_CH2 - - - -USART2_\nRTSUART4_\nRXQUADSPI_\nBK1_IO3SAI2_\nMCLK_B-- - -EVENT\nOUT\nPA2 - TIM2_CH3 TIM5_CH3 TIM9_CH1 - - -USART2_\nTXSAI2_\nSCK_B-- -- - -EVENT\nOUT\nPA3 - TIM2_CH4 TIM5_CH4 TIM9_CH2 - -SAI1_\nFS_AUSART2_\nRX--OTG_HS_\nULPI_D0-- - -EVENT\nOUT\nPA4 - - - - -SPI1_NSS/I\n2S1_WSSPI3_NSS\n/\nI2S3_WSUSART2_\nCK-- - -OTG_HS_\nSOFDCMI_\nHSYNC-EVENT\nOUT\nPA5 -TIM2_CH1/\nTIM2_ETR-TIM8_\nCH1N-SPI1_SCK/I\n2S1_CK--- -OTG_HS_\nULPI_CK-- - -EVENT\nOUT\nPA6 -TIM1_\nBKINTIM3_CH1TIM8_\nBKIN- SPI1_MISOI2S2_\nMCK- - TIM13_CH1 - - -DCMI_\nPIXCLK-EVENT\nOUT\nPA7 -TIM1_\nCH1NTIM3_CH2TIM8_\nCH1N-SPI1_MOSI\n/\nI2S1_SD- - - TIM14_CH1 - -FMC_\nSDNWE--EVENT\nOUT\nPA8 MCO1 TIM1_CH1 - -I2C3_\nSCL--USART1_\nCK--OTG_FS_\nSOF-- - -EVENT\nOUT\nPA9 - TIM1_CH2 - -I2C3_\nSMBASPI2_SCK\n/I2S2_CKSAI1_\nSD_BUSART1_\nTX- - - - - DCMI_D0 -EVENT\nOUT\nPA10 - TIM1_CH3 - - - - -USART1_\nRX--OTG_FS_\nID- - DCMI_D1 -EVENT\nOUT\nPA11 - TIM1_CH4 - - - - -USART1_\nCTS-C A N 1 _ R XOTG_FS_\nDM-- - -EVENT\nOUT\nPA12 - TIM1_ETR - - - - -USART1_\nRTSSAI2_\nFS_BCAN1_TXOTG_FS_\nDP-- - -EVENT\nOUT\nPA13JTMS-\nSWDIO-- -- - - - - - - -- - -EVENT\nOUT\nPA14JTCK-\nSWCLK-- -- - - - - - - -- - -EVENT\nOUT\nPA15 JTDITIM2_CH1/\nTIM2_ETR--HDMI_\nCECSPI1_NSS/\nI2S1_WSSPI3_\nNSS/\nI2S3_WS-UART4_RT\nS-- -- - -EVENT\nOUT\nPinout and pin description STM32F446xC/E\n58/198 DS10693 Rev 10\nBPB0 - TIM1_CH2N TIM3_CH3TIM8_\nCH2N-- -SPI3_MOSI/\nI2S3_SDUART4_\nCTS-OTG_HS_\nULPI_D1- SDIO_D1 - -EVENT\nOUT\nPB1 - TIM1_CH3N TIM3_CH4TIM8_\nCH3N-- - - - -OTG_HS_\nULPI_D2- SDIO_D2 - -EVENT\nOUT\nPB2 - TIM2_CH4 - - - -SAI1_\nSD_ASPI3_MOSI/\nI2S3_SD-QUADSPI_\nCLKOTG_HS_\nULPI_D4- SDIO_CK - -EVENT\nOUT\nPB3JTDO/\nTRACE\nSWOTIM2_CH2 - -I2C2_\nSDASPI1_SCK\n/I2S1_CKSPI3_SCK\n/\nI2S3_CK-- - -- - - -EVENT\nOUT\nPB4NJTRS\nT- TIM3_CH1 -I2C3_\nSDASPI1_MISOSPI3_\nMISOSPI2_NSS/\nI2S2_WS-- - - - - -EVENT\nOUT\nPB5 - - TIM3_CH2 -I2C1_\nSMBASPI1_MOSI\n/I2S1_SDSPI3_\nMOSI/\nI2S3_SD- - CAN2_RXOTG_HS_\nULPI_D7-FMC_\nSDCKE1DCMI_\nD10-EVENT\nOUT\nPB6 - - TIM4_CH1HDMI_\nCECI2C1_\nSCL--USART1_\nTX-C A N 2 _ T XQUADSPI_\nBK1_NCS-FMC_\nSDNE1DCMI_D5 -EVENT\nOUT\nPB7 - - TIM4_CH2 -I2C1_\nSDA--USART1_\nRXSPDIF_\nRX0-- - F M C _ N LDCMI_\nVSYNC-EVENT\nOUT\nPB8 -TIM2_CH1/\nTIM2_ETRTIM4_CH3TIM10_\nCH1I2C1_\nSCL- - - - CAN1_RX - - SDIO_D4 DCMI_D6 -EVENT\nOUT\nPB9 - TIM2_CH2 TIM4_CH4TIM11_\nCH1I2C1_\nSDASPI2_NSS/\nI2S2_WSSAI1_\nFS_B- - CAN1_TX - - SDIO_D5 DCMI_D7 -EVENT\nOUT\nPB10 - TIM2_CH3 - -I2C2_\nSCLSPI2_SCK/\nI2S2_CKSAI1_\nSCK_AUSART3_\nTX--OTG_HS_\nULPI_D3-- - -EVENT\nOUT\nPB11 - TIM2_CH4 - -I2C2_\nSDA--USART3_\nRXSAI2_\nSD_A-- -- - -EVENT\nOUT\nPB12 - TIM1_BKIN - -I2C2_\nSMBASPI2_NSS/\nI2S2_WSSAI1_\nSCK_BUSART3_\nCK-C A N 2 _ R XOTG_HS_\nULPI_D5-OTG_\nHS_ID--EVENT\nOUT\nPB13 - TIM1_CH1N - - -SPI2_SCK/\nI2S2_CK-USART3_\nCTS-C A N 2 _ T XOTG_HS_\nULPI_D6-- - -EVENT\nOUT\nPB14 - TIM1_CH2N -TIM8_\nCH2N- SPI2_MISO -USART3_\nRTS- TIM12_CH1 - -OTG_\nHS_DM--EVENT\nOUT\nPB15RTC_\nREFINTIM1_CH3N -TIM8_\nCH3N-SPI2_MOSI\n/I2S2_SD- - - TIM12_CH2 - -OTG_\nHS_DP--EVENT\nOUTTable 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nSTM32F446xC/E Pinout and pin description\nDS10693 Rev 10 59/198\nCPC0 - - - - - -SAI1_\nMCLK_B-- -OTG_HS_\nULPI_STP-FMC_\nSDNWE--EVENT\nOUT\nPC1 - - - - -SPI3_MOSI\n/I2S3_SDSAI1_\nSD_ASPI2_MOSI\n/I2S2_SD-- - - - - -EVENT\nOUT\nPC2 - - - - - SPI2_MISO - - - -OTG_HS_\nULPI_DIR-FMC_\nSDNE0--EVENT\nOUT\nPC3 - - - - -SPI2_MOS\nII2S2_SD--- -OTG_HS_\nULPI_NXT-FMC_\nSDCKE0--EVENT\nOUT\nPC4 - - - - - I2S1_MCK - -SPDIF_\nRX2-- -FMC_\nSDNE0--EVENT\nOUT\nPC5 - - - - - - - USART3_RXSPDIF_\nRX3-- -FMC_\nSDCKE0--EVENT\nOUT\nPC6 - - TIM3_CH1 TIM8_CH1FMPI2C1\n_SCLI2S2_MCK - -USART6\n_TX- - - SDIO_D6 DCMI_D0 -EVENT\nOUT\nPC7 - - TIM3_CH2 TIM8_CH2FMPI2C1\n_SDASPI2_SCK/\nI2S2_CKI2S3_MCK SPDIF_RX1USART6\n_RX- - - SDIO_D7 DCMI_D1 -EVENT\nOUT\nPC8TRACE\nD0- TIM3_CH3 TIM8_CH3 - - - UART5_RTSUSART6\n_CK- - - SDIO_D0 DCMI_D2 -EVENT\nOUT\nPC9 MCO2 - TIM3_CH4 TIM8_CH4I2C3_\nSDAI2S_CKIN - UART5_CTS -QUADSPI_\nBK1_IO0- - SDIO_D1 DCMI_D3 -EVENT\nOUT\nPC10 - - - - - -SPI3_SCK\n/I2S3_CKUSART3_TX UART4_TXQUADSPI_\nBK1_IO1- - SDIO_D2 DCMI_D8 -EVENT\nOUT\nPC11 - - - - - -SPI3_\nMISOUSART3_RX UART4_RXQUADSPI_\nBK2_NCS- - SDIO_D3 DCMI_D4 -EVENT\nOUT\nPC12 - - - -I2C2_\nSDA-SPI3_\nMOSI/\nI2S3_SDUSART3_CK UART5_TX - - - SDIO_CK DCMI_D9 -EVENT\nOUT\nP C 1 3 - - - - -- - - - - - - -- -EVENT\nOUT\nP C 1 4 - - - - -- - - - - - - -- -EVENT\nOUT\nP C 1 5 - - - - -- - - - - - - -- -EVENT\nOUTTable 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nPinout and pin description STM32F446xC/E\n60/198 DS10693 Rev 10\nDPD0 - - - - - SPI4_MISOSPI3_\nMOSI/\nI2S3_SD- - CAN1_RX - - FMC_D2 - -EVENT\nOUT\nPD1 - - - - - - -SPI2_NSS/\nI2S2_WS- CAN1_TX - - FMC_D3 - -EVENT\nOUT\nPD2 - - TIM3_ETR - - - - - UART5_RX - - - SDIO_CMDDCMI_\nD11-EVENT\nOUT\nPD3TRACE\nD1-- --SPI2_SCK/\nI2S2_CK-USART2_\nCTS-QUADSPI_\nCLK- - FMC_CLKDCMI_\nD5-EVENT\nOUT\nPD4 - - - - - - -USART2_\nRTS-- - - F M C _ N O E - -EVENT\nOUT\nPD5 - - - - - - -USART2_\nTX-- - - F M C _ N W E - -EVENT\nOUT\nPD6 - - - - -SPI3_\nMOSI/\nI2S3_SDSAI1_\nSD_AUSART2_\nRX-- - -FMC_\nNWAITDCMI_\nD10-EVENT\nOUT\nPD7 - - - - - - -USART2_\nCKSPDIF_\nRX0-- - F M C _ N E 1 - -EVENT\nOUT\nPD8 - - - - - - -USART3_\nTXSPDIF_\nRX1-- - F M C _ D 1 3 - -EVENT\nOUT\nPD9 - - - - - - -USART3_\nRX-- - - F M C _ D 1 4 - -EVENT\nOUT\nPD10 - - - - - - -USART3_\nCK-- - - F M C _ D 1 5 - -EVENT\nOUT\nPD11 - -- -FMPI2C1\n_SMBA--USART3_\nCTS-QUADSPI_\nBK1_IO0SAI2_SD_A - FMC_A16 - -EVENT\nOUT\nPD12 - - TIM4_CH1 -FMPI2C1\n_SCL--USART3_\nRTS-QUADSPI_\nBK1_IO1SAI2_FS_A - FMC_A17 - -EVENT\nOUT\nPD13 - - TIM4_CH2 -FMPI2C1\n_SDA-- - -QUADSPI_\nBK1_IO3SAI2_SCK_A - FMC_A18 - -EVENT\nOUT\nPD14 - - TIM4_CH3 -FMPI2C1\n_SCL-- -SAI2_\nSCK_A-- - F M C _ D 0 - -EVENT\nOUT\nPD15 - - TIM4_CH4 -FMPI2C1\n_SDA-- - -- - - F M C _ D 1 - -EVENT\nOUTTable 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nSTM32F446xC/E Pinout and pin description\nDS10693 Rev 10 61/198\nEPE0 - - TIM4_ETR - - - - - - -SAI2_\nMCLK_A-FMC_\nNBL0DCMI_D2 -EVENT\nOUT\nPE1 - - - - - - - - - - - -FMC_\nNBL1DCMI_D3 -EVENT\nOUT\nPE2TRACE\nCLK-- -- S P I 4 _ S C KSAI1_\nMCLK_A--QUADSPI_\nBK1_IO2-- F M C _ A 2 3 - -EVENT\nOUT\nPE3TRACE\nD0-- -- -SAI1_\nSD_B-- - -- F M C _ A 1 9 - -EVENT\nOUT\nPE4TRACE\nD1-- -- S P I 4 _ N S SSAI1_\nFS_A- - - - - FMC_A20 DCMI_D4 -EVENT\nOUT\nPE5TRACE\nD2- - TIM9_CH1 - SPI4_MISOSAI1_\nSCK_A- - - - - FMC_A21 DCMI_D6 -EVENT\nOUT\nPE6TRACE\nD3- - TIM9_CH2 - SPI4_MOSISAI1_\nSD_A- - - - - FMC_A22 DCMI_D7 -EVENT\nOUT\nPE7 - TIM1_ETR - - - - - - UART5_RX -QUADSPI_\nBK2_IO0-F M C _ D 4 - -EVENT\nOUT\nPE8 - TIM1_CH1N - - - - - - UART5_TX -QUADSPI_\nBK2_IO1-F M C _ D 5 - -EVENT\nOUT\nPE9 - TIM1_CH1 - - - - - - - -QUADSPI_\nBK2_IO2-F M C _ D 6 - -EVENT\nOUT\nPE10 - TIM1_CH2N - - - - - - - -QUADSPI_\nBK2_IO3-F M C _ D 7 - -EVENT\nOUT\nPE11 - TIM1_CH2 - - - SPI4_NSS - - - -SAI2_\nSD_B - FMC_D8 - -EVENT\nOUT\nPE12 - TIM1_CH3N - - - SPI4_SCK - - - -SAI2_\nSCK_B-F M C _ D 9 - -EVENT\nOUT\nPE13 - TIM1_CH3 - - - SPI4_MISO - - - -SAI2_\nFS_B-F M C _ D 1 0 - -EVENT\nOUT\nPE14 - TIM1_CH4 - - - SPI4_MOSI - - - -SAI2_\nMCLK_B-F M C _ D 1 1 - -EVENT\nOUT\nPE15 - TIM1_BKIN - - - - --- -- - F M C _ D 1 2 - -EVENT\nOUTTable 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nPinout and pin description STM32F446xC/E\n62/198 DS10693 Rev 10\nFPF0 - - - -I2C2_\nSDA-- - -- - - F M C _ A 0 - -EVENT\nOUT\nPF1 - -- -I2C2_\nSCL-- - -- - - F M C _ A 1 - -EVENT\nOUT\nPF2 - - - -I2C2_\nSMBA-- - -- - - F M C _ A 2 - -EVENT\nOUT\nPF3 - - - - - -- - -- - - F M C _ A 3 - -EVENT\nOUT\nPF4 - - - - - -- - -- - - F M C _ A 4 - -EVENT\nOUT\nPF5 - - - - - -- - -- - - F M C _ A 5 - -EVENT\nOUT\nPF6 - - -TIM10_\nCH1--SAI1_\nSD_B--QUADSPI_\nBK1_IO3-- - --EVENT\nOUT\nPF7 - - -TIM11_\nCH1--SAI1_\nMCLK_B--QUADSPI_\nBK1_IO2-- - --EVENT\nOUT\nPF8 - - - - - -SAI1_\nSCK_B- - TIM13_CH1QUADSPI_\nBK1_IO0- - --EVENT\nOUT\nPF9 - - - - - -SAI1_\nFS_B- - TIM14_CH1QUADSPI_\nBK1_IO1- - --EVENT\nOUT\nPF10 - - - - - - - - - - - - -DCMI_\nD11-EVENT\nOUT\nPF11 - - - - - - - - - - SAI2_SD_B -FMC_\nSDNRASDCMI_\nD12-EVENT\nOUT\nPF12 - - - - - - - - - - - - FMC_A6 - -EVENT\nOUT\nPF13 - - - -FMPI2C1\n_SMBA-- - -- - - F M C _ A 7 - -EVENT\nOUT\nPF14 - - - -FMPI2C1\n_SCL-- - -- - - F M C _ A 8 - -EVENT\nOUT\nPF15 - - - -FMPI2C1\n_SDA-- - -- - - F M C _ A 9 - -EVENT\nOUTTable 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nSTM32F446xC/E Pinout and pin description\nDS10693 Rev 10 63/198\nGPG0 - - - - - - - - - - - - FMC_A10 - -EVENT\nOUT\nPG1 - - - - - - - - - - - - FMC_A11 - -EVENT\nOUT\nPG2 - - - - - - - - - - - - FMC_A12 - -EVENT\nOUT\nPG3 - - - - - - - - - - - - FMC_A13 - -EVENT\nOUT\nPG4 - - - - - - - - - - - -FMC_A14/\nFMC_BA0--EVENT\nOUT\nPG5 - - - - - - - - - - - -FMC_A15/\nFMC_BA1--EVENT\nOUT\nPG6 - - - - - - - - - -QUADSPI_\nBK1_NCS--DCMI_\nD12-EVENT\nOUT\nPG7 - - - - - - - -USART6_C\nK-- - F M C _ I N TDCMI_\nD13-EVENT\nOUT\nPG8 - - - - - - -SPDIFRX_\nIN2USART6_R\nTS-- -FMC_\nSDCLK--EVENT\nOUT\nPG9 - - - - - - -SPDIFRX_\nIN3USART6_R\nXQUADSPI_\nBK2_IO2SAI2_FS_B -FMC_NE2/\nFMC_NCE3DCMI_\nVSYNC(1) -EVENT\nOUT\nPG10 - - - - - - - - - - SAI2_SD_B - FMC_NE3 DCMI_D2 -EVENT\nOUT\nPG11 - - - - - -SPI4_\nSCKSPDIFRX_\nIN0-- - - - DCMI_D3 -EVENT\nOUT\nPG12 - - - - - -SPI4_\nMISOSPDIFRX_\nIN1USART6_R\nTS-- - F M C _ N E 4 - -EVENT\nOUT\nPG13TRACE\nD2-- -- -SPI4_\nMOSI-USART6_C\nTS-- - F M C _ A 2 4 - -EVENT\nOUT\nPG14TRACE\nD3-- -- -SPI4_\nNSS-USART6_T\nXQUADSPI_\nBK2_IO3-- F M C _ A 2 5 - -EVENT\nOUT\nPG15 - - - - - - - -USART6_C\nTS-- -FMC_\nSDNCASDCMI_\nD13-EVENT\nOUTTable 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nPinout and pin description STM32F446xC/E\n64/198 DS10693 Rev 10\nHPH0 - - - - - - - - - - - - - - -EVENT\nOUT\nPH1 - - - - - - - - - - - - - - -EVENT\nOUT\n1. The DCMI_VSYNC alternate function on PG9 is only available on silicon revision 3.Table 11. Alternate function (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15\nSYS TIM1/2 TIM3/4/5TIM8/9/10/11\nCECI2C1/2/3\n/4/CECSPI1/2/3/4SPI2/3/4/\nSAI1SPI2/3/\nUSART1/2/3\n/UART5/\nSPDIFRXSAI/\nUSART6/\nUART4/5/\nSPDIFRXCAN1/2\nTIM12/13/\n14/\nQUADSPISAI2/\nQUADSPI/\nOTG2_HS/\nOTG1_FSOTG1_FSFMC/\nSDIO/\nOTG2_FSDCMI - SYS\nDS10693 Rev 10 65/198STM32F446xC/E Memory mapping\n695 Memory mapping\nThe memory map is shown in Figure  15.\nFigure 15. Memory map \nMS33841V1512-Mbyte\nBlock 7\nCortex-M4\nInternal \nperipherals\n512-Mbyte\nBlock 6\nFMC\n512-Mbyte\nBlock 4\nFMC bank 3 \nand QuadSPI\n0x0000 00000x1FFF FFFF0x2000 00000x3FFF FFFF0x4000 00000x5FFF FFFF0x6000 00000x7FFF FFFF0x8000 00000x9FFF FFFF0xA000 00000xCFFF FFFF0xD000 00000xDFFF FFFF0xE000 00000xFFFF FFFF\nSRAM (16 KB aliased\nBy bit-bandingReserved\n0x2000 0000 - 0x2001 BFFF0x2001 C000 - 0x2001 FFFF0x2003 0000 - 0x3FFF FFFF\n0x4000 0000Reserved\n0x4000 7FFF0x4000 8000 - 0x4000 FFFF0x4001 0000Reserved 0x5006 0C00 - 0x5FFF FFFFAHB30x6000 0000 - 0xDFFF FFFF\nAHB2\nSRAM (112 KB aliased\nBy bit-banding0x5006 0BFF\n0x5000 0000\n0x2002 0000 - 0x2002 FFFF\nAPB1APB20x4001 6BFF0x4001 6C00 - 0x4001 FFFF Reserved0x4008 0000 - 0x4FFF FFFF\n0x4007 FFFF\nAHB1Reserved\nFlash memory0x0820 0000 - 0x0FFF FFFF0x1FFF 0000 - 0x1FFF 7A0F0x1FFF C000 - 0x1FFF C00F\n0x0800 0000 - 0x081F FFFF  \n0x0020 0000 - 0x07FF FFFF\n0x0000 0000 - 0x001F FFFFSystem memory\nReserved\nReserved\nAliased to Flash, system\nmemory or SRAM depending\non the BOOT pinsOption BytesReserved 0x1FFF C008 - 0x1FFF FFFF\n0x1FFF 7A10 - 0x1FFF 7FFF Reserved\n0x1000 0000 - 0x1000 FFFFReserved 0x1001 0000 - 0x1FFE BFFF0x1FFE C000 - 0x1FFE C00F Option bytesReserved 0x1FFE C008 - 0x1FFE FFFF0x4002 0000Cortex-M4 internal \nperipherals0xE000 0000 - 0xE00F FFFFReserved 0xE010 0000 - 0xFFFF FFFF\n512-Mbyte\nBlock 5\nFMC/QuadSPI\n512-Mbyte\nBlock 3\nFMC bank 1 \n512-Mbyte\nBlock 2\nPeripherals\n512-Mbyte\nBlock 1\nSRAM\n512-Mbyte\nBlock 0\nSRAMReserved\nReserved\nMemory mapping STM32F446xC/E\n66/198 DS10693 Rev 10          Table 12. STM32F446xC/E register boundary addresses(1) \nBus Boundary address Peripheral\n- 0xE00F FFFF - 0xFFFF FFFF Reserved\nCortex-M4 0xE000 0000 - 0xE00F FFFF Cortex-M4 internal peripherals\nAHB30xD000 0000 - 0xDFFF FFFF FMC bank 6\n0xC000 0000 - 0xCFFF FFFF FMC bank 5\n0xA000 2000 - 0x0xBFFF FFFF Reserved\n0xA000 1000 - 0x0xA000 1F FF QuadSPI control register\n0xA000 0000 - 0xA000 0FFF FMC control register\n0x9000 0000 - 0x9FFF FFFF QuadSPI0x8000 0000 - 0x8FFF FFFF FMC bank 3\n0x7000 0000 - 0x0x7FFF FFFF Reserved\n0x6000 0000 - 0x6FFF FFFF FMC bank 1\n- 0x5006 0C00- 0x5FFF FFFF Reserved\nAHB20x5006 0800- 0x500F 07FF Reserved\n0x5005 0400 - 0x5006 07FF Reserved\n0x5005 0000 - 0x5005 03FF DCMI\n0x5004 0000- 0x5004 FFFF Reserved\n0x5000 0000 - 0X5003 FFFF USB OTG FS\nDS10693 Rev 10 67/198STM32F446xC/E Memory mapping\n69- 0x4008 0000- 0x4FFF FFFF Reserved\nAHB10x4004 0000 - 0x4007 FFFF USB OTG HS\n0x4002 BC00- 0x4003 FFFF\nReserved0x4002 B000 - 0x4002 BBFF\n0x4002 9400 - 0x4002 AFFF\n0x4002 9000 - 0x4002 93FF\n0x4002 8C00 - 0x4002 8FFF\n0x4002 8800 - 0x4002 8BFF\n0x4002 8400 - 0x4002 87FF\n0x4002 8000 - 0x4002 83FF\n0x4002 6800 - 0x4002 7FFF\n0x4002 6400 - 0x4002 67FF DMA2\n0x4002 6000 - 0x4002 63FF DMA1\n0X4002 5000 - 0X4002 5FFF Reserved\n0x4002 4000 - 0x4002 4FFF BKPSRAM\n0x4002 3C00 - 0x4002 3FFF Flash interface register\n0x4002 3800 - 0x4002 3BFF RCC\n0X4002 3400 - 0X4002 37FF Reserved\n0x4002 3000 - 0x4002 33FF CRC\n0x4002 2C00 - 0x4002 2FFF\nReserved0x4002 2800 - 0x4002 2BFF\n0x4002 2400 - 0x4002 27FF\n0x4002 2000 - 0x4002 23FF\n0x4002 1C00 - 0x4002 1FFF GPIOH\n0x4002 1800 - 0x4002 1BFF GPIOG\n0x4002 1400 - 0x4002 17FF GPIOF0x4002 1000 - 0x4002 13FF GPIOE\n0X4002 0C00 - 0x4002 0FFF GPIOD\n0x4002 0800 - 0x4002 0BFF GPIOC\n0x4002 0400 - 0x4002 07FF GPIOB\n0x4002 0000 - 0x4002 03FF GPIOATable 12. STM32F446xC/E register boundary addresses(1) (continued)\nBus Boundary address Peripheral\nMemory mapping STM32F446xC/E\n68/198 DS10693 Rev 10- 0x4001 6C00- 0x4001 FFFF\nReserved\nAPB20x4001 6800 - 0x4001 6BFF\n0x4001 5C00 - 0x4001 5FFF SAI2\n0x4001 6000 - 0x4001 67FF Reserved\n0x4001 5800 - 0x4001 5BFF SAI1\n0x4001 5400 - 0x4001 57FF\nReserved 0x4001 5000 - 0x4001 53FF\n0x4001 4C00 - 0x4001 4FFF\n0x4001 4800 - 0x4001 4BFF TIM11\n0x4001 4400 - 0x4001 47FF TIM10\n0x4001 4000 - 0x4001 43FF TIM9\n0x4001 3C00 - 0x4001 3FFF EXTI\n0x4001 3800 - 0x4001 3BFF SYSCFG\n0x4001 3400 - 0x4001 37FF SPI40x4001 3000 - 0x4001 33FF SPI1\n0x4001 2C00 - 0x4001 2FFF SDIO\n0x4001 2400 - 0x4001 2BFF Reserved\n0x4001 2000 - 0x4001 23FF ADC1 - ADC2 - ADC3\n0x4001 1800 - 0x4001 1FFF Reserved\n0x4001 1400 - 0x4001 17FF USART60x4001 1000 - 0x4001 13FF USART1\n0x4001 0800 - 0x4001 0FFF Reserved\n0x4001 0400 - 0x4001 07FF TIM80x4001 0000 - 0x4001 03FF TIM1Table 12. STM32F446xC/E register boundary addresses(1) (continued)\nBus Boundary address Peripheral\nDS10693 Rev 10 69/198STM32F446xC/E Memory mapping\n69- 0x4000 8000- 0x4000 FFFF\nReserved\nAPB10x4000 7C00 - 0x4000 7FFF\n0x4000 7800 - 0x4000 7BFF\n0x4000 7400 - 0x4000 77FF DAC\n0x4000 7000 - 0x4000 73FF PWR\n0x4000 6C00 - 0x4000 6FFF HDMI-CEC\n0x4000 6800 - 0x4000 6BFF CAN2\n0x4000 6400 - 0x4000 67FF CAN1\n0x4000 6000 - 0x4000 63FF FMPI2C1\n0x4000 5C00 - 0x4000 5FFF I2C3\n0x4000 5800 - 0x4000 5BFF I2C2\n0x4000 5400 - 0x4000 57FF I2C1\n0x4000 5000 - 0x4000 53FF UART5\n0x4000 4C00 - 0x4000 4FFF UART4\n0x4000 4800 - 0x4000 4BFF USART3 \n0x4000 4400 - 0x4000 47FF USART2\n0x4000 4000 - 0x4000 43FF SPDIFRX\n0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3\n0x4000 3800 - 0x4000 3BFF SPI2 / I2S2\n0x4000 3400 - 0x4000 37FF Reserved\n0x4000 3000 - 0x4000 33FF IWDG\n0x4000 2C00 - 0x4000 2FFF WWDG\n0x4000 2800 - 0x4000 2BFF RTC & BKP Registers\n0x4000 2400 - 0x4000 27FF Reserved\n0x4000 2000 - 0x4000 23FF TIM14\n0x4000 1C00 - 0x4000 1FFF TIM13\n0x4000 1800 - 0x4000 1BFF TIM12\n0x4000 1400 - 0x4000 17FF TIM7\n0x4000 1000 - 0x4000 13FF TIM6\n0x4000 0C00 - 0x4000 0FFF TIM5\n0x4000 0800 - 0x4000 0BFF TIM4\n0x4000 0400 - 0x4000 07FF TIM30x4000 0000 - 0x4000 03FF TIM2\n1. The grey color is used for reserved boundary addresses.Table 12. STM32F446xC/E register boundary addresses(1) (continued)\nBus Boundary address Peripheral\nElectrical characteristics STM32F446xC/E\n70/198 DS10693 Rev 106 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean ± 3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the \n1.7 V \uf0a3\uf020\uf020VDD \uf0a3\uf020\uf0203.6 V voltage range). They are given only  as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean ± 2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  16.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  17.\n          \nFigure 16. Pin loading conditions Figure 17. Pin input voltage\nMS19011V2C = 50 pFMCU pin\nMS19010V2MCU pin\nVIN\nDS10693 Rev 10 71/198STM32F446xC/E Electrical characteristics\n1716.1.6 Power supply scheme\nFigure 18. Power supply scheme \n1. VDDA and VSSA must be connected to VDDand VSS, respectively.\n2. VDDUSB  is a dedicated independent USB power supply for the on-chip full-speed OTG PHY module and \nassociated DP/DM GPIOs. Its value is independent from the VDD and VDDA values, but must be the last \nsupply to be provided and the first to disappear. If VDD is different from VDDUSB  and only one on-chip OTG \nPHY is used, the second OTG PHY GPIOs (DP/DM) are still supplied at VDDUSB  (3.3V).\n3. VDDUSB  is available only on WLCS P81, UFBGA144 and LQFP144 pac kages. For packages where VDDUSB  \npin is not available, it is internally connected to VDD.\n4. VCAP_2  pad is not available on LQFP64.\nCaution: Each power supply pair (e.g. VDD/VSS, VDDA/VSSA) must be decoupled with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or \nbelow, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filterin g capacitors to reduce PCB size or cost. \nThis might cause incorrect operation of the device.MSv33072V1Backup circuitry\n(OSC32K,RTC,\nWakeup logic\nBackup registers,\nbackup RAM)\nKernel logic \n(CPU, digital \n& RAM)  \nAnalog:\nRCs, \nPLL,..Power switchV\nBAT\nGPIOsOUT\nIN\n12 × 100 nF\n+ 1 × 4.7 μFVBAT =\n1.65 to 3.6V\nVoltage \nregulator\nVDDA\nADC\nLevel shifterIO\nLogic\nVDD\n100 nF\n+ 1 μFFlash memoryVCAP_1\nVCAP_2 2 × 2.2 μF\nBYPASS_REG\nPDR_ONReset \ncontrollerVDD\n1/2/...11/12\nVSS\n1/2/...11/12\nVDD\nVREF+\nVREF-\nVSSAVREF\n100 nF\n+ 1 μFOTG\nFS\nPHYVDDUSB(2)\n100 nF\n+ 1 μFVDDUSB(2)\nElectrical characteristics STM32F446xC/E\n72/198 DS10693 Rev 106.1.7 Current consumption measurement\nFigure 19. Current consum ption measurement scheme\n6.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  13, Table  14, and Table  15 \nmay cause permanent damage to the device. These are stress ratings only and functional \noperation of the device at these conditions is  not implied. Exposure to maximum rating \nconditions for extend ed periods may affect device reliability.\nDevice mission profile (application condit ions) is compliant with JEDEC JESD47 \nQualification Standard, ex tended mission profiles are available on demand.\n           MSv36557V1VBAT\nVDD\nVDDAIDD_VBAT\nIDD\nVDDUSB\nTable 13. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage (including VDDA, VDD, \nVDDUSB and VBAT)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.–0.3 4.0\nV\nVINInput voltage on FT & FTf pins(2)\n2. VIN maximum value must always be respected. Refer to Table 14  for the values of the maximum allowed \ninjected current.VSS–0.3 VDD+4.0\nInput voltage on TTa pins VSS–0.3 4.0\nInput voltage on any other pin VSS–0.3 4.0\nInput voltage on BOOT0 pin VSS 9.0\n|\uf044VDDx| Variations between different VDD power pins - 50\nmV\n|VSSX \uf02dVSS| Variations between all the different ground pins - 50\nVESD(HBM) Electrostatic discharge voltage (human body model) see Section 6.3.15 -\nDS10693 Rev 10 73/198STM32F446xC/E Electrical characteristics\n171           \n          Table 14. Current characteristics\nSymbol Ratings  Max. Unit\n\uf053IVDD Total current into sum of all VDD power lines (source)(1)240\nmA\uf053\uf020IVSS Total current out of sum of all VSS ground lines (sink)(1)- 240\n\uf053\uf020IVDDUSB Total current into VDDUSB power line (source) 25\nIVDD Maximum current into each VDD power pin (source)(1)100\nIVSS Maximum current out of each VSS ground pin (sink)(1)- 100\nIIOOutput current sunk by any I/O and control pin 25\nOutput current sourced by any  I/Os and control pin - 25\n\uf053IIOTotal output current sunk by sum of all I/Os and control pins (2)120\nTotal output current sunk by sum of all USB I/Os 25\nTotal output current sourced by sum of all I/Os and control pins(2)-120\nIINJ(PIN)Injected current on FT, FTf, RST and B pins –5/+0(3)\nInjected current on TTa pins ±5(4)\n\uf053IINJ(PIN) Total injected current (sum of all I/O and control pins)(5)±25\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to t he external power supply, in the \npermitted range.\n2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referrin g to high pin count LQFP packages.\n3. Positive injection is not possible on these I/Os and d oes not occur for input voltages lower than the specified \nmaximum value.\n4. A positive injection is induced by VIN>VDDA while a negative injection is induced by VIN<VSS. IINJ(PIN) must \nnever be exceeded. Refer to Table 13  for the maximum allowed input voltage value.\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the positive and \nnegative injected currents (instantaneous values).\nTable 15. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 125 °C\nElectrical characteristics STM32F446xC/E\n74/198 DS10693 Rev 106.3 Operating conditions\n6.3.1 General operating conditions\n          Table 16. General operating conditions \nSymbol Parameter  Conditions(1)Min Typ Max Unit\nfHCLK Internal AHB clock frequencyPower Scale 3 (VOS[1:0] bits in \nPWR_CR register = 0x01), Regulator ON, over-drive OFF0- 1 2 0\nMHzPower Scale 2 (VOS[1:0] bits \nin PWR_CR register = 0x10), Regulator ONOver-\ndrive OFF\n0 -1 4 4\nOver-\ndrive ON-1 6 8\nPower Scale 1 (VOS[1:0] bits \nin PWR_CR register= 0x11), \nRegulator ONOver-\ndrive \nOFF\n0-1 6 8\nOver-\ndrive \nON-1 8 0\nf\nPCLK1 Internal APB1 clock frequencyOver-drive OFF 0 - 42\nOver-drive ON 0 - 45\nfPCLK2 Internal APB2 clock frequencyOver-drive OFF 0 - 84\nOver-drive ON 0 - 90\nDS10693 Rev 10 75/198STM32F446xC/E Electrical characteristics\n171VDD Standard operating voltage - 1.7(2)-3 . 6\nVVDDA(3)(4)Analog operating voltage\n(ADC limited to 1.2 M samples)\nMust be the same potential as VDD(5)1.7(2)-2 . 4\nAnalog operating voltage\n(ADC limited to 2.4 M samples)2.4 - 3.6\nVBAT Backup operating voltage - 1.65 - 3.6\nVDDUSBUSB supply voltage (supply \nvoltage for PA11,PA12, PB14 \nand PB15 pins)USB not used 1.7 - 3.6\nUSB used 3 - 3.6\nV12Regulator ON: 1.2 V internal \nvoltage on VCAP_1 /VCAP_2 pinsPower Scale 3 ((VOS[1:0] bits in \nPWR_CR register = 0x01), 120 MHz \nHCLK max frequency1.08 1.14 1.20\nPower Scale 2 ((VOS[1:0] bits in \nPWR_CR register = 0x10), 144 MHz \nHCLK max frequency with over-drive OFF or 168 MHz with over-drive ON1.20 1.26 1.32\nPower Scale 1 ((VOS[1:0] bits in \nPWR_CR register = 0x11), 168 MHz HCLK max frequency with over-drive \nOFF or 180 MHz with over-drive ON1.26 1.32 1.40\nRegulator OFF: 1.2 V external \nvoltage must be supplied from \nexternal regulator on V\nCAP_1 /VCAP_2 pins(6)Max frequency 120 MHz 1.10 1.14 1.20\nMax frequency 144 MHz 1.20 1.26 1.32\nMax frequency 168 MHz 1.26 1.32 1.38\nVINInput voltage on RST, FTf and \nFT pins(7)2 V \uf0a3\uf020VDD \uf0a3\uf0203.6 V –0.3 - 5.5\nV1.7\uf020V \uf0a3\uf020\uf020VDD \uf0a3\uf020\uf0202 V –0.3 - 5.2\nInput voltage on TTa pins - –0.3 - VDDA+0.3\nInput voltage on BOOT0 pin - 0 - 9\nPDPower dissipation at TA = 85 °C \nfor suffix 6 or TA = 105 °C for \nsuffix 7(8)LQFP64 - - 345\nmWWLCSP81 - - 417\nLQFP100 - - 476LQFP 144 - - 606\nUFBGA144 (7x7) - - 392\nUFBGA144(10x10) - - 417\nT\nA Ambient temperature for 6 suffix \nversionMaximum power dissipation –40 - 85\n°C\nLow power dissipation(9)–40 - 105\nAmbient temperature for 7 suffix \nversionMaximum power dissipation –40 - 105\n°C\nLow power dissipation(9)–40 - 125\nTJ Junction temperature range6 suffix version –40 - 105\n°C\n7 suffix version –40 - 125Table 16. General operating conditions (continued)\nSymbol Parameter  Conditions(1)Min Typ Max Unit\nElectrical characteristics STM32F446xC/E\n76/198 DS10693 Rev 10          \n6.3.2 VCAP_1 / VCAP_2 external capacitor\nStabilization for the main regu lator is achieved by connec ting external  capacitor CEXT to the \nVCAP_1 and VCAP_2 pins. For packages supporting only 1 VCAP pin, the two CEXT \ncapacitors are replaced by  a single capacitor. CEXT is specified in Table  18. 1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V.\n2. VDD/VDDA minimum value of 1.7 V is obtained with the use of an external power suppl y supervisor (refer to Section 3.16.2: \nInternal reset OFF ).\n3. When the ADC is used, refer to Table 74: ADC characteristics .\n4. If VREF+ pin is present, it must res pect the following condition: VDDA-VREF+ < 1.2 V.\n5. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and \nVDDA can be tolerated during power-up and power-down operation.\n6. The over-drive mode is not supported when the internal regulator is OFF.\n7. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled8. If T\nA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.\n9. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.\nTable 17. Limitations depending on the operating power supply range\nOperating \npower supply \nrangeADC operationMaximum Flash \nmemory access \nfrequency with \nno wait states \n(fFlashmax )Maximum HCLK \nfrequency vs Flash \nmemory wait states \n(1)(2)I/O operationPossible Flash \nmemory \noperations\nVDD =1.7 to \n2.1 V(3)Conversion time \nup to 1.2 Msps20 MHz(4)168 MHz with 8 wait \nstates and over-drive \nOFF– No I/O \ncompensation8-bit erase and \nprogram operations only\nV\nDD = 2.1 to \n2.4 VConversion time \nup to 1.2 Msps22 MHz180 MHz with 8 wait \nstates and over-drive \nON– No I/O \ncompensation16-bit erase and \nprogram operations\nV\nDD = 2.4 to \n2.7 VConversion time \nup to 2.4 Msps 24 MHz 180 MHz with 7 wait \nstates and over-drive \nON– I/O \ncompensation works16-bit erase and \nprogram operations\nV\nDD = 2.7 to \n3.6 V(5)Conversion time \nup to 2.4 Msps 30 MHz180 MHz with 5 wait \nstates and over-drive \nON– I/O \ncompensation works32-bit erase and \nprogram operations\n1. Applicable only when the code is  executed from Flash memory. When the code is  executed from RAM, no wait state is \nrequired.\n2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the \nexecution speed from Flash memory since the ART accelera tor enables to achieve a performance equivalent to 0 wait \nstate program execution.\n3. VDD/VDDA minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.16.2: \nInternal reset OFF ).\n4. Prefetch is not available.\n5. The voltage range for USB full speed  PHYs can drop down to 2. 7 V. However the electrical characteristics of D- and D+ \npins are degraded between 2.7 and 3 V.\nDS10693 Rev 10 77/198STM32F446xC/E Electrical characteristics\n171Figure 20. External capacitor CEXT\n1. Legend: ESR is the equivalent series resistance.\n          \n6.3.3 Operating conditi ons at power-up / powe r-down (regulator ON)\nSubject to general operating conditions for TA.\n          \n6.3.4 Operating conditi ons at power-up / powe r-down (regulator OFF)\nSubject to general operating conditions for TA.\n          Table 18. VCAP_1 / VCAP_2 operating conditions(1)\n1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and can be \nreplaced by two 100 nF  decoupling capacitors.Symbol Parameter Conditions\nCEXT Capacitance of external capacitor 2.2 µF\nESR ESR of external capacitor < 2 Ω\nCEXT Capacitance of external capacitor with a single VCAP pin available 4.7 µF\nESR ESR of external capacitor with a single VCAP pin available < 1 ΩMS19044V2ESR\nR LeakC\nTable 19. Operating conditions at power-up/power-down (regulator ON)\nSymbol Parameter Min Max\ntVDDVDD rise time rate 20 \uf0a5\nVDD fall time rate 20 \uf0a5\nTable 20. Operating conditions at pow er-up / power-down (regulator OFF)(1)\n1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD drops below \n1.08 V.Symbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate Power-up 20 \uf0a5\nµs/VVDD fall time rate Power-down 20 \uf0a5\ntVCAPVCAP_1  and VCAP_2 rise time rate Power-up 20 \uf0a5\nVCAP_1  and VCAP_2  fall time rate Power-down 20 \uf0a5\nElectrical characteristics STM32F446xC/E\n78/198 DS10693 Rev 106.3.5 Reset and power control block characteristics\nThe parameters given in Table  21 are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table  16.\n           Table 21.  reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPVDProgrammable voltage \ndetector level selectionPLS[2:0]=000 (rising edge) 2.09 2.14 2.19 V\nPLS[2:0]=000 (falling edge) 1.98 2.04 2.08 V\nPLS[2:0]=001 (rising edge) 2.23 2.30 2.37 VPLS[2:0]=001 (falling edge) 2.13 2.19 2.25 V\nPLS[2:0]=010 (rising edge) 2.39 2.45 2.51 V\nPLS[2:0]=010 (falling edge) 2.29 2.35 2.39 VPLS[2:0]=011 (rising edge) 2.54 2.60 2.65 V\nPLS[2:0]=011 (falling edge) 2.44 2.51 2.56 V\nPLS[2:0]=100 (rising edge) 2.70 2.76 2.82 V\nPLS[2:0]=100 (falling edge) 2.59 2.66 2.71 V\nPLS[2:0]=101 (rising edge) 2.86 2.93 2.99 VPLS[2:0]=101 (falling edge) 2.65 2.84 3.02 V\nPLS[2:0]=110 (rising edge) 2.96 3.03 3.10 V\nPLS[2:0]=110 (falling edge) 2.85 2.93 2.99 VPLS[2:0]=111 (rising edge) 3.07 3.14 3.21 V\nPLS[2:0]=111 (falling edge) 2.95 3.03 3.09 V\nV\nPVDhyst(1)PVD hysteresis - - 100 - mV\nVPOR/PDRPower-on/power-down \nreset thresholdFalling edge 1.60 1.68 1.76 V\nRising edge 1.64 1.72 1.80 V\nVPDRhyst(1)PDR hysteresis - - 40 - mV\nVBOR1Brownout level 1 \nthresholdFalling edge 2.13 2.19 2.24 V\nRising edge 2.23 2.29 2.33 V\nVBOR2Brownout level 2 \nthresholdFalling edge 2.44 2.50 2.56 V\nRising edge 2.53 2.59 2.63 V\nVBOR3Brownout level 3 \nthresholdFalling edge 2.75 2.83 2.88 V\nRising edge 2.85 2.92 2.97 V\nVBORhyst(1)BOR hysteresis - - 100 - mV\nTRSTTEMPO(1)(2) POR reset temporization - 0.5 1.5 3.0 ms\nDS10693 Rev 10 79/198STM32F446xC/E Electrical characteristics\n1716.3.6 Over-drive switching characteristics\nWhen the over-drive mode switches from enabl ed to disabled or disabled to enabled, the \nsystem clock is stalled during the internal voltage set-up.\nThe over-drive switching c haracteristics are given in Table  22. They are sbject to general \noperating conditions for TA.\n          \n6.3.7 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure  19.\nAll the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consum ption equivalent to CoreMark code.IRUSH(1)InRush current on \nvoltage regulator power-\non (POR or wakeup from Standby)- - 160 200 mA\nE\nRUSH(1)InRush energy on \nvoltage regulator power-on (POR or wakeup from \nStandby)V\nDD = 1.7 V, TA = 105 °C, \nIRUSH = 171 mA for 31 µs-- 5 . 4 µ C\n1. Guaranteed based on test during characterization.\n2. The reset temporization is measured from  the power-on (POR reset or wakeup from VBAT) to the instant \nwhen first instruction is read by the user application code.Table 21.  reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 22. Over-drive switching characteristics(1)\nSymbol Parameter Conditions Min Typ Max Unit\nTod_swenOver_drive switch \nenable timeHSI - 45 -\nµsHSE max for 4 MHz \nand min for 26 MHz45 - 100\nExternal HSE \n50 MHz- 40 -\nTod_swdisOver_drive switch disable timeHSI - 20 -\nHSE max for 4 MHz \nand min for 26 MHz.20 - 80\nExternal HSE \n50 MHz- 15 -\n1. Guaranteed based on test during characterization.\nElectrical characteristics STM32F446xC/E\n80/198 DS10693 Rev 10Typical and maximum current consumption\nThe MCU is placed under the following conditions:\n\uf0b7 All I/O pins are in input mo de with a static value at VDD or VSS (no load).\n\uf0b7 All peripherals are disabled except  if it is explicitly mentioned.\n\uf0b7 The Flash memory access time is adjusted both to fHCLK  frequency and VDD range \n(see Table 17 ).\n\uf0b7 Regulator ON\n\uf0b7 The voltage scaling and over-drive mode are adjusted to fHCLK  frequency as follows:\n– Scale 3 for fHCLK  \uf0a3\uf020120 MHz\n– Scale 2 for 120 MHz < fHCLK  \uf0a3 144 MHz\n– Scale 1 for 144 MHz < fHCLK  \uf0a3 180 MHz. The over-drive is only ON at 180 MHz.\n\uf0b7 The system clock is HCLK, fPCLK1 = fHCLK /4, and fPCLK2  = fHCLK /2. \n\uf0b7 External clock frequency is 8 MHz and PLL is ON when fHCLK  is higher than 16 MHz.\n\uf0b7 Flash is enabled except if ex plicitly mentioned as disable.\n\uf0b7 The maximum values are obtained for VDD = 3.6 V and a maximum ambient \ntemperature (TA), and the typical values for TA= 25 °C and VDD = 3.3 V unless \notherwise specified.\nDS10693 Rev 10 81/198STM32F446xC/E Electrical characteristics\n171          Table 23. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator enabled except prefetch) or RAM(1) \nSymbol Parameter Conditions fHCLK (MHz) TypMax(2)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply \ncurrent in RUN modeExternal clock, \nPLL ON, \uf020\nall peripherals enabled\n(3)(4)180 72 83.0(5)100.0 110.0(5)\nmA168 65 71.0 95.3 101.0\n150 59 63.6 85.4 100.8\n144(6)54 58.4 78.8 91.2\n120 40 44.9 62.1 73.2\n90 30 35.3 50.7 60.0\n60 21 25.5 39.2 46.830 12 16.2 28.1 36.0\n25 10 14.41 26.17 32.4\nHSI, PLL OFF, \uf020\nall peripherals \nenabled16 6 11.4 23.1 25.2\n8 3 9.5 20.3 22.5\n4 2.3 8.3 18.9 21.12 1.8 7.7 18.1 20.5\nExternal clock, \nPLL ON, \uf020\nall peripherals \ndisabled\n(3)180 32 42.0(5)59.0 75.0(5)\n168 29 35.5 51.4 55.7\n150 26 31.5 47.8 51.9\n144(6)24 29.2 44.7 48.6\n120 18 23.3 36.8 40.4\n90 14 19.0 31.8 35.1\n60 10 14.7 26.9 29.9\n30 6 10.7 22.1 24.925 5 9.96 21.24 24.02\nHSI, PLL OFF, \uf020\nall peripherals \ndisabled\n(3)16 3 8.7 18.9 21.9\n8 2 8.1 17.8 20.94 1.7 7.64 17.23 20.32\n2 1.4 7.4 16.94 20.03\n1. Code and data processing running from SRAM1 using boot pins.\n2. Guaranteed based on test during characterization.3. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI ar e ON, an additional power consumption has \nto be considered.\n4. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 mA per ADC \nfor the analog part.\n5. Tested in production.6. Overdrive OFF\nElectrical characteristics STM32F446xC/E\n82/198 DS10693 Rev 10          Table 24. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator enabled with prefetch) or RAM(1) \nSymbol Parameter Conditions fHCLK (MHz) TypMax(2)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply \ncurrent in Run modeExternal clock, \nPLL ON, \uf020\nall peripherals enabled\n(3)(4)180 86 93.0 115.0 125.0\nmA168(5)79 85.1 111.2 117.7\n150 73 79.6 104.8 111.2\n144(5)68 73.5 97.3 103.3\n120 54 59.3 79.7 84.7\n90 42 47.23 65.50 70.10\n60 29 33.7 49.5 53.430 16 20.8 34.0 37.4\n25 13 18.4 31.2 34.5\nHSI, PLL OFF, \uf020\nall peripherals \nenabled\n(3)(4)16 8 13.8 25.0 28.3\n8 5 10.8 21.1 24.2\n4 3.0 9.1 18.9 22.02 2.1 8.1 17.8 20.9\nExternal clock, \nPLL ON, \uf020\nall peripherals \ndisabled\n(3)180 46 55.0 75.0 86.0\n168 43 49.6 67.5 72.6150 41 48.2 65.8 70.8\n144\n(5)38 43.6 61.9 66.8\n120 32 37.3 53.7 58.0\n90 26 30.7 46.0 50.0\n60 18 22.8 36.4 40.1\n30 10 14.9 27.1 30.225 9 13.55 25.40 28.54\nHSI, PLL OFF, \uf020\nall peripherals \ndisabled\n(3)16 5 11.1 21.8 25.0\n8 3 9.5 19.4 22.54 2.4 8.34 18.10 21.17\n2 1.8 7.77 17.39 20.50\n1. Code and data processing running from SRAM1 using boot pins.\n2. Guaranteed based on test during characterization.3. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI ar e ON, an additional power consumption \nhas to be considered.\n4. When the ADC is ON (ADON bit set in the ADC_CR2 register ), add an additional power consumption of 1.6 mA per ADC \nfor the analog part.\n5. Overdrive OFF\nDS10693 Rev 10 83/198STM32F446xC/E Electrical characteristics\n171          Table 25. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator disabled) \nSymbol Parameter Conditions fHCLK  (MHz) TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply \ncurrent in RUN modeExternal clock, \nPLL ON,\uf020\nall peripherals enabled\n(2)(3)180 81 89.0 110.0 120.0\nmA168(4)74 80.2 105.7 112.0\n150 69 74.9 99.5 105.6\n144(4)63 69.3 92.4 98.1\n120 51 56.3 76.1 81.1\n90 40 45.32 63.19 67.63\n60 28 33.1 48.7 52.630 16 20.8 34.0 37.4\n25 13 18.4 31.2 34.5\nExternal clock, \nPLL ON,\uf020\nall peripherals \ndisabled\n(2)(3)16 8 13.8 25.0 28.2\n8 5 10.8 21.1 24.2\n4 3.0 9.1 19.0 22.02 2.1 8.1 17.9 20.9\n180 41 47.0 69.0 79.0\n168 38 43.2 61.9 67.1150 37 41.8 60.3 65.4\n144\n(4)34 39.3 56.9 61.6\n120 29 34.3 50.2 54.4\nHSI, PLL OFF, \uf020\nall peripherals \ndisabled(3)90 24 28.8 43.6 47.5\n60 17 22.0 35.6 39.2\n30 10 14.8 27.0 30.125 8 13.51 25.36 28.47\nHSI, PLL OFF, \uf020\nall peripherals \ndisabled\n(3)16 5 11.1 21.8 24.9\n8 3 9.5 19.4 22.54 2.3 8.35 18.12 21.17\n2 1.8 7.78 17.42 20.51\n1. Guaranteed based on test during charac terization unless otherwise specified.\n2. When analog peripheral blocks such as ADCs , DACs, HSE, LSE, HSI, or LSI are ON , an additional power consumption has \nto be considered.\n3. When the ADC is ON (ADON bit set in the ADC_CR2 register),  add an additional power consumption of 1.6 mA per ADC for \nthe analog part.\n4. Overdrive OFF\nElectrical characteristics STM32F446xC/E\n84/198 DS10693 Rev 10          Table 26. Typical and maximum current consumption in Sleep mode(1) \nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply\uf020\ncurrent in \uf020\nSleep \nmodeAll \nperipherals enabledExternal \nclock,\uf020\nPLL ON, \nFlash memory \non180 51.2 59.00 77.25 102.00\nmA168\n(2)46.8 53.94 66.48 79.40\n150 42.2 49.26 60.84 73.41\n144(2)38.6 45.37 55.47 66.96\n120 29.3 35.70 42.49 51.46\n90 22.8 29.17 34.78 43.12\n60 16.3 22.41 27.12 34.8330 10.1 16.03 19.72 26.86\n25 9.0 14.92 18.41 25.38\nHSI, PLL \noff, Flash \nmemory on16 6.5 13.10 15.1 22.3\n8 5.2 12.31 13.5 20.4\n4 4.5 11.63 12.5 19.32 4.1 11.23 12.0 18.8\nDS10693 Rev 10 85/198STM32F446xC/E Electrical characteristics\n171IDDSupply\uf020\ncurrent in \uf020\nSleep modeExternal \nclock, \uf020\nPLL on,\uf020\nall peripherals\ndisabledFlash \nmemory on180 11.36 17.59 28.2 51.6\nmA168\n(2)10.20 16.19 22.0 31.8\n150 9.53 15.59 21.1 30.9\n144(2)8.90 14.87 19.7 28.4\n120 7.35 13.24 16.5 23.3\n90 6.39 12.40 15.3 21.9\n60 5.28 11.17 14.1 20.7\n30 4.43 10.31 13.1 19.625 4.23 10.12 12.85 19.30\nFlash in \nDeep power \ndown \nmode180 8.3 13.44 30.72 37.20\n168\n(2)7.3 12.25 25.16 28.80\n150 6.7 11.60 24.27 27.84\n144(2)6.1 11.08 23.25 26.28\n120 4.7 9.64 20.95 23.72\n90 3.8 8.80 19.77 22.57\n60 2.8 7.74 18.69 21.3230 2.0 6.89 17.66 20.40\n25 1.8 6.70 17.43 20.17\nFlash in \nStop \nmode180 8.3 13.44 30.72 37.20\n168\n(2)7.3 12.25 25.16 28.80\n150 6.7 11.60 24.27 27.84\n144(2)6.1 11.08 23.25 26.28\n120 4.7 9.64 20.95 23.72\n90 3.8 8.80 19.77 22.57\n60 2.8 7.74 18.69 21.3230 2.0 6.89 17.66 20.40\n25 1.8 6.70 17.43 20.17Table 26. Typical and maximum current consumption in Sleep mode(1) (continued)\nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nElectrical characteristics STM32F446xC/E\n86/198 DS10693 Rev 10IDDSupply\uf020\ncurrent in \uf020\nSleep modeHSI, \uf020\nPLL off, \uf020\nall\uf020\nperipherals \uf020\ndisabledFlash \nmemory \non16 3.89 4.93 11.72 18.54\nmA8 2.45 3.29 11.66 18.46\n4 1.69 2.56 11.60 18.40\n2 1.28 2.22 11.57 18.37\nFlash \nmemory \nin Deep \npower down \nmode16 1.0 6.65 16.54 19.50\n8 0.9 6.93 16.48 19.45\n4 0.9 6.90 16.43 19.39\n2 0.9 6.88 16.41 19.37\nFlash in \nStop \nmode16 1.0 6.7 16.5 19.5\n8 0.9 6.9 16.5 19.5\n4 0.9 6.9 16.4 19.42 0.9 6.9 16.4 19.4\n1. Guaranteed based on test during charac terization unless otherwise specified.\n2. Overdrive OFFTable 26. Typical and maximum current consumption in Sleep mode(1) (continued)\nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nDS10693 Rev 10 87/198STM32F446xC/E Electrical characteristics\n171          Table 27. Typical and maximum current consumptions in Stop mode \nSymbol Parameter ConditionsTypMax\nUnitVDD = 3.6 V\nTA = \n25 °CTA = \n25 °C(1)TA = \n85 °CTA = \n105 °C(1)\nIDD_STOP_NM \n(normal \nmode)Supply current in \nStop mode with \nvoltage regulator in main regulator modeFlash memory in Stop mode, all \noscillators OFF, no independent \nwatchdog0.234 1.2 10 16\nmAFlash memory in Deep power \ndown mode, all oscillators OFF, \nno independent watchdog0.205 1 9.5 15\nSupply current in \nStop mode with voltage regulator in \nLow power regulator \nmodeFlash memory in Stop mode, all \noscillators OFF, no independent \nwatchdog0.15 0.95 8.5 14\nFlash memory in Deep power \ndown mode, all oscillators OFF, \nno independent watchdog0.121 0.9 6 12\nI\nDD_STOP_UD\nM(under-\ndrive mode)Supply current in \nStop mode with \nvoltage regulator in main regulator and \nunder-drive modeFlash memory in Deep power \ndown mode, main regulator in \nunder-drive mode, all oscillators \nOFF, no independent  watchdog0.119 0.4 3 5\nSupply current in \nStop mode with \nvoltage regulator in \nLow power regulator and under-drive \nmodeFlash memory in Deep power \ndown mode, Low power regulator in under-drive mode, \nall oscillators OFF, no \nindependent  watchdog0.055 0.35 3 5\n1. Data based on characterization, tested in production.\nElectrical characteristics STM32F446xC/E\n88/198 DS10693 Rev 10          Table 28. Typical and maximum current  consumptions in Standby mode \nSymbol Parameter ConditionsTyp(1)Max(2)\nUnitTA = 25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °C\nVDD = \n1.7 VVDD = \n2.4 VVDD = \n3.3 VVDD = 3.3 V\nIDD_STBYSupply \ncurrent in \nStandby modeBackup SRAM ON, and LSE \noscillator in low power mode2.43 3.44 4.12 7 20 36\nµABackup SRAM OFF, RTC ON \nand LSE oscillator in low \npower mode1.81 2.81 3.33 6 17 31\nBackup SRAM ON, RTC ON \nand LSE oscillator in high \ndrive mode3.32 4.33 4.95 8 21 37\nBackup SRAM OFF, RTC ON \nand LSE oscillator in high \ndrive mode2.57 3.59 4.16 7 18 32\nBackup SRAM ON, RTC and \nLSE OFF2.03 2.73 3.5 6(3)19 35(3)\nBackup SRAM OFF, RTC \nand LSE OFF1.28 1.97 2.03 5(3)16 30(3)\n1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.\n2. Guaranteed based on test during characte rization unless otherwise specified. \n3. Tested in production.\nDS10693 Rev 10 89/198STM32F446xC/E Electrical characteristics\n171          \nFigure 21. Typical VBAT current consumption\n(RTC ON/backup RAM OFF and LSE in low power mode) Table 29. Typical and maximum current consumptions in VBAT mode \nSymbol Parameter Conditions(1)Typ Max(2)\nUnitTA = 25 °CTA = \n85 °CTA = \n105 °C\nVBAT \n= \n1.7 VVBAT\n= \n2.4 VVBAT \n= \n3.3 VVBAT = 3.6 V\nIDD_VBATBackup \ndomain \nsupply \ncurrent Backup SRAM ON, RTC ON \nand LSE oscillator in low power mode1.46 1.62 1.83 6 11\nµABackup SRAM OFF, RTC ON\nand LSE oscillator in low power \nmode0.72 0.85 1.00 3 5\nBackup SRAM ON, RTC ON\nand LSE oscillator in high drive \nmode2.24 2.40 2.64 - -\nBackup SRAM OFF, RTC ON\nand LSE oscillator in high drive \nmode1.50 1.64 1.86 - -\nBackup SRAM ON, RTC and \nLSE OFF0.74 0.75 0.78 5 10\nBackup SRAM OFF, RTC and \nLSE OFF0.05 0.05 0.05 2 4\n1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.\n2. Guaranteed based on test during characterization.\n\nElectrical characteristics STM32F446xC/E\n90/198 DS10693 Rev 10Figure 22. Typical VBAT current consumption\n(RTC ON/backup RAM OFF and LSE in high drive mode) \nAdditional current consumption\nThe MCU is placed under the following conditions:\n\uf0b7 All I/O pins are configured in analog mode.\n\uf0b7 The Flash memory access time is adjusted to fHCLK frequency.\n\uf0b7 The voltage scaling is adjusted to fHCLK frequency as follows:\n– Scale 3 for fHCLK  ≤ 120 MHz,\n– Scale 2 for 120 MHz < fHCLK  ≤ 144 MHz \n– Scale 1 for 144 MHz < fHCLK  ≤ 180 MHz. The over-drive is only ON at 180 MHz.\n\uf0b7 The system clock is HCLK, fPCLK1  = fHCLK /4, and fPCLK2  = fHCLK /2.\n\uf0b7 HSE crystal clock frequency is 8 MHz.\n\uf0b7 Flash is enabled except if exp licitly mentioned as disable. \n\uf0b7 When the regulator is OFF, V12 is provided externally as described in Table 16: \nGeneral operating conditions\n\uf0b7 TA= 25 °C.\n\nDS10693 Rev 10 91/198STM32F446xC/E Electrical characteristics\n171          Table 30. Typical current consumption in  Run mode, code with data processing\nrunning from Flash memory or RAM, regulator ON\n(ART accelerator enabled except prefetch), VDD = 1.7 V(1) \nSymbol Parameter Conditions fHCLK  (MHz) TypMax\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply current in \nRun mode from \nVDD supplyAll peripherals \nenabled168 65.11 70.0 79.7 90.0\nmA150 58.31 62.8 73.4 79.9\n144 53.14 57.1 69.9 75.3\n120 39.58 47.2 60.7 71.4\n90 29.99 34.70 45.23 49.34\n60 20.37 25.2 35.2 38.2\n30 11.37 12.9 28.4 33.2\n25 9.65 10.9 17.8 24.3\nAll peripherals \ndisabled168 29.74 32.43 42.4 48.5\n150 25.81 29.12 39.4 43.8\n144 24.57 26.61 36.0 41.9\n120 17.69 22.09 32.9 40.8\n90 13.58 15.92 30.0 36.5\n60 9.41 11.05 24.4 30.2\n30 5.44 6.64 15.0 22.025 4.73 5.72 12.57 19.06\n1. When peripherals are enabled, the power consumption correspon ding to the analog part of the peripherals (such as ADC, \nor DAC) is not included.\nElectrical characteristics STM32F446xC/E\n92/198 DS10693 Rev 10          Table 31. Typical current consumption in  Run mode, code with data processing\nrunning from Flash memory, regulator OFF (ART accelerator enabled except prefetch)(1)\nSymbol Parameter ConditionsfHCLK  \n(MHz) VDD = 3.3 V  VDD = 1.7 V\nUnit\nIDD12 IDD IDD12 IDD\nIDD12 / IDDSupply current in \nRun mode from V\n12 and VDD \nsupply All peripherals \nenabled168 61.72 1.6 60.15 1.5\nmA150 51.69 1.5 55.46 1.4\n144 51.45 1.5 50.94 1.3\n120 38.94 1.3 40.66 1.2\n90 29.48 1.1 28.18 1.060 19.23 1.0 20.05 0.8\n30 10.41 0.9 11.26 0.7\n25 8.83 0.8 9.56 0.6\nAll peripherals \ndisabled168 31.44 1.6 30.06 1.5\n150 28.67 1.5 27.38 1.4\n144 25.51 1.5 23.37 1.3\n120 19.06 1.3 21.73 1.2\n90 14.83 1.2 14.74 1.060 10.16 1.0 10.30 0.8\n30 5.41 0.9 5.64 0.7\n25 4.599 0.8 4.80 0.6\n1. When peripherals are enabled, the power consumption correspon ding to the analog part of the peripherals (such as ADC, \nor DAC) is not included. \nDS10693 Rev 10 93/198STM32F446xC/E Electrical characteristics\n171          Table 32. Typical current consumption in Sleep mode, regulator ON, VDD = 1.7 V(1)\nSymbol Parameter Conditions fHCLK  (MHz) TypMax\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply current in \nSleep mode from V\nDD supplyAll peripherals \nenabled, Flash \nmemory on168 43.7 47.5 66.5 79.3\nmA150 39.2 42.7 60.7 73.3\n144 35.7 38.8 55.3 66.9\n120 26.5 28.6 41.8 51.6\n90 20.0 21.91 33.85 43.20\n60 13.6 15.2 25.8 34.9\n30 7.4 8.5 18.4 27.025 6.3 7.5 16.9 25.5\nAll peripherals \ndisabled, Flash \nmemory on168 7.3 8.6 21.2 31.9\n150 6.6 7.94 20.4 31.0\n144 6.0 7.3 18.6 28.5\n120 4.6 5.5 14.9 23.4\n90 3.6 4.6 13.6 22.1\n60 2.6 3.4 12.5 20.8\n30 1.8 2.7 11.3 19.725 1.6 2.49 11.09 19.42\n1. When peripherals are enabled, the power consumption correspon ding to the analog part of the peripherals (such as ADC, \nor DAC) is not included. \nElectrical characteristics STM32F446xC/E\n94/198 DS10693 Rev 10          \nI/O system current consumption\nThe current consumption of the I/O system has two components: static and \ndynamic.\nI/O static current consumption \nAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table  56: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.Table 33. Typical current consumption in Sleep mode, regulator OFF(1)\nSymbol Parameter Conditions fHCLK  (MHz) VDD = 3.3 V  VDD = 1.7 V Unit\nIDD12 IDD IDD12 IDD -\nIDD12/IDDSupply current \nin Sleep mode \nfrom V12 and \nVDD supplyAll peripherals \nenabled180 47.605 1.2 NA NA\nmA168 44.35 1.0 41.53 0.8\n150 40.58 0.9 39.96 0.8\n144 35.68 0.9 34.60 0.7\n120 27.30 0.9 29.11 0.7\n90 20.69 0.8 19.78 0.6\n60 13.88 0.7 13.36 0.6\n30 7.66 0.7 7.85 0.625 6.49 0.7 6.66 0.5\nAll peripherals \ndisabled180 8.71 1.2 NA NA\n168 7.00 0.9 8.42 0.8\n150 6.88 0.9 7.61 0.8\n144 6.29 0.9 6.99 0.7120 4.87 0.9 5.95 0.7\n90 3.78 0.8 3.96 0.6\n60 2.66 0.7 2.80 0.630 1.65 0.7 1.74 0.6\n25 1.45 0.7 1.52 0.5\n1. When peripherals are enabled, the power consumption corresponding to the analog par t of the peripherals (such as ADC, \nor DAC) is not included. \nDS10693 Rev 10 95/198STM32F446xC/E Electrical characteristics\n171Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption (see Table  35), the I/Os used by \nan application also contribute to the current co nsum ption. When an I/O pin switches, it uses \nthe current from the MCU supply voltage to supply the I/O pin circuitry and to \ncharge/discharge the capacitive load (internal or external) connected to the pin:\nISW VDD fSW C\uf0b4 \uf0b4 =\nwhere\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDD is the MCU supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT\nThe test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.\n          Table 34. Switching output I/O current consumption(1) \nSymbol Parameter ConditionsI/O toggling \nfrequency (fsw)Typ Unit\nIDDIOI/O switching \ncurrentVDD = 3.3 V\nC= CINT(2)2 MHz 0.0\nmA8 MHz 0.2\n25 MHz 0.6\n50 MHz 1.1\n60 MHz 1.3\n84 MHz 1.8\n90 MHz 1.9\nVDD = 3.3 V\nCEXT = 0 pF\nC = CINT + CEXT + CS2 MHz 0.1\n8 MHz 0.4\n25 MHz 1.23\n50 MHz 2.43\n60 MHz 2.93\n84 MHz 3.86\n90 MHz 4.07\nElectrical characteristics STM32F446xC/E\n96/198 DS10693 Rev 10On-chip peripheral current consumption\nThe MCU is placed under the following conditions:\n\uf0b7 At startup, all I/O pins are in analog input configuration. \n\uf0b7 All peripherals are disabled unless otherwise mentioned.\n\uf0b7 HCLK is the system clock. fPCLK1  = fHCLK  / 4, and fPCLK2  = fHCLK / 2.\nThe given value is calculated by measur ing the difference of current consumption\n– with all peripherals clocked off– with only one peripheral clocked on–f\nHCLK  = 180 MHz (Scale1 + over-drive ON), fHCLK  = 144 MHz (Scale 2), \nfHCLK  = 120 MHz (Scale 3)"\n\uf0b7 Ambient operating temperature is 25 °C and VDD = 3.3 V.IDDIOI/O switching \ncurrentVDD = 3.3 V\nCEXT = 10 pF\nC = CINT + CEXT + CS2 MHz 0.18\nmA8 MHz 0.67\n25 MHz 2.09\n50 MHz 3.6\n60 MHz 4.584 MHz 7.8\n90 MHz 9.8\nV\nDD = 3.3 V\nCEXT = 22 pF\nC = CINT + CEXT + CS2 MHz 0.26\n8 MHz 1.01\n25 MHz 3.14\n50 MHz 6.39\n60 MHz 10.68\nVDD = 3.3 V\nCEXT = 33 pF\nC = CINT + Cext + CS2 MHz 0.33\n8 MHz 1.29\n25 MHz 4.23\n50 MHz 11.02\n1. CS is the PCB board capacitance including the pad pin. CS = 7 pF (estimated value).\n2. This test is performed by cutting the LQFP144 package pin (pad removal).Table 34. Switching output I/O current consumption(1) (continued)\nSymbol Parameter ConditionsI/O toggling \nfrequency (fsw)Typ Unit\nDS10693 Rev 10 97/198STM32F446xC/E Electrical characteristics\n171          Table 35. Peripheral current consumption \nPeripheralIDD (typ.)\nUnitScale 1 + \nOverDrive Scale 2  Scale 3 \nAHB1GPIOA 2.29 2.14 1.89\nµA/MHzGPIOB 2.29 2.13 1.89\nGPIOC 2.33 2.17 1.93\nGPIOD 2.34 2.19 1.94\nGPIOE 2.39 2.19 1.93\nGPIOF 2.31 2.14 1.91\nGPIOG 2.36 2.19 1.94\nGPIOH 2.13 1.98 1.75\nCRC 0.53 0.51 0.46\nBKPSRAM 0.76 0.72 0.65\nDMA1(1)2.39N + 4.13 2.23N+3.56 1.97N+3.51\nDMA2(1)2.39N + 4.45 2.19N+3.72 2.00N+3.66\nOTG_HS+ULPI 45.45 42.08 37.28\nAHB2DCMI 3.74 3.42 3.01\nµA/MHz\nOTGFS 30.04 27.88 24.69\nAHB3FMC 16.15 15.01 13.33\nµA/MHz\nQSPI 16.78 15.60 13.84\nElectrical characteristics STM32F446xC/E\n98/198 DS10693 Rev 10APB1TIM2 18.18 16.92 15.07\nµA/MHzTIM3 14.49 13.47 12.00\nTIM4 15.18 14.11 12.50\nTIM5 16.91 15.69 14.07\nTIM6 2.69 2.47 2.20TIM7 2.56 2.44 2.17\nTIM12 7.07 6.56 5.83\nTIM13 4.96 4.64 4.07TIM14 5.09 4.72 4.27\nWWDG 1.07 1.00 0.93\nSPI2\n(2)1.89 1.78 1.57\nSPI3(2)1.93 1.81 1.67\nSPDIFRX 6.91 6.44 5.80\nUSART2 4.20 3.83 3.40\nUSART3 4.22 3.94 3.50\nUART4 4.13 3.89 3.40UART5 4.04 3.78 3.33\nI2C1 3.98 3.69 3.33\nI2C2 3.91 3.61 3.17I2C3 3.76 3.53 3.13\nFMPI2C1 5.51 5.19 4.57\nCAN1 6.58 6.14 5.43CAN2 5.91 5.56 4.90\nCEC 0.71 0.69 0.60\nDAC 2.96 2.72 2.40Table 35. Peripheral current consumption (continued)\nPeripheralIDD (typ.)\nUnitScale 1 + \nOverDrive Scale 2  Scale 3 \nDS10693 Rev 10 99/198STM32F446xC/E Electrical characteristics\n1716.3.8 Wakeup time from low-power modes\nThe wakeup times given in Table  36 are measured starting from the wakeup event trigger up \nto the first instruction executed by the CPU:\n\uf0b7 For Stop or Sleep modes: the wakeup event is WFE.\n\uf0b7 WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.\nAll timings are derived from tests performed under ambient temperature and VDD = 3.3 V.APB2TIM1 17.51 16.28 14.43\nµA/MHzTIM8 18.40 17.10 15.22\nUSART1 4.53 4.21 3.72\nUSART6 4.53 4.21 3.72\nADC1 4.69 4.35 3.85ADC2 4.70 4.35 3.87\nADC3 4.66 4.31 3.82\nSDIO 9.06 8.38 7.47\nSPI1 1.97 1.89 1.67\nSPI4 1.88 1.75 1.57\nSYSCFG 1.51 1.40 1.23\nTIM9 8.17 7.64 6.77\nTIM10 5.07 4.75 4.22\nTIM11 5.37 5.06 4.50\nSAI1 3.89 3.64 3.17\nSAI2 3.74 3.49 3.10\nBus Matrix 8.15 8.10 7.13\n1. N = Number of strean enable (1..8)\n2. To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI_I2SCFGR register.Table 35. Peripheral current consumption (continued)\nPeripheralIDD (typ.)\nUnitScale 1 + \nOverDrive Scale 2  Scale 3 \nElectrical characteristics STM32F446xC/E\n100/198 DS10693 Rev 10          \n6.3.9 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillato r is switched off and the inpu t pin is a standard I/O. The \nexternal clock signal has to respect the Table  56: I/O static characteristics . However, the \nrecommended clock input waveform is shown in Figure  23. \nThe characteristics given in Table  37 result from tests performed using an high-speed \nexternal clock source, and under ambient temperature and supply voltage conditions \nsummarized in Table  16.Table 36. Low-power mode wakeup timings \nSymbol Parameter Conditions Typ(1)Max(1)Unit\ntWUSLEEP(2)Wakeup from Sleep - 6 6CPU \nclock cycle\nT\nWUSLEEPFDSM(1)Wakeup from Sleep \nwith Flash memory in Deep power down \nmode- 33.5 50\nµst\nWUSTOP(2)Wakeup from Stop \nmode with MR/LP \nregulator in normal modeMain regulator is ON 12.8 15\nMain regulator is ON and Flash \nmemory in Deep power down mode104.9 115\nLow power regulator is ON 20.6 28\nLow power regulator is ON and \nFlash memory in Deep power down mode112.8 120\nt\nWUSTOP(2)Wakeup from Stop \nmode with MR/LP regulator in Under-drive \nmodeMain regulator in under-drive mode  \n(Flash memory in Deep power-\ndown mode)110 140\nLow power regulator in under-drive \nmode \n(Flash memory in Deep power-\ndown mode)114.4 128\nt\nWUSTDBY(2)(3) Wakeup from Standby \nmode- 325 400\n1. Guaranteed based on test during characterization.\n2. The wakeup times are measured from the wakeup event to  the point in which the application code reads the first \ninstruction.\n3. tWUSTDBY maximum value is given at –40 °C.\nDS10693 Rev 10 101/198STM32F446xC/E Electrical characteristics\n171          \nLow-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switched  off and the input pin is a standard I/O. The \nexternal clock signal has to respect the Table  56: I/O static characteristics . However, the \nrecommended clock input waveform is shown in Figure  24.\nThe characteristics given in Table  38 result from tests performed using an low-speed \nexternal clock source, and under ambient temperature and supply voltage conditions \nsummarized in Table  16.\n          Table 37. High-speed external user clock characteristics\nSymbol Parameter Condit ions Min Typ Max Unit\nfHSE_extExternal user clock source \nfrequency(1)\n-1- 5 0 M H z\nVHSEH OSC_IN input pin high level voltage 0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSE)\ntw(HSE)OSC_IN high or low time(1)\n1. Guaranteed by design.5--\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1)-- 1 0\nCin(HSE) OSC_IN input capacitance(1)-- 5 - p F\nDuCy(HSE) Duty cycle - 45 - 55 %\nIL OSC_IN Input leakage current VSS \uf0a3\uf020\uf020VIN  \uf0a3\uf020\uf020\nVDD-- ± 1 µ A\nTable 38. Low-speed external user clock characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser External clock source \nfrequency(1)\n-- 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD -VDDV\nVLSEL OSC32_IN input pin low level voltage VSS -0 . 3 VDD\ntw(LSE)\ntf(LSE)OSC32_IN high or low time(1)450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1)- - 200\nCin(LSE) OSC32_IN input capacitance(1)-- 5 - p F\nDuCy(LSE) Duty cycle - 30 - 70 %\nIL OSC32_IN Input leakage current VSS \uf0a3\uf020\uf020VIN  \uf0a3\uf020\uf020VDD -- ± 1 µ A\n1. Guaranteed by design.\nElectrical characteristics STM32F446xC/E\n102/198 DS10693 Rev 10Figure 23. High-speed external clock source AC timing diagram\nFigure 24. Low-speed external cl ock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 26 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table  39. In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).ai17528OSC _I NExternal\nSTM32Fclock sourceVHSEH\ntf(HSE) tW(HSE)\nIL90 %\n10%\nTHSEttr(HSE)tW(HSE)\nfHSE_extVHSEL\nai17529OSC32_INExternal\nSTM32Fclock sourceVLSEH\ntf(LSE) tW(LSE)\nIL90%\n10%\nTLSEttr(LSE)tW(LSE)\nfLSE_extVLSEL\nDS10693 Rev 10 103/198STM32F446xC/E Electrical characteristics\n171          \nFor CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 25  pF range (typ.), designed for high-freque ncy applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  25). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.\nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 25. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table  40. In \nthe application, the resonator and the load capacitors have to be placed as close as Table 39. HSE 4-26 MHz oscillator characteristics (1)\n \n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 - 26 MHz\nRF Feedback resistor - - 200 - k \uf057 \nIDD HSE current consumptionVDD=3.3 V, \nESR= 30 Ω, \nCL=5 pF@25 MHz- 450 -\nµA\nVDD=3.3 V, \nESR= 30 Ω, \nCL=10 pF@25 MHz- 530 -\nACCHSE(2)\n2. This parameter depends on the crystal used in the application. The minimum and maximum values must \nbe respected to comply with USB standard specifications.HSE accuracy - -500 - 500 ppm\nGm_crit_max Maximum critical crystal gm Startup - - 1 mA/V\ntSU(HSE(3)\n3. tSU(HSE)  is the startup time measured from the moment  it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is Guaranteed based on test during char acterization. It is measured for a \nstandard crystal resonator and it can vary si gnificantly with the crystal manufacturer.Startup time  VDD is stabilized - 2 - ms\nai17530OSC_OUTOSC_IN fHSECL1\nRF\nSTM32F8 MHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nREXT(1) CL2\nElectrical characteristics STM32F446xC/E\n104/198 DS10693 Rev 10possible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).\n          \nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 26. Typical application with a 32.768 kHz crystalTable 40. LSE oscillator characteristics (fLSE = 32.768 kHz) (1)\nSymbol Parameter Conditions Min Typ Max Unit\nRF Feedback resistor - - 18.4 - M \uf057 \nIDD LSE current consumption - - - 1 µA\nACCLSE(2)LSE accuracy - -500 - 500 ppm\nGm_crit_maxMaximum critical crystal \ngmStartup low-power mode - - 0.56\nµA/V\nStartup high-drive mode - - 1.5\ntSU(LSE)(3)startup time  VDD is stabilized - 2 - s\n1. Guaranteed by design.\n2. This parameter depends on the crystal used in the application. Refer to application note AN2867.\n3. tSU(LSE)  is the startup time measured from the mom ent it is enabled (by software) to a stabilized \n32.768 kHz oscillation is reached. This value is guaranteed based on te st during characterization. It is \nmeasured for a standard crystal resonator and it can va ry significantly with th e crystal manufacturer. \nai17531OSC32_OUTOSC32_IN fLSECL1\nRF\nSTM32F32.768 kHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nCL2\nDS10693 Rev 10 105/198STM32F446xC/E Electrical characteristics\n1716.3.10 Internal clock source characteristics\nThe parameters given in Table  41 and Table  42 are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in Table  16.\nHigh-speed internal (HSI) RC oscillator\n          \nFigure 27. LACCHSI versus temperature\n1. Guaranteed based on test during characterization.Table 41. HSI oscillator characteristics (1) \n1. VDD = 3.3 V, PLL off, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 16 - MHz \nACCHSIAccuracy of the HSI \noscillatorUser-trimmed with the RCC_CR \nregister(2)\n2. Guaranteed by design.--1 %\nTA = - 40 to 105 °C(3)\n3. Guaranteed based on test during characterization.- 8 - 4.5 %\nTA = - 10 to 85 °C(3)- 4 - 4 %\nTA = 25 °C(4)\n4. Factory calibrated, parts not soldered.- 1 - 1 %\ntsu(HSI)(2)HSI oscillator \nstartup time-- 2 . 2 4 µ s\nIDD(HSI)(2)HSI oscillator \npower consumption- - 60 80 µA\nMS30492V1-0.08-0.06-0.04-0.0200.020.040.06\n-40 0 25 5 8 105 125\nMin\nMax\nTypica lTA (°C)ACCHSI\nElectrical characteristics STM32F446xC/E\n106/198 DS10693 Rev 10Low-speed internal (LSI) RC oscillator\n          \nFigure 28. ACCLSI versus temperature\n6.3.11 PLL characteristics\nThe parameters given in Table  43 and Table  44 are derived from tests performed under \ntemperature and VDD supply voltage conditions summarized in Table  16.\n          Table 42. LSI oscillator characteristics (1)\n1. VDD = 3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI(2)\n2. Guaranteed based on test during characterization..Frequency 17 32 47 kHz \ntsu(LSI)(3)\n3. Guaranteed by design.LSI oscillator startup time - 15 40 µs\nIDD(LSI)(3)LSI oscillator power consumption - 0.4 0.6 µA\nMS19013V1-40-30-20-1001020304050\n- 4 5 - 3 5 - 2 5 - 1 5- 5 5 1 52 53 54 55 56 57 58 59 5 1 0 5Nor malized deviati on (%) \nTemperature (°C )max\navg\nmin\nTable 43. Main PLL characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_IN PLL input clock(1)-0 . 9 5(2)12 . 1 0 M H z\nfPLL_OUTPLL multiplier output \nclock- 12.5 - 180 MHz\nfPLL48_OUT48 MHz PLL multiplier \noutput clock-- 4 8 7 5 M H z\nfVCO_OUT PLL VCO output - 100 - 432 MHz\nDS10693 Rev 10 107/198STM32F446xC/E Electrical characteristics\n171          tLOCK PLL lock timeVCO frequency = 100 MHz 75 - 200\nµs\nVCO frequency = 432 MHz 100 - 300\nJitter(3)Cycle-to-cycle jitter\nSystem clock \n120 MHzRMS - 25 -\npsPeak to \npeak-\uf0b1150 -\nPeriod JitterRMS - 15 -\nPeak to \npeak-\uf0b1200 -\nBit Time CAN jitterCycle to cycle at 1 MHz on \n1000 samples- 330 -\nIDD(PLL)(4) PLL power consumption \non VDDVCO frequency = 100 MHz\nVCO frequency = 432 MHz0.15\n0.45-0.40\n0.75mA\nIDDA(PLL)(4) PLL power consumption \non VDDAVCO frequency = 100 MHz\nVCO frequency = 432 MHz0.30\n0.55-0.40\n0.85mA\n1. Use the appropriate division factor  M (each PLL has its own) to obtain the specified PLL input clock values.\n2. Guaranteed by design.3. The use of PLLs in parallel can degrade the jitter up to +30%.\n4. Guaranteed based on test during characterization.Table 43. Main PLL characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 44. PLLI2S (audio PLL) characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfPLLI2S_IN PLLI2S input clock(1)-0 . 9 5(2)12 . 1 0 M H z\nfPLLI2S_OUT PLLI2S multiplier output clock - - - 216 MHz\nfVCO_OUT PLLI2S VCO output - 100 - 432 MHz\ntLOCK PLLI2S lock timeVCO frequency = 100 MHz 75 - 200\nµs\nVCO frequency = 432 MHz 100 - 300\nJitter(3)Master I2S clock jitterCycle to cycle at \n12.288 MHz on \n48 KHz period, \nN = 432, R = 5RMS - 90 - -\nPeak to \npeak- \uf0b1280 - ps\nAverage frequency of \n12.288 MHz \nN = 432, R = 5\non 1000 samples-9 0 -p s\nWS I2S clock jitterCycle to cycle at 48 KHz\non 1000 samples-4 0 0 - p s\nElectrical characteristics STM32F446xC/E\n108/198 DS10693 Rev 10          \n6.3.12 PLL spread spectrum clock generation (SSCG) characteristics\nThe spread spectrum clock generation (SSCG) feature reduces electromagnetic \ninterferences (see Table  52: EMI characteristics ). It is available only on the main PLL. IDD(PLLI2S)(4)PLLI2S power consumption on \nVDDVCO frequency = 100 MHz\nVCO frequency = 432 MHz0.15\n0.45-0.40\n0.75mA\nIDDA(PLLI2S)(4)PLLI2S power consumption on \nVDDAVCO frequency = 100 MHz\nVCO frequency = 432 MHz0.30\n0.55-0.40\n0.85mA\n1. Take care of using the appropriate division factor  M to have the specified PLL input clock values.\n2. Guaranteed by design.3. Value given with main PLL running.\n4.Guaranteed based on test during characterization.Table 44. PLLI2S (audio PLL) characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 45. PLLSAI characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfPLLSAI_IN PLLSAI input clock(1)-0 . 9 5(2)12 . 1 0 M H z\nfPLLSAI_OUT PLLSAI multiplier ou tput clock - - - 216 MHz\nfVCO_OUT PLLSAI VCO output - 100 - 432 MHz\ntLOCK PLLSAI lock timeVCO frequency = 100 MHz 75 - 200\nµs\nVCO frequency = 432 MHz 100 - 300\nJitter(3)Main SAI clock jitterCycle to cycle at \n12.288 MHz on \n48 KHz period, N = 432, R = 5RMS - 90 - -\nPeak to \npeak- \uf0b1280 - ps\nAverage frequency of \n12.288 MHz \nN = 432, R = 5\non 1000 samples-9 0 -p s\nFS clock jitterCycle to cycle at 48 KHz\non 1000 samples-4 0 0 - p s\nI\nDD(PLLSAI)(4)PLLSAI power consumption \non VDDVCO frequency = 100 MHz\nVCO frequency = 432 MHz0.15\n0.45-0.40\n0.75mA\nIDDA(PLLSAI)(4)PLLSAI power consumption \non VDDAVCO frequency = 100 MHz\nVCO frequency = 432 MHz0.30\n0.55-0.40\n0.85mA\n1. Take care of using the appropriate division factor  M to have the specified PLL input clock values.\n2. Guaranteed by design.\n3. Value given with main PLL running.\n4. Guaranteed based on test during characterization.\nDS10693 Rev 10 109/198STM32F446xC/E Electrical characteristics\n171          \nEquation 1\nThe frequency modulation period (MODEPER) is given by the equation below:\nMODEPER round fPLL_IN4fMod\uf0b4\uf028\uf029\uf0a4\uf05b\uf05d =\nfPLL_IN and fMod must be expressed in Hz. \nAs an example: \nIf fPLL_IN  = 1 MHz, and fMOD  = 1 kHz, the modulation depth  (MODEPER) is given by \ne\nquation 1: \nMODEPER round 10641 03\uf0b4\uf028\uf029\uf0a4\uf05b\uf05d 250 ==\nEquation 2\nThe increment step (INCSTEP) can be calculated with Equation 2:\nINCSTEP round 2151–\uf028\uf029 md PLLN\uf0b4 \uf0b4 \uf028\uf029 100 5\uf0b4 MODEPER\uf0b4\uf028\uf029\uf0a4 \uf05b\uf05d =\nfVCO_OUT must be expressed in MHz.\nWith a modulation depth (md)  = ±2 % (4 % peak to peak), and PLLN  = 240 (in MHz):\nINCSTEP round 2151–\uf028\uf029 2 240\uf0b4 \uf0b4 \uf028\uf029 100 5\uf0b4 250\uf0b4\uf028\uf029\uf0a4 \uf05b\uf05d 126md(quantitazed)% == \nAn amplitude quantization error may be generat e d because the linear modulation profile is \nobtained by taking the quantized values (rou nded to the nearest integer) of MODPER and \nINCSTEP. As a result, the achieved modulat ion depth is quantized. The percentage \nquantized modulation depth is given by the following formula:\nmdquantized% MODEPER INCSTEP \uf0b4 100\uf0b4 5\uf0b4 \uf028\uf029 2151–\uf028\uf029 PLLN\uf0b4 \uf028\uf029\uf0a4 =\nAs a result: \nmdquantized% 250 126 \uf0b4 100\uf0b4 5\uf0b4 \uf028\uf029 2151–\uf028\uf029 240\uf0b4 \uf028\uf029\uf0a4 2.002%(peak) ==\nFigure  29 and Figure  30 show the main PLL output clock wavefor ms in center spread and \ndown spread modes, where:\nF0 is fPLL_OUT  nominal.\nTmode is the modulation period.\nmd is the modulation depth.Table 46. SSCG parameters constraint \nSymbol Parameter Min Typ Max(1)\n1. Guaranteed by design.Unit\nfMod Modulation frequency - - 10 KHz\nmd Peak modulation depth 0.25 - 2 %\nMODEPER * INCSTEP - - - 215\uf02d\uf0201-\nElectrical characteristics STM32F446xC/E\n110/198 DS10693 Rev 10Figure 29. PLL output clock waveforms in center spread mode\nFigure 30. PLL output clock waveforms in down spread mode\n6.3.13 Memory characteristics\nFlash memory\nThe characteristics are given at TA = - 40 to 105  °C unless otherwise specified.\nThe devices are shipped to customers with the Flash memory erased.\n          Frequency (PLL_OUT)\nTimeF0\ntmode 2xtmodemd\nai17291md\nFrequency (PLL_OUT)\nTimeF0\ntmode 2xtmode2xmd\nai17292b\nTable 47. Flash memory characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nIDD Supply currentWrite / Erase 8-bit mode, VDD = 1.7 V - 5 -\nmA Write / Erase 16-bit mode, VDD = 2.1 V - 8 -\nWrite / Erase 32-bit mode, VDD = 3.3 V - 12 -\nDS10693 Rev 10 111/198STM32F446xC/E Electrical characteristics\n171          \n          Table 48. Flash memory programming \nSymbol Parameter  Conditions Min(1)Typ Max(1)\n1. Guaranteed based on test during characterization.Unit\ntprog Word programming timeProgram/erase parallelism \n(PSIZE) = x 8/16/32- 16 100 µs\ntERASE16KB Sector (16 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 400 800\nmsProgram/erase parallelism \n(PSIZE) = x 16- 300 600\nProgram/erase parallelism \n(PSIZE) = x 32- 250 500\ntERASE64KB Sector (64 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 1200 2400\nmsProgram/erase parallelism \n(PSIZE) = x 16- 700 1400\nProgram/erase parallelism \n(PSIZE) = x 32- 550 1100\ntERASE128KB Sector (128 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8-24\nsProgram/erase parallelism \n(PSIZE) = x 16-1 . 3 2 . 6\nProgram/erase parallelism \n(PSIZE) = x 32-12\ntME Mass erase timeProgram/erase parallelism \n(PSIZE) = x 8-8 1 6\nsProgram/erase parallelism \n(PSIZE) = x 16-5 . 5 1 1\nProgram/erase parallelism \n(PSIZE) = x 32-8 1 6\nVprog Programming voltage32-bit program operation 2.7 - 3.6 V\n16-bit program operation 2.1 - 3.6 V8-bit program operation 1.7 - 3.6 V\nTable 49. Flash memory programming with VPP \nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\ntprog Double word programming\nTA\uf020\uf03d\uf0200 to +40 °C\nVDD = 3.3 V\nVPP = 8.5 V-1 6 1 0 0 µ s\ntERASE16KB Sector (16 KB) erase time - 230 -\nms tERASE64KB Sector (64 KB) erase time - 490 -\ntERASE128KB Sector (128 KB) erase time - 875 -\ntME Mass erase time - 3.5 - s\nVprog Programming voltage - 2.7 - 3.6 V\nElectrical characteristics STM32F446xC/E\n112/198 DS10693 Rev 10          \n6.3.14 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on the device (toggling two LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs.\n\uf0b7 Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n\uf0b7 FTB: A burst of fast transient voltage (p ositive and negative) is applied to VDD and VSS \nthrough a 100 pF capacitor, until a functional  disturbance occurs. This test is compliant \nwith the IEC 61000-4-4 standard.\nA device reset enables resuming normal operation.\nThe test results are given in Table  51. They are based on the EMS levels and classes \ndefined in AN1709 EMC design guide for STM8, STM32 and Legacy MCUs , available on \nwww.st.com .VPP VPP voltage range - 7 - 9 V\nIPPMinimum current sunk on \nthe VPP pin-1 0 - - m A\ntVPP(2) Cumulative time during \nwhich VPP is applied- - - 1 hour\n1. Guaranteed by design.\n2. VPP should only be connected during programming/erasing.\nTable 50. Flash memory endurance and data retention\nSymbol Parameter ConditionsValue\nUnit\nMin(1)\n1. Guaranteed based on test during characterization.NEND EnduranceTA = –40 to +85 °C (suffix versions 6)\nTA = –40 to +105 °C (suffix versions 7)10 Kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYear 1 kcycle(2) at TA = 105 °C 10\n10 kcycles(2) at TA = 55 °C 20Table 49. Flash memory programming with VPP (continued)\nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\nDS10693 Rev 10 113/198STM32F446xC/E Electrical characteristics\n171          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. Good EMC performance is highly \ndependent on the user application and the software in particular. It is therefore recommended that the user applies EMC software  optimization and prequalification tests in \nrelation with the EMC level requested for the application.\nSoftware recommendations\nThe software flowchart must include the management of runaway conditions such as:\n\uf0b7 Corrupted program counter\n\uf0b7 Unexpected reset\n\uf0b7 Critical data corruption (control registers...)\nPrequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see AN1015 Software techniques for improving \nmicrocontrollers EMC performance , available on www.st.com ).\nElectromagnetic interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application, \nexecuting EEMBC code, is  running. This emission test is compliant with  SAE IEC61967-2 \nstandard which specifies the test  board and the pin loading.Table 51. EMS characteristics\nSymbol Parameter Conditions Level/Class\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD \uf03d\uf0203.3 V, LQFP144, \uf020\nTA = +25 °C, fHCLK  = 168 MHz, \nconforms to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD\uf020\uf03d\uf0203.3 V, LQFP144, \uf020\nTA = +25 °C, fHCLK  = 168 MHz, \nconforms to IEC 61000-4-24B\nElectrical characteristics STM32F446xC/E\n114/198 DS10693 Rev 10          \n6.3.15 Absolute maximum ratings (electrical sensitivity)\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the ANSI/JEDEC standard.\n           \nStatic latchup\nTwo complementary static tests are requir ed on six parts to assess the latchup \nperformance: \n\uf0b7 A supply overvoltage is applied to each power supply pin\n\uf0b7 A current injection is applied to each input, output and configurable I/O pinTable 52. EMI characteristics \nSymbol Parameter ConditionsMonitored \nfrequency bandMax vs. \n[fHSE/fCPU]Unit\n8/180 MHz\nSEMI Peak levelVDD = 3.3 V, TA = 25 °C, LQFP144 \npackage, conforming to SAE J1752/3 \nEEMBC, ART ON, all peripheral clocks \nenabled, clock dithering disabled.0.1 to 30 MHz 11\ndBµV 30 to 130 MHz 10\n130 MHz to 1GHz 11\nSAE EMI Level 3 -\nVDD \uf03d\uf0203.3 V, TA \uf03d\uf02025 °C, LQFP144 \npackage, conforming to SAE J1752/3 \nEEMBC, ART ON, all peripheral clocks enabled, clock dithering enabled0.1 to 30 MHz 24\ndBµV 30 to 130 MHz 25\n130 MHz to 1GHz 20\nSAE EMI level 4 -\nTable 53. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic \ndischarge voltage \n(human body model)TA \uf03d\uf020+ 25 °C conforming to ANSI/JEDEC JS-001 2 2000\nV\nVESD(CDM)Electrostatic \ndischarge voltage \n(charge device model)TA \uf03d\uf020+ 25 °C conforming to ANSI/ESD STM5.3.1,\nLQFP64, LQFP100, WLCSP81 packagesC4 500\nTA \uf03d\uf020+ 25 °C conforming to ANSI/ESD STM5.3.1, \nLQFP144, UFBGA144 (7 x 7), UFBGA144 (10 x 10) \npackagesC3 250\n1. Guaranteed based on test during characterization.\nDS10693 Rev 10 115/198STM32F446xC/E Electrical characteristics\n171These tests are compliant with EI A/JESD 78A IC latchup standard.\n          \n6.3.16 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection a ccidentally happens, susceptibilit y tests are performed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (>5 \nLSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –\n5 µA/+0  µA range), or other functi onal failure (for example reset, oscillator frequency \ndeviation). \nNegative induced leakage current is caused by negative injection and positive induced \nleakage current by positive injection.\nThe test results are given in Table  55.\n          \nNote: It is recommended to add a Schottky diode (pin to ground) to analog pins which may \npotentially inject negative currents.Table 54. Electric al sensitivities\nSymbol Parameter C onditions Class\nLU Static latch-up class TA \uf03d\uf020+105 °C conforming to JESD78A II level A\nTable 55. I/O current in jection susceptibility(1)\nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 pin –0 NA\nmAInjected current on NRST pin –0 NA\nInjected current on PE2, PE3, PE4, PE5, PE6, PC13, PC14, \nPF10, PH0, PH1, NRST, PC0, PC1, PC2, PC3, PG15, PB3, \nPB4, PB5, PB6, PB7, PB8, PB9, PE0, PE1–0 NA\nInjected current on any other FT and FTf pins -5 NA\nInjected current on any other pins –5 +5\n1. NA = not applicable .\nElectrical characteristics STM32F446xC/E\n116/198 DS10693 Rev 106.3.17 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  56 are derived from tests \nperformed under the conditions summarized in Table  16. All I/Os are CMOS and TTL \ncompliant.\n          Table 56. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILFT, FTf, TTa and NRST I/O \ninput low level voltage 1.7 V\uf0a3\uf020VDD\uf0a3\uf0203.6 V - -0.35VDD–0.04(1)\nV0.3VDD(2)\nBOOT0 I/O input low level \nvoltage1.75 V \uf0a3\uf020 VDD \uf0a3\uf020\n\uf0203.6 V,\uf020\n– 40 °C\uf0a3\uf020\uf020TA \uf0a3\uf020\n105 °C--\n0.1VDD+0.1(1)\n1.7 V \uf0a3\uf020\uf020VDD \uf0a3\uf020\n\uf0203.6 V, 0 °C \uf0a3\uf020\uf020TA \uf0a3\uf020\n105 °C--\nVIHFT, FTf, TTa and NRST I/O \ninput high level voltage(4) 1.7 V\uf0a3\uf020VDD\uf0a3\uf0203.6 V0.45VDD+0.3(1)\n--\nV0.7VDD(2)\nBOOT0 I/O input high level \nvoltage1.75 V\uf0a3\uf020VDD \uf0a3\uf020\n3.6 V, \uf020\n– 40 °C\uf0a3\uf020TA \uf0a3\uf020\n105 °C 0.17VDD+0.7(1)--\n1.7 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n0 °C\uf0a3\uf020TA \uf0a3\uf020105 °C\nVHYSFT, FTf, TTa and NRST I/O \ninput hysteresis 1.7 V\uf0a3\uf020VDD\uf0a3\uf0203.6 V - 10%VDD -\nV\nBOOT0 I/O input hysteresis1.75 V\uf0a3\uf020VDD \uf0a3\uf020\n3.6 V, –40 °C \uf0a3\uf020TA \uf0a3\uf020\n105 °C-\n100m-\n1.7 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n0 °C\uf0a3\uf020TA \uf0a3\uf020105 °C--\nIlkgI/O input leakage current (3)VSS \uf0a3\uf020VIN \uf0a3\uf020VDD -- \uf0b11\nµAI/O FT input leakage current \n(4) VIN \uf03d\uf0205 V - - 3\nDS10693 Rev 10 117/198STM32F446xC/E Electrical characteristics\n171All I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in \nFigure  31. RPUWeak pull-up \nequivalent resistor\n(5)All pins \nexcept for \nPA10/PB12 (OTG_FS_ID,\nOTG_HS_ID) V\nIN \uf03d\uf020VSS30 40 50\nk\uf057PA10/PB12 \n(OTG_FS_ID,\nOTG_HS_ID)71 01 4\nRPDWeak pull-\ndown equivalent \nresistor\n(6)All pins \nexcept for \nPA10/PB12 \n(OTG_FS_ID,OTG_HS_ID) V\nIN \uf03d\uf020VDD30 40 50\n PA10/PB12 \n(OTG_FS_ID,\nOTG_HS_ID)71 01 4\nCIO(7)I/O pin capacitance - - 5 - pF\n1. Guaranteed by design.\n2. Tested in production.3. Leakage could be higher than the maximum value, if negat ive current is injected on adjacent pins, Refer to Table 55: I/O \ncurrent injection susceptibility\n4. To sustain a voltage higher than VDD +0.3 V, the internal  pull-up/pull-down resistors must be disabled. Leakage could be \nhigher than the maximum value, if negative cu rrent is injected on adjacent pins.Refer to Table 55: I/O current injection \nsusceptibility\n5. Pull-up resistors are designed with a true resistance in seri es with a switchable PMOS. This PMOS contribution to the \nseries resistance is minimum (~10% order).\n6. Pull-down resistors are designed with a tr ue resistance in series with a switchabl e NMOS. This NMOS contribution to the \nseries resistance is minimum (~10% order).\n7.  Hysteresis voltage between Schmi tt trigger switching levels. Guaranteed based on test during characterization.Table 56. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32F446xC/E\n118/198 DS10693 Rev 10Figure 31. FT I/O input characteristics\nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to \uf0b18 mA, and sink or \nsource up to \uf0b120 mA (with a relaxed VOL/VOH) except PC13, PC14 and PC15 which can \nsink or source up to \uf0b13mA. When using the PC13 to PC15 GPIOs in output mode, the \nspeed should not exceed 2 MHz with a maximum load of 30 pF.\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  6.2. In particular:\n\uf0b7 The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \n\uf053IVDD (see Table 14 ). \n\uf0b7 The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \n\uf053IVSS (see Table 14 ). \nOutput voltage levels\nUnless otherwise specified,  the parameters given in Table  57 are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable  16. All I/Os are CMOS and TTL compliant.MS33746V31.92\n1.0651.22\n1.7 2.0 2.4 2.7 3.3 3.62.00\n0.550.80\nVDD (V)VIL/VIH (V)\nTested in production  - CMOS requirement VIHmin = 0.7VDD\nTested in production  - \nCMOS requirement \nVILmax = 0.3VDDBased on simulations, VILmax= 0.35VDD-0.04TTL requirement \nVIHmin = 2V\nTTL requirement\nVILmax = 0.8V\n0.512.52\nArea not \ndetermined 1.19 Based on simulations, VIHmin= 0.45VDD+0.3\nDS10693 Rev 10 119/198STM32F446xC/E Electrical characteristics\n171          \nInput/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  32 and \nTable  58, respectively.\nUnless otherwise specified,  the parameters given in Table  58 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  16.\n          Table 57. Output voltage characteristics  \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always re spect the absolute maximum rating specified in Table 14 . \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pin CMOS port(2)\nIIO = +8 mA\n2.7 V \uf0a3\uf020VDD \uf0a3 3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nV\nVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 14  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level voltage for an I/O pin VDD–0.4 -\nVOL (1)Output low level voltage for an I/O pin TTL port(2)\nIIO =+ 8mA\n2.7 V \uf0a3 VDD \uf0a3 3.6 V-0 . 4\nV\nVOH (3)Output high level voltage for an I/O pin 2.4 -\nVOL(1)Output low level voltage for an I/O pin IIO = +20 mA\n2.7 V \uf0a3 VDD \uf0a3 3.6 V-1 . 3(4)\n4. Based on characterization data.V\nVOH(3)Output high level voltage for an I/O pin VDD–1.3(4)-\nVOL(1)Output low level voltage for an I/O pin IIO = +6 mA\n1.8 V \uf0a3 VDD \uf0a3 3.6 V-0 . 4(4)\nV\nVOH(3)Output high level voltage for an I/O pin VDD–0.4(4)-\nVOL(1)Output low level voltage for an I/O pin IIO = +4 mA\n1.7 V \uf0a3 VDD \uf0a3 3.6V-0 . 4(5)\n5. Guaranteed by design.V\nVOH(3)Output high level voltage for an I/O pin VDD–0.4(5)-\nTable 58. I/O AC characteristics(1)(2) \nOSPEEDR\ny[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Typ Max Unit\n00fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD ≥ 2.7 V - - 4\nMHzCL = 50 pF, VDD ≥ 1.7 V - - 2\nCL = 10 pF, VDD ≥ 2.7 V - - 8\nCL = 10 pF, VDD ≥ 1.8 V - - 4\nCL = 10 pF, VDD ≥ 1.7 V - - 3\ntf(IO)out /\ntr(IO)outOutput high to low level fall time and output low to high \nlevel rise timeC\nL = 50 pF, VDD = 1.7 V \nto 3.6 V-- 1 0 0 n s\nElectrical characteristics STM32F446xC/E\n120/198 DS10693 Rev 1001fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD≥ 2.7 V - - 25\nMHzCL = 50 pF, VDD≥ 1.8 V - - 12.5\nCL = 50 pF, VDD≥ 1.7 V - - 10\nCL = 10 pF, VDD ≥ 2.7 V - - 50\nCL = 10 pF, VDD≥ 1.8 V - - 20\nCL = 10 pF, VDD≥ 1.7 V - - 12.5\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high level rise timeC\nL = 50 pF, VDD ≥ 2.7 V - - 10\nnsCL = 10 pF, VDD ≥ 2.7 V - - 6\nCL = 50 pF, VDD ≥ 1.7 V - - 20\nCL = 10 pF, VDD ≥ 1.7 V - - 10\n10fmax(IO)out Maximum frequency(3)CL = 40 pF, VDD ≥ 2.7 V - - 50(4)\nMHzCL = 10 pF, VDD ≥ 2.7 V - - 100(4)\nCL = 40 pF, VDD ≥ 1.7 V - - 25\nCL = 10 pF, VDD ≥ 1.8 V - - 50\nCL = 10 pF, VDD ≥ 1.7 V - - 42.5\ntf(IO)out /\ntr(IO)outOutput high to low level fall time and output low to high \nlevel rise timeC\nL = 40 pF, VDD ≥2.7 V - - 6\nnsCL = 10 pF, VDD ≥ 2.7 V - - 4\nCL = 40 pF, VDD ≥ 1.7 V - - 10\nCL = 10 pF, VDD ≥ 1.7 V - - 6\n11fmax(IO)out Maximum frequency(3)CL = 30 pF, VDD ≥ 2.7 V - - 100(4)\nMHzCL = 30 pF, VDD ≥ 1.8 V - - 50\nCL = 30 pF, VDD ≥ 1.7 V - - 42.5\nCL = 10 pF, VDD≥ 2.7 V - - 180(4)\nCL = 10 pF, VDD ≥ 1.8 V - - 100\nCL = 10 pF, VDD ≥ 1.7 V - - 72.5\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high level rise timeC\nL = 30 pF, VDD ≥ 2.7 V - - 4\nnsCL = 30 pF, VDD ≥1.8 V - - 6\nCL = 30 pF, VDD ≥1.7 V - - 7\nCL = 10 pF, VDD ≥ 2.7 V - - 2.5\nCL = 10 pF, VDD ≥1.8 V - - 3.5\nCL = 10 pF, VDD ≥1.7 V - - 4\n-tEXTIpwPulse width of external \nsignals detected by the EXTI controller-1 0 - - n sTable 58. I/O AC characteristics(1)(2) (continued)\nOSPEEDR\ny[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Typ Max Unit\nDS10693 Rev 10 121/198STM32F446xC/E Electrical characteristics\n171Figure 32. I/O AC characteristics definition \n6.3.18 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table  56).\nUnless otherwise specified,  the parameters given in Table  59 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  16.\n          1. Guaranteed by design.\n2. The I/O speed is configured using the O SPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of \nthe GPIOx_SPEEDR GPIO port output speed register.\n3. The maximum frequency is defined in Figure 32 .\n4. For maximum frequencies above 50 MHz and VDD > 2.4 V, the compensation cell should be used.\nai14131d10%90%\n50%\ntr(IO)out\nOUTPUTEXTERNAL\nON CL\nMaximum frequency is achieved if (tr + tf) ≤ (2/3)T and if the duty cycle is (45-55%) \nwhen loaded by C L specified in the table “ I/O AC characteristics ”. \n 10%\n50%\n90%\nTtf(IO)out\nTable 59. NRST pin characteristics  \nSymbol Parameter Conditions Min Typ Max Unit\nRPU Weak pull-up equivalent resistor(1)VIN \uf03d\uf020VSS 30 40 50 k \uf057\nVF(NRST)(2)NRST Input filtered pulse - - - 100 ns\nVNF(NRST)(2)NRST Input not filtered pulse VDD > 2.7 V 300 - - ns\nTNRST_OUT Generated reset pulse duration Internal Reset source 20 - - µs\n1. The pull-up is designed with a true resistance in series with a switch able PMOS. This PMOS contribution to the series \nresistance must be minimum (~10% order) .\n2. Guaranteed by design.\nElectrical characteristics STM32F446xC/E\n122/198 DS10693 Rev 10Figure 33. Recommended NRST pin protection  \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 59 . Otherwise the reset is not taken into account by the device.\n3. The external capacitor on NRST must be placed as close as pos sible to the device.\n6.3.19 TIM time r characteristics\nThe parameters given in Table  60 are guaranteed by design.\nRefer to Section  6.3.17  for details on the inpu t/output alternate func tion characteristics \n(output compare, input capture, external clock, PWM output).\n           \n6.3.20 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the requirements of the standard I2C communication protocol with \nthe following restrictions: the I/O pins SDA and SCL too are mapped as not “true” \uf020\nopen-drain. When configured as open-drain, the PMOS connected between the I/O pin and V\nDD is disabled, but is still present.ai14132cSTM32FRPUNRST(2)VDD\nFilterInternal Reset\n0.1 μFExternal\nreset circuit(1)\nTable 60. TIMx characteristics(1)(2) \nSymbol Parameter Conditions(3)Min Max Unit\ntres(TIM) Timer resolution timeAHB/APBx prescaler=1 or \n2 or 4, fTIMxCLK = 180 MHz1- tTIMxCLK\nAHB/APBx prescaler>4, \nfTIMxCLK = 90 MHz1- tTIMxCLK\nfEXTTimer external clock \nfrequency on CH1 to CH4 fTIMxCLK  = 180 MHz0fTIMxCLK /2 MHz\nResTIM Timer resolution - 16/32 bit\ntMAX_COUNTMaximum possible count with \n32-bit counter- - 65536 × 65536 tTIMxCLK\n1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.\n2. Guaranteed by design.3. The maximum timer frequency on APB1 or APB2 is up to 180  MHz, by setting the TIMPRE bit in the RCC_DCKCFGR \nregister, if APBx prescaler is 1 or 2 or 4, t hen TIMxCLK = HCKL, otherwise TIMxCLK = 4x PCLKx.\nDS10693 Rev 10 123/198STM32F446xC/E Electrical characteristics\n171The I2C characteristics are described in Table  61. Refer also to  Section  6.3.17  for more \ndetails on the input/output alternate fu nction characteristics (SDA and SCL) .\n          Table 61. I2C characteristics  \nSymbol ParameterStandard mode \nI2C(1)(2)\n1.Guaranteed based on test during characterization.Fast mode I2C(1)(2)\n2. fPCLK1  must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to \nachieve fast mode I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode \nclock.Unit\nMin Max Min Max\ntw(SCLL) SCL clock low time 4.7 - 1.3 -\nµs\ntw(SCLH) SCL clock high time 4.0 - 0.6 -\ntsu(SDA) SDA setup time 250 - 100 -\nnsth(SDA) SDA data hold time - 3450(3)\n3. The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the \nundefined region of the falling edge of SCL.-9 0 0(4)\n4. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL \nsignal.tv(SDA, ACK) Data, ACK valid time - 3.45 - 0.9\ntr(SDA)\ntr(SCL)SDA and SCL rise time - 1000 - 300\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 300 - 300 \nth(STA) Start condition hold time 4.0 - 0.6 -\nµs\ntsu(STA)Repeated Start condition \nsetup time4.7 - 0.6 -\ntsu(STO) Stop condition setup time 4.0 - 0.6 - µs\ntw(STO:STA)Stop to Start condition time \n(bus free)4.7 - 1.3 - µs\ntSPPulse width of the spikes \nthat are suppressed by the \nanalog filter for standard and \nfast mode- - 0.05 0.09(5)\n5. The minimum width of the spikes fi ltered by the analog filter is above tSP(max).µs\nCbCapacitive load for each bus \nline- 400 - 400 pF\nElectrical characteristics STM32F446xC/E\n124/198 DS10693 Rev 10Figure 34. I2C bus AC waveforms and measurement circuit\n1. RS = series protection resistor.\n2. RP = external pull-up resistor.\n3. VDD_I2C  is the I2C bus power supply.ai14979dSTART\nSD ARP\nI²C busVDD_I2C\nSTM32\nSDA\nSCL\ntf(SDA)tr(SDA)\nSCLth(STA)\ntw(SCLH)tw(SCLL)tsu(SDA)\ntr(SCL) tf(SCL)th(SDA)START REPEATED\ntsu(STA)\ntsu(STO)ST OPtw(STO:STA)VDD_I2C\nRPRS\nRS\nSTART\nDS10693 Rev 10 125/198STM32F446xC/E Electrical characteristics\n171FMPI2C characteristics\nThe FMPI2C characterist ics are described in Table  62.\nRefer also to Section  6.3.17  for more details on the inpu t/output alternate function \ncharacteristics (SDA and SCL).\n          Table 62. FMPI2C characteristics(1) \n- ParameterStandard mode Fast mode Fast+ mode\nUnit\nMin Max Min Max Min Max\n fFMPI2CC FMPI2CCLK  frequency 2 - 8 -17\n16(2) -\nustw(SCLL) SCL clock low time 4.7 - 1.3 - 0.5 -\ntw(SCLH) SCL clock high time 4.0 - 0.6 - 0.26 -\ntsu(SDA) SDA setup time 0.25 - 0.10 - 0.05 -\ntH(SDA) SDA data hold time 0 - 0 - 0 -\ntv(SDA,ACK) Data, ACK valid time - 3.45 - 0.9 - 0.45\ntr(SDA)\ntr(SCL)SDA and SCL rise time - 0.100 - 0.30 - 0.12\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 0.30 - 0.30 - 0.12\nth(STA) Start condition hold time 4 - 0.6 - 0.26 -\ntsu(STA)Repeated Start condition \nsetup time4.7 - 0.6 - 0.26 -\ntsu(STO) Stop condition setup time 4 - 0.6 - 0.26 -\ntw(STO:STA)Stop to Start condition time \n(bus free)4.7 - 1.3 - 0.5 -\ntSPPulse width of the spikes \nsuppressed by the analog \nfilter for standard and fast mode- - 0.05 0.09 0.05 0.09\nC\nbCapacitive load for each \nbus line- 400 - 400 - 550(3)pF\n1. Guaranteed based on test during characterization.\n2. When tr(SDA,SCL)<=110ns.3. Can be limited. Maximum supported value can be re trieved by referring to the following formulas: \uf020\nt\nr(SDA/SCL)  = 0.8473 x Rp x Cload\uf020Rp(min)  = (VDD -VOL(max) ) / IOL(max)\nElectrical characteristics STM32F446xC/E\n126/198 DS10693 Rev 10Figure 35. FMPI2C timing diagram and measurement circuit\nai14979cRP\nI²C busVDD_I2C\nSTM32Fxx\nSDA\nSCL\ntf(SDA)tr(SDA)\nth(STA)\ntw(SCLL)tw(SCLH)tsu(SDA)\ntr(SCL) tf(SCL)th(SDA)START REPEATED\ntsu(STA)\ntsu(STO)STOP tw(STO:STA)VDD_I2C\nRPRS\nRS\nSTARTSTART\nSDA\nSCL\nDS10693 Rev 10 127/198STM32F446xC/E Electrical characteristics\n171SPI interface characteristics\nUnless otherwise specified, the parameters given in Table  63 for SPI are derived from tests \nperformed under the ambient temperature, fPCLKx  frequency and VDD supply voltage \nconditions su mmarized in Table  16, with the following configuration:\n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 10\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section  6.3.17  for more details on the input/outpu t alternate function characteristics \n(NSS, SCK, MOSI, MISO for SPI).\nTable 63. SPI dynamic characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster full duplex/receiver mode, \uf020\n2.7 V≤VDD≤3.6 V\uf020\nSPI1/4\n--45\nMHzMaster transmitter \uf020\n1.71V <VDD< 3.6V\uf020\nSPI1/445\nMaster\uf020\n1.71V <VDD< 3.6V\uf020\nSPI1/2/3/422.5\nSlave transmitter/ \uf020\nfull duplex mode \uf020\nSPI1/4\uf020\n2.7V <VDD< 3.6V45\nSlave receiver mode \uf020\nSPI1/4\uf020\n1.71V <VDD< 3.6V45\nSlave mode \uf020\nPI1/2/3/4\uf020\n1.71V <VDD< 3.6V22.5(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\nElectrical characteristics STM32F446xC/E\n128/198 DS10693 Rev 10Figure 36. SPI timing diagram - slave mode and CPHA = 0tw(SCKH)SCK high and low time Master mode, SPI presc = 2 TPCLK  - 1.5 TPCLK TPCLK  + 1.5\nnstw(SCKL)\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4 TPCLK--\nth(NSS) NSS hold time Slave mode, SPI presc = 2 2 TPCLK\ntsu(MI)Data input setup timeMaster mode 4 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 4 - -\nth(SI) Slave mode 2 - -\nta(SO) Data output access time Slave mode 7 - 21\ntdis(SO) Data output disable time Slave mode 5 - 12\ntv(SO)Data output valid/hold \ntimeSlave mode (after enable edge), \uf020\n2.7V ≤ VDD ≤ 3.6V-7 . 5 2 2\nSlave mode (after enable edge), \uf020\n1.7 V ≤ VDD ≤ 3.6 V- 7.5 10.5\nth(SO)Data output valid/hold \ntimeSlave mode (after enable edge) 5 - -\ntv(MO) Data output valid time Master mode (after enable edge) - 1.5 5\nth(MO) Data output hold time Master mode (after enable edge) 0 - -\n1. Guaranteed based on test during characterization.\n2. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit into SCK low or \nhigh phase preceding the SCK sampling edge. This value c an be achieved when the SPI communicates with a master \nhaving tsu(MI)  = 0 while Duty(SCK) = 50%.Table 63. SPI dynamic characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nSCK input\n(SI)\nMSB IN BIT1 IN LSB INBIT6 OUT MSB OUT LSB OUTNSS input\nMOSI\nINPUTMISO\nOUTPUT\n(SI)\nDS10693 Rev 10 129/198STM32F446xC/E Electrical characteristics\n171Figure 37. SPI timing diagram - slave mode and CPHA = 1\nFigure 38. SPI timing diagram - master modeai14135bNSS input\ntSU(NSS) tc(SCK) th(NSS)SCK inputCPHA=1\nCPOL=0\nCPHA=1\nCPOL=1tw(SCKH)\ntw(SCKL)\nta(SO)tv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\nMISO\nOUTPUT\nMOSI\nINPUTtsu(SI) th(SI)MSB OUT\nMSB INBIT6 OUT LSB OUT\nLSB IN BIT 1 IN\nai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nElectrical characteristics STM32F446xC/E\n130/198 DS10693 Rev 10QSPI interface characteristics\nUnless otherwise specified,  the parameters given in Table  64 for QSPI are derived from \ntests performed under the ambient temperature, fAHB frequency and VDD supply voltage \nconditions su mmarized in Table  16, with the following configuration:\n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 11\n\uf0b7 Capacitive load C = 20 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section  6.3.17  for more details on the input/output alternate function \ncharacteristics.\n          \n          Table 64. QSPI dynamic characteristics in SDR mode(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfSCK\n1/tc(SCK)QSPI clock frequencyWrite mode \uf020\n1.71 V ≤ VDD ≤ 3.6 V\uf020\nCload = 15 pF-- 9 0\nMHz Read mode \uf020\n2.7 V < VDD < 3.6 V\uf020\nCload = 15 pF-- 9 0\n1.71 V ≤ VDD ≤ 3.6 V - - 48\ntw(CKH)QSPI clock high and low -(T(CK) / 2) - 2 - T(CK) / 2\nnstw(CKL) T(CK) / 2 - (T(CK) / 2) +2\nts(IN) Data input setup time - 2 - -\nth(IN) Data input hold time - 4.5 - -\ntv(OUT) Data output valid time - - 1.5 3\nth(OUT) Data output hold time - 0 - -\n1. Guaranteed based on test during characterization.\nTable 65. QSPI dynamic ch aracteristics in DDR mode(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfSCK\n1/tc(SCK)QSPI clock frequencyWrite mode \uf020\n1.71 V ≤ VDD ≤ 3.6 V\uf020\nCload = 15 pF-- 6 0\nMHz Read mode \uf020\n2.7 V < VDD < 3.6 V\uf020\nCload = 15 pF-- 60\n1.71 V ≤ VDD ≤ 3.6 V -- 48\nDS10693 Rev 10 131/198STM32F446xC/E Electrical characteristics\n171I2S interface characteristics\nUnless otherwise specified,  the parameters given in Table  66 for the I2S interface are \nderived from tests performed under the ambient temperature, fPCLKx frequency and VDD \nsupply voltage condit ions summarized in Table  16, with the following configuration: \n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 10\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section  6.3.17  for more details on the input/outpu t alternate function characteristics \n(CK, SD, WS).\n          tw(CKH)QSPI clock high and low -(T(CK) / 2) - 2 - T(CK) / 2\nnstw(CKL) T(CK) / 2 - (T(CK) / 2) +2\nts(IN) Data input setup time - 0 - -\nth(IN) Data input hold time - 5.5 - -\ntv(OUT) Data output valid time2.7 V < VDD < 3.6 V - 5.5 6.5\n1.71 V < VDD < 3.6 V - 8 9.5\nth(OUT) Data output hold time - 3.5 - -\n1. Guaranteed based on test during characterization.Table 65. QSPI dynamic characteristics in DDR mode(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 66. I2S dynamic characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nfMCK I2S Main clock output - 256 x 8K 256 x Fs(2)MHz\nfCK I2S clock frequency Master data - 64 x Fs\nMHz\nSlave data - 64 x Fs\nDCK I2S clock frequency duty cycle Slave receiver 30 70 %\nElectrical characteristics STM32F446xC/E\n132/198 DS10693 Rev 10Note: Refer to the I2S section of RM0390 refer ence manual for more details on the sampling \nfrequency (FS). \nfMCK, fCK, and DCK values reflect only the digital peripheral behavior. The values of these \nparameters might be slightly impacted  by the source clock precision. DCK depends mainly \non the value of ODD bit. The digital contribution leads to a minimum value of \uf020\n(I2SDIV / (2*I2SDIV + ODD) and a maximum va lue of (I2SDIV + ODD) / (2*I2SDIV + ODD). \nFS maximum value is supported for each mode/condition.tv(WS) WS valid time Master mode - 5.5\nnsth(WS) WS hold time Master mode 1 -\ntsu(WS)WS setup time Slave mode 1 -\n- PCM short pulse Slave mode(3)2-\nth(WS)WS hold time Slave mode 3 -\n- PCM short pulse Slave mode(3)1.5 -\ntsu(SD_MR)Data input setup timeMaster receiver 3 -\ntsu(SD_SR) Slave receiver 2.5 -\nth(SD_MR)Data input hold time Master receiver 4 -\nth(SD_SR) Slave receiver 1 -\ntv(SD_ST)Data output valid time Slave transmitter (after enable edge) - 16\ntv(SD_MT) Master transmitter (after enable edge) - 4.5\nth(SD_ST)Data output hold time  Slave transmitter (after enable edge) 5 -\nth(SD_MT) Master transmitter (after enable edge) 1 -\n1. Guaranteed based on test during characterization.\n2. The maximum value of 256xFs is  45 MHz (APB1 maximum frequency).\n3. Measurement done with respect to I2S_CK rising edge.Table 66. I2S dynamic characteristics(1) (continued)\nSymbol Parameter Conditions Min Max Unit\nDS10693 Rev 10 133/198STM32F446xC/E Electrical characteristics\n171Figure 39. I2S slave timing diagram (Philips protocol)(1) \n1..LSB transmit/receive of the previous ly transmitted byte. No LSB transmit/r eceive is sent before the first \nbyte.\nFigure 40. I2S master timing diagram (Philips protocol)(1)\n1. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte. CK InputCPOL = 0\nCPOL = 1tc(CK)\nWS input\nSDtransmit\nSDreceivetw(CKH) tw(CKL)\ntsu(WS)tv(SD_ST) th(SD_ST)th(WS)\ntsu(SD_SR) th(SD_SR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmit\nai14881bLSB receive(2)LSB transmit(2)CK outputCPOL = 0\nCPOL = 1tc(CK)\nWS output\nSDreceiveSDtransmittw(CKH)\ntw(CKL)\ntsu(SD_MR)tv(SD_MT) th(SD_MT)th(WS)\nth(SD_MR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmit\nai14884btf(CK)tr(CK)\ntv(WS)\nLSB receive(2)LSB transmit(2)\nElectrical characteristics STM32F446xC/E\n134/198 DS10693 Rev 10SAI characteristics\nUnless otherwise specified, the parameters given in Table  67 for SAI are derived from tests \nperformed under the ambient temperature, fPCLKx  frequency and VDD supply voltage \nconditions su mmarized in Table  16, with the following configuration:\n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 10\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are performed at CMOS levels: 0.5 VDD\nRefer to Section  6.3.17  for more details on the input/output alternate function \ncharacteristics (SCK,SD,WS).\n          (3)\nTable 67. SAI characteristics(1)\nSymbol Parameter Conditions Min Max Unit \nfMCK SAI Main clock output - 256 x 8K 256 x Fs MHz\nfCK SAI clock frequency(2)Master data: 32 bits - 128 x Fs(3)\nMHz\nSlave data: 32 bits - 128 x Fs(3)\ntv(FS) FS valid timeMaster mode \uf020\n2.7 V ≤ VDD ≤3.6 V-1 4 %\nMaster mode \uf020\n1.71 V ≤ VDD ≤3.6 V-1 7 . 5\nnsth(FS) FS hold time Master mode 7 -\ntsu(FS) FS setup time Slave mode 1 -\nth(FS) FS hold time Slave mode 1 -\ntsu(SD_A_MR)Data input setup timeMaster receiver 1 -\ntsu(SD_B_SR) Slave receiver 1 -\nth(SD_A_MR)Data input hold time Master receiver 5 -\nth(SD_B_SR) Slave receiver 1 -\ntv(SD_B_ST) Data output valid timeSlave transmitter (after enable edge \uf020\n2.7 V ≤ VDD ≤3.6 V-9 . 5\nSlave transmitter (after enable edge \uf020\n1.71 V ≤ VDD ≤3.6 V-1 6\nth(SD_B_ST) Data output hold time Slave transmitter (after enable edge 6 -\ntv(SD_B_ST) Data output valid timeMaster transmitter (after enable edge \uf020\n2.7 V ≤ VDD ≤3.6 V-1 5\nMaster transmitter (after enable edge \uf020\n1.71 V ≤ VDD ≤3.6 V-1 8\nth(SD_B_ST) Data output hold time Master transmitter (after enable edge 7 -\n1. Guaranteed based on test during characterization.\n2. 256xFs maximum corresponds to  45 MHz (APB2 xaximum frequency)\n3. With Fs = 192 KHz\nDS10693 Rev 10 135/198STM32F446xC/E Electrical characteristics\n171Figure 41. SAI master timing waveforms\nFigure 42. SAI slave timing waveforms\nUSB OTG full speed (FS) characteristics\nThis interface is present in both the USB OTG HS and USB OTG FS controllers.\n          Table 68. USB OTG full speed startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design.USB OTG full speed transceiver startup time 1 µsMS32771V1SAI_SCK_X\nSAI_FS_X\n(output)1/fSCK\nSAI_SD_X\n(transmit)tv(FS)\nSlot n\nSAI_SD_X\n(receive)th(FS)\nSlot n+2tv(SD_MT) th(SD_MT)\nSlot ntsu(SD_MR) th(SD_MR)\nMS32772V1SAI_SCK_X\nSAI_FS_X\n(input)\nSAI_SD_X\n(transmit)tsu(FS)\nSlot n\nSAI_SD_X\n(receive)tw(CKH_X) th(FS)\nSlot n+2tv(SD_ST) th(SD_ST)\nSlot ntsu(SD_SR)tw(CKL_X)\nth(SD_SR)1/fSCK\nElectrical characteristics STM32F446xC/E\n136/198 DS10693 Rev 10          \nNote: When VBUS sensing feature is enabled, PA9 an d PB13 must be left at  their default state \n(floating input), not as alternate function. A typical 200  µA current consumption of the  \nsensing block (current to voltage conversion  to determine the different sessions) can be \nobserved on PA9 and PB13 when the feature is enabled.\nFigure 43. USB OTG full speed timings: defi nition of data signal rise and fall timeTable 69. USB OTG full speed DC electrical characteristics \nSymbol Parameter Conditions Min.(1)\n1. All the voltages are measured from the local ground potential.Typ. Max.(1)Unit\nInput \nlevelsVDDUSBUSB OTG full speed \ntransceiver operating voltage-3 . 0\n(2)\n2. The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed \nelectrical characteri stics which are degraded in the 2.7 to 3.0 V VDD voltage range.-3 . 6 V\nVDI(3)\n3. Guaranteed by design.Differential input \nsensitivityI(USB_FS_DP/DM, \nUSB_HS_DP/DM) 0.2 - -\nV VCM(3)Differential common mode \nrangeIncludes VDI range 0.8 - 2.5\nVSE(3)Single ended receiver \nthreshold-1 . 3 - 2 . 0\nOutput \nlevelsVOL Static output level low RL of 1.5  kΩ to 3.6 V(4)\n4.RL is the load connected on the USB OTG full speed drivers.-- 0 . 3\nV\nVOH Static output level high RL of 15  kΩ to VSS(4)2.8 - 3.6\nRPDPA11, PA12, PB14, PB15 \n(USB_FS_DP/DM, \nUSB_HS_DP/DM) \nVIN = VDDUSB17 21 24\nk\uf057PA9, PB13 \n(OTG_FS_VBUS, OTG_HS_VBUS) 0.65 1.1 2.0\nR\nPUPA12, PB15 \n(USB_FS_DP, USB_HS_DP)V\nIN = VSS 1.5 1.8 2.1\nPA9, PB13 \n(OTG_FS_VBUS, OTG_HS_VBUS) V\nIN = VSS 0.25 0.37 0.55\nai14137bCross over\npoints\nDifferential\ndata lines\nVCRS\nVSS\ntf tr\nDS10693 Rev 10 137/198STM32F446xC/E Electrical characteristics\n171          \nUSB high speed (HS) characteristics\nUnless otherwise specified,  the parameters given in Table  73 for ULPI are derived from \ntests performed under the ambient temperature, fHCLK frequency summarized in Table  72 \nand VDD supply voltage conditions summarized in Table  71, with the following configuration:\n\uf0b7 Output speed is set to OSPEEDRy[1 :0] = 10, unless ot herwise specified\n\uf0b7 Capacitive load C = 30 pF, unless otherwise specified\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD.\nRefer to Section  6.3.17  for more details on the i nput/output characteristics.\n          \n          Table 70. USB OTG full speed electrical characteristics(1) \n1. Guaranteed by design.Driver characteristics\nSymbol Parameter Conditions Min Max Unit\ntr Rise time(2)\n2.Measured from 10% to 90% of the data signal. For more  detailed informations, refer to USB Specification - \nChapter 7 (version 2.0).CL = 50 pF 42 0 n s\ntf Fall time(2)CL = 50 pF 4 20 ns\ntrfm Rise/ fall time matching tr/tf 90 110 %\nVCRS Output signal crosso ver voltage - 1.3 2.0 V\nZDRV Output driver impedance(3)\n3. No external termination series resistors are requ ired on DP (D+) and DM (D-) pins since the matching \nimpedance is included in the embedded driver. Driving high or \nlow 28 44 \uf057\nTable 71. USB HS DC elect rical characteristics \nSymbol Parameter Min.(1)\n1. All the voltages are measured from the local ground potential.Max.(1)Unit\nInput level VDD USB OTG HS operating voltage 1.7 3.6 V\nTable 72. USB HS clock timing parameters(1) \nSymbol Parameter Min Typ Max Unit\n-fHCLK  value to guarantee proper operation of \nUSB HS interface 30 - - MHz\nFSTART_8BIT Frequency (first transition) 8-bit ±10% 54 60 66 MHz\nFSTEADY Frequency (steady state) ±500 ppm 59.97 60 60.03 MHz\nDSTART_8BIT Duty cycle (first transition) 8-bit ±10% 40 50 60 %\nDSTEADY Duty cycle (steady state) ±500 ppm 49.975 50 50.025 %\ntSTEADYTime to reach the st eady state frequency and \nduty cycle after the first transition-- 1 . 4 m s\nElectrical characteristics STM32F446xC/E\n138/198 DS10693 Rev 10Figure 44. ULPI timing diagram\n          \nCAN (controller area network) interface\nRefer to Section  6.3.17  for more details on the input/outpu t alternate function characteristics \n(CANx_TX and CANx_RX).tSTART_DEV Clock startup time after the \nde-assertion of SuspendMPeripheral - - 5.6\nms\ntSTART_HOST Host - - -\ntPREPPHY preparation time after the first transition \nof the input clock-- - µ s\n1. Guaranteed by design.Table 72. USB HS cloc k timing parameters(1) (continued)\nSymbol Parameter Min Typ Max Unit\nClock\nControl In\n(ULPI_DIR,\nULPI_NXT)\ndata In\n(8-bit)\nControl out\n(ULPI_STP)\ndata out\n(8-bit)tDDtDCtHD tSDtHC tSC\nai17361ctDC\nTable 73. Dynamic characteristics: USB ULPI(1)\nSymbol Parameter Conditions Min. Typ. Max. Unit\ntSC Control in (ULPI_DIR, ULPI_NXT) setup time - 1 - -\nnstHC Control in (ULPI_DIR, ULPI_NXT) hold time - 1.5 - -\ntSD Data in setup time - 1.5 - -\ntHD Data in hold time - 1.5 - -\ntDC/tDD Data/control output delay2.7 V < VDD < 3.6 V, \uf020\nCL = 20 pF-6 8 . 5\n1.71 V < VDD < 3.6 V,\nCL = 15 pF-6 1 1 . 5\n1. Guaranteed based on test during characterization.\nDS10693 Rev 10 139/198STM32F446xC/E Electrical characteristics\n1716.3.21 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table  74 are derived from tests \nperformed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage \nconditions su mmarized in Table  16.\n          Table 74. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Power supply\n VDDA \uf02d VREF+ < 1.2 V 1.7(1)-3 . 6\nV VREF+ Positive reference voltage 1.7(1)-VDDA\nVREF- Negative reference voltage - - 0 -\nfADC ADC clock frequencyVDDA = 1.7(1) to 2.4 V 0.6 15 18 MHz\nVDDA = 2.4 to 3.6 V 0.6 30 36 MHz\nfTRIG(2)External trigger frequencyfADC = 30 MHz, \uf020\n12-bit resolution- - 1764 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range(3)-0 (VSSA or VREF- \ntied to ground)-VREF+ V\nRAIN(2)External input impedanceSee Equation 1  for \ndetails-- 5 0 \uf06b\uf057\nRADC(2)(4)Sampling switch resistance - - - 6 \uf06b\uf057\nCADC(2) Internal sample and hold \ncapacitor-- 4 7 p F\ntlat(2) Injection trigger conversion \nlatencyfADC = 30 MHz - - 0.100 µs\n-- - 3(5)1/fADC\ntlatr(2) Regular trigger conversion \nlatencyfADC = 30 MHz - - 0.067 µs\n-- - 2(5)1/fADC\ntS(2)Sampling time fADC = 30 MHz 0.100 - 16 µs\n- 3 - 480 1/fADC\ntSTAB(2)Power-up time - - 2 3 µs\ntCONV(2)Total conversion time (including \nsampling time)fADC = 30 MHz\n12-bit resolution0.50 - 16.40 µs\nfADC = 30 MHz\n10-bit resolution0.43 - 16.34 µs\nfADC = 30 MHz\n8-bit resolution0.37 - 16.27 µs\nfADC = 30 MHz\n6-bit resolution0.30 - 16.20 µs\n9 to 492 (tS for sampling +n-bit re solution for successive \napproximation)1/fADC\nElectrical characteristics STM32F446xC/E\n140/198 DS10693 Rev 10Equation 1: RAIN max formula\nThe formula above ( Equation 1 ) is used to dete rmine the maximum external impedance \nallowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of \nsampling periods defined in the ADC_SMPR1 register.\n          fS(2)Sampling rate \n(fADC = 30 MHz, and \uf020\ntS = 3 ADC cycles)12-bit resolution\nSingle ADC- - 2 Msps\n12-bit resolution\nInterleave Dual ADC \nmode- - 3.75 Msps\n12-bit resolution\nInterleave Triple ADC \nmode- - 6 Msps\nIVREF+(2)ADC VREF DC current \nconsumption in conversion \nmode - - 300 500 µA\nIVDDA(2)ADC VDDA DC current \nconsumption in conversion \nmode -- 1 . 6 1 . 8 m A\n1. VDDA minimum value of 1.7 V is obtained with the us e of an external power s upply supervisor (refer to Section 3.16.2: \nInternal reset OFF ).\n2. Guaranteed based on test during characterization.\n3. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.\n4. RADC maximum value is given for VDD=1.7 V, and minimum value for VDD=3.3 V.\n5. For external triggers, a delay of 1/fPCLK2  must be added to the latency specified in Table 74 .Table 74. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nRAINk0 . 5–\uf028\uf029\nfADCCADC2N2+\uf028\uf029ln\uf0b4\uf0b4--------------------------------------------------------------- -----------RADC– =\nTable 75. ADC static accuracy at fADC = 18 MHz(1)\nSymbol Parameter Test conditions Typ Max(2)Unit\nET Total unadjusted error\nfADC =18 MHz\nVDDA = 1.7 to 3.6 V\nVREF = 1.7 to 3.6 V\nVDDA \uf02d VREF < 1.2 V±3 ±4\nLSBEO Offset error ±2 ±3\nEG Gain error ±1 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±2 ±3\n1. Better performance can be achieved with restricted VDD, frequency and temperature ranges.\n2. Guaranteed based on test during characterization.\nDS10693 Rev 10 141/198STM32F446xC/E Electrical characteristics\n171          a\n          \n          \n          \nNote: ADC accuracy vs. negative injection current: injecting a negative current on any analog \ninput pins should be avoided as this signifi cantly reduces the accuracy of the conversion Table 76. ADC static accuracy at fADC = 30 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Guaranteed based on test during characterization.Unit\nET Total unadjusted error\nfADC = 30 MHz, \uf020\nRAIN < 10 k\uf057, \uf020\nVDDA = 2.4 to 3.6 V, \uf020\nVREF = 1.7 to 3.6 V, \uf020\nVDDA \uf02d VREF < 1.2 V±2 ±5\nLSBEO Offset error ±1.5 ±2.5\nEG Gain error ±1.5 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±1.5 ±3\nTable 77. ADC static accuracy at fADC = 36 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Guaranteed based on test during characterization.Unit\nET Total unadjusted error\nfADC =36 MHz,\nVDDA = 2.4 to 3.6 V,\nVREF = 1.7 to 3.6 V\nVDDA \uf02d VREF < 1.2 V±4 ±7\nLSBEO Offset error ±2 ±3\nEG Gain error ±3 ±6\nED Differential linearity error ±2 ±3\nEL Integral linearity error ±3 ±6\nTable 78. ADC dynamic accuracy at fADC = 18 MHz - Limited test conditions(1)\nSymbol Parameter Test conditions Min Typ Max Unit\nENOB Effective number of bitsfADC =18 MHz\nVDDA = VREF+= 1.7 V\nInput Frequency = 20 KHzTemperature = 25 °C10.3 10.4 - bits\nSINAD Signal-to-noise and distortion ratio 64 64.2 -\ndB SNR Signal-to-noise ratio 64 65 -\nTHD Total harmonic distortion\n-67 -72 -\n1. Guaranteed based on test during characterization.\nTable 79. ADC dynamic accuracy at fADC = 36 MHz - Limited test conditions(1)\nSymbol Parameter Test conditions Min Typ Max Unit\nENOB Effective number of bitsfADC =36 MHz\nVDDA = VREF+ = 3.3 V\nInput Frequency = 20 KHzTemperature = 25 °C10.6 10.8 - bits\nSINAD Signal-to noise and distortion ratio 66 67 -\ndB SNR Signal-to noise ratio 64 68 -\nTHD Total harmonic distortion - 70 - 72 -\n1. Guaranteed based on test during characterization.\nElectrical characteristics STM32F446xC/E\n142/198 DS10693 Rev 10being performed on another analog input. It is  recommended to add a Schottky diode (pin to \nground) to analog pins which may potentially inject negative currents.\nAny positive injection current within the limits specified for IINJ(PIN)  and \uf053IINJ(PIN)  in \nSection  6.3.17  does not affect the ADC accuracy.\nFigure 45. ADC accuracy characteristics\n1. See also Table 76 .\n2. Example of an actual transfer curve.3. Ideal transfer curve.\n4. End point correlation line.\n5. E\nT = Total unadjusted error: maximum deviation between the actual and the ideal transfer curves. \uf020\nEO = Offset error: deviation between the firs t actual transition and the first ideal one. \uf020\nEG = Gain error: deviation between the last ideal transition and the last actual one. \uf020\nED = Differential linearity error: maximum dev iation between actual steps and the ideal one. \uf020\nEL = Integral linearity error: maximum deviation between any actual transition and the end point correlation \nline.ai14395cEOEG\n1L SB ID EAL4095\n4094\n4093\n5\n4\n3\n2\n1\n07\n6\n1 2 3 456 7 4093 4094 4095 4096(1)(2)\nET\nEDEL(3)\nVDD A VSS AVREF+\n4096(or              depending on package)]VDDA\n4096[1LSBIDEAL = \nDS10693 Rev 10 143/198STM32F446xC/E Electrical characteristics\n171Figure 46. Typical connection diagram using the ADC\n1. Refer to Table 74  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (~ 5  pF). A high Cparasitic  value downgrades conversion ac curacy. To remedy this, fADC \nhas to be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  47 or Figure  48, \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed as close as possible to the chip.\nFigure 47. Power supply and reference decoupling (VREF+ not connected to VDDA)\n1. VREF+ and VREF– inputs are both available on UFBGA144. VREF+ is also available on LQFP100, LQFP144, \nand WLCSP81. When VREF+ and VREF– are not available, they are internally connected to VDDA and VSSA.ai17534STM32F VDD\nAINx\nIL±1 μA0.6 VVTRAIN(1)\nCparasiticVAIN0.6 VVT\nRADC(1)\nCADC (1)12-bit\nconverterSample and hold ADC \nconverter\nSTM32F\n1 μF // 10 nF\n1 μF // 10 nFVREF+ (1)\nVDDA\nVSSA/VREF- (1)\nai17535b\nElectrical characteristics STM32F446xC/E\n144/198 DS10693 Rev 10Figure 48. Power supply and reference decoupling  (VREF+ connected to VDDA)\n1. VREF+ and VREF– inputs are both available on UFBGA144. VREF+ is also available on LQFP100, LQFP144, \nand WLCSP81. When VREF+ and VREF– are not available, they are internally connected to VDDA and VSSA.\n6.3.22 Temperature sensor characteristics\n          \n          STM32F\n1 μF // 10 nF\nai17536cVREF+/VDDA\nVREF-/VSSA(1)(1)\nTable 80. Temperature sensor characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)VSENSE  linearity with temperature - \uf0b11\uf0b12° C\nAvg_Slope(1)Average slope - 2.5 - mV/°C\nV25(1)Voltage at 25 °C - 0.76 - V\ntSTART(2)Startup time - 6 10 µs\nTS_temp(2)ADC sampling time when reading the temperature (1 °C accuracy) 10 - - µs\n1. Guaranteed based on test during characterization.\n2. Guaranteed by design.\nTable 81. Temperature sensor calibration values\nSymbol Parameter Memory address\nTS_CAL1 TS ADC raw data acquired at temperature of 30 °C, VDDA= 3.3 V 0x1FFF 7A2C - 0x1FFF 7A2D\nTS_CAL2 TS ADC raw data acquired at temperature of 110 °C, VDDA= 3.3 V 0x1FFF 7A2E - 0x1FFF 7A2F\nDS10693 Rev 10 145/198STM32F446xC/E Electrical characteristics\n1716.3.23 VBAT monitoring characteristics\n          \n6.3.24 Reference voltage\nThe parameters given in Table  83 are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table  16.\n           \n          \n6.3.25 DAC electri cal characteristics\n          Table 82. VBAT monitoring characteristics\nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -5 0-K \uf057 \nQ Ratio on VBAT measurement - 4 - -\nEr(1)Error on Q - 1 - + 1 %\nTS_vbat(2)(2) ADC sampling time when reading the VBAT \uf020\n1 mV accuracy 5-- µ s\n1. Guaranteed by design.\n2. Shortest sampling time can be determined in the application by multiple iterations.\nTable 83.  internal reference voltage \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +105 °C 1.18 1.21 1.24 V\nTS_vrefint(1) ADC sampling time when reading the \ninternal reference voltage-1 0 - - µ s\nVRERINT_s(2)Internal reference voltage spread over the \ntemperature rangeVDD = 3 V \uf0b1\uf02010 mV - 3 5 mV\nTCoeff(2)Temperature coefficient - - 30 50 ppm/°C\ntSTART(2)Startup time - - 6 10 µs\n1. Shortest sampling time can be determined in  the application by multiple iterations.\n2. Guaranteed by design.\nTable 84. Internal reference voltage calibration values\nSymbol Parameter Memory address\nVREFIN_CAL Raw data acquired at temperature of 30 °C VDDA  = 3.3 V 0x1FFF 7A2A - 0x1FFF 7A2B\nTable 85. DAC characteristics \nSymbol Parameter Conditions Min Typ Max Unit Comments\nVDDAAnalog supply \nvoltage-1.7\n(1) -3 . 6  V -\nVREF+Reference supply \nvoltage-1.7(\n1) -3 . 6V VREF+\uf020\uf0a3 VDDA\nElectrical characteristics STM32F446xC/E\n146/198 DS10693 Rev 10VSSA Ground - 0 - 0 V -\nRLOAD(2)Resistive loadDAC \noutput \nbuffer ONConnected \nto VSSA5- -\nkΩ-\nConnected \nto VDDA25 - - -\nRO(2) Impedance output \nwith buffer OFF-- - 1 5 k ΩWhen the buffer is OFF, the \nMinimum resistive load \nbetween DAC_OUT and VSS \nto have a 1% accuracy is 1.5 MΩ\nC\nLOAD(2)Capacitive load - - - 50 pFMaximum capaciti ve load at \nDAC_OUT pin (when the buffer is ON).\nDAC_OUT \nmin\n(2)Lower DAC_OUT \nvoltage with buffer ON-0 . 2 - - VIt gives the maximum output \nexcursion of the DAC.\nIt corresponds to 12-bit input \ncode (0x0E0) to (0xF1C) at \nV\nREF+ = 3.6 V and (0x1C7) to \n(0xE38) at VREF+ = 1.7 VDAC_OUT \nmax(2)Higher DAC_OUT \nvoltage with buffer \nON-- -VDDA \n– 0.2 V\nDAC_OUT \nmin(2)Lower DAC_OUT \nvoltage with buffer \nOFF-- 0 . 5 - m V\nIt gives the maximum output \nexcursion of the DAC.\nDAC_OUT \nmax(2)Higher DAC_OUT \nvoltage with buffer \nOFF-- -VREF\n± 1 \nLSBV\nIVREF+(4)DAC DC VREF \ncurrent \nconsumption in quiescent mode \n(Standby mode)- - 170 240\nµAWith no load, worst code \n(0x800) at V\nREF+ = 3.6 V in \nterms of DC consumption on the inputs\n-- 5 0 7 5With no load, worst code \n(0xF1C) at V\nREF+ = 3.6 V in \nterms of DC consumption on \nthe inputs\nIDDA(4)DAC DC VDDA \ncurrent \nconsumption in quiescent mode\n(3)- - 280 380 µAWith no load, middle code \n(0x800) on the inputs\n- - 475 625 µAWith no load, worst code \n(0xF1C) at VREF+ = 3.6 V in \nterms of DC consumption on \nthe inputs\nDNL(4)Differential non \nlinearity difference \nbetween two \nconsecutive code -1 LSB)- - - ±0.5 LSBGiven for the DAC in 10-bit \nconfiguration.\n-- - ± 2  L S BGiven for the DAC in 12-bit \nconfiguration.Table 85. DAC characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit Comments\nDS10693 Rev 10 147/198STM32F446xC/E Electrical characteristics\n171INL(4)Integral non \nlinearity (difference \nbetween measured value at \nCode i and the \nvalue at Code i on a line drawn \nbetween Code 0 \nand last Code 1023)-- - ± 1 L S BGiven for the DAC in 10-bit \nconfiguration.\n-- - ± 4 L S BGiven for the DAC in 12-bit \nconfiguration.\nOffset\n(4)Offset error\n(difference \nbetween \nmeasured value at Code (0x800) and \nthe ideal value = \nV\nREF+/2)-- - ± 1 0 m VGiven for the DAC in 12-bit \nconfiguration \n-- - ± 3 L S BGiven for the DAC in 10-bit at \nVREF+ = 3.6 V\n-- - ± 1 2 L S BGiven for the DAC in 12-bit at \nVREF+ = 3.6 V\nGain \nerror(4) Gain error - - - ±0.5 %Given for the DAC in 12-bit \nconfiguration\ntSETTLING(4)Total harmonic \ndistortion\nBuffer ON-- 3 6 µ sCLOAD  \uf0a3  50 pF,\uf020\nRLOAD  \uf0b3 5 kΩ\nTHD(4)-- - - - d BCLOAD  \uf0a3  50 pF,\uf020\nRLOAD  \uf0b3 5 kΩ\nUpdate \nrate(2)Max frequency for \na correct \nDAC_OUT change when small \nvariation in the \ninput code (from code i to i+1 LSB)-- - 1MS/\nsC\nLOAD  \uf0a3  50 pF,\uf020\nRLOAD  \uf0b3 5 kΩ\ntWAKEUP(4)Wakeup time from \noff state (Setting the ENx bit in the \nDAC Control \nregister)-- 6 . 5 1 0 µ sC\nLOAD  \uf0a3  50 pF, RLOAD  \uf0b3 5 kΩ\ninput code between lowest \nand highest possible ones.\nPSRR+ (2)Power supply \nrejection ratio (to \nVDDA) (static DC \nmeasurement)- - - 67 - 40 dB No RLOAD , CLOAD  = 50 pF\n1. VDDA minimum value of 1.7 V is obtained with the use of an external power suppl y supervisor (refer to Section 3.16.2: \nInternal reset OFF ). \n2. Guaranteed by design.3. The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic \nconsumption occurs.\n4. Guaranteed based on test during characterization.Table 85. DAC characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit Comments\nElectrical characteristics STM32F446xC/E\n148/198 DS10693 Rev 10Figure 49. 12-bit buffered/non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external \nloads directly without the use of an external oper ational amplifier. The buffer can be bypassed by \nconfiguring the BOFFx bit in the DAC_CR register.\n6.3.26 FMC characteristics\nUnless otherwise specified,  the parameters given in Table  86 to Table  93 for the FMC \ninterface are derived from tests perform ed under the ambient temperature, fHCLK frequency \nand VDD supply voltage conditions summarized in Table  15, with the following configuration: \n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 10\n\uf0b7 Capacitance load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section  6.3.17  for more details on the i nput/output characteristics.\nAsynchronous waveforms and timings\nFigure  50 through Figure  53 represent asynchronous waveforms and Table  86 through \nTable  93 provide the corresponding timings. The re sults shown in these tables are obtained \nwith the following FM C configuration:\n\uf0b7 AddressSetupTime = 0x1\n\uf0b7 AddressHoldTime = 0x1\n\uf0b7 DataSetupTime = 0x1 (except for asynchronous NWAIT mode , DataSetupTime = 0x5)\n\uf0b7 BusTurnAroundDuration = 0x0\nIn all timing tables, the THCLK  is the HCLK clock period.(1)Buffer\n12-bit\ndigital to \nanalog\nconverterBuffered/non-buffered DAC\nDACx_OUTRLOAD\nCLOAD\nai17157d\nDS10693 Rev 10 149/198STM32F446xC/E Electrical characteristics\n171Figure 50. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms\n1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.DataFMC_NE\nFMC_NBL[1:0]\nFMC_D[15:0]tv(BL_NE)\nth(Data_NE)FMC_NOE\nAddressFMC_A[25:0]tv(A_NE)FMC_NWE\ntsu(Data_NE)tw(NE)\nMS32753V1w(NOE)t tv(NOE_NE) th(NE_NOE)\nth(Data_NOE)th(A_NOE)\nth(BL_NOE)\ntsu(Data_NOE)\nFMC_NADV(1)tv(NADV_NE)\ntw(NADV)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nElectrical characteristics STM32F446xC/E\n150/198 DS10693 Rev 10          \n          Table 86. Asynchronous non-multiple xed SRAM/PSRAM/NOR Read timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 2THCLK – 2 2 THCLK + 0.5\nnstv(NOE_NE) FMC_NEx low to FMC_NOE low 0 1\ntw(NOE) FMC_NOE low time 2THCLK  - 1 2THCLK + 0.5\nth(NE_NOE) FMC_NOE high to FMC_NE high hold time 0 -\ntv(A_NE) FMC_NEx low to FMC_A valid - 0.5\nth(A_NOE) Address hold time after FMC_NOE high 0 -\ntv(BL_NE) FMC_NEx low to FMC_BL valid - 2\nth(BL_NOE) FMC_BL hold time after FMC_NOE high 0 -\ntsu(Data_NE) Data to FMC_NEx high setup time THCLK  - 2 -\ntsu(Data_NOE) Data to FMC_NOEx high setup time THCLK  - 2 -\nth(Data_NOE) Data hold time a fter FMC_NOE high 0 -\nth(Data_NE) Data hold time a fter FMC_NEx high 0 -\ntv(NADV_NE) FMC_NEx low to FMC_NADV low - 0\ntw(NADV) FMC_NADV low time - THCLK  +1\nTable 87. Asynchronous non-multiplexed SRAM/PSRAM/NOR read \nNWAIT timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 7THCLK + 1 7THCLK\nnstw(NOE) FMC_NWE low time 5THCLK – 1 5THCLK  + 1\ntw(NWAIT) FMC_NWAIT low time THCLK – 0.5 -\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 5THCLK + 1.5 -\nth(NE_NWAIT) FMC_NEx hold time after FMC_NWAIT invalid 4THCLK + 1 -\nDS10693 Rev 10 151/198STM32F446xC/E Electrical characteristics\n171Figure 51. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms\n1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.\n          Table 88. Asynchronous non-multipl exed SRAM/PSRAM/NOR write timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 3 THCLK  - 2 3 THCLK  +0.5\nnstv(NWE_NE) FMC_NEx low to FMC_NWE low THCLK – 0.5 THCLK + 0.5\ntw(NWE) FMC_NWE low time THCLK THCLK + 0.5\nth(NE_NWE) FMC_NWE high to FMC_NE high hold time THCLK  + 0.5  -\ntv(A_NE) FMC_NEx low to FMC_A valid  - 0 \nth(A_NWE) Address hold time after FMC_NWE high THCLK - 0.5  -\ntv(BL_NE) FMC_NEx low to FMC_BL valid  - 1\nth(BL_NWE) FMC_BL hold time after FMC_NWE high THCLK + 0.5  -\ntv(Data_NE) Data to FMC_NEx low to Data valid  - THCLK + 2\nth(Data_NWE) Data hold time after FMC_NWE high THCLK + 0.5  -\ntv(NADV_NE) FMC_NEx low to FMC_NADV low  - 0\ntw(NADV) FMC_NADV low time  - THCLK + 0.5NBL\nDataFMC_NEx\nFMC_NBL[1:0]\nFMC_D[15:0]tv(BL_NE)\nth(Data_NWE)FMC_NOE\nAddress FMC_A[25:0]tv(A_NE)tw(NWE)\nFMC_NWEtv(NWE_NE) th(NE_NWE)\nth(A_NWE)\nth(BL_NWE)\ntv(Data_NE)tw(NE)\nMS32754V1FMC_NADV (1)tv(NADV_NE)\ntw(NADV)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nElectrical characteristics STM32F446xC/E\n152/198 DS10693 Rev 10          \nFigure 52. Asynchronous multiplexed PSRAM/NOR read waveformsTable 89. Asynchronous non-multiplexed SRAM/PSRAM/NOR write \nNWAIT timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 8THCLK  - 0.5  8THCLK  + 1\nnstw(NWE) FMC_NWE low time 6THCLK  - 0.5 6THCLK + 1\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 6THCLK - 0.5 -\nth(NE_NWAIT)FMC_NEx hold time after FMC_NWAIT \ninvalid4THCLK + 2 -\nNBL\nDataFMC_ NBL[1:0]\nFMC_ AD[15:0]tv(BL_NE)\nth(Data_NE)AddressFMC_ A[25:16]tv(A_NE)FMC_NWE\ntv(A_NE)\nMS32755V1Address\nFMC_NADVtv(NADV_NE)\ntw(NADV)tsu(Data_NE)\nth(AD_NADV)FMC_ NE\nFMC_NOEtw(NE)\ntw(NOE)tv(NOE_NE) th(NE_NOE)\nth(A_NOE)\nth(BL_NOE)\ntsu(Data_NOE) th(Data_NOE)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nDS10693 Rev 10 153/198STM32F446xC/E Electrical characteristics\n171          \n          Table 90. Asynchronous multiplexed PSRAM/NOR read timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 3THCLK  – 2 3THCLK +0.5\nnstv(NOE_NE) FMC_NEx low to FMC_NOE low 2THCLK – 0.5 2THCLK\nttw(NOE) FMC_NOE low time THCLK – 1 THCLK + 0.5\nth(NE_NOE) FMC_NOE high to FMC_NE  high hold time 0  -\ntv(A_NE) FMC_NEx low to FMC_A valid  - 2\ntv(NADV_NE) FMC_NEx low to FMC_NADV low 0 2\ntw(NADV) FMC_NADV low time THCLK – 0.5 THCLK + 0.5\nth(AD_NADV)FMC_AD(address) valid hold time after \nFMC_NADV high)0 -\nth(A_NOE) Address hold time after FMC_NOE high THCLK – 0.5  -\nth(BL_NOE) FMC_BL time after FMC_NOE high 0  -\ntv(BL_NE) FMC_NEx low to FMC_BL valid - 2\ntsu(Data_NE) Data to FMC_NEx high setup time THCLK + 1.5  -\ntsu(Data_NOE) Data to FMC_NOE high setup time THCLK + 1  - \nth(Data_NE) Data hold time after FMC_NEx high 0 -\nth(Data_NOE) Data hold time after FMC_NOE high 0 -\nTable 91. Asynchronous multiplexe d PSRAM/NOR read NWAIT timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 8THCLK  - 1 8THCLK  + 2\nnstw(NOE) FMC_NWE low time 5THCLK – 1 5THCLK  + 1\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 5THCLK  + 1.5 -\nth(NE_NWAIT)FMC_NEx hold time after FMC_NWAIT \ninvalid4THCLK + 1 -\nElectrical characteristics STM32F446xC/E\n154/198 DS10693 Rev 10Figure 53. Asynchronous multip lexed PSRAM/NOR write waveforms\nNBL\nDataFMC_ NEx\nFMC_ NBL[1:0]\nFMC_ AD[15:0]tv(BL_NE)\nth(Data_NWE)FMC_NOE\nAddressFMC_ A[25:16]tv(A_NE)tw(NWE)\nFMC_NWEtv(NWE_NE) th(NE_NWE)\nth(A_NWE)\nth(BL_NWE)\ntv(A_NE)tw(NE)\nMS32756V1Address\nFMC_NADVtv(NADV_NE)\ntw(NADV)tv(Data_NADV)\nth(AD_NADV)\nFMC_NWAIT\ntsu(NWAIT_NE)th(NE_NWAIT)\nDS10693 Rev 10 155/198STM32F446xC/E Electrical characteristics\n171          \n          \nSynchronous waveforms and timings\nFigure  54 through Figure  57 represent synchronous waveforms and Table  94 through \nTable  97 provide the corresponding timings. The re sults shown in these tables are obtained \nwith the following FM C configuration:\n\uf0b7 BurstAccessMode = FMC_ BurstAccessMode_Enable;\n\uf0b7 MemoryType = FMC_MemoryType_CRAM;\n\uf0b7 WriteBurst = FMC_WriteBurst_Enable;\n\uf0b7 CLKDivision = 1; (0 is not supported, see the STM32F446 reference manual: RM0390)\n\uf0b7 DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAMTable 92. Asynchronous multiplexed PSRAM/NOR write timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time 4THCLK  - 2 4THCLK +0.5\nnstv(NWE_NE) FMC_NEx low to FMC_NWE low THCLK THCLK + 0.5\ntw(NWE) FMC_NWE low time  2THCLK 2THCLK + 0.5\nth(NE_NWE) FMC_NWE high to FMC_NE high hold time THCLK -\ntv(A_NE) FMC_NEx low to FMC_A valid - 0\ntv(NADV_NE) FMC_NEx low to FMC_NADV low 0.5 1\ntw(NADV) FMC_NADV low time THCLK – 0.5 THCLK + 0.5\nth(AD_NADV)FMC_AD(adress) valid hold time after \nFMC_NADV high)THCLK – 2 -\nth(A_NWE) Address hold time after FMC_NWE high  THCLK -\nth(BL_NWE) FMC_BL hold time after FMC_NWE high THCLK –2 -\ntv(BL_NE) FMC_NEx low to FMC_BL valid - 2\ntv(Data_NADV) FMC_NADV high to Data valid -  THCLK  + 1.5\nth(Data_NWE) Data hold time after FMC_NWE high  THCLK  + 0.5 -\nTable 93. Asynchronous multiplexed PSRAM/NOR write NWAIT timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(NE) FMC_NE low time  9THCLK  9THCLK + 0.5\nnstw(NWE) FMC_NWE low time 7THCLK 7THCLK + 2\ntsu(NWAIT_NE) FMC_NWAIT valid before FMC_NEx high 6THCLK + 1.5 -\nth(NE_NWAIT)FMC_NEx hold time after FMC_NWAIT \ninvalid4THCLK – 1 -\nElectrical characteristics STM32F446xC/E\n156/198 DS10693 Rev 10In all timing tables, the THCLK  is the HCLK clock period (with maximum \nFMC_CLK  = 90 MHz). \nFigure 54. Synchronous multiplexed NOR/PSRAM read timings\nFMC_CLK\nFMC_NEx\nFMC_NADV\nFMC_A[25:16]\nFMC_NOE\nFMC_AD[15:0] AD[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 1b, \nWAITPOL + 0b)\nFMC_NWAIT\n(WAITCFG = 0b, \nWAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-NADVL)\ntd(CLKL-AV)td(CLKL-NADVH)\ntd(CLKH-AIV)\ntd(CLKL-NOEL) td(CLKH-NOEH)\ntd(CLKL-ADV)td(CLKL-ADIV)\ntsu(ADV-CLKH)th(CLKH-ADV)\ntsu(ADV-CLKH) th(CLKH-ADV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nMS32757V1\nDS10693 Rev 10 157/198STM32F446xC/E Electrical characteristics\n171          Table 94. Synchronous multiplexed NOR/PSRAM read timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period 2THCLK  -\nnstd(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2)  - 2.5\ntd(CLKH_NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK  - 0.5  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 0\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 2.5\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) THCLK  -\ntd(CLKL-NOEL) FMC_CLK low to FMC_NOE low  - 2\ntd(CLKH-NOEH) FMC_CLK high to FMC_NOE high THCLK – 0.5  -\ntd(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid  - 0.5\ntd(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0  -\ntsu(ADV-CLKH)FMC_A/D[15:0] valid data before FMC_CLK \nhigh1 -\nth(CLKH-ADV) FMC_A/D[15:0] valid data after FMC_CLK high 3.5  -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 1 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 3.5 -\nElectrical characteristics STM32F446xC/E\n158/198 DS10693 Rev 10Figure 55. Synchronous multiplexed PSRAM write timings\nFMC_CLK\nFMC_NEx\nFMC_NADV\nFMC_A[25:16]\nFMC_NWE\nFMC_AD[15:0] AD[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 0b,\n WAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-NADVL)\ntd(CLKL-AV)td(CLKL-NADVH)\ntd(CLKH-AIV)\ntd(CLKH-NWEH) td(CLKL-NWEL)\ntd(CLKH-NBLH)td(CLKL-ADV)td(CLKL-ADIV) td(CLKL-Data)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nMS32758V1td(CLKL-Data)\nFMC_NBL\nDS10693 Rev 10 159/198STM32F446xC/E Electrical characteristics\n171          Table 95. Synchronous multiplexed PSRAM write timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period,  VDD range= 2.7 to 3.6 V 2THCLK - 1  -\nnstd(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2)  - 2.5\ntd(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK + 0.5  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 2\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 2\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) THCLK  -\ntd(CLKL-NWEL) FMC_CLK low to FMC_NWE low  - 0\nt(CLKH-NWEH) FMC_CLK high to FMC_NWE high THCLK - 0.5  -\ntd(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid - 3\ntd(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0  -\ntd(CLKL-DATA) FMC_A/D[15:0] valid data after FMC_CLK low  - 3\ntd(CLKL-NBLL) FMC_CLK low to FMC_NBL low 0  -\ntd(CLKH-NBLH) FMC_CLK high to FMC_NBL high THCLK - 0.5 -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 4 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 0 -\nElectrical characteristics STM32F446xC/E\n160/198 DS10693 Rev 10Figure 56. Synchronous non-multiplexed NOR/PSRAM read timings\n          Table 96. Synchronous non-multipl exed NOR/PSRAM read timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period 2THCLK  -\nnst(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2)  - 2.5\ntd(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK – 0.5  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 0\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 2.5\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) THCLK  -\ntd(CLKL-NOEL) FMC_CLK low to FMC_NOE low  - 2\ntd(CLKH-NOEH) FMC_CLK high to FMC_NOE high THCLK – 0.5  -\ntsu(DV-CLKH) FMC_D[15:0] valid data before FMC_CLK high 1  -\nth(CLKH-DV) FMC_D[15:0] valid data after FMC_CLK high 3.5  -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 1 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 3.5 -FMC_CLK\nFMC_NEx\nFMC_A[25:0]\nFMC_NOE\nFMC_D[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 1b, \nWAITPOL + 0b)\nFMC_NWAIT\n(WAITCFG = 0b, \nWAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0td(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-AV)td(CLKH-AIV)\ntd(CLKL-NOEL) td(CLKH-NOEH)\ntsu(DV-CLKH) th(CLKH-DV)\ntsu(DV-CLKH) th(CLKH-DV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nMS32759V1FMC_NADVtd(CLKL-NADVL) td(CLKL-NADVH)\nDS10693 Rev 10 161/198STM32F446xC/E Electrical characteristics\n171Figure 57. Synchronous non-multi plexed PSRAM write timings1. CL = 30 pF.\n2. Guaranteed based on test during characterization.\nMS32760V1FMC_CLK\nFMC_NEx\nFMC_A[25:0]\nFMC_NWE\nFMC_D[15:0] D1 D2\nFMC_NWAIT\n(WAITCFG = 0b, WAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0td(CLKL-NExL) td(CLKH-NExH)\ntd(CLKL-AV)td(CLKH-AIV)\ntd(CLKH-NWEH) td(CLKL-NWEL)\ntd(CLKL-Data)\ntsu(NWAITV-CLKH)\nth(CLKH-NWAITV)FMC_NADVtd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-Data)\nFMC_NBLtd(CLKH-NBLH)\nElectrical characteristics STM32F446xC/E\n162/198 DS10693 Rev 10          \nNAND controller waveforms and timings\nFigure  58 through Figure  61 represent synchronous waveforms, and Table  98 and Table  99 \nprovide the corresponding timings. The results shown in this table are obtained with the \nfollowing FMC configuration:\n\uf0b7 COM.FSMC_SetupTime = 0x01;\n\uf0b7 COM.FMC_WaitSetupTime = 0x03;\n\uf0b7 COM.FMC_HoldSetupTime = 0x02;\n\uf0b7 COM.FMC_HiZSetupTime = 0x01;\n\uf0b7 ATT.FMC_SetupTime = 0x01;\n\uf0b7 ATT.FMC_WaitSetupTime = 0x03;\n\uf0b7 ATT.FMC_HoldSetupTime = 0x02;\n\uf0b7 ATT.FMC_HiZSetupTime = 0x01;\n\uf0b7 Bank = FMC_Bank_NAND;\n\uf0b7 MemoryDataWidth = FMC_MemoryDataWidth_16b;\n\uf0b7 ECC = FMC_ECC_Enable;\n\uf0b7 ECCPageSize = FMC_ECCPageSize_512Bytes;\n\uf0b7 TCLRSetupTime = 0;\n\uf0b7 TARSetupTime = 0.\nIn all timing tables, the THCLK  is the HCLK clock period. Table 97. Synchronous non-multiplexed PSRAM write timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit\ntw(CLK) FMC_CLK period 2THCLK – 1  -\nnstd(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2)  - 2.5\ntd(CLKH-NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK  – 0.5  -\ntd(CLKL-NADVL) FMC_CLK low to FMC_NADV low  - 2\ntd(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0  -\ntd(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25)  - 2\ntd(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) 0  -\ntd(CLKL-NWEL) FMC_CLK low to FMC_NWE low  - 3\ntd(CLKH-NWEH) FMC_CLK high to FMC_NWE high THCLK + 1  -\ntd(CLKL-Data) FMC_D[15:0] valid data after FMC_CLK low  - 2.5\ntd(CLKL-NBLL) FMC_CLK low to FMC_NBL low 3 -\ntd(CLKH-NBLH) FMC_CLK high to FMC_NBL high THCLK + 1.5  -\ntsu(NWAIT-CLKH) FMC_NWAIT valid before FMC_CLK high 1.5 -\nth(CLKH-NWAIT) FMC_NWAIT valid after FMC_CLK high 0 -\nDS10693 Rev 10 163/198STM32F446xC/E Electrical characteristics\n171Figure 58. NAND controller waveforms for read access\nFigure 59. NAND controller waveforms for write accessFMC_NWE\nFMC_NOE (NRE)\nFMC_D[15:0]tsu(D-NOE) th(NOE-D)\nMS32767V1ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NOE) th(NOE-ALE)\nMS32768V1th(NWE-D) tv(NWE-D)FMC_NWE\nFMC_NOE (NRE)\nFMC_D[15:0]ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NWE)th(NWE-ALE)\nElectrical characteristics STM32F446xC/E\n164/198 DS10693 Rev 10Figure 60. NAND controller waveforms for common memory read access\nFigure 61. NAND controller wavefo rms for common memory write access\n          Table 98. Switching ch aracteristics for NAND  Flash read cycles(1) \n1. CL = 30 pF.Symbol Parameter Min Max Unit\ntw(N0E) FMC_NOE low width 4THCLK – 0.5 4THCLK + 0.5\nnstsu(D-NOE) FMC_D[15-0] valid data before FMC_NOE high 9 -\nth(NOE-D) FMC_D[15-0] valid data after FMC_NOE high 2.5 -\ntd(ALE-NOE) FMC_ALE valid before FMC_NOE low - 3THCLK - 0.5\nth(NOE-ALE) FMC_NWE high to FMC_ALE invalid 3THCLK – 2 -MS32769V1FMC_NWE\nFMC_NOE\nFMC_D[15:0]tw(NOE)\ntsu(D-NOE) th(NOE-D)ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NOE)th(NOE-ALE)\nMS32770V1tw(NWE)\nth(NWE-D)tv(NWE-D)FMC_NWE\nFMC_N OE\nFMC_D[15:0]td(D-NWE)ALE (FMC_A17)\nCLE (FMC_A16)FMC_NCEx\ntd(ALE-NOE) th(NOE-ALE)\nDS10693 Rev 10 165/198STM32F446xC/E Electrical characteristics\n171          \nSDRAM waveforms and timings\nFigure 62. SDRAM read a ccess waveforms (CL = 1)\n          Table 99. Switching characteristics for NAND Flash write cycles(1) \n1. CL = 30 pF.Symbol Parameter Min Max Unit\ntw(NWE) FMC_NWE low width 4THCLK - 2 4THCLK ns\ntv(NWE-D) FMC_NWE low to FMC_D[15-0] valid 0 - ns\nth(NWE-D) FMC_NWE high to FMC_D[15-0] invalid 3THCLK – 1 - ns\ntd(D-NWE) FMC_D[15-0] valid before FMC_NWE high 5THCLK – 3 - ns\ntd(ALE-NWE) FMC_ALE valid before FMC_NWE low - 3THCLK - 0.5 ns\nth(NWE-ALE) FMC_NWE high to FMC_ALE invalid 3THCLK – 2 - ns\nMS32751V2Row n Col1FMC_SDCLK\nFMC_A[12:0]\nFMC_SDNRAS\nFMC_SDNCAS\nFMC_SDNWE\nFMC_D[31:0]FMC_SDNE[1:0]td(SDCLKL_AddR)td(SDCLKL_AddC)\nth(SDCLKL_AddR)\nth(SDCLKL_AddC)\ntd(SDCLKL_SNDE)\ntsu(SDCLKH_Data) th(SDCLKH_Data)Col2 Coli Coln\nData2 Datai Datan Data1th(SDCLKL_SNDE)\ntd(SDCLKL_NRAS)\ntd(SDCLKL_NCAS) th(SDCLKL_NCAS)th(SDCLKL_NRAS)\nElectrical characteristics STM32F446xC/E\n166/198 DS10693 Rev 10          \n          Table 100. SDRAM read timings(1)(2) \n1. CL = 30 pF on data and address lines. CL=15pF on FMC_SDCLK .\n2. Guaranteed based on test during characterization.Symbol Parameter Min Max Unit \ntw(SDCLK) FMC_SDCLK period 2THCLK-0.5 2THCLK +0.5\nnstsu(SDCLKH _Data) Data input setup time 1 -\nth(SDCLKH_Data) Data input hold time 4 -\ntd(SDCLKL_Add) Address valid time - 3\ntd(SDCLKL_ SDNE) Chip select valid time - 1.5\nth(SDCLKL_SDNE) Chip select hold time 0 -\ntd(SDCLKL_SDNRAS) SDNRAS valid time - 1.5\nth(SDCLKL_SDNRAS) SDNRAS hold time 0 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 0.5\nth(SDCLKL_SDNCAS) SDNCAS hold time 0 -\nTable 101. LPSDR SDRAM read timings(1)(2)\nSymbol Parameter Min Max Unit\ntw(SDCLK) FMC_SDCLK period 2THCLK  - 0.5 2THCLK  + 0.5\nnstsu(SDCLKH _Data) Data input setup time 1 -\nth(SDCLKH_Data) Data input hold time 5 -\ntd(SDCLKL_Add) Address valid time - 3\ntd(SDCLKL_ SDNE) Chip select valid time - 3\nth(SDCLKL_SDNE) Chip select hold time 0 -\ntd(SDCLKL_SDNRAS) SDNRAS valid time - 2\nth(SDCLKL_SDNRAS) SDNRAS hold time 0 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 2\nth(SDCLKL_SDNCAS) SDNCAS hold time 0 -\n1. CL = 10 pF .\n2. Guaranteed based on test during characterization.\nDS10693 Rev 10 167/198STM32F446xC/E Electrical characteristics\n171Figure 63. SDRAM write access waveforms\n          MS32752V2Row n Col1FMC_SDCLK\nFMC_A[12:0]\nFMC_SDNRAS\nFMC_SDNCAS\nFMC_SDNWE\nFMC_D[31:0]FMC_SDNE[1:0]td(SDCLKL_AddR)td(SDCLKL_AddC)\nth(SDCLKL_AddR)\nth(SDCLKL_AddC)\ntd(SDCLKL_SNDE)\ntd(SDCLKL_Data)\nth(SDCLKL_Data)Col2 Coli Coln\nData2 Datai Datan Data1th(SDCLKL_SNDE)\ntd(SDCLKL_NRAS)\ntd(SDCLKL_NCAS) th(SDCLKL_NCAS)th(SDCLKL_NRAS)\ntd(SDCLKL_NWE) th(SDCLKL_NWE)\nFMC_NBL[3:0]td(SDCLKL_NBL)\nTable 102. SDRAM write timings(1)(2) \nSymbol Parameter Min Max Unit\nF(SDCLK) Frequency of operation - 90 MHz\ntw(SDCLK) FMC_SDCLK period 2THCLK  - 0.5 2THCLK  + 0.5\nnstd(SDCLKL _Data) Data output valid time - 2\nth(SDCLKL _Data) Data output hold time 0.5 -\ntd(SDCLK _Add) Address valid time - 3\ntd(SDCLKL _SDNWE)) SDNWE valid time - 1.5\nth(SDCLKL_SDNWE)) SDNWE hold time 0 -\ntd(SDCLKL_SDNE)) Chip select valid time - 1.5\nth(SDCLKL_SDNE) Chip select hold time 0 -\ntd(SDCLKL_SDNRAS) SDNRAS valie time - 1\nth(SDCLKL_SDNRAS) SDNRAS hold time 0 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 1\nth(SDCLKL_SDNCAS) SDNCAS hold time 0 -\n1. CL = 10 pF on data and address line. CL=15 pF on FMC_SDCLK.\n2. Guaranteed based on test during characterization.\nElectrical characteristics STM32F446xC/E\n168/198 DS10693 Rev 10          \n6.3.27 Camera interface (D CMI) timing specifications\nUnless otherwise specified, the parameters given in Table  104 for DCMI are derived \nfrom tests performed under the ambient temperature, f HCLK frequency and VDD supply \nvoltage summarized in Table  16, with the following configuration:\n\uf0b7 DCMI_PIXCLK polarity: falling\n\uf0b7 DCMI_VSYNC and DCMI_HSYNC polarity: high\n\uf0b7 Data formats: 14 bits\n          Table 103. LPSDR SDRAM write timings(1)(2) \nSymbol Parameter Min Max Unit\nF(SDCLK) Frequency of operation - 84 MHz\ntw(SDCLK) FMC_SDCLK period 2THCLK  - 0.5 2THCLK  + 0.5\nnstd(SDCLKL _Data) Data output valid time - 5\nth(SDCLKL _Data) Data output hold time 0.5 -\ntd(SDCLK _Add) Address valid time - 3\ntd(SDCLKL _SDNWE)) SDNWE valid time - 3\nth(SDCLKL_SDNWE)) SDNWE hold time 0 -\ntd(SDCLKL_SDNE)) Chip select valid time - 2.5\nth(SDCLKL_ SDNE) Chip select hold time 0 -\ntd(SDCLKL_SDNRAS) SDNRAS valid time - 2\nth(SDCLKL_SDNRAS) SDNRAS hold time 0 -\ntd(SDCLKL_SDNCAS) SDNCAS valid time - 2\ntd(SDCLKL_SDNCAS) SDNCAS hold time 0 -\n1. CL = 10 pF.\n2. Guaranteed based on test during characterization.\nTable 104. DCMI characteristics \nSymbol Parameter Min Max Unit\n- Frequency ratio DCMI_PIXCLK/fHCLK -0 . 4  -\nDCMI_PIXCLK Pixel clock input - 54 MHz\nDPixel Pixel clock input duty cycle 30 70 %\ntsu(DATA) Data input setup time 1 -\nnsth(DATA) Data input hold time 3.5 -\ntsu(HSYNC)\ntsu(VSYNC)DCMI_HSYNC/DCMI_VSYNC input setup time 2 -\nth(HSYNC)\nth(VSYNC)DCMI_HSYNC/DCMI_VSYNC input hold time 0 -\nDS10693 Rev 10 169/198STM32F446xC/E Electrical characteristics\n171Figure 64. DCMI timing diagram\n6.3.28 SD/SDIO MMC card host in terface (SDIO) characteristics\nUnless otherwise specified,  the parameters given in Table  105 for the SDIO are derived \nfrom tests performed under the ambient temperature, fPCLK2 frequency and VDD supply \nvoltage conditions summarized in Table  16, with the following configuration: \n\uf0b7 Output speed is set to OSPEEDRy[1:0] = 10\n\uf0b7 Capacitive load C = 30 pF\n\uf0b7 Measurement points are done at CMOS levels: 0.5 VDD\nRefer to Section  6.3.17  for more details on the i nput/output characteristics.\nFigure 65. SDIO high-speed modeMS32414V2DCMI_PIXCLK\ntsu(VSYNC)tsu(HSYNC)\nDCMI_HSYNC\nDCMI_VSYNC\nDATA[0:13]1/DCMI_PIXCLK\nth(HSYNC)\nth(HSYNC)\ntsu(DATA) th(DATA)\nElectrical characteristics STM32F446xC/E\n170/198 DS10693 Rev 10Figure 66. SD default mode\n          ai14888CK\nD, CMD\n(output)tOVD tOHD\nTable 105. Dynamic characteristics: SD / MMC characteristics(1)(2) \nSymbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data transfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - - 8/3 -\ntW(CKL) Clock low time fPP = 50 MHz 9.5 10.5 -\nns\ntW(CKH) Clock high time fPP = 50 MHz 8.5 9.5 -\nCMD, D inputs (referenced to  CK) in MMC and SD HS mode\ntISU Input setup time HS fPP = 50 MHz 1 - -\nns\ntIH Input hold time HS fPP = 50 MHz 4.5 - -\nCMD, D outputs (referenced to CK) in MMC and SD HS mode\ntOV Output valid time HS fPP = 50 MHz - 12.5 13\nns\ntOH Output hold time HS fPP = 50 MHz 11 - -\nCMD, D inputs (referenced to  CK) in SD default mode \ntISUD Input setup time SD fPP = 25 MHz 2.5 - -\nns\ntIHD Input hold time SD fPP = 25 MHz 5.5 - -\nCMD, D outputs (referenced to CK) in SD default mode \ntOVD Output valid default time SD fPP = 24 MHz -3 . 54\nns\ntOHD Output hold default time SD fPP = 24 MHz 2--\n1. Guaranteed based on test during characterization.\n2. VDD = 2.7 to 3.6 V.\nDS10693 Rev 10 171/198STM32F446xC/E Electrical characteristics\n171          \n6.3.29 RTC characteristics\n          Table 106. Dynamic characteristics: eMMC characteristics VDD = 1.7 V to 1.9 V(1)(2) \nSymbol Parameter Conditions Min Typ Max Unit\nfPP Clock frequency in data transfer mode - 0 - 50 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - - 8/3 -\ntW(CKL) Clock low time fPP = 50 MHz 9.5 10.5 -\nns\ntW(CKH) Clock high time fPP = 50 MHz 8.5 9.5 -\nCMD, D inputs (referenced  to CK) in eMMC mode\ntISU Input setup time HS fPP = 50 MHz 0.5 - -\nns\ntIH Input hold time HS fPP = 50 MHz 7.5 - -\nCMD, D outputs (referenced to CK) in eMMC mode\ntOV Output valid time HS fPP = 50 MHz - 13.5 14.5\nns\ntOH Output hold time HS fPP = 50 MHz 12 - -\n1. Guaranteed based on test during characterization.\n2. VDD = 2.7 to 3.6 V.\nTable 107. RTC characteristics \nSymbol Parameter Conditions Min Max\n-fPCLK1 /RTCCLK frequency ratio Any read/write operation from/to an RTC register 4 -\nPackage information STM32F446xC/E\n172/198 DS10693 Rev 107 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK packages, depending on their level of environmental compliance. ECOPACK \nspecifications, grade definitions a nd product status are available at: www.st.com . \n7.1 LQFP64 package information\nLQFP64 is a 10 x 10 mm, 64-pin low-profile quad flat package.\nFigure 67. LQFP64 outline\n1. Drawing is not to scale\n          5W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nTable 108. LQFP64 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nDS10693 Rev 10 173/198STM32F446xC/E Package information\n195Figure 68. LQFP64 recommended footprint\n1. Drawing is not to scale.\n2. Dimensions are in millimeters.c 0.090  - 0.200 0.0035 - 0.0079\nD  11.800 12.000  12.200 0.4646 0.4724 0.4803\nD1  9.800 10.000  10.200 0.3858 0.3937 0.4016D3 - 7.500 - - 0.2953 -\nE  11.800 12.000  12.200 0.4646 0.4724 0.4803\nE1  9.800 10.000  10.200 0.3858 0.3937 0.4016E3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000 - - 0.0394 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 108. LQFP64 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\nai14909c\nPackage information STM32F446xC/E\n174/198 DS10693 Rev 10Device marking for LQFP64\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nThe printed markings may differ depending upon the supply chain.\nFigure 69. LQFP64 marking example (package top view)\n1. Parts marked as “ES”, "E" or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv36549V1STM32F446A\nYW WRevision code\nDate code\nPin 1 identifierProduct identification(1)\nRET6\nDS10693 Rev 10 175/198STM32F446xC/E Package information\n1957.2 LQFP100 pac kage information\nLQFP100 is a 14 x 14 mm, 100-pin low-profile quad flat package.\nFigure 70. LQFP100 outline\n1. Drawing is not to scale.\n          eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_ME_V5A2A\nA1\nL1Lcb\nA1\nTable 109. LQPF100 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0.6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0.5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nPackage information STM32F446xC/E\n176/198 DS10693 Rev 10Figure 71. LQFP100 recommended footprint\n1. Dimensions are expr essed in millimeters.E 15.800 16.000 16.200 0.6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0.5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 109. LQPF100 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 76\n0.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\nai14906c\nDS10693 Rev 10 177/198STM32F446xC/E Package information\n195Device marking for LQFP100 package\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nThe printed markings may differ depending upon the supply chain.\nFigure 72. LQFP100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv36547V1STM32F446\nVCT6  AProduct identification(1)\nRevision code\nWWYDate code\nPin 1 identifier\n\nPackage information STM32F446xC/E\n178/198 DS10693 Rev 107.3 LQFP144 pac kage information\nLQFP144 is a 20 x 20mm, 144-pin low-profile quad flat package.\nFigure 73. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package outline\n1. Drawing is not to scale.eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING\nPLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 3637\n144109108 73\n72\n1A_ME_V3A2A\nA1\nL1Lcb\nA1\neIDENTIFICATIONPIN 1GAUGE PLANE0.25 mm\nD\nD1\nD3\nE3\nE1\nEKccc C\n1 3637\n144109108 73\n72\n1A_ME_V4A2A\nA1\nL1Lcb\nA1\nDS10693 Rev 10 179/198STM32F446xC/E Package information\n195          Table 110. LQFP144  mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 21.800 22.000 22.2 00 0.8583 0.8661 0.874\nD1 19.800 20.000 20.200 0.7795 0.7874 0.7953\nD3 - 17.500 - - 0.689 -\nE 21.800 22.000 22.200 0.8583 0.8661 0.8740\nE1 19.800 20.000 20.200 0.7795 0.7874 0.7953\nE3 - 17.500 - - 0.6890 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to four decimal digits.\nPackage information STM32F446xC/E\n180/198 DS10693 Rev 10Figure 74. LQFP144 recommended footprint\n1. Dimensions are expr essed in millimeters.0.50.35\n19.9 17.85\n22.61.35\n22.619.9\nai14905e1 36377273 108\n109\n144\nDS10693 Rev 10 181/198STM32F446xC/E Package information\n195Device marking for LQFP144 package\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nThe printed markings may differ depending upon the supply chain.\nFigure 75. LQFP144 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv36548V2Date code\nPin 1 identifierSTM32F446ZET6AProduct \nidentification(1)Revision code\nYW W\nOptional gate mark\nPackage information STM32F446xC/E\n182/198 DS10693 Rev 107.4 UFBGA144 7 x 7 mm package information\nUFBGA144 is a 7 x 7 mm, 144-pin, 0.50 mm pitch, ultra fine pitch ball grid array package.\nFigure 76. UFBGA144 outline\n1. Drawing is not in scale.\n          Table 111. UFBGA144  mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236 \nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043 A2 0.400 0.450 0.500  0.0157 0.0177 0.0197 \nA3 - 0.130 - - 0.0051 -\nA4 0.270 0.320 0.370  0.0106 0.0126 0.0146 \nb 0.230 0.280 0.320 0.0091 0.0110 0.0126\nD 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nD1 5.450 5.500 5.550 0.2146 0.2165 0.2185\nE 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nE1 5.450 5.500 5.550 0.2146 0.2165 0.2185\ne  - 0.500 - - 0.0197 - \nF 0.700 0.750 0.800 0.0276 0.0295 0.0315\nddd - -  0.100 - -  0.0039\nA0AS_ME_V2Seating plane\nA1\ne F\nF\nD\nM\nØb (144 balls)AE\nTOP VIEW BOTTOM VIEW1 12eA A2\nYXZ\nddd Z\nD1E1\neee Z Y X\nfffØ\nØM\nMZA3A4\nA1 ball \nidentifierA1 ball \nindex area\nDS10693 Rev 10 183/198STM32F446xC/E Package information\n195Figure 77. UFBG A144 recommended footprint\n          eee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted fr om mm and rounded to four decimal digits.\nTable 112. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA) \nDimension Recommended values\nPitch 0.50 mm\nDpad 0.280 mm\nDsm 0.370 mm typ. (depends on the soldermask registration tolerance)Stencil opening 0.280 mm\nStencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.120 mmTable 111. UFBGA144 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA0AS_FP_V1Dpad\nDsm\nPackage information STM32F446xC/E\n184/198 DS10693 Rev 10Device marking for UFBGA144 7 x 7 mm packa ge\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nThe printed markings may differ depending upon the supply chain.\nFigure 78. UFBGA144 7 x 7 mm marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv37953V2STM32FProduct \nidentification(1)\nAdditional informationDate codeBall  A1 \nidentifier\n446ZEH6\nAYWW\nDS10693 Rev 10 185/198STM32F446xC/E Package information\n1957.5 UFBGA144 10 x 10 mm package information\nUFBGA144 is a 10 x 10 mm, 144-pin, 0.80 mm pitch, ultra fine pitch ball grid array package.\nFigure 79. UFBGA144 outline\n1. Drawing is not to scale.\n          Table 113. UFBGA144 mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236 \nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043 \nA2 0.400 0.450 0.500  0.0157 0.0177 0.0197 \nA3 0.050 0.080 0.110 - 0.0051 -A4 0.270 0.320 0.370  0.0106 0.0126 0.0146 \nb 0.360 0.400 0.440 0.0091 0.0110 0.0130\nD 9.950 10.000 10.050 0.2736 0.2756 0.2776 \nD1 8.750 8.800 8.850 0.2343 0.2362 0.2382\nE 9.950 10.000 10.050 0.2736 0.2756 0.2776 \nE1 8.750 8.800 8.850 0.2343 0.2362 0.2382\ne  0.750 0.800 0.850 - 0.0197 - \nF 0.550 0.600 0.650  0.0177 0.0197 0.0217\nddd - -  0.080 - -  0.0039\nA02Y_ME_V2Seating plane\nA1\ne F\nF\nD\nM\nØb (144 balls)AE\nTOP VIEW BOTTOM VIEW1 12eA A2\nBAC\nddd Z\nD1E1\neee C A B\nfffØ\nØM\nMCA3A4\nA1 ball \nidentifierA1 ball \nindex area\nPackage information STM32F446xC/E\n186/198 DS10693 Rev 10Figure 80. UFBG A144 recommended footprint\n          eee - - 0.150 - - 0.0059 \nfff - - 0.080 - - 0.0020 \n1. Values in inches are converted fr om mm and rounded to four decimal digits.\nTable 114. UFBGA144 recommended PCB design rules (0.80 mm pitch BGA) \nDimension Recommended values\nPitch 0.80 mm\nDpad 0.400 mm\nDsm0.550 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.400 mm\nStencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.120 mmTable 113. UFBGA144 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA02Y_FP_V1Dpad\nDsm\nDS10693 Rev 10 187/198STM32F446xC/E Package information\n195Device marking for UFBGA144 10 x 10 mm packa ge\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nThe printed markings may differ depending upon the supply chain.\nFigure 81. UFBGA144 10 x 10 mm marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv37954V2STM32F446\nProduct \nidentification(1)\nAdditional \ninformation\nDate codeBall A1 \nidentifier\nZEJ6\nA\nYWW\nPackage information STM32F446xC/E\n188/198 DS10693 Rev 107.6 WLCSP81 package information\nWLCSP81 is a 81-pin, 3.693 x 3.815 mm, 0.4 mm pitch wafer level chip scale package.\nFigure 82. WLCSP81 outline\n1. Drawing is not to scale.\n          Table 115. WLCSP81 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 0.600 - - 0.0236\nA1 - 0.170 - - 0.0067 -\nA2 - 0.380 - - 0.0150 -\nA3(2)- 0.025 - - 0.0010 -\nb(3)0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 3.658 3.693 3.728 0.1440 0.1454 0.1468\nE 3.780 3.815 3.850 0.1488 0.1502 0.1516\ne - 0.400 - - 0.0157 -\ne1 - 3.200 - - 0.1260 -\ne2 - 3.200 - - 0.1260 -A02T_ME_V3Top view \nWafer back side\nSide viewDetail A\nBottom view\nBump sideA1 balllocation  \nA1Detail Arotated by 90°D\nSeating planeA2\nA\nbEee1\ne\nG\nFe2\nA3A1 ball\nlocation  \nZaaabbb Z\neee Z1 9JA\nXY\nØddd MZ Øccc M\nZ\nDS10693 Rev 10 189/198STM32F446xC/E Package information\n195          \nFigure 83. WLCSP81 recommended footprint\n          F - 0.2465 - - 0.0097 -\nG - 0.3075 - - 0.0121 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to four decimal digits.\n2. Back side coating3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.\nTable 116. WLCSP81 recommended PCB design rules (0.4 mm pitch) \nDimension Recommended values\nPitch 0.4 mm\nDpad 0.225 mm\nDsm0.290 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.250 mmStencil thickness 0.100 mmTable 115. WLCSP81 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA02T_FP_V1Dpad\nDsm\nPackage information STM32F446xC/E\n190/198 DS10693 Rev 10Device marking for WLCSP81 packa ge\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nThe printed markings may differ depending upon the supply chain.\nFigure 84. WLCSP81 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event ST will  be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be cont acted prior to any decisi on to use these Engineering \nsamples to run qualification activity.MSv37955V1STM32F\nYWWProduct \nidentification(1)\nAdditional \ninformationDate codePin 1 identifier\n446MCY6\nA\nDS10693 Rev 10 191/198STM32F446xC/E Package information\n1957.7 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, can be calculated \nusing the following equation:\nTJ max = TA max + (PD max x \uf051JA)\nwhere:\n\uf0b7 TA max is the maximum ambient temperature in \uf0b0C,\n\uf0b7\uf051JA is the package junction-to-ambient thermal resistance, in \uf0b0C/W,\n\uf0b7 PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n\uf0b7 PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip \ninternal power.\nPI/O max represents the maxi mum power dissipation on  output pins where:\nPI/O max  = \uf053\uf020(VOL × IOL) + \uf053((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \nReference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 117. Package thermal characteristics\nSymbol Parameter Value Unit\n\uf051JAThermal resistance junction-ambient \uf020\nLQFP64 - 10 × 10 mm46\n°C/WThermal resistance junction-ambient \uf020\nLQFP100 - 14 × 14 mm / 0.5 mm pitch42\nThermal resistance junction-ambient \uf020\nLQFP144 - 20 × 20 mm / 0.5 mm pitch33\nThermal resistance junction-ambient \uf020\nUFBGA144 - 7 × 7 mm / 0.5 mm pitch51\nThermal resistance junction-ambient \uf020\nUFBGA144 - 10 × 10 mm / 0.8 mm pitch48\nThermal resistance junction-ambient \uf020\nWLCSP8148\nPart numbering STM32F446xC/E\n192/198 DS10693 Rev 108 Part numbering\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof these devices contact your nearest ST sales office.Example:                                                                               STM32    F  446  V   C    T    6     M   xxx\nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nF = General purpose\nDevice subfamily\n446= STM32F446xC/E\nPin count\nM = 81 pins\nR = 64 pinsV = 100 pinsZ = 144 pins\nFlash memory size\nC=256 Kbytes of Flash memory\nE=512 Kbytes of Flash memory\nPackage\nH = UFBGA (7 x 7 mm)\nJ = UFBGA (10 x 10 mm)T = LQFPY = WLCSP\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C.\n7 = Industrial temperature range, –40 to 105 °C.\nOption specific package\nM = Specific supply chain\n(1)\n1. Option available only on STM32F446MEY6MTR pa rt number under specific ordering conditions. \uf020blank = Standard\nOptions\nxxx = programmed parts\nTR = tape and reel\nDS10693 Rev 10 193/198STM32F446xC/E Application block diagrams\n195Appendix A Application block diagrams\nA.1 USB OTG full speed (FS) interface solutions\nFigure 85. USB controller configured as pe ripheral-only and used in full speed mode\n1. External voltage regulator only needed when building a VBUS powered device.\n2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance \nthanks to the large Rx/Tx FIFO and to a dedicated DMA controller.\nFigure 86. USB controller configured as  host-only and used in full speed mode\n1. The current limiter is required only if the application has to support a VBUS powered device. A basic power \nswitch can be used if 5 V are available on the application board.\n2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance \nthanks to the large Rx/Tx FIFO and to a dedicated DMA controller.VSS5 V to VDDUSB\nVoltage regulator(1)VDDUSB\nOSC_IN\nOSC_OUT\nMSv36558V1VDD\nDPPA12/PB15PA11/PB14DM\nUSB Std-B connectorVBUS\nSTM32F4xx  VDD\nVBUS\nDP\nVSS\nUSB Std-A connectorDMGPIO+IRQGPIOEN\nOvercurrent5 V Pwr\nOSC_IN\nOSC_OUT\nMS19001V4Current limiter \npower switch(1)\nPA12/PB15PA11//PB14\nApplication block diagrams STM32F446xC/E\n194/198 DS10693 Rev 10Figure 87. USB controller configured in dual mode and used in full speed mode\n1. External voltage regulator only needed when building a VBUS powered device.\n2. The current limiter is required only if the application has to support a VBUS powered device. A basic power \nswitch can be used if 5 V are available on the application board.\n3. The ID pin is required in dual role only.\n4. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance \nthanks to the large Rx/Tx FIFO and to a dedicated DMA controller.STM32F4xx VDD\nVBUS\nDP\nVSSPA9/PB13\nPA12/PB15PA11/PB14\nUSB micro-AB connectorDMGPIO+IRQGPIOEN\nOvercurrent5 V Pwr5 V to VDD\nvoltage regulator(1)VDD\nID(3)\nPA10/PB12OSC_IN\nOSC_OUT\nMS19002V3Current limiter \npower switch(2)\nDS10693 Rev 10 195/198STM32F446xC/E Application block diagrams\n195A.2 USB OTG high speed (H S) interface solutions\nFigure 88. USB controller configured as peripheral, host, or dual-mode\nand used in high speed mode\n1. It is possible to use MCO1 or MCO2 to save a crystal. It is however not mandatory to clock the \nSTM32F446xx with a 24 or 26 MHz crystal when us ing USB HS. The above figure only shows an example \nof a possible connection.\n2. The ID pin is required in dual role only.DPSTM32F4xx\nDM\nVBUS\nVSSDMDP\nID(2)USBUSB HS\nOTG CtrlFS PHY\nULPI\nHigh speed \nOTG PHYULPI_CLK\nULPI_D[7:0]\nULPI_DIR\nULPI_STP\nULPI_NXTnot connected\nconnector\nMCO1 or MCO224 or 26 MHz XT(1) PLLXT1\nXI\nMS19005V2\nRevision history STM32F446xC/E\n196/198 DS10693 Rev 10Revision history\n          Table 118. Document revision history \nDate Revision Changes\n17-Feb-2015 1 Initial release.\n16-Mar-2015 2Added note 2 inside Table 2\nUpdated Table 11 , Table 23 , Table 24 , Table 25 , Table 26 , Table 30 , \nTable 51 , Table 52 , Table 53 , and Table 61\nAdded condition inside Typical and maximum current consumption  and \nAdditional current consumption  \nAdded FMPI2C characteristics\nAdded Table 62  and Figure 35\n29-May-2015 3Updated:\n–Section 6.3.15: Absolu te maximum ratings (electrical sensitivity)\n–Section 7: Package information\n–Table 2: STM32F446xC/E features and peripheral counts\n–Table 13: STM32F446xC/xE WLCSP81 ballout\n–Figure 53: ESD absolute maximum ratings\n–Figure 54: Synchronous multiple xed NOR/PSRAM read timings\nAdded:\n–Figure 78: UFBGA144 7 x 7 mm marking example (package top \nview) ,\n–Figure 81: UFBGA144 10 x 10 mm marking example (package top \nview) ,\n–Figure 84: WLCSP81 marking example (package top view)\n10-Aug-2015 4Updated:\n–Figure 14: STM32F446xC/xE UFBGA144 ballout\n–Table 10: STM32F446xx pin and ball descriptions\n–Table 18: VCAP_1 / VCAP_2 operating conditions\n–Section 3.15: Power supply schemes\n–Section 6.3.2: VCAP_1 / VCAP_2 external capacitor\nAdded:\n–Figure 5: VDDUSB connected to an external independent power \nsupply\n– Notes 3 and 4 below Figure 18: Power supply scheme\nDS10693 Rev 10 197/198STM32F446xC/E Revision history\n19703-Nov-2015 5Updated:\n–Introduction ;\n–Table 2: STM32F446xC/E features and peripheral counts\n–Table 43: Main PLL characteristics\n– Title of Table 45: PLLSAI characteristics\n–Table 109: LQPF100 mechanical data\n–Table 118: Ordering information scheme\n–Figure 10: STM32F446xC/xE LQFP64 pinout\n–Figure 11: STM32F446xC/xE LQFP100 pinout\nAdded:\n–Figure 77: UFBGA144 recommended footprint\n–Figure 111: UFBGA144 mechanical data\n02-Sep-2016 6Updated:\n–Section 7: Package information ;\n–Table 30: Typical current consum ption in Run mode, code with data \nprocessing running from Flash memory or RAM, regulator ON (ART accelerator enabled except prefetch), VDD = 1.7 V\n–Table 74: ADC characteristics\n–Table 85: DAC characteristics\nAdded:\n– Note 3 in Figure 33: Recommended NRST pin protection\n– Note 4 in Table 41: HSI oscillator characteristics\n14-Oct-2019 7Updated document title, Section 6.2: Absolu te maximum ratings  and \nDevice marking sections.\nUpdated Table 8: USART feature comparison  and Table 26: Typical and \nmaximum current consumption in Sleep mode .\nUpdated Figure 1: Compatible board design for LQFP100 package , \nFigure 2: Compatible board for LQFP64 package , Figure 6: Power \nsupply supervisor interconnection with internal reset OFF , Figure 31: FT \nI/O input characteristics , Figure 34: I\n2C bus AC waveforms and \nmeasurement circuit , Figure 43: USB OTG full speed timings: definition \nof data signal rise and fall time , Figure 47: Power supply and reference \ndecoupling (VREF+ not connected to VDDA), Figure 78: UFBGA144 7 x \n7 mm marking example (package top view)  and Figure 81: UFBGA144 \n10 x 10 mm marking example (package top view) .\nMinor text edits across the whole document.\n28-Jul-2020 8Updated footnote 1 of Table 2: STM32F446xC/E features and peripheral \ncounts  and Section 8: Part numbering .\nMinor text edits across the whole document.\n19-Nov-2020 9Updated Table 10: STM32F446xx pin and ball descriptions .\nUpdated footnotes 1 and 3 of Table 43: Main PLL characteristics .\nRemoved former footnotes 2 from Table 48: Flash memory \nprogramming  and Table 49: Flash memory programming with VPP .\nMinor text edits across the whole document.\n22-Jan-2021 10Updated footnote 1 of Table 41: HSI oscillator characteristics .\nMinor text edits across the whole document.Table 118. Document revision history (continued)\nDate Revision Changes\nSTM32F446xC/E\n198/198 DS10693 Rev 10          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to \nwww.st.com/trademarks . All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2021 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### STM32F446RET6 Summary

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 1.7 V to 3.6 V
  - VDDA: 1.7 V to 3.6 V (must be the same as VDD)
  - VBAT: 1.65 V to 3.6 V

- **Current Ratings:**
  - Supply current in Run mode: Up to 100 mA (typical at 180 MHz)
  - Supply current in Sleep mode: Up to 59 mA (typical at 180 MHz)
  - Supply current in Stop mode: 0.234 mA (typical)

- **Power Consumption:**
  - Typical current consumption in Run mode: 72 mA at 180 MHz
  - Typical current consumption in Sleep mode: 51.2 mA at 180 MHz
  - Typical current consumption in Standby mode: 2.43 µA

- **Operating Temperature Range:**
  - -40 °C to +105 °C

- **Package Type:**
  - Available in multiple packages: LQFP64, LQFP100, LQFP144, UFBGA144 (7x7 mm and 10x10 mm), WLCSP81

- **Special Features:**
  - Arm® Cortex®-M4 core with FPU
  - 512 KB Flash memory and 128 KB SRAM
  - USB OTG HS/FS, multiple timers, ADCs, and communication interfaces
  - Low power modes (Sleep, Stop, Standby)
  - Advanced connectivity options including CAN, I2C, SPI, USART, and more
  - Integrated real-time clock (RTC) and backup SRAM

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 2

**Description:**
The STM32F446RET6 is a high-performance microcontroller based on the Arm® Cortex®-M4 architecture, featuring a floating-point unit (FPU) and digital signal processing (DSP) capabilities. It operates at a maximum frequency of 180 MHz and delivers up to 225 DMIPS performance. The device integrates a rich set of peripherals, including multiple timers, ADCs, DACs, and communication interfaces, making it suitable for a wide range of applications.

**Typical Applications:**
The STM32F446RET6 is designed for various applications, including:
- Motor control and drive systems
- Industrial automation (PLC, inverters, circuit breakers)
- Medical devices
- Consumer electronics (printers, scanners, HVAC systems)
- Home automation and audio appliances
- Data acquisition systems

This microcontroller is particularly well-suited for applications requiring high processing power, low power consumption, and extensive connectivity options.