

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 10:54:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.373 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       12|       12| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_9_6_s_fu_203  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_208  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_213  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_218  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_223  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_228  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_233  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_238  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_243  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_248  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_253  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_258  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_263  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_268  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_273  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_278  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_283  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     11|        -|        -|    -|
|Expression           |        -|      6|        0|     1038|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     5882|    25619|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1088|      224|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     51|     6970|    26917|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      2|    ~0   |        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_9_6_s_fu_203  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_208  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_213  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_218  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_223  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_228  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_233  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_238  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_243  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_248  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_253  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_258  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_263  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_268  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_273  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_278  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    |grp_generic_sincos_9_6_s_fu_283  |generic_sincos_9_6_s  |        0|      2|  346|  1507|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                            |                      |        0|     34| 5882| 25619|    0|
    +---------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------------+------------------------------------------------+---------------------+
    |                      Instance                     |                     Module                     |      Expression     |
    +---------------------------------------------------+------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1_U9  |myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1  | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_5s_10s_8s_14_1_1_U11         |myproject_mac_mul_sub_5s_10s_8s_14_1_1          |     i0 * i1 - i2    |
    |myproject_mac_muladd_5s_27s_22s_27_1_1_U17         |myproject_mac_muladd_5s_27s_22s_27_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_6ns_9s_5ns_12_1_1_U10         |myproject_mac_muladd_6ns_9s_5ns_12_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_7ns_9s_12ns_12_1_1_U7         |myproject_mac_muladd_7ns_9s_12ns_12_1_1         |     i0 * i1 + i2    |
    |myproject_mac_mulsub_11s_11s_12ns_12_1_1_U8        |myproject_mac_mulsub_11s_11s_12ns_12_1_1        |     i0 - i1 * i1    |
    |myproject_mul_mul_10s_12s_22_1_1_U15               |myproject_mul_mul_10s_12s_22_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_14s_24_1_1_U13               |myproject_mul_mul_10s_14s_24_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_15s_25_1_1_U12               |myproject_mul_mul_10s_15s_25_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_22s_30_1_1_U16               |myproject_mul_mul_10s_22s_30_1_1                |       i0 * i1       |
    |myproject_mul_mul_10s_25s_33_1_1_U14               |myproject_mul_mul_10s_25s_33_1_1                |       i0 * i1       |
    +---------------------------------------------------+------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_1_fu_1129_p2               |     *    |      1|  0|  45|           5|          27|
    |mul_ln1192_4_fu_1080_p2               |     *    |      2|  0|  21|          10|          33|
    |mul_ln1192_7_fu_1137_p2               |     *    |      2|  0|  30|          10|          30|
    |mul_ln1192_fu_1071_p2                 |     *    |      1|  0|  42|           5|          24|
    |r_V_13_fu_746_p2                      |     *    |      0|  0|  23|           6|           6|
    |r_V_17_fu_1004_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_19_fu_1025_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_20_fu_1034_p2                     |     *    |      0|  0|  23|           6|           6|
    |r_V_22_fu_1043_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_25_fu_1104_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_28_fu_1120_p2                     |     *    |      0|  0|  17|           5|           5|
    |r_V_32_fu_957_p2                      |     *    |      0|  0|  17|           5|           5|
    |r_V_37_fu_802_p2                      |     *    |      0|  0|  17|           5|           5|
    |add_ln1192_10_fu_381_p2               |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_12_fu_614_p2               |     +    |      0|  0|  18|           9|          11|
    |add_ln1192_18_fu_669_p2               |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_1_fu_488_p2                |     +    |      0|  0|  20|          12|          12|
    |add_ln1192_fu_865_p2                  |     +    |      0|  0|  20|          10|          15|
    |add_ln700_fu_944_p2                   |     +    |      0|  0|  21|          14|          14|
    |grp_generic_sincos_9_6_s_fu_228_in_V  |     +    |      0|  0|  16|           9|           9|
    |grp_generic_sincos_9_6_s_fu_233_in_V  |     +    |      0|  0|  20|           2|           9|
    |grp_generic_sincos_9_6_s_fu_238_in_V  |     +    |      0|  0|  16|           4|           9|
    |grp_generic_sincos_9_6_s_fu_253_in_V  |     +    |      0|  0|  16|           2|           9|
    |r_V_30_fu_482_p2                      |     +    |      0|  0|  19|          12|          12|
    |r_V_38_fu_843_p2                      |     +    |      0|  0|  19|          12|          12|
    |ret_V_11_fu_736_p2                    |     +    |      0|  0|  15|           2|           6|
    |ret_V_16_fu_879_p2                    |     +    |      0|  0|  15|           2|           6|
    |ret_V_22_fu_494_p2                    |     +    |      0|  0|  20|           6|          12|
    |ret_V_23_fu_975_p2                    |     +    |      0|  0|  22|          15|          15|
    |ret_V_29_fu_387_p2                    |     +    |      0|  0|  20|           6|          12|
    |ret_V_31_fu_1085_p2                   |     +    |      0|  0|  40|          29|          33|
    |ret_V_34_fu_675_p2                    |     +    |      0|  0|  20|           5|          12|
    |ret_V_35_fu_1142_p2                   |     +    |      0|  0|  37|          26|          30|
    |ret_V_6_fu_820_p2                     |     +    |      0|  0|  17|          10|          10|
    |ret_V_9_fu_563_p2                     |     +    |      0|  0|  18|           3|          11|
    |ret_V_fu_714_p2                       |     +    |      0|  0|  20|           5|          10|
    |grp_generic_sincos_9_6_s_fu_208_in_V  |     -    |      0|  0|  16|           9|           9|
    |r_V_29_fu_462_p2                      |     -    |      0|  0|  20|          12|          12|
    |r_V_31_fu_923_p2                      |     -    |      0|  0|  20|          12|          12|
    |r_V_33_fu_694_p2                      |     -    |      0|  0|  17|           1|          10|
    |r_V_34_fu_527_p2                      |     -    |      0|  0|  19|          12|          12|
    |r_V_35_fu_790_p2                      |     -    |      0|  0|  15|           1|           6|
    |r_V_39_fu_663_p2                      |     -    |      0|  0|  19|          12|          12|
    |ret_V_21_fu_431_p2                    |     -    |      0|  0|  17|          10|          10|
    |ret_V_24_fu_708_p2                    |     -    |      0|  0|  20|          10|          10|
    |ret_V_26_fu_553_p2                    |     -    |      0|  0|  17|          10|          10|
    |ret_V_28_fu_859_p2                    |     -    |      0|  0|  20|          15|          15|
    |sub_ln1118_2_fu_905_p2                |     -    |      0|  0|  20|           1|          12|
    |sub_ln1118_fu_456_p2                  |     -    |      0|  0|  20|           1|          12|
    |sub_ln703_fu_510_p2                   |     -    |      0|  0|  20|           9|           9|
    |ap_block_pp0_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      6|  0|1038|         414|         609|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |    1|   0|    1|          0|
    |mul_ln1192_1_reg_1515                  |   27|   0|   27|          0|
    |mul_ln1192_3_reg_1470                  |   33|   0|   33|          0|
    |mul_ln1192_6_reg_1505                  |   30|   0|   30|          0|
    |mul_ln1192_reg_1495                    |   27|   0|   27|          0|
    |outcos_V_2_reg_1435                    |    5|   0|    5|          0|
    |outcos_V_3_reg_1405                    |    5|   0|    5|          0|
    |outcos_V_3_reg_1405_pp0_iter8_reg      |    5|   0|    5|          0|
    |outcos_V_5_reg_1485                    |    5|   0|    5|          0|
    |outcos_V_6_reg_1490                    |    5|   0|    5|          0|
    |outcos_V_9_reg_1393                    |    5|   0|    5|          0|
    |outcos_V_reg_1388                      |    5|   0|    5|          0|
    |outsin_V_11_reg_1465                   |    5|   0|    5|          0|
    |outsin_V_1_reg_1410                    |    5|   0|    5|          0|
    |outsin_V_4_reg_1425                    |    5|   0|    5|          0|
    |outsin_V_4_reg_1425_pp0_iter9_reg      |    5|   0|    5|          0|
    |outsin_V_5_reg_1430                    |    5|   0|    5|          0|
    |outsin_V_8_reg_1450                    |    5|   0|    5|          0|
    |p_Val2_19_reg_1303                     |    9|   0|    9|          0|
    |p_Val2_1_reg_1269                      |    9|   0|    9|          0|
    |p_Val2_7_reg_1259                      |    9|   0|    9|          0|
    |p_Val2_8_reg_1275                      |    9|   0|    9|          0|
    |p_Val2_s_reg_1285                      |    9|   0|    9|          0|
    |r_V_12_reg_1460                        |   24|   0|   24|          0|
    |r_V_13_reg_1399                        |   12|   0|   12|          0|
    |r_V_15_reg_1440                        |   25|   0|   25|          0|
    |r_V_19_reg_1475                        |   10|   0|   10|          0|
    |r_V_23_reg_1480                        |   22|   0|   22|          0|
    |r_V_28_reg_1510                        |   10|   0|   10|          0|
    |r_V_29_reg_1333                        |   12|   0|   12|          0|
    |ret_V_16_reg_1445                      |    6|   0|    6|          0|
    |ret_V_21_reg_1323                      |   10|   0|   10|          0|
    |ret_V_5_reg_1415                       |   14|   0|   14|          0|
    |ret_V_6_reg_1420                       |   10|   0|   10|          0|
    |ret_V_reg_1383                         |   10|   0|   10|          0|
    |trunc_ln708_10_reg_1520                |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1455                 |    9|   0|    9|          0|
    |trunc_ln708_4_reg_1363                 |    9|   0|    9|          0|
    |trunc_ln708_6_reg_1368                 |    9|   0|    9|          0|
    |trunc_ln708_7_reg_1500                 |    9|   0|    9|          0|
    |trunc_ln708_7_reg_1500_pp0_iter11_reg  |    9|   0|    9|          0|
    |trunc_ln708_8_reg_1318                 |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1373                 |    9|   0|    9|          0|
    |trunc_ln708_s_reg_1378                 |    9|   0|    9|          0|
    |trunc_ln_reg_1338                      |    9|   0|    9|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  144|   0|  144|          0|
    |outcos_V_2_reg_1435                    |   64|  32|    5|          0|
    |outsin_V_11_reg_1465                   |   64|  32|    5|          0|
    |outsin_V_5_reg_1430                    |   64|  32|    5|          0|
    |p_Val2_s_reg_1285                      |   64|  32|    9|          0|
    |r_V_29_reg_1333                        |   64|  32|   12|          0|
    |ret_V_21_reg_1323                      |   64|  32|   10|          0|
    |trunc_ln708_1_reg_1455                 |   64|  32|    9|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 1088| 224|  695|          0|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

