

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3'
================================================================
* Date:           Mon Apr 17 17:20:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       11|  30.000 ns|  0.110 us|    3|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_148_3  |        1|        9|         2|          1|          1|  1 ~ 9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       67|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       67|      159|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln148_fu_128_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln150_fu_138_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln151_fu_166_p2   |         +|   0|  0|  40|          33|           1|
    |icmp_ln148_fu_122_p2  |      icmp|   0|  0|  19|          31|          31|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 114|         104|          43|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_m2_1    |   9|          2|   31|         62|
    |k_fu_52                  |   9|          2|   33|         66|
    |m2_fu_56                 |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   97|        194|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_52                  |  33|   0|   33|          0|
    |m2_fu_56                 |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3|  return value|
|sext_ln148            |   in|   32|     ap_none|                                                       sext_ln148|        scalar|
|trunc_ln5             |   in|   31|     ap_none|                                                        trunc_ln5|        scalar|
|add_ln140             |   in|    8|     ap_none|                                                        add_ln140|        scalar|
|bucket2_address0      |  out|    8|   ap_memory|                                                          bucket2|         array|
|bucket2_ce0           |  out|    1|   ap_memory|                                                          bucket2|         array|
|bucket2_q0            |   in|   32|   ap_memory|                                                          bucket2|         array|
|sorted_data_address0  |  out|    6|   ap_memory|                                                      sorted_data|         array|
|sorted_data_ce0       |  out|    1|   ap_memory|                                                      sorted_data|         array|
|sorted_data_we0       |  out|    1|   ap_memory|                                                      sorted_data|         array|
|sorted_data_d0        |  out|   32|   ap_memory|                                                      sorted_data|         array|
+----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 6 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln140_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln140"   --->   Operation 7 'read' 'add_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln5_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln5"   --->   Operation 8 'read' 'trunc_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln148_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln148"   --->   Operation 9 'read' 'sext_ln148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln148_cast = sext i32 %sext_ln148_read"   --->   Operation 10 'sext' 'sext_ln148_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %m2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i33 %sext_ln148_cast, i33 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc125"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m2_1 = load i31 %m2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 15 'load' 'm2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln148 = icmp_eq  i31 %m2_1, i31 %trunc_ln5_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 17 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 9, i64 4"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "%add_ln148 = add i31 %m2_1, i31 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 19 'add' 'add_ln148' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %for.inc125.split, void %VITIS_LOOP_153_4.loopexit.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 20 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i31 %m2_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 21 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln150 = add i8 %add_ln140_read, i8 %trunc_ln150" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 22 'add' 'add_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i8 %add_ln150" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 23 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bucket2_addr = getelementptr i32 %bucket2, i64 0, i64 %zext_ln150_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 24 'getelementptr' 'bucket2_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.19ns)   --->   "%bucket2_load = load i8 %bucket2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 25 'load' 'bucket2_load' <Predicate = (!icmp_ln148)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln148 = store i31 %add_ln148, i31 %m2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 26 'store' 'store_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%k_load = load i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 27 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 28 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.19ns)   --->   "%bucket2_load = load i8 %bucket2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 29 'load' 'bucket2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = trunc i33 %k_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 30 'trunc' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i6 %trunc_ln150_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 31 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln150" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 32 'getelementptr' 'sorted_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %bucket2_load, i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 33 'store' 'store_ln150' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 34 [1/1] (0.89ns)   --->   "%add_ln151 = add i33 %k_load, i33 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:151]   --->   Operation 34 'add' 'add_ln151' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln148 = store i33 %add_ln151, i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 35 'store' 'store_ln148' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc125" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 36 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln148]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln140]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bucket2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 011]
m2                    (alloca           ) [ 010]
add_ln140_read        (read             ) [ 000]
trunc_ln5_read        (read             ) [ 000]
sext_ln148_read       (read             ) [ 000]
sext_ln148_cast       (sext             ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
m2_1                  (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln148            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln148             (add              ) [ 000]
br_ln148              (br               ) [ 000]
trunc_ln150           (trunc            ) [ 000]
add_ln150             (add              ) [ 000]
zext_ln150_1          (zext             ) [ 000]
bucket2_addr          (getelementptr    ) [ 011]
store_ln148           (store            ) [ 000]
k_load                (load             ) [ 000]
specloopname_ln148    (specloopname     ) [ 000]
bucket2_load          (load             ) [ 000]
trunc_ln150_1         (trunc            ) [ 000]
zext_ln150            (zext             ) [ 000]
sorted_data_addr      (getelementptr    ) [ 000]
store_ln150           (store            ) [ 000]
add_ln151             (add              ) [ 000]
store_ln148           (store            ) [ 000]
br_ln148              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln148">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln148"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln140">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln140"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bucket2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sorted_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="m2_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln140_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln140_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln5_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="0" index="1" bw="31" slack="0"/>
<pin id="69" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln5_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln148_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln148_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="bucket2_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket2_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket2_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sorted_data_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sorted_data_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln150_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln148_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln148_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="31" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="33" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="m2_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="31" slack="0"/>
<pin id="121" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln148_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="31" slack="0"/>
<pin id="124" dir="0" index="1" bw="31" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln148_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln150_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln150_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln150_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln148_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="31" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="k_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="33" slack="1"/>
<pin id="156" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln150_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="33" slack="0"/>
<pin id="159" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln150_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln151_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="33" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln148_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="33" slack="0"/>
<pin id="174" dir="0" index="1" bw="33" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="k_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="33" slack="0"/>
<pin id="179" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="184" class="1005" name="m2_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="bucket2_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bucket2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="85" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="72" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="66" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="60" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="153"><net_src comp="128" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="170"><net_src comp="154" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="52" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="187"><net_src comp="56" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="197"><net_src comp="78" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {2 }
 - Input state : 
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 : sext_ln148 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 : trunc_ln5 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 : add_ln140 | {1 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 : bucket2 | {1 2 }
	Port: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 : sorted_data | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		m2_1 : 1
		icmp_ln148 : 2
		add_ln148 : 2
		br_ln148 : 3
		trunc_ln150 : 2
		add_ln150 : 3
		zext_ln150_1 : 4
		bucket2_addr : 5
		bucket2_load : 6
		store_ln148 : 3
	State 2
		trunc_ln150_1 : 1
		zext_ln150 : 2
		sorted_data_addr : 3
		store_ln150 : 4
		add_ln151 : 1
		store_ln148 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln148_fu_128      |    0    |    38   |
|    add   |      add_ln150_fu_138      |    0    |    15   |
|          |      add_ln151_fu_166      |    0    |    40   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln148_fu_122     |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |  add_ln140_read_read_fu_60 |    0    |    0    |
|   read   |  trunc_ln5_read_read_fu_66 |    0    |    0    |
|          | sext_ln148_read_read_fu_72 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln148_cast_fu_105   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln150_fu_134     |    0    |    0    |
|          |    trunc_ln150_1_fu_157    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln150_1_fu_144    |    0    |    0    |
|          |      zext_ln150_fu_161     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   112   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bucket2_addr_reg_194|    8   |
|      k_reg_177     |   33   |
|     m2_reg_184     |   31   |
+--------------------+--------+
|        Total       |   72   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   72   |   121  |
+-----------+--------+--------+--------+
