# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do soil_moisture_fsm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# -- Giving up waiting on lock. Lockfile is "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock".
# ** Error: WriteIniString D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini failed: 2
# Error in macro ./soil_moisture_fsm_run_msim_rtl_verilog.do line 6
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# ** Warning: (vmap-7) Failed to open lock file "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock" in create mode.
# Permission denied. (errno = EACCES)
# -- Giving up waiting on lock. Lockfile is "D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini_lock".
# ** Error: WriteIniString D:/Hardware/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini failed: 2
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 29)
#     invoked from within
# "vmap work rtl_work"
vlib work
vlog -reportprogress 300 -work work D:/Hardware/ProposalTugas/soil_moisture_fsm.v
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:34:37 on Nov 15,2024
# vlog -reportprogress 300 -work work D:/Hardware/ProposalTugas/soil_moisture_fsm.v 
# -- Compiling module soil_moisture_fsm
# 
# Top level modules:
# 	soil_moisture_fsm
# End time: 23:34:37 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work D:/Hardware/ProposalTugas/testbench.v
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:34:37 on Nov 15,2024
# vlog -reportprogress 300 -work work D:/Hardware/ProposalTugas/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:34:37 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 23:34:42 on Nov 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint sim:/testbench/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench/*'.
add wave -position end sim:/testbench/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/testbench/*'.
vsim -voptargs=+acc work.soil_moisture_fsm work.testbench
# End time: 23:35:00 on Nov 15,2024, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.soil_moisture_fsm work.testbench 
# Start time: 23:35:00 on Nov 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "soil_moisture_fsm(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "soil_moisture_fsm(fast__1)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.soil_moisture_fsm(fast)
# Loading work.testbench(fast)
# Loading work.soil_moisture_fsm(fast__1)
add wave -position end sim:/soil_moisture_fsm/*
run -all
# At time                    0, pump_on = 0
# At time                   30, pump_on = 1
# At time                   40, pump_on = 0
# ** Note: $finish    : D:/Hardware/ProposalTugas/testbench.v(51)
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/Hardware/ProposalTugas/testbench.v line 51
run -all
# Break key hit
# Simulation stop requested.
vsim -voptargs=+acc work.testbench
# End time: 23:36:00 on Nov 15,2024, Elapsed time: 0:01:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 23:36:00 on Nov 15,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "soil_moisture_fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.soil_moisture_fsm(fast)
run -all
# At time                    0, pump_on = 0
# At time                   30, pump_on = 1
# At time                   40, pump_on = 0
# ** Note: $finish    : D:/Hardware/ProposalTugas/testbench.v(51)
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/Hardware/ProposalTugas/testbench.v line 51
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/start
add wave -position end  sim:/testbench/measurement_done
add wave -position end  sim:/testbench/moisture_low
add wave -position end  sim:/testbench/pump_on
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.soil_moisture_fsm(fast)
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.soil_moisture_fsm(fast)
run -all
# At time                    0, pump_on = 0
# At time                   30, pump_on = 1
# At time                   40, pump_on = 0
# ** Note: $finish    : D:/Hardware/ProposalTugas/testbench.v(51)
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at D:/Hardware/ProposalTugas/testbench.v line 51
# End time: 23:44:30 on Nov 15,2024, Elapsed time: 0:08:30
# Errors: 0, Warnings: 1
