# Review of sequential logic and 1-cycle datapath
- flip-flop clocking
	- $T_{clock} > T_{ffdel} + T_{combmax} + T_{setup}$: setup constraint
	- $T_{FF} + T_{combmin} > T_{hold}$: hold constraint

# datapath: 1CPI
- assume: get whole instr done in 1 long cycle
- {and, lw, sw, beq}
- what do we need to implement `and $1, $2, $3 ; $1 <- $2 & $3`
	- ALU
	- reg file
- what do we need to implement `lw $1, imm($2) ; $1 <- M[SE(imm) + $2]`
	- ALU with sign ext
	- reg file w/ regwrite line
	- memory unit
