{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696648646265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696648646265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 12:17:26 2023 " "Processing started: Sat Oct 07 12:17:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696648646265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648646265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week6 -c week6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week6 -c week6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648646266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696648646642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696648646642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/four_bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decimal_to_binary " "Found entity 1: Decimal_to_binary" {  } { { "Decimal_to_binary.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_sram4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypad_sram4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_SRAM4 " "Found entity 1: keypad_SRAM4" {  } { { "keypad_SRAM4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/keypad_SRAM4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram4x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram4x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM4x4 " "Found entity 1: SRAM4x4" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register2 " "Found entity 1: Register2" {  } { { "Register2.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register4 " "Found entity 1: Register4" {  } { { "Register4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register1 " "Found entity 1: Register1" {  } { { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keypad_SRAM4 " "Elaborating entity \"keypad_SRAM4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696648652237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM4x4 SRAM4x4:inst5 " "Elaborating entity \"SRAM4x4\" for hierarchy \"SRAM4x4:inst5\"" {  } { { "keypad_SRAM4.bdf" "inst5" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/keypad_SRAM4.bdf" { { 376 1216 1432 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX SRAM4x4:inst5\|LPM_MUX:inst8 " "Elaborating entity \"LPM_MUX\" for hierarchy \"SRAM4x4:inst5\|LPM_MUX:inst8\"" {  } { { "SRAM4x4.bdf" "inst8" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1040 2328 2440 1136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM4x4:inst5\|LPM_MUX:inst8 " "Elaborated megafunction instantiation \"SRAM4x4:inst5\|LPM_MUX:inst8\"" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1040 2328 2440 1136 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM4x4:inst5\|LPM_MUX:inst8 " "Instantiated megafunction \"SRAM4x4:inst5\|LPM_MUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652265 ""}  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1040 2328 2440 1136 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696648652265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a0e " "Found entity 1: mux_a0e" {  } { { "db/mux_a0e.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/db/mux_a0e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a0e SRAM4x4:inst5\|LPM_MUX:inst8\|mux_a0e:auto_generated " "Elaborating entity \"mux_a0e\" for hierarchy \"SRAM4x4:inst5\|LPM_MUX:inst8\|mux_a0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4 SRAM4x4:inst5\|Register4:inst2 " "Elaborating entity \"Register4\" for hierarchy \"SRAM4x4:inst5\|Register4:inst2\"" {  } { { "SRAM4x4.bdf" "inst2" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 608 1976 2136 736 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register1 SRAM4x4:inst5\|Register4:inst2\|Register1:inst " "Elaborating entity \"Register1\" for hierarchy \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\"" {  } { { "Register4.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register4.bdf" { { 664 1200 1312 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\"" {  } { { "Register1.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register1.bdf" { { 448 2200 2312 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst " "Elaborated megafunction instantiation \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\"" {  } { { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register1.bdf" { { 448 2200 2312 536 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst " "Instantiated megafunction \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652324 ""}  } { { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register1.bdf" { { 448 2200 2312 536 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696648652324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000 SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst " "Elaborated megafunction instantiation \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Register1.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/Register1.bdf" { { 448 2200 2312 536 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"SRAM4x4:inst5\|Register4:inst2\|Register1:inst\|BUSMUX:inst\|LPM_MUX:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE SRAM4x4:inst5\|LPM_DECODE:inst " "Elaborating entity \"LPM_DECODE\" for hierarchy \"SRAM4x4:inst5\|LPM_DECODE:inst\"" {  } { { "SRAM4x4.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1168 1568 1688 1280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM4x4:inst5\|LPM_DECODE:inst " "Elaborated megafunction instantiation \"SRAM4x4:inst5\|LPM_DECODE:inst\"" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1168 1568 1688 1280 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM4x4:inst5\|LPM_DECODE:inst " "Instantiated megafunction \"SRAM4x4:inst5\|LPM_DECODE:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652402 ""}  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1168 1568 1688 1280 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696648652402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/db/decode_2of.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2of SRAM4x4:inst5\|LPM_DECODE:inst\|decode_2of:auto_generated " "Elaborating entity \"decode_2of\" for hierarchy \"SRAM4x4:inst5\|LPM_DECODE:inst\|decode_2of:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX SRAM4x4:inst5\|BUSMUX:inst9 " "Elaborating entity \"BUSMUX\" for hierarchy \"SRAM4x4:inst5\|BUSMUX:inst9\"" {  } { { "SRAM4x4.bdf" "inst9" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1280 2112 2224 1368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM4x4:inst5\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"SRAM4x4:inst5\|BUSMUX:inst9\"" {  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1280 2112 2224 1368 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM4x4:inst5\|BUSMUX:inst9 " "Instantiated megafunction \"SRAM4x4:inst5\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696648652487 ""}  } { { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1280 2112 2224 1368 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696648652487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX SRAM4x4:inst5\|BUSMUX:inst9\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"SRAM4x4:inst5\|BUSMUX:inst9\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SRAM4x4:inst5\|BUSMUX:inst9\|LPM_MUX:\$00000 SRAM4x4:inst5\|BUSMUX:inst9 " "Elaborated megafunction instantiation \"SRAM4x4:inst5\|BUSMUX:inst9\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"SRAM4x4:inst5\|BUSMUX:inst9\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "SRAM4x4.bdf" "" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1280 2112 2224 1368 "inst9" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qjc " "Found entity 1: mux_qjc" {  } { { "db/mux_qjc.tdf" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/db/mux_qjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648652528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qjc SRAM4x4:inst5\|BUSMUX:inst9\|LPM_MUX:\$00000\|mux_qjc:auto_generated " "Elaborating entity \"mux_qjc\" for hierarchy \"SRAM4x4:inst5\|BUSMUX:inst9\|LPM_MUX:\$00000\|mux_qjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register2 SRAM4x4:inst5\|Register2:inst7 " "Elaborating entity \"Register2\" for hierarchy \"SRAM4x4:inst5\|Register2:inst7\"" {  } { { "SRAM4x4.bdf" "inst7" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/SRAM4x4.bdf" { { 1312 1904 2064 1440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652530 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit.v 1 1 " "Using design file control_unit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/control_unit.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648652548 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1696648652548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst\"" {  } { { "keypad_SRAM4.bdf" "inst" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/keypad_SRAM4.bdf" { { 800 864 1016 944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimal_to_binary Decimal_to_binary:inst2 " "Elaborating entity \"Decimal_to_binary\" for hierarchy \"Decimal_to_binary:inst2\"" {  } { { "keypad_SRAM4.bdf" "inst2" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/keypad_SRAM4.bdf" { { 376 536 720 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter four_bit_counter:inst3 " "Elaborating entity \"four_bit_counter\" for hierarchy \"four_bit_counter:inst3\"" {  } { { "keypad_SRAM4.bdf" "inst3" { Schematic "C:/Users/chiyeong/Documents/GitHub/LogicCircuitDesignAndExperiment/week6/keypad_SRAM4.bdf" { { 800 1160 1288 896 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648652559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696648652955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696648653080 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696648653178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696648653178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696648653213 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696648653213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696648653213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696648653213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696648653231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 12:17:33 2023 " "Processing ended: Sat Oct 07 12:17:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696648653231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696648653231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696648653231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648653231 ""}
