/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* top =  1  *)
(* src = "synth_PTX.v:12" *)
module synth_PTX(data_out_synt, data_0rp_synt, data_1rp_synt, data_2rp_synt, data_3rp_synt, valid_0rp_synt, valid_1rp_synt, valid_2rp_synt, valid_3rp_synt, data_0p, data_1p, data_2p, data_3p, valid_0p, valid_1p, IDLE_OUT_synt, clk_4f, valid_2p, valid_3p, clk_f, clk_2f, clk_32f, reset);
  (* src = "synth_PTX.v:19" *)
  input IDLE_OUT_synt;
  (* src = "synth_PTX.v:20" *)
  input clk_2f;
  (* src = "synth_PTX.v:21" *)
  input clk_32f;
  (* src = "synth_PTX.v:19" *)
  input clk_4f;
  (* src = "synth_PTX.v:20" *)
  input clk_f;
  (* src = "synth_PTX.v:25" *)
  wire [7:0] data_0_synt;
  (* src = "synth_PTX.v:26" *)
  wire [7:0] data_00_synt;
  (* src = "synth_PTX.v:27" *)
  wire [7:0] data_000_synt;
  (* src = "synth_PTX.v:17" *)
  input [7:0] data_0p;
  (* src = "synth_PTX.v:28" *)
  wire [7:0] data_0ps_synt;
  (* src = "synth_PTX.v:29" *)
  wire [7:0] data_0rf_synt;
  (* src = "synth_PTX.v:13" *)
  output [7:0] data_0rp_synt;
  (* src = "synth_PTX.v:30" *)
  wire [7:0] data_1_synt;
  (* src = "synth_PTX.v:31" *)
  wire [7:0] data_11_synt;
  (* src = "synth_PTX.v:17" *)
  input [7:0] data_1p;
  (* src = "synth_PTX.v:32" *)
  wire [7:0] data_1ps_synt;
  (* src = "synth_PTX.v:33" *)
  wire [7:0] data_1rf_synt;
  (* src = "synth_PTX.v:13" *)
  output [7:0] data_1rp_synt;
  (* src = "synth_PTX.v:34" *)
  wire [7:0] data_2_synt;
  (* src = "synth_PTX.v:18" *)
  input [7:0] data_2p;
  (* src = "synth_PTX.v:35" *)
  wire [7:0] data_2ps_synt;
  (* src = "synth_PTX.v:36" *)
  wire [7:0] data_2rf_synt;
  (* src = "synth_PTX.v:14" *)
  output [7:0] data_2rp_synt;
  (* src = "synth_PTX.v:37" *)
  wire [7:0] data_3_synt;
  (* src = "synth_PTX.v:18" *)
  input [7:0] data_3p;
  (* src = "synth_PTX.v:38" *)
  wire [7:0] data_3ps_synt;
  (* src = "synth_PTX.v:39" *)
  wire [7:0] data_3rf_synt;
  (* src = "synth_PTX.v:14" *)
  output [7:0] data_3rp_synt;
  (* src = "synth_PTX.v:12" *)
  output data_out_synt;
  (* src = "synth_PTX.v:21" *)
  input reset;
  (* src = "synth_PTX.v:40" *)
  wire valid_0_synt;
  (* src = "synth_PTX.v:41" *)
  wire valid_00_synt;
  (* src = "synth_PTX.v:42" *)
  wire valid_000_synt;
  (* src = "synth_PTX.v:19" *)
  input valid_0p;
  (* src = "synth_PTX.v:43" *)
  wire valid_0ps_synt;
  (* src = "synth_PTX.v:44" *)
  wire valid_0rf_synt;
  (* src = "synth_PTX.v:15" *)
  output valid_0rp_synt;
  (* src = "synth_PTX.v:45" *)
  wire valid_1_synt;
  (* src = "synth_PTX.v:46" *)
  wire valid_11_synt;
  (* src = "synth_PTX.v:19" *)
  input valid_1p;
  (* src = "synth_PTX.v:47" *)
  wire valid_1ps_synt;
  (* src = "synth_PTX.v:48" *)
  wire valid_1rf_synt;
  (* src = "synth_PTX.v:15" *)
  output valid_1rp_synt;
  (* src = "synth_PTX.v:49" *)
  wire valid_2_synt;
  (* src = "synth_PTX.v:20" *)
  input valid_2p;
  (* src = "synth_PTX.v:50" *)
  wire valid_2ps_synt;
  (* src = "synth_PTX.v:51" *)
  wire valid_2rf_synt;
  (* src = "synth_PTX.v:16" *)
  output valid_2rp_synt;
  (* src = "synth_PTX.v:52" *)
  wire valid_3_synt;
  (* src = "synth_PTX.v:20" *)
  input valid_3p;
  (* src = "synth_PTX.v:53" *)
  wire valid_3ps_synt;
  (* src = "synth_PTX.v:54" *)
  wire valid_3rf_synt;
  (* src = "synth_PTX.v:16" *)
  output valid_3rp_synt;
  (* module_not_derived = 32'd1 *)
  (* src = "synth_PTX.v:57" *)
  synth_etapaflops1 FLOPS1_COND (
    .clk_f(clk_f),
    .data_0p(data_0p),
    .data_0ps_synt(data_0ps_synt),
    .data_1p(data_1p),
    .data_1ps_synt(data_1ps_synt),
    .data_2p(data_2p),
    .data_2ps_synt(data_2ps_synt),
    .data_3p(data_3p),
    .data_3ps_synt(data_3ps_synt),
    .valid_0p(valid_0p),
    .valid_0ps_synt(valid_0ps_synt),
    .valid_1p(valid_1p),
    .valid_1ps_synt(valid_1ps_synt),
    .valid_2p(valid_2p),
    .valid_2ps_synt(valid_2ps_synt),
    .valid_3p(valid_3p),
    .valid_3ps_synt(valid_3ps_synt)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "synth_PTX.v:105" *)
  synth_etapaflops2 FLOPS2_COND (
    .clk_f(clk_f),
    .data_0_synt(data_0_synt),
    .data_0rf_synt(data_0rf_synt),
    .data_1_synt(data_1_synt),
    .data_1rf_synt(data_1rf_synt),
    .data_2_synt(data_2_synt),
    .data_2rf_synt(data_2rf_synt),
    .data_3_synt(data_3_synt),
    .data_3rf_synt(data_3rf_synt),
    .valid_0_synt(valid_0_synt),
    .valid_0rf_synt(valid_0rf_synt),
    .valid_1_synt(valid_1_synt),
    .valid_1rf_synt(valid_1rf_synt),
    .valid_2_synt(valid_2_synt),
    .valid_2rf_synt(valid_2rf_synt),
    .valid_3_synt(valid_3_synt),
    .valid_3rf_synt(valid_3rf_synt)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "synth_PTX.v:125" *)
  synth_mux4x2_8bits MUXL1_COND (
    .clk_2f(clk_2f),
    .clk_f(clk_f),
    .data_0_synt(data_0_synt),
    .data_00_synt(data_00_synt),
    .data_1_synt(data_1_synt),
    .data_11_synt(data_11_synt),
    .data_2_synt(data_2_synt),
    .data_3_synt(data_3_synt),
    .reset(reset),
    .valid_0_synt(valid_0_synt),
    .valid_00_synt(valid_00_synt),
    .valid_1_synt(valid_1_synt),
    .valid_11_synt(valid_11_synt),
    .valid_2_synt(valid_2_synt),
    .valid_3_synt(valid_3_synt)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "synth_PTX.v:143" *)
  synth_mux2x1_8bits MUXL2_COND (
    .clk_2f(clk_2f),
    .clk_4f(clk_4f),
    .data_00_synt(data_00_synt),
    .data_000_synt(data_000_synt),
    .data_11_synt(data_11_synt),
    .reset(reset),
    .valid_00_synt(valid_00_synt),
    .valid_000_synt(valid_000_synt),
    .valid_11_synt(valid_11_synt)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "synth_PTX.v:155" *)
  synth_paralelo_serial1 PARSER1_COND (
    .clk_32f(clk_32f),
    .clk_4f(clk_4f),
    .data_000_synt(data_000_synt),
    .data_out_synt(data_out_synt),
    .reset(reset),
    .valid_000_synt(valid_000_synt)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "synth_PTX.v:77" *)
  synth_recirculacion RECIRCULACION_COND (
    .IDLE_OUT_synt(IDLE_OUT_synt),
    .data_0ps_synt(data_0ps_synt),
    .data_0rf_synt(data_0rf_synt),
    .data_0rp_synt(data_0rp_synt),
    .data_1ps_synt(data_1ps_synt),
    .data_1rf_synt(data_1rf_synt),
    .data_1rp_synt(data_1rp_synt),
    .data_2ps_synt(data_2ps_synt),
    .data_2rf_synt(data_2rf_synt),
    .data_2rp_synt(data_2rp_synt),
    .data_3ps_synt(data_3ps_synt),
    .data_3rf_synt(data_3rf_synt),
    .data_3rp_synt(data_3rp_synt),
    .valid_0ps_synt(valid_0ps_synt),
    .valid_0rf_synt(valid_0rf_synt),
    .valid_0rp_synt(valid_0rp_synt),
    .valid_1ps_synt(valid_1ps_synt),
    .valid_1rf_synt(valid_1rf_synt),
    .valid_1rp_synt(valid_1rp_synt),
    .valid_2ps_synt(valid_2ps_synt),
    .valid_2rf_synt(valid_2rf_synt),
    .valid_2rp_synt(valid_2rp_synt),
    .valid_3ps_synt(valid_3ps_synt),
    .valid_3rf_synt(valid_3rf_synt),
    .valid_3rp_synt(valid_3rp_synt)
  );
endmodule

(* src = "synth_etapaflops1.v:1" *)
module synth_etapaflops1(data_0ps_synt, data_1ps_synt, data_2ps_synt, data_3ps_synt, valid_0ps_synt, valid_1ps_synt, valid_2ps_synt, valid_3ps_synt, data_0p, data_1p, data_2p, data_3p, valid_0p, valid_1p, valid_2p, valid_3p, clk_f);
  (* src = "synth_etapaflops1.v:8" *)
  input clk_f;
  (* src = "synth_etapaflops1.v:5" *)
  input [7:0] data_0p;
  (* src = "synth_etapaflops1.v:1" *)
  output [7:0] data_0ps_synt;
  (* src = "synth_etapaflops1.v:5" *)
  input [7:0] data_1p;
  (* src = "synth_etapaflops1.v:1" *)
  output [7:0] data_1ps_synt;
  (* src = "synth_etapaflops1.v:6" *)
  input [7:0] data_2p;
  (* src = "synth_etapaflops1.v:2" *)
  output [7:0] data_2ps_synt;
  (* src = "synth_etapaflops1.v:6" *)
  input [7:0] data_3p;
  (* src = "synth_etapaflops1.v:2" *)
  output [7:0] data_3ps_synt;
  (* src = "synth_etapaflops1.v:7" *)
  input valid_0p;
  (* src = "synth_etapaflops1.v:3" *)
  output valid_0ps_synt;
  (* src = "synth_etapaflops1.v:7" *)
  input valid_1p;
  (* src = "synth_etapaflops1.v:3" *)
  output valid_1ps_synt;
  (* src = "synth_etapaflops1.v:8" *)
  input valid_2p;
  (* src = "synth_etapaflops1.v:4" *)
  output valid_2ps_synt;
  (* src = "synth_etapaflops1.v:8" *)
  input valid_3p;
  (* src = "synth_etapaflops1.v:4" *)
  output valid_3ps_synt;
  (* src = "synth_etapaflops1.v:10" *)
  DFF _00_ (
    .C(clk_f),
    .D(valid_2p),
    .Q(valid_2ps_synt)
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _01_ (
    .C(clk_f),
    .D(valid_3p),
    .Q(valid_3ps_synt)
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _02_ (
    .C(clk_f),
    .D(data_0p[0]),
    .Q(data_0ps_synt[0])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _03_ (
    .C(clk_f),
    .D(data_0p[1]),
    .Q(data_0ps_synt[1])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _04_ (
    .C(clk_f),
    .D(data_0p[2]),
    .Q(data_0ps_synt[2])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _05_ (
    .C(clk_f),
    .D(data_0p[3]),
    .Q(data_0ps_synt[3])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _06_ (
    .C(clk_f),
    .D(data_0p[4]),
    .Q(data_0ps_synt[4])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _07_ (
    .C(clk_f),
    .D(data_0p[5]),
    .Q(data_0ps_synt[5])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _08_ (
    .C(clk_f),
    .D(data_0p[6]),
    .Q(data_0ps_synt[6])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _09_ (
    .C(clk_f),
    .D(data_0p[7]),
    .Q(data_0ps_synt[7])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _10_ (
    .C(clk_f),
    .D(valid_0p),
    .Q(valid_0ps_synt)
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _11_ (
    .C(clk_f),
    .D(valid_1p),
    .Q(valid_1ps_synt)
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _12_ (
    .C(clk_f),
    .D(data_1p[0]),
    .Q(data_1ps_synt[0])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _13_ (
    .C(clk_f),
    .D(data_1p[1]),
    .Q(data_1ps_synt[1])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _14_ (
    .C(clk_f),
    .D(data_1p[2]),
    .Q(data_1ps_synt[2])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _15_ (
    .C(clk_f),
    .D(data_1p[3]),
    .Q(data_1ps_synt[3])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _16_ (
    .C(clk_f),
    .D(data_1p[4]),
    .Q(data_1ps_synt[4])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _17_ (
    .C(clk_f),
    .D(data_1p[5]),
    .Q(data_1ps_synt[5])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _18_ (
    .C(clk_f),
    .D(data_1p[6]),
    .Q(data_1ps_synt[6])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _19_ (
    .C(clk_f),
    .D(data_1p[7]),
    .Q(data_1ps_synt[7])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _20_ (
    .C(clk_f),
    .D(data_2p[0]),
    .Q(data_2ps_synt[0])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _21_ (
    .C(clk_f),
    .D(data_2p[1]),
    .Q(data_2ps_synt[1])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _22_ (
    .C(clk_f),
    .D(data_2p[2]),
    .Q(data_2ps_synt[2])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _23_ (
    .C(clk_f),
    .D(data_2p[3]),
    .Q(data_2ps_synt[3])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _24_ (
    .C(clk_f),
    .D(data_2p[4]),
    .Q(data_2ps_synt[4])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _25_ (
    .C(clk_f),
    .D(data_2p[5]),
    .Q(data_2ps_synt[5])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _26_ (
    .C(clk_f),
    .D(data_2p[6]),
    .Q(data_2ps_synt[6])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _27_ (
    .C(clk_f),
    .D(data_2p[7]),
    .Q(data_2ps_synt[7])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _28_ (
    .C(clk_f),
    .D(data_3p[0]),
    .Q(data_3ps_synt[0])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _29_ (
    .C(clk_f),
    .D(data_3p[1]),
    .Q(data_3ps_synt[1])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _30_ (
    .C(clk_f),
    .D(data_3p[2]),
    .Q(data_3ps_synt[2])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _31_ (
    .C(clk_f),
    .D(data_3p[3]),
    .Q(data_3ps_synt[3])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _32_ (
    .C(clk_f),
    .D(data_3p[4]),
    .Q(data_3ps_synt[4])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _33_ (
    .C(clk_f),
    .D(data_3p[5]),
    .Q(data_3ps_synt[5])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _34_ (
    .C(clk_f),
    .D(data_3p[6]),
    .Q(data_3ps_synt[6])
  );
  (* src = "synth_etapaflops1.v:10" *)
  DFF _35_ (
    .C(clk_f),
    .D(data_3p[7]),
    .Q(data_3ps_synt[7])
  );
endmodule

(* src = "synth_etapaflops2.v:1" *)
module synth_etapaflops2(data_0_synt, data_1_synt, data_2_synt, data_3_synt, valid_0_synt, valid_1_synt, valid_2_synt, valid_3_synt, data_0rf_synt, data_1rf_synt, data_2rf_synt, data_3rf_synt, valid_0rf_synt, valid_1rf_synt, valid_2rf_synt, valid_3rf_synt, clk_f);
  (* src = "synth_etapaflops2.v:8" *)
  input clk_f;
  (* src = "synth_etapaflops2.v:1" *)
  output [7:0] data_0_synt;
  (* src = "synth_etapaflops2.v:5" *)
  input [7:0] data_0rf_synt;
  (* src = "synth_etapaflops2.v:1" *)
  output [7:0] data_1_synt;
  (* src = "synth_etapaflops2.v:5" *)
  input [7:0] data_1rf_synt;
  (* src = "synth_etapaflops2.v:2" *)
  output [7:0] data_2_synt;
  (* src = "synth_etapaflops2.v:6" *)
  input [7:0] data_2rf_synt;
  (* src = "synth_etapaflops2.v:2" *)
  output [7:0] data_3_synt;
  (* src = "synth_etapaflops2.v:6" *)
  input [7:0] data_3rf_synt;
  (* src = "synth_etapaflops2.v:3" *)
  output valid_0_synt;
  (* src = "synth_etapaflops2.v:7" *)
  input valid_0rf_synt;
  (* src = "synth_etapaflops2.v:3" *)
  output valid_1_synt;
  (* src = "synth_etapaflops2.v:7" *)
  input valid_1rf_synt;
  (* src = "synth_etapaflops2.v:4" *)
  output valid_2_synt;
  (* src = "synth_etapaflops2.v:8" *)
  input valid_2rf_synt;
  (* src = "synth_etapaflops2.v:4" *)
  output valid_3_synt;
  (* src = "synth_etapaflops2.v:8" *)
  input valid_3rf_synt;
  (* src = "synth_etapaflops2.v:10" *)
  DFF _00_ (
    .C(clk_f),
    .D(data_1rf_synt[0]),
    .Q(data_1_synt[0])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _01_ (
    .C(clk_f),
    .D(data_1rf_synt[1]),
    .Q(data_1_synt[1])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _02_ (
    .C(clk_f),
    .D(data_1rf_synt[2]),
    .Q(data_1_synt[2])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _03_ (
    .C(clk_f),
    .D(data_1rf_synt[3]),
    .Q(data_1_synt[3])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _04_ (
    .C(clk_f),
    .D(data_1rf_synt[4]),
    .Q(data_1_synt[4])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _05_ (
    .C(clk_f),
    .D(data_1rf_synt[5]),
    .Q(data_1_synt[5])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _06_ (
    .C(clk_f),
    .D(data_1rf_synt[6]),
    .Q(data_1_synt[6])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _07_ (
    .C(clk_f),
    .D(data_1rf_synt[7]),
    .Q(data_1_synt[7])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _08_ (
    .C(clk_f),
    .D(data_2rf_synt[0]),
    .Q(data_2_synt[0])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _09_ (
    .C(clk_f),
    .D(data_2rf_synt[1]),
    .Q(data_2_synt[1])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _10_ (
    .C(clk_f),
    .D(data_2rf_synt[2]),
    .Q(data_2_synt[2])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _11_ (
    .C(clk_f),
    .D(data_2rf_synt[3]),
    .Q(data_2_synt[3])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _12_ (
    .C(clk_f),
    .D(data_2rf_synt[4]),
    .Q(data_2_synt[4])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _13_ (
    .C(clk_f),
    .D(data_2rf_synt[5]),
    .Q(data_2_synt[5])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _14_ (
    .C(clk_f),
    .D(data_2rf_synt[6]),
    .Q(data_2_synt[6])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _15_ (
    .C(clk_f),
    .D(data_2rf_synt[7]),
    .Q(data_2_synt[7])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _16_ (
    .C(clk_f),
    .D(valid_0rf_synt),
    .Q(valid_0_synt)
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _17_ (
    .C(clk_f),
    .D(valid_1rf_synt),
    .Q(valid_1_synt)
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _18_ (
    .C(clk_f),
    .D(valid_2rf_synt),
    .Q(valid_2_synt)
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _19_ (
    .C(clk_f),
    .D(valid_3rf_synt),
    .Q(valid_3_synt)
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _20_ (
    .C(clk_f),
    .D(data_0rf_synt[0]),
    .Q(data_0_synt[0])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _21_ (
    .C(clk_f),
    .D(data_0rf_synt[1]),
    .Q(data_0_synt[1])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _22_ (
    .C(clk_f),
    .D(data_0rf_synt[2]),
    .Q(data_0_synt[2])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _23_ (
    .C(clk_f),
    .D(data_0rf_synt[3]),
    .Q(data_0_synt[3])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _24_ (
    .C(clk_f),
    .D(data_0rf_synt[4]),
    .Q(data_0_synt[4])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _25_ (
    .C(clk_f),
    .D(data_0rf_synt[5]),
    .Q(data_0_synt[5])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _26_ (
    .C(clk_f),
    .D(data_0rf_synt[6]),
    .Q(data_0_synt[6])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _27_ (
    .C(clk_f),
    .D(data_0rf_synt[7]),
    .Q(data_0_synt[7])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _28_ (
    .C(clk_f),
    .D(data_3rf_synt[0]),
    .Q(data_3_synt[0])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _29_ (
    .C(clk_f),
    .D(data_3rf_synt[1]),
    .Q(data_3_synt[1])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _30_ (
    .C(clk_f),
    .D(data_3rf_synt[2]),
    .Q(data_3_synt[2])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _31_ (
    .C(clk_f),
    .D(data_3rf_synt[3]),
    .Q(data_3_synt[3])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _32_ (
    .C(clk_f),
    .D(data_3rf_synt[4]),
    .Q(data_3_synt[4])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _33_ (
    .C(clk_f),
    .D(data_3rf_synt[5]),
    .Q(data_3_synt[5])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _34_ (
    .C(clk_f),
    .D(data_3rf_synt[6]),
    .Q(data_3_synt[6])
  );
  (* src = "synth_etapaflops2.v:10" *)
  DFF _35_ (
    .C(clk_f),
    .D(data_3rf_synt[7]),
    .Q(data_3_synt[7])
  );
endmodule

(* src = "synth_mux2x1_8bits.v:10" *)
module synth_mux2x1_8bits(data_000_synt, valid_000_synt, data_00_synt, data_11_synt, valid_00_synt, valid_11_synt, clk_4f, clk_2f, reset);
  (* src = "synth_mux2x1_8bits.v:40" *)
  wire [7:0] _000_;
  (* src = "synth_mux2x1_8bits.v:31" *)
  wire [8:0] _001_;
  (* src = "synth_mux2x1_8bits.v:40" *)
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  (* src = "synth_mux2x1_8bits.v:14" *)
  input clk_2f;
  (* src = "synth_mux2x1_8bits.v:14" *)
  input clk_4f;
  (* src = "synth_mux2x1_8bits.v:12" *)
  input [7:0] data_00_synt;
  (* src = "synth_mux2x1_8bits.v:10" *)
  output [7:0] data_000_synt;
  (* src = "synth_mux2x1_8bits.v:12" *)
  input [7:0] data_11_synt;
  (* src = "synth_mux2x1_8bits.v:18" *)
  wire [8:0] paq_000;
  (* src = "synth_mux2x1_8bits.v:16" *)
  wire [8:0] paq_0_x;
  (* src = "synth_mux2x1_8bits.v:17" *)
  wire [8:0] paq_1_x;
  (* src = "synth_mux2x1_8bits.v:14" *)
  input reset;
  (* src = "synth_mux2x1_8bits.v:19" *)
  wire reset_s;
  (* src = "synth_mux2x1_8bits.v:13" *)
  input valid_00_synt;
  (* src = "synth_mux2x1_8bits.v:11" *)
  output valid_000_synt;
  (* src = "synth_mux2x1_8bits.v:13" *)
  input valid_11_synt;
  NOT _040_ (
    .A(clk_2f),
    .Y(_015_)
  );
  NOT _041_ (
    .A(clk_4f),
    .Y(_003_)
  );
  NAND _042_ (
    .A(paq_000[2]),
    .B(reset_s),
    .Y(_016_)
  );
  NOT _043_ (
    .A(_016_),
    .Y(_000_[1])
  );
  NAND _044_ (
    .A(reset_s),
    .B(paq_000[3]),
    .Y(_017_)
  );
  NOT _045_ (
    .A(_017_),
    .Y(_000_[2])
  );
  NAND _046_ (
    .A(reset_s),
    .B(paq_000[4]),
    .Y(_018_)
  );
  NOT _047_ (
    .A(_018_),
    .Y(_000_[3])
  );
  NAND _048_ (
    .A(reset_s),
    .B(paq_000[5]),
    .Y(_019_)
  );
  NOT _049_ (
    .A(_019_),
    .Y(_000_[4])
  );
  NAND _050_ (
    .A(reset_s),
    .B(paq_000[6]),
    .Y(_020_)
  );
  NOT _051_ (
    .A(_020_),
    .Y(_000_[5])
  );
  NAND _052_ (
    .A(reset_s),
    .B(paq_000[7]),
    .Y(_021_)
  );
  NOT _053_ (
    .A(_021_),
    .Y(_000_[6])
  );
  NAND _054_ (
    .A(reset_s),
    .B(paq_000[8]),
    .Y(_022_)
  );
  NOT _055_ (
    .A(_022_),
    .Y(_000_[7])
  );
  NAND _056_ (
    .A(reset_s),
    .B(paq_000[0]),
    .Y(_023_)
  );
  NOT _057_ (
    .A(_023_),
    .Y(_002_)
  );
  NAND _058_ (
    .A(valid_00_synt),
    .B(clk_2f),
    .Y(_024_)
  );
  NAND _059_ (
    .A(valid_11_synt),
    .B(_015_),
    .Y(_025_)
  );
  NAND _060_ (
    .A(_024_),
    .B(_025_),
    .Y(_001_[0])
  );
  NAND _061_ (
    .A(clk_2f),
    .B(data_00_synt[0]),
    .Y(_026_)
  );
  NAND _062_ (
    .A(_015_),
    .B(data_11_synt[0]),
    .Y(_027_)
  );
  NAND _063_ (
    .A(_026_),
    .B(_027_),
    .Y(_001_[1])
  );
  NAND _064_ (
    .A(clk_2f),
    .B(data_00_synt[1]),
    .Y(_028_)
  );
  NAND _065_ (
    .A(_015_),
    .B(data_11_synt[1]),
    .Y(_029_)
  );
  NAND _066_ (
    .A(_028_),
    .B(_029_),
    .Y(_001_[2])
  );
  NAND _067_ (
    .A(clk_2f),
    .B(data_00_synt[2]),
    .Y(_030_)
  );
  NAND _068_ (
    .A(_015_),
    .B(data_11_synt[2]),
    .Y(_031_)
  );
  NAND _069_ (
    .A(_030_),
    .B(_031_),
    .Y(_001_[3])
  );
  NAND _070_ (
    .A(clk_2f),
    .B(data_00_synt[3]),
    .Y(_032_)
  );
  NAND _071_ (
    .A(_015_),
    .B(data_11_synt[3]),
    .Y(_033_)
  );
  NAND _072_ (
    .A(_032_),
    .B(_033_),
    .Y(_001_[4])
  );
  NAND _073_ (
    .A(clk_2f),
    .B(data_00_synt[4]),
    .Y(_034_)
  );
  NAND _074_ (
    .A(_015_),
    .B(data_11_synt[4]),
    .Y(_035_)
  );
  NAND _075_ (
    .A(_034_),
    .B(_035_),
    .Y(_001_[5])
  );
  NAND _076_ (
    .A(clk_2f),
    .B(data_00_synt[5]),
    .Y(_036_)
  );
  NAND _077_ (
    .A(_015_),
    .B(data_11_synt[5]),
    .Y(_037_)
  );
  NAND _078_ (
    .A(_036_),
    .B(_037_),
    .Y(_001_[6])
  );
  NAND _079_ (
    .A(clk_2f),
    .B(data_00_synt[6]),
    .Y(_038_)
  );
  NAND _080_ (
    .A(_015_),
    .B(data_11_synt[6]),
    .Y(_039_)
  );
  NAND _081_ (
    .A(_038_),
    .B(_039_),
    .Y(_001_[7])
  );
  NAND _082_ (
    .A(clk_2f),
    .B(data_00_synt[7]),
    .Y(_012_)
  );
  NAND _083_ (
    .A(_015_),
    .B(data_11_synt[7]),
    .Y(_013_)
  );
  NAND _084_ (
    .A(_012_),
    .B(_013_),
    .Y(_001_[8])
  );
  NAND _085_ (
    .A(reset_s),
    .B(paq_000[1]),
    .Y(_014_)
  );
  NOT _086_ (
    .A(_014_),
    .Y(_000_[0])
  );
  NOT _087_ (
    .A(clk_4f),
    .Y(_004_)
  );
  NOT _088_ (
    .A(clk_4f),
    .Y(_005_)
  );
  NOT _089_ (
    .A(clk_4f),
    .Y(_006_)
  );
  NOT _090_ (
    .A(clk_4f),
    .Y(_007_)
  );
  NOT _091_ (
    .A(clk_4f),
    .Y(_008_)
  );
  NOT _092_ (
    .A(clk_4f),
    .Y(_009_)
  );
  NOT _093_ (
    .A(clk_4f),
    .Y(_010_)
  );
  NOT _094_ (
    .A(clk_4f),
    .Y(_011_)
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _095_ (
    .C(clk_4f),
    .D(_000_[0]),
    .Q(data_000_synt[0])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _096_ (
    .C(clk_4f),
    .D(_000_[1]),
    .Q(data_000_synt[1])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _097_ (
    .C(clk_4f),
    .D(_000_[2]),
    .Q(data_000_synt[2])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _098_ (
    .C(clk_4f),
    .D(_000_[3]),
    .Q(data_000_synt[3])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _099_ (
    .C(clk_4f),
    .D(_000_[4]),
    .Q(data_000_synt[4])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _100_ (
    .C(clk_4f),
    .D(_000_[5]),
    .Q(data_000_synt[5])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _101_ (
    .C(clk_4f),
    .D(_000_[6]),
    .Q(data_000_synt[6])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _102_ (
    .C(clk_4f),
    .D(_000_[7]),
    .Q(data_000_synt[7])
  );
  (* src = "synth_mux2x1_8bits.v:40" *)
  DFF _103_ (
    .C(clk_4f),
    .D(_002_),
    .Q(valid_000_synt)
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _104_ (
    .C(_003_),
    .D(_001_[0]),
    .Q(paq_000[0])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _105_ (
    .C(_004_),
    .D(_001_[1]),
    .Q(paq_000[1])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _106_ (
    .C(_005_),
    .D(_001_[2]),
    .Q(paq_000[2])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _107_ (
    .C(_006_),
    .D(_001_[3]),
    .Q(paq_000[3])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _108_ (
    .C(_007_),
    .D(_001_[4]),
    .Q(paq_000[4])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _109_ (
    .C(_008_),
    .D(_001_[5]),
    .Q(paq_000[5])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _110_ (
    .C(_009_),
    .D(_001_[6]),
    .Q(paq_000[6])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _111_ (
    .C(_010_),
    .D(_001_[7]),
    .Q(paq_000[7])
  );
  (* src = "synth_mux2x1_8bits.v:31" *)
  DFF _112_ (
    .C(_011_),
    .D(_001_[8]),
    .Q(paq_000[8])
  );
  (* src = "synth_mux2x1_8bits.v:23" *)
  DFF _113_ (
    .C(clk_4f),
    .D(reset),
    .Q(reset_s)
  );
  assign paq_0_x = { data_00_synt, valid_00_synt };
  assign paq_1_x = { data_11_synt, valid_11_synt };
endmodule

(* src = "synth_mux4x2_8bits.v:10" *)
module synth_mux4x2_8bits(data_00_synt, data_11_synt, valid_00_synt, valid_11_synt, data_0_synt, data_1_synt, data_2_synt, data_3_synt, valid_0_synt, valid_1_synt, valid_2_synt, valid_3_synt, clk_2f, clk_f, reset);
  (* src = "synth_mux4x2_8bits.v:47" *)
  wire [7:0] _000_;
  (* src = "synth_mux4x2_8bits.v:47" *)
  wire [7:0] _001_;
  (* src = "synth_mux4x2_8bits.v:36" *)
  wire [8:0] _002_;
  (* src = "synth_mux4x2_8bits.v:36" *)
  wire [8:0] _003_;
  (* src = "synth_mux4x2_8bits.v:47" *)
  wire _004_;
  (* src = "synth_mux4x2_8bits.v:47" *)
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  (* src = "synth_mux4x2_8bits.v:14" *)
  input clk_2f;
  (* src = "synth_mux4x2_8bits.v:14" *)
  input clk_f;
  (* src = "synth_mux4x2_8bits.v:12" *)
  input [7:0] data_0_synt;
  (* src = "synth_mux4x2_8bits.v:10" *)
  output [7:0] data_00_synt;
  (* src = "synth_mux4x2_8bits.v:12" *)
  input [7:0] data_1_synt;
  (* src = "synth_mux4x2_8bits.v:10" *)
  output [7:0] data_11_synt;
  (* src = "synth_mux4x2_8bits.v:12" *)
  input [7:0] data_2_synt;
  (* src = "synth_mux4x2_8bits.v:12" *)
  input [7:0] data_3_synt;
  (* src = "synth_mux4x2_8bits.v:20" *)
  wire [8:0] paq_00;
  (* src = "synth_mux4x2_8bits.v:16" *)
  wire [8:0] paq_0_x;
  (* src = "synth_mux4x2_8bits.v:20" *)
  wire [8:0] paq_11;
  (* src = "synth_mux4x2_8bits.v:17" *)
  wire [8:0] paq_1_x;
  (* src = "synth_mux4x2_8bits.v:18" *)
  wire [8:0] paq_2_x;
  (* src = "synth_mux4x2_8bits.v:19" *)
  wire [8:0] paq_3_x;
  (* src = "synth_mux4x2_8bits.v:14" *)
  input reset;
  (* src = "synth_mux4x2_8bits.v:21" *)
  wire reset_s;
  (* src = "synth_mux4x2_8bits.v:13" *)
  input valid_0_synt;
  (* src = "synth_mux4x2_8bits.v:11" *)
  output valid_00_synt;
  (* src = "synth_mux4x2_8bits.v:13" *)
  input valid_1_synt;
  (* src = "synth_mux4x2_8bits.v:11" *)
  output valid_11_synt;
  (* src = "synth_mux4x2_8bits.v:13" *)
  input valid_2_synt;
  (* src = "synth_mux4x2_8bits.v:13" *)
  input valid_3_synt;
  NOT _079_ (
    .A(clk_f),
    .Y(_024_)
  );
  NOT _080_ (
    .A(clk_2f),
    .Y(_006_)
  );
  NAND _081_ (
    .A(paq_11[2]),
    .B(reset_s),
    .Y(_025_)
  );
  NOT _082_ (
    .A(_025_),
    .Y(_001_[1])
  );
  NAND _083_ (
    .A(reset_s),
    .B(paq_11[3]),
    .Y(_026_)
  );
  NOT _084_ (
    .A(_026_),
    .Y(_001_[2])
  );
  NAND _085_ (
    .A(reset_s),
    .B(paq_11[4]),
    .Y(_027_)
  );
  NOT _086_ (
    .A(_027_),
    .Y(_001_[3])
  );
  NAND _087_ (
    .A(reset_s),
    .B(paq_11[5]),
    .Y(_028_)
  );
  NOT _088_ (
    .A(_028_),
    .Y(_001_[4])
  );
  NAND _089_ (
    .A(reset_s),
    .B(paq_11[6]),
    .Y(_029_)
  );
  NOT _090_ (
    .A(_029_),
    .Y(_001_[5])
  );
  NAND _091_ (
    .A(reset_s),
    .B(paq_11[7]),
    .Y(_030_)
  );
  NOT _092_ (
    .A(_030_),
    .Y(_001_[6])
  );
  NAND _093_ (
    .A(reset_s),
    .B(paq_11[8]),
    .Y(_031_)
  );
  NOT _094_ (
    .A(_031_),
    .Y(_001_[7])
  );
  NAND _095_ (
    .A(reset_s),
    .B(paq_11[0]),
    .Y(_032_)
  );
  NOT _096_ (
    .A(_032_),
    .Y(_005_)
  );
  NAND _097_ (
    .A(reset_s),
    .B(paq_00[0]),
    .Y(_033_)
  );
  NOT _098_ (
    .A(_033_),
    .Y(_004_)
  );
  NAND _099_ (
    .A(reset_s),
    .B(paq_00[1]),
    .Y(_034_)
  );
  NOT _100_ (
    .A(_034_),
    .Y(_000_[0])
  );
  NAND _101_ (
    .A(reset_s),
    .B(paq_00[2]),
    .Y(_035_)
  );
  NOT _102_ (
    .A(_035_),
    .Y(_000_[1])
  );
  NAND _103_ (
    .A(reset_s),
    .B(paq_00[3]),
    .Y(_036_)
  );
  NOT _104_ (
    .A(_036_),
    .Y(_000_[2])
  );
  NAND _105_ (
    .A(reset_s),
    .B(paq_00[4]),
    .Y(_037_)
  );
  NOT _106_ (
    .A(_037_),
    .Y(_000_[3])
  );
  NAND _107_ (
    .A(reset_s),
    .B(paq_00[5]),
    .Y(_038_)
  );
  NOT _108_ (
    .A(_038_),
    .Y(_000_[4])
  );
  NAND _109_ (
    .A(reset_s),
    .B(paq_00[6]),
    .Y(_039_)
  );
  NOT _110_ (
    .A(_039_),
    .Y(_000_[5])
  );
  NAND _111_ (
    .A(reset_s),
    .B(paq_00[7]),
    .Y(_040_)
  );
  NOT _112_ (
    .A(_040_),
    .Y(_000_[6])
  );
  NAND _113_ (
    .A(reset_s),
    .B(paq_00[8]),
    .Y(_041_)
  );
  NOT _114_ (
    .A(_041_),
    .Y(_000_[7])
  );
  NAND _115_ (
    .A(valid_2_synt),
    .B(clk_f),
    .Y(_042_)
  );
  NAND _116_ (
    .A(valid_3_synt),
    .B(_024_),
    .Y(_043_)
  );
  NAND _117_ (
    .A(_042_),
    .B(_043_),
    .Y(_003_[0])
  );
  NAND _118_ (
    .A(clk_f),
    .B(data_2_synt[0]),
    .Y(_044_)
  );
  NAND _119_ (
    .A(_024_),
    .B(data_3_synt[0]),
    .Y(_045_)
  );
  NAND _120_ (
    .A(_044_),
    .B(_045_),
    .Y(_003_[1])
  );
  NAND _121_ (
    .A(clk_f),
    .B(data_2_synt[1]),
    .Y(_046_)
  );
  NAND _122_ (
    .A(_024_),
    .B(data_3_synt[1]),
    .Y(_047_)
  );
  NAND _123_ (
    .A(_046_),
    .B(_047_),
    .Y(_003_[2])
  );
  NAND _124_ (
    .A(clk_f),
    .B(data_2_synt[2]),
    .Y(_048_)
  );
  NAND _125_ (
    .A(_024_),
    .B(data_3_synt[2]),
    .Y(_049_)
  );
  NAND _126_ (
    .A(_048_),
    .B(_049_),
    .Y(_003_[3])
  );
  NAND _127_ (
    .A(clk_f),
    .B(data_2_synt[3]),
    .Y(_050_)
  );
  NAND _128_ (
    .A(_024_),
    .B(data_3_synt[3]),
    .Y(_051_)
  );
  NAND _129_ (
    .A(_050_),
    .B(_051_),
    .Y(_003_[4])
  );
  NAND _130_ (
    .A(clk_f),
    .B(data_2_synt[4]),
    .Y(_052_)
  );
  NAND _131_ (
    .A(_024_),
    .B(data_3_synt[4]),
    .Y(_053_)
  );
  NAND _132_ (
    .A(_052_),
    .B(_053_),
    .Y(_003_[5])
  );
  NAND _133_ (
    .A(clk_f),
    .B(data_2_synt[5]),
    .Y(_054_)
  );
  NAND _134_ (
    .A(_024_),
    .B(data_3_synt[5]),
    .Y(_055_)
  );
  NAND _135_ (
    .A(_054_),
    .B(_055_),
    .Y(_003_[6])
  );
  NAND _136_ (
    .A(clk_f),
    .B(data_2_synt[6]),
    .Y(_056_)
  );
  NAND _137_ (
    .A(_024_),
    .B(data_3_synt[6]),
    .Y(_057_)
  );
  NAND _138_ (
    .A(_056_),
    .B(_057_),
    .Y(_003_[7])
  );
  NAND _139_ (
    .A(clk_f),
    .B(data_2_synt[7]),
    .Y(_058_)
  );
  NAND _140_ (
    .A(_024_),
    .B(data_3_synt[7]),
    .Y(_059_)
  );
  NAND _141_ (
    .A(_058_),
    .B(_059_),
    .Y(_003_[8])
  );
  NAND _142_ (
    .A(clk_f),
    .B(valid_0_synt),
    .Y(_060_)
  );
  NAND _143_ (
    .A(_024_),
    .B(valid_1_synt),
    .Y(_061_)
  );
  NAND _144_ (
    .A(_060_),
    .B(_061_),
    .Y(_002_[0])
  );
  NAND _145_ (
    .A(clk_f),
    .B(data_0_synt[0]),
    .Y(_062_)
  );
  NAND _146_ (
    .A(_024_),
    .B(data_1_synt[0]),
    .Y(_063_)
  );
  NAND _147_ (
    .A(_062_),
    .B(_063_),
    .Y(_002_[1])
  );
  NAND _148_ (
    .A(clk_f),
    .B(data_0_synt[1]),
    .Y(_064_)
  );
  NAND _149_ (
    .A(_024_),
    .B(data_1_synt[1]),
    .Y(_065_)
  );
  NAND _150_ (
    .A(_064_),
    .B(_065_),
    .Y(_002_[2])
  );
  NAND _151_ (
    .A(clk_f),
    .B(data_0_synt[2]),
    .Y(_066_)
  );
  NAND _152_ (
    .A(_024_),
    .B(data_1_synt[2]),
    .Y(_067_)
  );
  NAND _153_ (
    .A(_066_),
    .B(_067_),
    .Y(_002_[3])
  );
  NAND _154_ (
    .A(clk_f),
    .B(data_0_synt[3]),
    .Y(_068_)
  );
  NAND _155_ (
    .A(_024_),
    .B(data_1_synt[3]),
    .Y(_069_)
  );
  NAND _156_ (
    .A(_068_),
    .B(_069_),
    .Y(_002_[4])
  );
  NAND _157_ (
    .A(clk_f),
    .B(data_0_synt[4]),
    .Y(_070_)
  );
  NAND _158_ (
    .A(_024_),
    .B(data_1_synt[4]),
    .Y(_071_)
  );
  NAND _159_ (
    .A(_070_),
    .B(_071_),
    .Y(_002_[5])
  );
  NAND _160_ (
    .A(clk_f),
    .B(data_0_synt[5]),
    .Y(_072_)
  );
  NAND _161_ (
    .A(_024_),
    .B(data_1_synt[5]),
    .Y(_073_)
  );
  NAND _162_ (
    .A(_072_),
    .B(_073_),
    .Y(_002_[6])
  );
  NAND _163_ (
    .A(clk_f),
    .B(data_0_synt[6]),
    .Y(_074_)
  );
  NAND _164_ (
    .A(_024_),
    .B(data_1_synt[6]),
    .Y(_075_)
  );
  NAND _165_ (
    .A(_074_),
    .B(_075_),
    .Y(_002_[7])
  );
  NAND _166_ (
    .A(clk_f),
    .B(data_0_synt[7]),
    .Y(_076_)
  );
  NAND _167_ (
    .A(_024_),
    .B(data_1_synt[7]),
    .Y(_077_)
  );
  NAND _168_ (
    .A(_076_),
    .B(_077_),
    .Y(_002_[8])
  );
  NAND _169_ (
    .A(reset_s),
    .B(paq_11[1]),
    .Y(_078_)
  );
  NOT _170_ (
    .A(_078_),
    .Y(_001_[0])
  );
  NOT _171_ (
    .A(clk_2f),
    .Y(_007_)
  );
  NOT _172_ (
    .A(clk_2f),
    .Y(_008_)
  );
  NOT _173_ (
    .A(clk_2f),
    .Y(_009_)
  );
  NOT _174_ (
    .A(clk_2f),
    .Y(_010_)
  );
  NOT _175_ (
    .A(clk_2f),
    .Y(_011_)
  );
  NOT _176_ (
    .A(clk_2f),
    .Y(_012_)
  );
  NOT _177_ (
    .A(clk_2f),
    .Y(_013_)
  );
  NOT _178_ (
    .A(clk_2f),
    .Y(_014_)
  );
  NOT _179_ (
    .A(clk_2f),
    .Y(_015_)
  );
  NOT _180_ (
    .A(clk_2f),
    .Y(_016_)
  );
  NOT _181_ (
    .A(clk_2f),
    .Y(_017_)
  );
  NOT _182_ (
    .A(clk_2f),
    .Y(_018_)
  );
  NOT _183_ (
    .A(clk_2f),
    .Y(_019_)
  );
  NOT _184_ (
    .A(clk_2f),
    .Y(_020_)
  );
  NOT _185_ (
    .A(clk_2f),
    .Y(_021_)
  );
  NOT _186_ (
    .A(clk_2f),
    .Y(_022_)
  );
  NOT _187_ (
    .A(clk_2f),
    .Y(_023_)
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _188_ (
    .C(clk_2f),
    .D(_000_[0]),
    .Q(data_00_synt[0])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _189_ (
    .C(clk_2f),
    .D(_000_[1]),
    .Q(data_00_synt[1])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _190_ (
    .C(clk_2f),
    .D(_000_[2]),
    .Q(data_00_synt[2])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _191_ (
    .C(clk_2f),
    .D(_000_[3]),
    .Q(data_00_synt[3])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _192_ (
    .C(clk_2f),
    .D(_000_[4]),
    .Q(data_00_synt[4])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _193_ (
    .C(clk_2f),
    .D(_000_[5]),
    .Q(data_00_synt[5])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _194_ (
    .C(clk_2f),
    .D(_000_[6]),
    .Q(data_00_synt[6])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _195_ (
    .C(clk_2f),
    .D(_000_[7]),
    .Q(data_00_synt[7])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _196_ (
    .C(clk_2f),
    .D(_001_[0]),
    .Q(data_11_synt[0])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _197_ (
    .C(clk_2f),
    .D(_001_[1]),
    .Q(data_11_synt[1])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _198_ (
    .C(clk_2f),
    .D(_001_[2]),
    .Q(data_11_synt[2])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _199_ (
    .C(clk_2f),
    .D(_001_[3]),
    .Q(data_11_synt[3])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _200_ (
    .C(clk_2f),
    .D(_001_[4]),
    .Q(data_11_synt[4])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _201_ (
    .C(clk_2f),
    .D(_001_[5]),
    .Q(data_11_synt[5])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _202_ (
    .C(clk_2f),
    .D(_001_[6]),
    .Q(data_11_synt[6])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _203_ (
    .C(clk_2f),
    .D(_001_[7]),
    .Q(data_11_synt[7])
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _204_ (
    .C(clk_2f),
    .D(_004_),
    .Q(valid_00_synt)
  );
  (* src = "synth_mux4x2_8bits.v:47" *)
  DFF _205_ (
    .C(clk_2f),
    .D(_005_),
    .Q(valid_11_synt)
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _206_ (
    .C(_006_),
    .D(_002_[0]),
    .Q(paq_00[0])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _207_ (
    .C(_007_),
    .D(_002_[1]),
    .Q(paq_00[1])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _208_ (
    .C(_008_),
    .D(_002_[2]),
    .Q(paq_00[2])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _209_ (
    .C(_009_),
    .D(_002_[3]),
    .Q(paq_00[3])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _210_ (
    .C(_010_),
    .D(_002_[4]),
    .Q(paq_00[4])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _211_ (
    .C(_011_),
    .D(_002_[5]),
    .Q(paq_00[5])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _212_ (
    .C(_012_),
    .D(_002_[6]),
    .Q(paq_00[6])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _213_ (
    .C(_013_),
    .D(_002_[7]),
    .Q(paq_00[7])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _214_ (
    .C(_014_),
    .D(_002_[8]),
    .Q(paq_00[8])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _215_ (
    .C(_015_),
    .D(_003_[0]),
    .Q(paq_11[0])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _216_ (
    .C(_016_),
    .D(_003_[1]),
    .Q(paq_11[1])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _217_ (
    .C(_017_),
    .D(_003_[2]),
    .Q(paq_11[2])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _218_ (
    .C(_018_),
    .D(_003_[3]),
    .Q(paq_11[3])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _219_ (
    .C(_019_),
    .D(_003_[4]),
    .Q(paq_11[4])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _220_ (
    .C(_020_),
    .D(_003_[5]),
    .Q(paq_11[5])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _221_ (
    .C(_021_),
    .D(_003_[6]),
    .Q(paq_11[6])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _222_ (
    .C(_022_),
    .D(_003_[7]),
    .Q(paq_11[7])
  );
  (* src = "synth_mux4x2_8bits.v:36" *)
  DFF _223_ (
    .C(_023_),
    .D(_003_[8]),
    .Q(paq_11[8])
  );
  (* src = "synth_mux4x2_8bits.v:25" *)
  DFF _224_ (
    .C(clk_2f),
    .D(reset),
    .Q(reset_s)
  );
  assign paq_0_x = { data_0_synt, valid_0_synt };
  assign paq_1_x = { data_1_synt, valid_1_synt };
  assign paq_2_x = { data_2_synt, valid_2_synt };
  assign paq_3_x = { data_3_synt, valid_3_synt };
endmodule

(* src = "synth_paralelo_serial1.v:1" *)
module synth_paralelo_serial1(data_out_synt, data_000_synt, clk_32f, clk_4f, valid_000_synt, reset);
  (* src = "synth_paralelo_serial1.v:14" *)
  wire [2:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  (* src = "synth_paralelo_serial1.v:3" *)
  input clk_32f;
  (* src = "synth_paralelo_serial1.v:3" *)
  input clk_4f;
  (* src = "synth_paralelo_serial1.v:7" *)
  wire [2:0] counter;
  (* src = "synth_paralelo_serial1.v:2" *)
  input [7:0] data_000_synt;
  (* src = "synth_paralelo_serial1.v:1" *)
  output data_out_synt;
  (* src = "synth_paralelo_serial1.v:4" *)
  input reset;
  (* src = "synth_paralelo_serial1.v:8" *)
  wire reset_s;
  (* src = "synth_paralelo_serial1.v:4" *)
  input valid_000_synt;
  NOT _42_ (
    .A(data_000_synt[6]),
    .Y(_01_)
  );
  NOT _43_ (
    .A(reset_s),
    .Y(_02_)
  );
  NOT _44_ (
    .A(counter[2]),
    .Y(_03_)
  );
  NOT _45_ (
    .A(counter[1]),
    .Y(_04_)
  );
  NOT _46_ (
    .A(counter[0]),
    .Y(_05_)
  );
  NOT _47_ (
    .A(valid_000_synt),
    .Y(_06_)
  );
  NOR _48_ (
    .A(_02_),
    .B(counter[0]),
    .Y(_00_[0])
  );
  NAND _49_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_07_)
  );
  NOT _50_ (
    .A(_07_),
    .Y(_08_)
  );
  NOR _51_ (
    .A(counter[1]),
    .B(counter[0]),
    .Y(_09_)
  );
  NOT _52_ (
    .A(_09_),
    .Y(_10_)
  );
  NAND _53_ (
    .A(reset_s),
    .B(_10_),
    .Y(_11_)
  );
  NOR _54_ (
    .A(_08_),
    .B(_11_),
    .Y(_00_[1])
  );
  NOR _55_ (
    .A(_03_),
    .B(_07_),
    .Y(_12_)
  );
  NAND _56_ (
    .A(_03_),
    .B(_07_),
    .Y(_13_)
  );
  NAND _57_ (
    .A(reset_s),
    .B(_13_),
    .Y(_14_)
  );
  NOR _58_ (
    .A(_12_),
    .B(_14_),
    .Y(_00_[2])
  );
  NOR _59_ (
    .A(_02_),
    .B(_06_),
    .Y(_15_)
  );
  NAND _60_ (
    .A(reset_s),
    .B(valid_000_synt),
    .Y(_16_)
  );
  NAND _61_ (
    .A(counter[2]),
    .B(_15_),
    .Y(_17_)
  );
  NOR _62_ (
    .A(_01_),
    .B(_17_),
    .Y(_18_)
  );
  NOR _63_ (
    .A(data_000_synt[2]),
    .B(_16_),
    .Y(_19_)
  );
  NOR _64_ (
    .A(counter[2]),
    .B(_19_),
    .Y(_20_)
  );
  NOR _65_ (
    .A(_18_),
    .B(_20_),
    .Y(_21_)
  );
  NAND _66_ (
    .A(_05_),
    .B(_21_),
    .Y(_22_)
  );
  NOR _67_ (
    .A(data_000_synt[7]),
    .B(_03_),
    .Y(_23_)
  );
  NOR _68_ (
    .A(data_000_synt[3]),
    .B(counter[2]),
    .Y(_24_)
  );
  NOR _69_ (
    .A(_23_),
    .B(_24_),
    .Y(_25_)
  );
  NAND _70_ (
    .A(counter[0]),
    .B(_15_),
    .Y(_26_)
  );
  NOR _71_ (
    .A(_25_),
    .B(_26_),
    .Y(_27_)
  );
  NOR _72_ (
    .A(_04_),
    .B(_27_),
    .Y(_28_)
  );
  NAND _73_ (
    .A(_22_),
    .B(_28_),
    .Y(_29_)
  );
  NOR _74_ (
    .A(data_000_synt[5]),
    .B(_17_),
    .Y(_30_)
  );
  NAND _75_ (
    .A(data_000_synt[1]),
    .B(_15_),
    .Y(_31_)
  );
  NAND _76_ (
    .A(_03_),
    .B(_31_),
    .Y(_32_)
  );
  NOR _77_ (
    .A(counter[1]),
    .B(_05_),
    .Y(_33_)
  );
  NAND _78_ (
    .A(_32_),
    .B(_33_),
    .Y(_34_)
  );
  NOR _79_ (
    .A(_30_),
    .B(_34_),
    .Y(_35_)
  );
  NOR _80_ (
    .A(data_000_synt[4]),
    .B(_17_),
    .Y(_36_)
  );
  NAND _81_ (
    .A(data_000_synt[0]),
    .B(_15_),
    .Y(_37_)
  );
  NAND _82_ (
    .A(_03_),
    .B(_37_),
    .Y(_38_)
  );
  NAND _83_ (
    .A(_09_),
    .B(_38_),
    .Y(_39_)
  );
  NOR _84_ (
    .A(_36_),
    .B(_39_),
    .Y(_40_)
  );
  NOR _85_ (
    .A(_35_),
    .B(_40_),
    .Y(_41_)
  );
  NAND _86_ (
    .A(_29_),
    .B(_41_),
    .Y(data_out_synt)
  );
  (* src = "synth_paralelo_serial1.v:14" *)
  DFF _87_ (
    .C(clk_32f),
    .D(_00_[0]),
    .Q(counter[0])
  );
  (* src = "synth_paralelo_serial1.v:14" *)
  DFF _88_ (
    .C(clk_32f),
    .D(_00_[1]),
    .Q(counter[1])
  );
  (* src = "synth_paralelo_serial1.v:14" *)
  DFF _89_ (
    .C(clk_32f),
    .D(_00_[2]),
    .Q(counter[2])
  );
  (* src = "synth_paralelo_serial1.v:10" *)
  DFF _90_ (
    .C(clk_4f),
    .D(reset),
    .Q(reset_s)
  );
endmodule

(* src = "synth_recirculacion.v:11" *)
module synth_recirculacion(data_0rf_synt, data_1rf_synt, data_2rf_synt, data_3rf_synt, valid_0rf_synt, valid_1rf_synt, valid_2rf_synt, valid_3rf_synt, data_0rp_synt, data_1rp_synt, data_2rp_synt, data_3rp_synt, valid_0rp_synt, valid_1rp_synt, valid_2rp_synt, valid_3rp_synt, data_0ps_synt, data_1ps_synt, data_2ps_synt, data_3ps_synt, valid_0ps_synt, valid_1ps_synt, valid_2ps_synt, valid_3ps_synt, IDLE_OUT_synt);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  (* src = "synth_recirculacion.v:21" *)
  input IDLE_OUT_synt;
  (* src = "synth_recirculacion.v:19" *)
  input [7:0] data_0ps_synt;
  (* src = "synth_recirculacion.v:11" *)
  output [7:0] data_0rf_synt;
  (* src = "synth_recirculacion.v:15" *)
  output [7:0] data_0rp_synt;
  (* src = "synth_recirculacion.v:19" *)
  input [7:0] data_1ps_synt;
  (* src = "synth_recirculacion.v:11" *)
  output [7:0] data_1rf_synt;
  (* src = "synth_recirculacion.v:15" *)
  output [7:0] data_1rp_synt;
  (* src = "synth_recirculacion.v:19" *)
  input [7:0] data_2ps_synt;
  (* src = "synth_recirculacion.v:12" *)
  output [7:0] data_2rf_synt;
  (* src = "synth_recirculacion.v:16" *)
  output [7:0] data_2rp_synt;
  (* src = "synth_recirculacion.v:19" *)
  input [7:0] data_3ps_synt;
  (* src = "synth_recirculacion.v:12" *)
  output [7:0] data_3rf_synt;
  (* src = "synth_recirculacion.v:16" *)
  output [7:0] data_3rp_synt;
  (* src = "synth_recirculacion.v:20" *)
  input valid_0ps_synt;
  (* src = "synth_recirculacion.v:13" *)
  output valid_0rf_synt;
  (* src = "synth_recirculacion.v:17" *)
  output valid_0rp_synt;
  (* src = "synth_recirculacion.v:20" *)
  input valid_1ps_synt;
  (* src = "synth_recirculacion.v:13" *)
  output valid_1rf_synt;
  (* src = "synth_recirculacion.v:17" *)
  output valid_1rp_synt;
  (* src = "synth_recirculacion.v:20" *)
  input valid_2ps_synt;
  (* src = "synth_recirculacion.v:14" *)
  output valid_2rf_synt;
  (* src = "synth_recirculacion.v:18" *)
  output valid_2rp_synt;
  (* src = "synth_recirculacion.v:20" *)
  input valid_3ps_synt;
  (* src = "synth_recirculacion.v:14" *)
  output valid_3rf_synt;
  (* src = "synth_recirculacion.v:18" *)
  output valid_3rp_synt;
  NOT _072_ (
    .A(valid_3ps_synt),
    .Y(_000_)
  );
  NOT _073_ (
    .A(data_2ps_synt[0]),
    .Y(_001_)
  );
  NOT _074_ (
    .A(data_2ps_synt[1]),
    .Y(_002_)
  );
  NOT _075_ (
    .A(data_2ps_synt[2]),
    .Y(_003_)
  );
  NOT _076_ (
    .A(data_2ps_synt[3]),
    .Y(_004_)
  );
  NOT _077_ (
    .A(data_2ps_synt[4]),
    .Y(_005_)
  );
  NOT _078_ (
    .A(data_2ps_synt[5]),
    .Y(_006_)
  );
  NOT _079_ (
    .A(data_2ps_synt[6]),
    .Y(_007_)
  );
  NOT _080_ (
    .A(data_2ps_synt[7]),
    .Y(_008_)
  );
  NOT _081_ (
    .A(data_3ps_synt[0]),
    .Y(_009_)
  );
  NOT _082_ (
    .A(data_3ps_synt[1]),
    .Y(_010_)
  );
  NOT _083_ (
    .A(data_3ps_synt[2]),
    .Y(_011_)
  );
  NOT _084_ (
    .A(data_3ps_synt[3]),
    .Y(_012_)
  );
  NOT _085_ (
    .A(data_3ps_synt[4]),
    .Y(_013_)
  );
  NOT _086_ (
    .A(data_3ps_synt[5]),
    .Y(_014_)
  );
  NOT _087_ (
    .A(data_3ps_synt[6]),
    .Y(_015_)
  );
  NOT _088_ (
    .A(data_3ps_synt[7]),
    .Y(_016_)
  );
  NOT _089_ (
    .A(valid_2ps_synt),
    .Y(_017_)
  );
  NOT _090_ (
    .A(valid_0ps_synt),
    .Y(_018_)
  );
  NOT _091_ (
    .A(valid_1ps_synt),
    .Y(_019_)
  );
  NOT _092_ (
    .A(data_1ps_synt[0]),
    .Y(_020_)
  );
  NOT _093_ (
    .A(data_1ps_synt[1]),
    .Y(_021_)
  );
  NOT _094_ (
    .A(data_1ps_synt[2]),
    .Y(_022_)
  );
  NOT _095_ (
    .A(data_1ps_synt[3]),
    .Y(_023_)
  );
  NOT _096_ (
    .A(data_1ps_synt[4]),
    .Y(_024_)
  );
  NOT _097_ (
    .A(data_1ps_synt[5]),
    .Y(_025_)
  );
  NOT _098_ (
    .A(data_1ps_synt[6]),
    .Y(_026_)
  );
  NOT _099_ (
    .A(data_1ps_synt[7]),
    .Y(_027_)
  );
  NOT _100_ (
    .A(data_0ps_synt[0]),
    .Y(_028_)
  );
  NOT _101_ (
    .A(data_0ps_synt[1]),
    .Y(_029_)
  );
  NOT _102_ (
    .A(data_0ps_synt[2]),
    .Y(_030_)
  );
  NOT _103_ (
    .A(data_0ps_synt[3]),
    .Y(_031_)
  );
  NOT _104_ (
    .A(data_0ps_synt[4]),
    .Y(_032_)
  );
  NOT _105_ (
    .A(data_0ps_synt[5]),
    .Y(_033_)
  );
  NOT _106_ (
    .A(data_0ps_synt[6]),
    .Y(_034_)
  );
  NOT _107_ (
    .A(data_0ps_synt[7]),
    .Y(_035_)
  );
  NOR _108_ (
    .A(_000_),
    .B(IDLE_OUT_synt),
    .Y(valid_3rp_synt)
  );
  NOR _109_ (
    .A(IDLE_OUT_synt),
    .B(_001_),
    .Y(data_2rp_synt[0])
  );
  NOR _110_ (
    .A(IDLE_OUT_synt),
    .B(_002_),
    .Y(data_2rp_synt[1])
  );
  NOR _111_ (
    .A(IDLE_OUT_synt),
    .B(_003_),
    .Y(data_2rp_synt[2])
  );
  NOR _112_ (
    .A(IDLE_OUT_synt),
    .B(_004_),
    .Y(data_2rp_synt[3])
  );
  NOR _113_ (
    .A(IDLE_OUT_synt),
    .B(_005_),
    .Y(data_2rp_synt[4])
  );
  NOR _114_ (
    .A(IDLE_OUT_synt),
    .B(_006_),
    .Y(data_2rp_synt[5])
  );
  NOR _115_ (
    .A(IDLE_OUT_synt),
    .B(_007_),
    .Y(data_2rp_synt[6])
  );
  NOR _116_ (
    .A(IDLE_OUT_synt),
    .B(_008_),
    .Y(data_2rp_synt[7])
  );
  NOR _117_ (
    .A(IDLE_OUT_synt),
    .B(_009_),
    .Y(data_3rp_synt[0])
  );
  NOR _118_ (
    .A(IDLE_OUT_synt),
    .B(_010_),
    .Y(data_3rp_synt[1])
  );
  NOR _119_ (
    .A(IDLE_OUT_synt),
    .B(_011_),
    .Y(data_3rp_synt[2])
  );
  NOR _120_ (
    .A(IDLE_OUT_synt),
    .B(_012_),
    .Y(data_3rp_synt[3])
  );
  NOR _121_ (
    .A(IDLE_OUT_synt),
    .B(_013_),
    .Y(data_3rp_synt[4])
  );
  NOR _122_ (
    .A(IDLE_OUT_synt),
    .B(_014_),
    .Y(data_3rp_synt[5])
  );
  NOR _123_ (
    .A(IDLE_OUT_synt),
    .B(_015_),
    .Y(data_3rp_synt[6])
  );
  NOR _124_ (
    .A(IDLE_OUT_synt),
    .B(_016_),
    .Y(data_3rp_synt[7])
  );
  NOR _125_ (
    .A(IDLE_OUT_synt),
    .B(_017_),
    .Y(valid_2rp_synt)
  );
  NOR _126_ (
    .A(IDLE_OUT_synt),
    .B(_018_),
    .Y(valid_0rp_synt)
  );
  NOR _127_ (
    .A(IDLE_OUT_synt),
    .B(_019_),
    .Y(valid_1rp_synt)
  );
  NOR _128_ (
    .A(IDLE_OUT_synt),
    .B(_020_),
    .Y(data_1rp_synt[0])
  );
  NOR _129_ (
    .A(IDLE_OUT_synt),
    .B(_021_),
    .Y(data_1rp_synt[1])
  );
  NOR _130_ (
    .A(IDLE_OUT_synt),
    .B(_022_),
    .Y(data_1rp_synt[2])
  );
  NOR _131_ (
    .A(IDLE_OUT_synt),
    .B(_023_),
    .Y(data_1rp_synt[3])
  );
  NOR _132_ (
    .A(IDLE_OUT_synt),
    .B(_024_),
    .Y(data_1rp_synt[4])
  );
  NOR _133_ (
    .A(IDLE_OUT_synt),
    .B(_025_),
    .Y(data_1rp_synt[5])
  );
  NOR _134_ (
    .A(IDLE_OUT_synt),
    .B(_026_),
    .Y(data_1rp_synt[6])
  );
  NOR _135_ (
    .A(IDLE_OUT_synt),
    .B(_027_),
    .Y(data_1rp_synt[7])
  );
  NAND _136_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[0]),
    .Y(_036_)
  );
  NOT _137_ (
    .A(_036_),
    .Y(data_3rf_synt[0])
  );
  NAND _138_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[1]),
    .Y(_037_)
  );
  NOT _139_ (
    .A(_037_),
    .Y(data_3rf_synt[1])
  );
  NAND _140_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[2]),
    .Y(_038_)
  );
  NOT _141_ (
    .A(_038_),
    .Y(data_3rf_synt[2])
  );
  NAND _142_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[3]),
    .Y(_039_)
  );
  NOT _143_ (
    .A(_039_),
    .Y(data_3rf_synt[3])
  );
  NAND _144_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[4]),
    .Y(_040_)
  );
  NOT _145_ (
    .A(_040_),
    .Y(data_3rf_synt[4])
  );
  NAND _146_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[5]),
    .Y(_041_)
  );
  NOT _147_ (
    .A(_041_),
    .Y(data_3rf_synt[5])
  );
  NAND _148_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[6]),
    .Y(_042_)
  );
  NOT _149_ (
    .A(_042_),
    .Y(data_3rf_synt[6])
  );
  NAND _150_ (
    .A(IDLE_OUT_synt),
    .B(data_3ps_synt[7]),
    .Y(_043_)
  );
  NOT _151_ (
    .A(_043_),
    .Y(data_3rf_synt[7])
  );
  NOR _152_ (
    .A(IDLE_OUT_synt),
    .B(_028_),
    .Y(data_0rp_synt[0])
  );
  NOR _153_ (
    .A(IDLE_OUT_synt),
    .B(_029_),
    .Y(data_0rp_synt[1])
  );
  NOR _154_ (
    .A(IDLE_OUT_synt),
    .B(_030_),
    .Y(data_0rp_synt[2])
  );
  NOR _155_ (
    .A(IDLE_OUT_synt),
    .B(_031_),
    .Y(data_0rp_synt[3])
  );
  NOR _156_ (
    .A(IDLE_OUT_synt),
    .B(_032_),
    .Y(data_0rp_synt[4])
  );
  NOR _157_ (
    .A(IDLE_OUT_synt),
    .B(_033_),
    .Y(data_0rp_synt[5])
  );
  NOR _158_ (
    .A(IDLE_OUT_synt),
    .B(_034_),
    .Y(data_0rp_synt[6])
  );
  NOR _159_ (
    .A(IDLE_OUT_synt),
    .B(_035_),
    .Y(data_0rp_synt[7])
  );
  NAND _160_ (
    .A(valid_3ps_synt),
    .B(IDLE_OUT_synt),
    .Y(_044_)
  );
  NOT _161_ (
    .A(_044_),
    .Y(valid_3rf_synt)
  );
  NAND _162_ (
    .A(IDLE_OUT_synt),
    .B(valid_1ps_synt),
    .Y(_045_)
  );
  NOT _163_ (
    .A(_045_),
    .Y(valid_1rf_synt)
  );
  NAND _164_ (
    .A(IDLE_OUT_synt),
    .B(valid_2ps_synt),
    .Y(_046_)
  );
  NOT _165_ (
    .A(_046_),
    .Y(valid_2rf_synt)
  );
  NAND _166_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[0]),
    .Y(_047_)
  );
  NOT _167_ (
    .A(_047_),
    .Y(data_2rf_synt[0])
  );
  NAND _168_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[1]),
    .Y(_048_)
  );
  NOT _169_ (
    .A(_048_),
    .Y(data_2rf_synt[1])
  );
  NAND _170_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[2]),
    .Y(_049_)
  );
  NOT _171_ (
    .A(_049_),
    .Y(data_2rf_synt[2])
  );
  NAND _172_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[3]),
    .Y(_050_)
  );
  NOT _173_ (
    .A(_050_),
    .Y(data_2rf_synt[3])
  );
  NAND _174_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[4]),
    .Y(_051_)
  );
  NOT _175_ (
    .A(_051_),
    .Y(data_2rf_synt[4])
  );
  NAND _176_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[5]),
    .Y(_052_)
  );
  NOT _177_ (
    .A(_052_),
    .Y(data_2rf_synt[5])
  );
  NAND _178_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[6]),
    .Y(_053_)
  );
  NOT _179_ (
    .A(_053_),
    .Y(data_2rf_synt[6])
  );
  NAND _180_ (
    .A(IDLE_OUT_synt),
    .B(data_2ps_synt[7]),
    .Y(_054_)
  );
  NOT _181_ (
    .A(_054_),
    .Y(data_2rf_synt[7])
  );
  NAND _182_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[0]),
    .Y(_055_)
  );
  NOT _183_ (
    .A(_055_),
    .Y(data_0rf_synt[0])
  );
  NAND _184_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[1]),
    .Y(_056_)
  );
  NOT _185_ (
    .A(_056_),
    .Y(data_0rf_synt[1])
  );
  NAND _186_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[2]),
    .Y(_057_)
  );
  NOT _187_ (
    .A(_057_),
    .Y(data_0rf_synt[2])
  );
  NAND _188_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[3]),
    .Y(_058_)
  );
  NOT _189_ (
    .A(_058_),
    .Y(data_0rf_synt[3])
  );
  NAND _190_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[4]),
    .Y(_059_)
  );
  NOT _191_ (
    .A(_059_),
    .Y(data_0rf_synt[4])
  );
  NAND _192_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[5]),
    .Y(_060_)
  );
  NOT _193_ (
    .A(_060_),
    .Y(data_0rf_synt[5])
  );
  NAND _194_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[6]),
    .Y(_061_)
  );
  NOT _195_ (
    .A(_061_),
    .Y(data_0rf_synt[6])
  );
  NAND _196_ (
    .A(IDLE_OUT_synt),
    .B(data_0ps_synt[7]),
    .Y(_062_)
  );
  NOT _197_ (
    .A(_062_),
    .Y(data_0rf_synt[7])
  );
  NAND _198_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[0]),
    .Y(_063_)
  );
  NOT _199_ (
    .A(_063_),
    .Y(data_1rf_synt[0])
  );
  NAND _200_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[1]),
    .Y(_064_)
  );
  NOT _201_ (
    .A(_064_),
    .Y(data_1rf_synt[1])
  );
  NAND _202_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[2]),
    .Y(_065_)
  );
  NOT _203_ (
    .A(_065_),
    .Y(data_1rf_synt[2])
  );
  NAND _204_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[3]),
    .Y(_066_)
  );
  NOT _205_ (
    .A(_066_),
    .Y(data_1rf_synt[3])
  );
  NAND _206_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[4]),
    .Y(_067_)
  );
  NOT _207_ (
    .A(_067_),
    .Y(data_1rf_synt[4])
  );
  NAND _208_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[5]),
    .Y(_068_)
  );
  NOT _209_ (
    .A(_068_),
    .Y(data_1rf_synt[5])
  );
  NAND _210_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[6]),
    .Y(_069_)
  );
  NOT _211_ (
    .A(_069_),
    .Y(data_1rf_synt[6])
  );
  NAND _212_ (
    .A(IDLE_OUT_synt),
    .B(data_1ps_synt[7]),
    .Y(_070_)
  );
  NOT _213_ (
    .A(_070_),
    .Y(data_1rf_synt[7])
  );
  NAND _214_ (
    .A(IDLE_OUT_synt),
    .B(valid_0ps_synt),
    .Y(_071_)
  );
  NOT _215_ (
    .A(_071_),
    .Y(valid_0rf_synt)
  );
endmodule
