
FFT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009480  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000094c8  08009540  08009540  0000a540  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012a08  08012a08  000141dc  2**0
                  CONTENTS
  4 .ARM          00000008  08012a08  08012a08  00013a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012a10  08012a10  000141dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012a10  08012a10  00013a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012a14  08012a14  00013a14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08012a18  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005218  200001dc  08012bf4  000141dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200053f4  08012bf4  000143f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000141dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf41  00000000  00000000  00014204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022e4  00000000  00000000  00021145  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  00023430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006e0  00000000  00000000  00023e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f03  00000000  00000000  000244e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d85f  00000000  00000000  0003d3eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a7e7  00000000  00000000  0004ac4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  000e5431  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033b4  00000000  00000000  000e54e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003e  00000000  00000000  000e8898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00002659  00000000  00000000  000e88d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000a0  00000000  00000000  000eaf2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001dc 	.word	0x200001dc
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08009524 	.word	0x08009524

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001e0 	.word	0x200001e0
 8000100:	08009524 	.word	0x08009524

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 ffbd 	bl	80023b8 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fefd 	bl	8002248 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 ffaf 	bl	80023b8 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 ffa5 	bl	80023b8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 ff27 	bl	80022d0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 ff1d 	bl	80022d0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_cfrcmple>:
 80004a4:	4684      	mov	ip, r0
 80004a6:	0008      	movs	r0, r1
 80004a8:	4661      	mov	r1, ip
 80004aa:	e7ff      	b.n	80004ac <__aeabi_cfcmpeq>

080004ac <__aeabi_cfcmpeq>:
 80004ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ae:	f000 fc59 	bl	8000d64 <__lesf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	d401      	bmi.n	80004ba <__aeabi_cfcmpeq+0xe>
 80004b6:	2100      	movs	r1, #0
 80004b8:	42c8      	cmn	r0, r1
 80004ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004bc <__aeabi_fcmpeq>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fbd9 	bl	8000c74 <__eqsf2>
 80004c2:	4240      	negs	r0, r0
 80004c4:	3001      	adds	r0, #1
 80004c6:	bd10      	pop	{r4, pc}

080004c8 <__aeabi_fcmplt>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fc4b 	bl	8000d64 <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	db01      	blt.n	80004d6 <__aeabi_fcmplt+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			@ (mov r8, r8)

080004dc <__aeabi_fcmple>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fc41 	bl	8000d64 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	dd01      	ble.n	80004ea <__aeabi_fcmple+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmpgt>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fbe7 	bl	8000cc4 <__gesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dc01      	bgt.n	80004fe <__aeabi_fcmpgt+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpge>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fbdd 	bl	8000cc4 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	da01      	bge.n	8000512 <__aeabi_fcmpge+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_uldivmod>:
 8000518:	2b00      	cmp	r3, #0
 800051a:	d111      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 800051c:	2a00      	cmp	r2, #0
 800051e:	d10f      	bne.n	8000540 <__aeabi_uldivmod+0x28>
 8000520:	2900      	cmp	r1, #0
 8000522:	d100      	bne.n	8000526 <__aeabi_uldivmod+0xe>
 8000524:	2800      	cmp	r0, #0
 8000526:	d002      	beq.n	800052e <__aeabi_uldivmod+0x16>
 8000528:	2100      	movs	r1, #0
 800052a:	43c9      	mvns	r1, r1
 800052c:	0008      	movs	r0, r1
 800052e:	b407      	push	{r0, r1, r2}
 8000530:	4802      	ldr	r0, [pc, #8]	@ (800053c <__aeabi_uldivmod+0x24>)
 8000532:	a102      	add	r1, pc, #8	@ (adr r1, 800053c <__aeabi_uldivmod+0x24>)
 8000534:	1840      	adds	r0, r0, r1
 8000536:	9002      	str	r0, [sp, #8]
 8000538:	bd03      	pop	{r0, r1, pc}
 800053a:	46c0      	nop			@ (mov r8, r8)
 800053c:	fffffee9 	.word	0xfffffee9
 8000540:	b403      	push	{r0, r1}
 8000542:	4668      	mov	r0, sp
 8000544:	b501      	push	{r0, lr}
 8000546:	9802      	ldr	r0, [sp, #8]
 8000548:	f000 f81e 	bl	8000588 <__udivmoddi4>
 800054c:	9b01      	ldr	r3, [sp, #4]
 800054e:	469e      	mov	lr, r3
 8000550:	b002      	add	sp, #8
 8000552:	bc0c      	pop	{r2, r3}
 8000554:	4770      	bx	lr
 8000556:	46c0      	nop			@ (mov r8, r8)

08000558 <__aeabi_f2uiz>:
 8000558:	219e      	movs	r1, #158	@ 0x9e
 800055a:	b510      	push	{r4, lr}
 800055c:	05c9      	lsls	r1, r1, #23
 800055e:	1c04      	adds	r4, r0, #0
 8000560:	f7ff ffd0 	bl	8000504 <__aeabi_fcmpge>
 8000564:	2800      	cmp	r0, #0
 8000566:	d103      	bne.n	8000570 <__aeabi_f2uiz+0x18>
 8000568:	1c20      	adds	r0, r4, #0
 800056a:	f000 ff41 	bl	80013f0 <__aeabi_f2iz>
 800056e:	bd10      	pop	{r4, pc}
 8000570:	219e      	movs	r1, #158	@ 0x9e
 8000572:	1c20      	adds	r0, r4, #0
 8000574:	05c9      	lsls	r1, r1, #23
 8000576:	f000 fd81 	bl	800107c <__aeabi_fsub>
 800057a:	f000 ff39 	bl	80013f0 <__aeabi_f2iz>
 800057e:	2380      	movs	r3, #128	@ 0x80
 8000580:	061b      	lsls	r3, r3, #24
 8000582:	469c      	mov	ip, r3
 8000584:	4460      	add	r0, ip
 8000586:	e7f2      	b.n	800056e <__aeabi_f2uiz+0x16>

08000588 <__udivmoddi4>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	4657      	mov	r7, sl
 800058c:	464e      	mov	r6, r9
 800058e:	4645      	mov	r5, r8
 8000590:	46de      	mov	lr, fp
 8000592:	b5e0      	push	{r5, r6, r7, lr}
 8000594:	0004      	movs	r4, r0
 8000596:	000d      	movs	r5, r1
 8000598:	4692      	mov	sl, r2
 800059a:	4699      	mov	r9, r3
 800059c:	b083      	sub	sp, #12
 800059e:	428b      	cmp	r3, r1
 80005a0:	d830      	bhi.n	8000604 <__udivmoddi4+0x7c>
 80005a2:	d02d      	beq.n	8000600 <__udivmoddi4+0x78>
 80005a4:	4649      	mov	r1, r9
 80005a6:	4650      	mov	r0, sl
 80005a8:	f002 ff76 	bl	8003498 <__clzdi2>
 80005ac:	0029      	movs	r1, r5
 80005ae:	0006      	movs	r6, r0
 80005b0:	0020      	movs	r0, r4
 80005b2:	f002 ff71 	bl	8003498 <__clzdi2>
 80005b6:	1a33      	subs	r3, r6, r0
 80005b8:	4698      	mov	r8, r3
 80005ba:	3b20      	subs	r3, #32
 80005bc:	d434      	bmi.n	8000628 <__udivmoddi4+0xa0>
 80005be:	469b      	mov	fp, r3
 80005c0:	4653      	mov	r3, sl
 80005c2:	465a      	mov	r2, fp
 80005c4:	4093      	lsls	r3, r2
 80005c6:	4642      	mov	r2, r8
 80005c8:	001f      	movs	r7, r3
 80005ca:	4653      	mov	r3, sl
 80005cc:	4093      	lsls	r3, r2
 80005ce:	001e      	movs	r6, r3
 80005d0:	42af      	cmp	r7, r5
 80005d2:	d83b      	bhi.n	800064c <__udivmoddi4+0xc4>
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d100      	bne.n	80005da <__udivmoddi4+0x52>
 80005d8:	e079      	b.n	80006ce <__udivmoddi4+0x146>
 80005da:	465b      	mov	r3, fp
 80005dc:	1ba4      	subs	r4, r4, r6
 80005de:	41bd      	sbcs	r5, r7
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	da00      	bge.n	80005e6 <__udivmoddi4+0x5e>
 80005e4:	e076      	b.n	80006d4 <__udivmoddi4+0x14c>
 80005e6:	2200      	movs	r2, #0
 80005e8:	2300      	movs	r3, #0
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	465a      	mov	r2, fp
 80005f2:	4093      	lsls	r3, r2
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2301      	movs	r3, #1
 80005f8:	4642      	mov	r2, r8
 80005fa:	4093      	lsls	r3, r2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	e029      	b.n	8000654 <__udivmoddi4+0xcc>
 8000600:	4282      	cmp	r2, r0
 8000602:	d9cf      	bls.n	80005a4 <__udivmoddi4+0x1c>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <__udivmoddi4+0x8e>
 8000612:	601c      	str	r4, [r3, #0]
 8000614:	605d      	str	r5, [r3, #4]
 8000616:	9800      	ldr	r0, [sp, #0]
 8000618:	9901      	ldr	r1, [sp, #4]
 800061a:	b003      	add	sp, #12
 800061c:	bcf0      	pop	{r4, r5, r6, r7}
 800061e:	46bb      	mov	fp, r7
 8000620:	46b2      	mov	sl, r6
 8000622:	46a9      	mov	r9, r5
 8000624:	46a0      	mov	r8, r4
 8000626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000628:	4642      	mov	r2, r8
 800062a:	469b      	mov	fp, r3
 800062c:	2320      	movs	r3, #32
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	4652      	mov	r2, sl
 8000632:	40da      	lsrs	r2, r3
 8000634:	4641      	mov	r1, r8
 8000636:	0013      	movs	r3, r2
 8000638:	464a      	mov	r2, r9
 800063a:	408a      	lsls	r2, r1
 800063c:	0017      	movs	r7, r2
 800063e:	4642      	mov	r2, r8
 8000640:	431f      	orrs	r7, r3
 8000642:	4653      	mov	r3, sl
 8000644:	4093      	lsls	r3, r2
 8000646:	001e      	movs	r6, r3
 8000648:	42af      	cmp	r7, r5
 800064a:	d9c3      	bls.n	80005d4 <__udivmoddi4+0x4c>
 800064c:	2200      	movs	r2, #0
 800064e:	2300      	movs	r3, #0
 8000650:	9200      	str	r2, [sp, #0]
 8000652:	9301      	str	r3, [sp, #4]
 8000654:	4643      	mov	r3, r8
 8000656:	2b00      	cmp	r3, #0
 8000658:	d0d8      	beq.n	800060c <__udivmoddi4+0x84>
 800065a:	07fb      	lsls	r3, r7, #31
 800065c:	0872      	lsrs	r2, r6, #1
 800065e:	431a      	orrs	r2, r3
 8000660:	4646      	mov	r6, r8
 8000662:	087b      	lsrs	r3, r7, #1
 8000664:	e00e      	b.n	8000684 <__udivmoddi4+0xfc>
 8000666:	42ab      	cmp	r3, r5
 8000668:	d101      	bne.n	800066e <__udivmoddi4+0xe6>
 800066a:	42a2      	cmp	r2, r4
 800066c:	d80c      	bhi.n	8000688 <__udivmoddi4+0x100>
 800066e:	1aa4      	subs	r4, r4, r2
 8000670:	419d      	sbcs	r5, r3
 8000672:	2001      	movs	r0, #1
 8000674:	1924      	adds	r4, r4, r4
 8000676:	416d      	adcs	r5, r5
 8000678:	2100      	movs	r1, #0
 800067a:	3e01      	subs	r6, #1
 800067c:	1824      	adds	r4, r4, r0
 800067e:	414d      	adcs	r5, r1
 8000680:	2e00      	cmp	r6, #0
 8000682:	d006      	beq.n	8000692 <__udivmoddi4+0x10a>
 8000684:	42ab      	cmp	r3, r5
 8000686:	d9ee      	bls.n	8000666 <__udivmoddi4+0xde>
 8000688:	3e01      	subs	r6, #1
 800068a:	1924      	adds	r4, r4, r4
 800068c:	416d      	adcs	r5, r5
 800068e:	2e00      	cmp	r6, #0
 8000690:	d1f8      	bne.n	8000684 <__udivmoddi4+0xfc>
 8000692:	9800      	ldr	r0, [sp, #0]
 8000694:	9901      	ldr	r1, [sp, #4]
 8000696:	465b      	mov	r3, fp
 8000698:	1900      	adds	r0, r0, r4
 800069a:	4169      	adcs	r1, r5
 800069c:	2b00      	cmp	r3, #0
 800069e:	db24      	blt.n	80006ea <__udivmoddi4+0x162>
 80006a0:	002b      	movs	r3, r5
 80006a2:	465a      	mov	r2, fp
 80006a4:	4644      	mov	r4, r8
 80006a6:	40d3      	lsrs	r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	40e2      	lsrs	r2, r4
 80006ac:	001c      	movs	r4, r3
 80006ae:	465b      	mov	r3, fp
 80006b0:	0015      	movs	r5, r2
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	db2a      	blt.n	800070c <__udivmoddi4+0x184>
 80006b6:	0026      	movs	r6, r4
 80006b8:	409e      	lsls	r6, r3
 80006ba:	0033      	movs	r3, r6
 80006bc:	0026      	movs	r6, r4
 80006be:	4647      	mov	r7, r8
 80006c0:	40be      	lsls	r6, r7
 80006c2:	0032      	movs	r2, r6
 80006c4:	1a80      	subs	r0, r0, r2
 80006c6:	4199      	sbcs	r1, r3
 80006c8:	9000      	str	r0, [sp, #0]
 80006ca:	9101      	str	r1, [sp, #4]
 80006cc:	e79e      	b.n	800060c <__udivmoddi4+0x84>
 80006ce:	42a3      	cmp	r3, r4
 80006d0:	d8bc      	bhi.n	800064c <__udivmoddi4+0xc4>
 80006d2:	e782      	b.n	80005da <__udivmoddi4+0x52>
 80006d4:	4642      	mov	r2, r8
 80006d6:	2320      	movs	r3, #32
 80006d8:	2100      	movs	r1, #0
 80006da:	1a9b      	subs	r3, r3, r2
 80006dc:	2200      	movs	r2, #0
 80006de:	9100      	str	r1, [sp, #0]
 80006e0:	9201      	str	r2, [sp, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	40da      	lsrs	r2, r3
 80006e6:	9201      	str	r2, [sp, #4]
 80006e8:	e785      	b.n	80005f6 <__udivmoddi4+0x6e>
 80006ea:	4642      	mov	r2, r8
 80006ec:	2320      	movs	r3, #32
 80006ee:	1a9b      	subs	r3, r3, r2
 80006f0:	002a      	movs	r2, r5
 80006f2:	4646      	mov	r6, r8
 80006f4:	409a      	lsls	r2, r3
 80006f6:	0023      	movs	r3, r4
 80006f8:	40f3      	lsrs	r3, r6
 80006fa:	4644      	mov	r4, r8
 80006fc:	4313      	orrs	r3, r2
 80006fe:	002a      	movs	r2, r5
 8000700:	40e2      	lsrs	r2, r4
 8000702:	001c      	movs	r4, r3
 8000704:	465b      	mov	r3, fp
 8000706:	0015      	movs	r5, r2
 8000708:	2b00      	cmp	r3, #0
 800070a:	dad4      	bge.n	80006b6 <__udivmoddi4+0x12e>
 800070c:	4642      	mov	r2, r8
 800070e:	002f      	movs	r7, r5
 8000710:	2320      	movs	r3, #32
 8000712:	0026      	movs	r6, r4
 8000714:	4097      	lsls	r7, r2
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	40de      	lsrs	r6, r3
 800071a:	003b      	movs	r3, r7
 800071c:	4333      	orrs	r3, r6
 800071e:	e7cd      	b.n	80006bc <__udivmoddi4+0x134>

08000720 <__aeabi_fadd>:
 8000720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000722:	46ce      	mov	lr, r9
 8000724:	4647      	mov	r7, r8
 8000726:	0243      	lsls	r3, r0, #9
 8000728:	0a5a      	lsrs	r2, r3, #9
 800072a:	024e      	lsls	r6, r1, #9
 800072c:	0045      	lsls	r5, r0, #1
 800072e:	0fc4      	lsrs	r4, r0, #31
 8000730:	0048      	lsls	r0, r1, #1
 8000732:	4691      	mov	r9, r2
 8000734:	0e2d      	lsrs	r5, r5, #24
 8000736:	0a72      	lsrs	r2, r6, #9
 8000738:	0e00      	lsrs	r0, r0, #24
 800073a:	4694      	mov	ip, r2
 800073c:	b580      	push	{r7, lr}
 800073e:	099b      	lsrs	r3, r3, #6
 8000740:	0fc9      	lsrs	r1, r1, #31
 8000742:	09b6      	lsrs	r6, r6, #6
 8000744:	1a2a      	subs	r2, r5, r0
 8000746:	428c      	cmp	r4, r1
 8000748:	d021      	beq.n	800078e <__aeabi_fadd+0x6e>
 800074a:	2a00      	cmp	r2, #0
 800074c:	dd0d      	ble.n	800076a <__aeabi_fadd+0x4a>
 800074e:	2800      	cmp	r0, #0
 8000750:	d12d      	bne.n	80007ae <__aeabi_fadd+0x8e>
 8000752:	2e00      	cmp	r6, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x38>
 8000756:	e08d      	b.n	8000874 <__aeabi_fadd+0x154>
 8000758:	1e51      	subs	r1, r2, #1
 800075a:	2a01      	cmp	r2, #1
 800075c:	d100      	bne.n	8000760 <__aeabi_fadd+0x40>
 800075e:	e11d      	b.n	800099c <__aeabi_fadd+0x27c>
 8000760:	2aff      	cmp	r2, #255	@ 0xff
 8000762:	d100      	bne.n	8000766 <__aeabi_fadd+0x46>
 8000764:	e0ab      	b.n	80008be <__aeabi_fadd+0x19e>
 8000766:	000a      	movs	r2, r1
 8000768:	e027      	b.n	80007ba <__aeabi_fadd+0x9a>
 800076a:	2a00      	cmp	r2, #0
 800076c:	d04d      	beq.n	800080a <__aeabi_fadd+0xea>
 800076e:	1b42      	subs	r2, r0, r5
 8000770:	2d00      	cmp	r5, #0
 8000772:	d000      	beq.n	8000776 <__aeabi_fadd+0x56>
 8000774:	e0cc      	b.n	8000910 <__aeabi_fadd+0x1f0>
 8000776:	2b00      	cmp	r3, #0
 8000778:	d100      	bne.n	800077c <__aeabi_fadd+0x5c>
 800077a:	e079      	b.n	8000870 <__aeabi_fadd+0x150>
 800077c:	1e54      	subs	r4, r2, #1
 800077e:	2a01      	cmp	r2, #1
 8000780:	d100      	bne.n	8000784 <__aeabi_fadd+0x64>
 8000782:	e128      	b.n	80009d6 <__aeabi_fadd+0x2b6>
 8000784:	2aff      	cmp	r2, #255	@ 0xff
 8000786:	d100      	bne.n	800078a <__aeabi_fadd+0x6a>
 8000788:	e097      	b.n	80008ba <__aeabi_fadd+0x19a>
 800078a:	0022      	movs	r2, r4
 800078c:	e0c5      	b.n	800091a <__aeabi_fadd+0x1fa>
 800078e:	2a00      	cmp	r2, #0
 8000790:	dc00      	bgt.n	8000794 <__aeabi_fadd+0x74>
 8000792:	e096      	b.n	80008c2 <__aeabi_fadd+0x1a2>
 8000794:	2800      	cmp	r0, #0
 8000796:	d04f      	beq.n	8000838 <__aeabi_fadd+0x118>
 8000798:	2dff      	cmp	r5, #255	@ 0xff
 800079a:	d100      	bne.n	800079e <__aeabi_fadd+0x7e>
 800079c:	e08f      	b.n	80008be <__aeabi_fadd+0x19e>
 800079e:	2180      	movs	r1, #128	@ 0x80
 80007a0:	04c9      	lsls	r1, r1, #19
 80007a2:	430e      	orrs	r6, r1
 80007a4:	2a1b      	cmp	r2, #27
 80007a6:	dd51      	ble.n	800084c <__aeabi_fadd+0x12c>
 80007a8:	002a      	movs	r2, r5
 80007aa:	3301      	adds	r3, #1
 80007ac:	e018      	b.n	80007e0 <__aeabi_fadd+0xc0>
 80007ae:	2dff      	cmp	r5, #255	@ 0xff
 80007b0:	d100      	bne.n	80007b4 <__aeabi_fadd+0x94>
 80007b2:	e084      	b.n	80008be <__aeabi_fadd+0x19e>
 80007b4:	2180      	movs	r1, #128	@ 0x80
 80007b6:	04c9      	lsls	r1, r1, #19
 80007b8:	430e      	orrs	r6, r1
 80007ba:	2101      	movs	r1, #1
 80007bc:	2a1b      	cmp	r2, #27
 80007be:	dc08      	bgt.n	80007d2 <__aeabi_fadd+0xb2>
 80007c0:	0031      	movs	r1, r6
 80007c2:	2020      	movs	r0, #32
 80007c4:	40d1      	lsrs	r1, r2
 80007c6:	1a82      	subs	r2, r0, r2
 80007c8:	4096      	lsls	r6, r2
 80007ca:	0032      	movs	r2, r6
 80007cc:	1e50      	subs	r0, r2, #1
 80007ce:	4182      	sbcs	r2, r0
 80007d0:	4311      	orrs	r1, r2
 80007d2:	1a5b      	subs	r3, r3, r1
 80007d4:	015a      	lsls	r2, r3, #5
 80007d6:	d459      	bmi.n	800088c <__aeabi_fadd+0x16c>
 80007d8:	2107      	movs	r1, #7
 80007da:	002a      	movs	r2, r5
 80007dc:	4019      	ands	r1, r3
 80007de:	d049      	beq.n	8000874 <__aeabi_fadd+0x154>
 80007e0:	210f      	movs	r1, #15
 80007e2:	4019      	ands	r1, r3
 80007e4:	2904      	cmp	r1, #4
 80007e6:	d000      	beq.n	80007ea <__aeabi_fadd+0xca>
 80007e8:	3304      	adds	r3, #4
 80007ea:	0159      	lsls	r1, r3, #5
 80007ec:	d542      	bpl.n	8000874 <__aeabi_fadd+0x154>
 80007ee:	1c50      	adds	r0, r2, #1
 80007f0:	2afe      	cmp	r2, #254	@ 0xfe
 80007f2:	d03a      	beq.n	800086a <__aeabi_fadd+0x14a>
 80007f4:	019b      	lsls	r3, r3, #6
 80007f6:	b2c0      	uxtb	r0, r0
 80007f8:	0a5b      	lsrs	r3, r3, #9
 80007fa:	05c0      	lsls	r0, r0, #23
 80007fc:	4318      	orrs	r0, r3
 80007fe:	07e4      	lsls	r4, r4, #31
 8000800:	4320      	orrs	r0, r4
 8000802:	bcc0      	pop	{r6, r7}
 8000804:	46b9      	mov	r9, r7
 8000806:	46b0      	mov	r8, r6
 8000808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800080a:	20fe      	movs	r0, #254	@ 0xfe
 800080c:	4680      	mov	r8, r0
 800080e:	1c6f      	adds	r7, r5, #1
 8000810:	0038      	movs	r0, r7
 8000812:	4647      	mov	r7, r8
 8000814:	4207      	tst	r7, r0
 8000816:	d000      	beq.n	800081a <__aeabi_fadd+0xfa>
 8000818:	e08e      	b.n	8000938 <__aeabi_fadd+0x218>
 800081a:	2d00      	cmp	r5, #0
 800081c:	d000      	beq.n	8000820 <__aeabi_fadd+0x100>
 800081e:	e0b4      	b.n	800098a <__aeabi_fadd+0x26a>
 8000820:	2b00      	cmp	r3, #0
 8000822:	d100      	bne.n	8000826 <__aeabi_fadd+0x106>
 8000824:	e0db      	b.n	80009de <__aeabi_fadd+0x2be>
 8000826:	2e00      	cmp	r6, #0
 8000828:	d06c      	beq.n	8000904 <__aeabi_fadd+0x1e4>
 800082a:	1b98      	subs	r0, r3, r6
 800082c:	0145      	lsls	r5, r0, #5
 800082e:	d400      	bmi.n	8000832 <__aeabi_fadd+0x112>
 8000830:	e0f7      	b.n	8000a22 <__aeabi_fadd+0x302>
 8000832:	000c      	movs	r4, r1
 8000834:	1af3      	subs	r3, r6, r3
 8000836:	e03d      	b.n	80008b4 <__aeabi_fadd+0x194>
 8000838:	2e00      	cmp	r6, #0
 800083a:	d01b      	beq.n	8000874 <__aeabi_fadd+0x154>
 800083c:	1e51      	subs	r1, r2, #1
 800083e:	2a01      	cmp	r2, #1
 8000840:	d100      	bne.n	8000844 <__aeabi_fadd+0x124>
 8000842:	e082      	b.n	800094a <__aeabi_fadd+0x22a>
 8000844:	2aff      	cmp	r2, #255	@ 0xff
 8000846:	d03a      	beq.n	80008be <__aeabi_fadd+0x19e>
 8000848:	000a      	movs	r2, r1
 800084a:	e7ab      	b.n	80007a4 <__aeabi_fadd+0x84>
 800084c:	0031      	movs	r1, r6
 800084e:	2020      	movs	r0, #32
 8000850:	40d1      	lsrs	r1, r2
 8000852:	1a82      	subs	r2, r0, r2
 8000854:	4096      	lsls	r6, r2
 8000856:	0032      	movs	r2, r6
 8000858:	1e50      	subs	r0, r2, #1
 800085a:	4182      	sbcs	r2, r0
 800085c:	430a      	orrs	r2, r1
 800085e:	189b      	adds	r3, r3, r2
 8000860:	015a      	lsls	r2, r3, #5
 8000862:	d5b9      	bpl.n	80007d8 <__aeabi_fadd+0xb8>
 8000864:	1c6a      	adds	r2, r5, #1
 8000866:	2dfe      	cmp	r5, #254	@ 0xfe
 8000868:	d175      	bne.n	8000956 <__aeabi_fadd+0x236>
 800086a:	20ff      	movs	r0, #255	@ 0xff
 800086c:	2300      	movs	r3, #0
 800086e:	e7c4      	b.n	80007fa <__aeabi_fadd+0xda>
 8000870:	000c      	movs	r4, r1
 8000872:	0033      	movs	r3, r6
 8000874:	08db      	lsrs	r3, r3, #3
 8000876:	2aff      	cmp	r2, #255	@ 0xff
 8000878:	d146      	bne.n	8000908 <__aeabi_fadd+0x1e8>
 800087a:	2b00      	cmp	r3, #0
 800087c:	d0f5      	beq.n	800086a <__aeabi_fadd+0x14a>
 800087e:	2280      	movs	r2, #128	@ 0x80
 8000880:	03d2      	lsls	r2, r2, #15
 8000882:	4313      	orrs	r3, r2
 8000884:	025b      	lsls	r3, r3, #9
 8000886:	20ff      	movs	r0, #255	@ 0xff
 8000888:	0a5b      	lsrs	r3, r3, #9
 800088a:	e7b6      	b.n	80007fa <__aeabi_fadd+0xda>
 800088c:	019f      	lsls	r7, r3, #6
 800088e:	09bf      	lsrs	r7, r7, #6
 8000890:	0038      	movs	r0, r7
 8000892:	f002 fde3 	bl	800345c <__clzsi2>
 8000896:	3805      	subs	r0, #5
 8000898:	4087      	lsls	r7, r0
 800089a:	4285      	cmp	r5, r0
 800089c:	dc24      	bgt.n	80008e8 <__aeabi_fadd+0x1c8>
 800089e:	003b      	movs	r3, r7
 80008a0:	2120      	movs	r1, #32
 80008a2:	1b42      	subs	r2, r0, r5
 80008a4:	3201      	adds	r2, #1
 80008a6:	40d3      	lsrs	r3, r2
 80008a8:	1a8a      	subs	r2, r1, r2
 80008aa:	4097      	lsls	r7, r2
 80008ac:	1e7a      	subs	r2, r7, #1
 80008ae:	4197      	sbcs	r7, r2
 80008b0:	2200      	movs	r2, #0
 80008b2:	433b      	orrs	r3, r7
 80008b4:	0759      	lsls	r1, r3, #29
 80008b6:	d193      	bne.n	80007e0 <__aeabi_fadd+0xc0>
 80008b8:	e797      	b.n	80007ea <__aeabi_fadd+0xca>
 80008ba:	000c      	movs	r4, r1
 80008bc:	0033      	movs	r3, r6
 80008be:	08db      	lsrs	r3, r3, #3
 80008c0:	e7db      	b.n	800087a <__aeabi_fadd+0x15a>
 80008c2:	2a00      	cmp	r2, #0
 80008c4:	d014      	beq.n	80008f0 <__aeabi_fadd+0x1d0>
 80008c6:	1b42      	subs	r2, r0, r5
 80008c8:	2d00      	cmp	r5, #0
 80008ca:	d14b      	bne.n	8000964 <__aeabi_fadd+0x244>
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d0d0      	beq.n	8000872 <__aeabi_fadd+0x152>
 80008d0:	1e51      	subs	r1, r2, #1
 80008d2:	2a01      	cmp	r2, #1
 80008d4:	d100      	bne.n	80008d8 <__aeabi_fadd+0x1b8>
 80008d6:	e09e      	b.n	8000a16 <__aeabi_fadd+0x2f6>
 80008d8:	2aff      	cmp	r2, #255	@ 0xff
 80008da:	d0ef      	beq.n	80008bc <__aeabi_fadd+0x19c>
 80008dc:	000a      	movs	r2, r1
 80008de:	2a1b      	cmp	r2, #27
 80008e0:	dd5f      	ble.n	80009a2 <__aeabi_fadd+0x282>
 80008e2:	0002      	movs	r2, r0
 80008e4:	1c73      	adds	r3, r6, #1
 80008e6:	e77b      	b.n	80007e0 <__aeabi_fadd+0xc0>
 80008e8:	4b50      	ldr	r3, [pc, #320]	@ (8000a2c <__aeabi_fadd+0x30c>)
 80008ea:	1a2a      	subs	r2, r5, r0
 80008ec:	403b      	ands	r3, r7
 80008ee:	e7e1      	b.n	80008b4 <__aeabi_fadd+0x194>
 80008f0:	21fe      	movs	r1, #254	@ 0xfe
 80008f2:	1c6a      	adds	r2, r5, #1
 80008f4:	4211      	tst	r1, r2
 80008f6:	d13b      	bne.n	8000970 <__aeabi_fadd+0x250>
 80008f8:	2d00      	cmp	r5, #0
 80008fa:	d15d      	bne.n	80009b8 <__aeabi_fadd+0x298>
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d07f      	beq.n	8000a00 <__aeabi_fadd+0x2e0>
 8000900:	2e00      	cmp	r6, #0
 8000902:	d17f      	bne.n	8000a04 <__aeabi_fadd+0x2e4>
 8000904:	2200      	movs	r2, #0
 8000906:	08db      	lsrs	r3, r3, #3
 8000908:	025b      	lsls	r3, r3, #9
 800090a:	0a5b      	lsrs	r3, r3, #9
 800090c:	b2d0      	uxtb	r0, r2
 800090e:	e774      	b.n	80007fa <__aeabi_fadd+0xda>
 8000910:	28ff      	cmp	r0, #255	@ 0xff
 8000912:	d0d2      	beq.n	80008ba <__aeabi_fadd+0x19a>
 8000914:	2480      	movs	r4, #128	@ 0x80
 8000916:	04e4      	lsls	r4, r4, #19
 8000918:	4323      	orrs	r3, r4
 800091a:	2401      	movs	r4, #1
 800091c:	2a1b      	cmp	r2, #27
 800091e:	dc07      	bgt.n	8000930 <__aeabi_fadd+0x210>
 8000920:	001c      	movs	r4, r3
 8000922:	2520      	movs	r5, #32
 8000924:	40d4      	lsrs	r4, r2
 8000926:	1aaa      	subs	r2, r5, r2
 8000928:	4093      	lsls	r3, r2
 800092a:	1e5a      	subs	r2, r3, #1
 800092c:	4193      	sbcs	r3, r2
 800092e:	431c      	orrs	r4, r3
 8000930:	1b33      	subs	r3, r6, r4
 8000932:	0005      	movs	r5, r0
 8000934:	000c      	movs	r4, r1
 8000936:	e74d      	b.n	80007d4 <__aeabi_fadd+0xb4>
 8000938:	1b9f      	subs	r7, r3, r6
 800093a:	017a      	lsls	r2, r7, #5
 800093c:	d422      	bmi.n	8000984 <__aeabi_fadd+0x264>
 800093e:	2f00      	cmp	r7, #0
 8000940:	d1a6      	bne.n	8000890 <__aeabi_fadd+0x170>
 8000942:	2400      	movs	r4, #0
 8000944:	2000      	movs	r0, #0
 8000946:	2300      	movs	r3, #0
 8000948:	e757      	b.n	80007fa <__aeabi_fadd+0xda>
 800094a:	199b      	adds	r3, r3, r6
 800094c:	2501      	movs	r5, #1
 800094e:	3201      	adds	r2, #1
 8000950:	0159      	lsls	r1, r3, #5
 8000952:	d400      	bmi.n	8000956 <__aeabi_fadd+0x236>
 8000954:	e740      	b.n	80007d8 <__aeabi_fadd+0xb8>
 8000956:	2101      	movs	r1, #1
 8000958:	4835      	ldr	r0, [pc, #212]	@ (8000a30 <__aeabi_fadd+0x310>)
 800095a:	4019      	ands	r1, r3
 800095c:	085b      	lsrs	r3, r3, #1
 800095e:	4003      	ands	r3, r0
 8000960:	430b      	orrs	r3, r1
 8000962:	e7a7      	b.n	80008b4 <__aeabi_fadd+0x194>
 8000964:	28ff      	cmp	r0, #255	@ 0xff
 8000966:	d0a9      	beq.n	80008bc <__aeabi_fadd+0x19c>
 8000968:	2180      	movs	r1, #128	@ 0x80
 800096a:	04c9      	lsls	r1, r1, #19
 800096c:	430b      	orrs	r3, r1
 800096e:	e7b6      	b.n	80008de <__aeabi_fadd+0x1be>
 8000970:	2aff      	cmp	r2, #255	@ 0xff
 8000972:	d100      	bne.n	8000976 <__aeabi_fadd+0x256>
 8000974:	e779      	b.n	800086a <__aeabi_fadd+0x14a>
 8000976:	199b      	adds	r3, r3, r6
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	0759      	lsls	r1, r3, #29
 800097c:	d000      	beq.n	8000980 <__aeabi_fadd+0x260>
 800097e:	e72f      	b.n	80007e0 <__aeabi_fadd+0xc0>
 8000980:	08db      	lsrs	r3, r3, #3
 8000982:	e7c1      	b.n	8000908 <__aeabi_fadd+0x1e8>
 8000984:	000c      	movs	r4, r1
 8000986:	1af7      	subs	r7, r6, r3
 8000988:	e782      	b.n	8000890 <__aeabi_fadd+0x170>
 800098a:	2b00      	cmp	r3, #0
 800098c:	d12c      	bne.n	80009e8 <__aeabi_fadd+0x2c8>
 800098e:	2e00      	cmp	r6, #0
 8000990:	d193      	bne.n	80008ba <__aeabi_fadd+0x19a>
 8000992:	2380      	movs	r3, #128	@ 0x80
 8000994:	2400      	movs	r4, #0
 8000996:	20ff      	movs	r0, #255	@ 0xff
 8000998:	03db      	lsls	r3, r3, #15
 800099a:	e72e      	b.n	80007fa <__aeabi_fadd+0xda>
 800099c:	2501      	movs	r5, #1
 800099e:	1b9b      	subs	r3, r3, r6
 80009a0:	e718      	b.n	80007d4 <__aeabi_fadd+0xb4>
 80009a2:	0019      	movs	r1, r3
 80009a4:	2520      	movs	r5, #32
 80009a6:	40d1      	lsrs	r1, r2
 80009a8:	1aaa      	subs	r2, r5, r2
 80009aa:	4093      	lsls	r3, r2
 80009ac:	1e5a      	subs	r2, r3, #1
 80009ae:	4193      	sbcs	r3, r2
 80009b0:	430b      	orrs	r3, r1
 80009b2:	0005      	movs	r5, r0
 80009b4:	199b      	adds	r3, r3, r6
 80009b6:	e753      	b.n	8000860 <__aeabi_fadd+0x140>
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d100      	bne.n	80009be <__aeabi_fadd+0x29e>
 80009bc:	e77e      	b.n	80008bc <__aeabi_fadd+0x19c>
 80009be:	2e00      	cmp	r6, #0
 80009c0:	d100      	bne.n	80009c4 <__aeabi_fadd+0x2a4>
 80009c2:	e77c      	b.n	80008be <__aeabi_fadd+0x19e>
 80009c4:	2280      	movs	r2, #128	@ 0x80
 80009c6:	03d2      	lsls	r2, r2, #15
 80009c8:	4591      	cmp	r9, r2
 80009ca:	d302      	bcc.n	80009d2 <__aeabi_fadd+0x2b2>
 80009cc:	4594      	cmp	ip, r2
 80009ce:	d200      	bcs.n	80009d2 <__aeabi_fadd+0x2b2>
 80009d0:	0033      	movs	r3, r6
 80009d2:	08db      	lsrs	r3, r3, #3
 80009d4:	e753      	b.n	800087e <__aeabi_fadd+0x15e>
 80009d6:	000c      	movs	r4, r1
 80009d8:	1af3      	subs	r3, r6, r3
 80009da:	3501      	adds	r5, #1
 80009dc:	e6fa      	b.n	80007d4 <__aeabi_fadd+0xb4>
 80009de:	2e00      	cmp	r6, #0
 80009e0:	d0af      	beq.n	8000942 <__aeabi_fadd+0x222>
 80009e2:	000c      	movs	r4, r1
 80009e4:	0033      	movs	r3, r6
 80009e6:	e78d      	b.n	8000904 <__aeabi_fadd+0x1e4>
 80009e8:	2e00      	cmp	r6, #0
 80009ea:	d100      	bne.n	80009ee <__aeabi_fadd+0x2ce>
 80009ec:	e767      	b.n	80008be <__aeabi_fadd+0x19e>
 80009ee:	2280      	movs	r2, #128	@ 0x80
 80009f0:	03d2      	lsls	r2, r2, #15
 80009f2:	4591      	cmp	r9, r2
 80009f4:	d3ed      	bcc.n	80009d2 <__aeabi_fadd+0x2b2>
 80009f6:	4594      	cmp	ip, r2
 80009f8:	d2eb      	bcs.n	80009d2 <__aeabi_fadd+0x2b2>
 80009fa:	000c      	movs	r4, r1
 80009fc:	0033      	movs	r3, r6
 80009fe:	e7e8      	b.n	80009d2 <__aeabi_fadd+0x2b2>
 8000a00:	0033      	movs	r3, r6
 8000a02:	e77f      	b.n	8000904 <__aeabi_fadd+0x1e4>
 8000a04:	199b      	adds	r3, r3, r6
 8000a06:	2200      	movs	r2, #0
 8000a08:	0159      	lsls	r1, r3, #5
 8000a0a:	d5b9      	bpl.n	8000980 <__aeabi_fadd+0x260>
 8000a0c:	4a07      	ldr	r2, [pc, #28]	@ (8000a2c <__aeabi_fadd+0x30c>)
 8000a0e:	4013      	ands	r3, r2
 8000a10:	08db      	lsrs	r3, r3, #3
 8000a12:	2201      	movs	r2, #1
 8000a14:	e778      	b.n	8000908 <__aeabi_fadd+0x1e8>
 8000a16:	199b      	adds	r3, r3, r6
 8000a18:	3201      	adds	r2, #1
 8000a1a:	3501      	adds	r5, #1
 8000a1c:	0159      	lsls	r1, r3, #5
 8000a1e:	d49a      	bmi.n	8000956 <__aeabi_fadd+0x236>
 8000a20:	e6da      	b.n	80007d8 <__aeabi_fadd+0xb8>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d08d      	beq.n	8000942 <__aeabi_fadd+0x222>
 8000a26:	08db      	lsrs	r3, r3, #3
 8000a28:	e76e      	b.n	8000908 <__aeabi_fadd+0x1e8>
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	fbffffff 	.word	0xfbffffff
 8000a30:	7dffffff 	.word	0x7dffffff

08000a34 <__aeabi_fdiv>:
 8000a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a36:	464f      	mov	r7, r9
 8000a38:	4646      	mov	r6, r8
 8000a3a:	46d6      	mov	lr, sl
 8000a3c:	0244      	lsls	r4, r0, #9
 8000a3e:	b5c0      	push	{r6, r7, lr}
 8000a40:	0047      	lsls	r7, r0, #1
 8000a42:	1c0e      	adds	r6, r1, #0
 8000a44:	0a64      	lsrs	r4, r4, #9
 8000a46:	0e3f      	lsrs	r7, r7, #24
 8000a48:	0fc5      	lsrs	r5, r0, #31
 8000a4a:	2f00      	cmp	r7, #0
 8000a4c:	d03c      	beq.n	8000ac8 <__aeabi_fdiv+0x94>
 8000a4e:	2fff      	cmp	r7, #255	@ 0xff
 8000a50:	d042      	beq.n	8000ad8 <__aeabi_fdiv+0xa4>
 8000a52:	2300      	movs	r3, #0
 8000a54:	2280      	movs	r2, #128	@ 0x80
 8000a56:	4699      	mov	r9, r3
 8000a58:	469a      	mov	sl, r3
 8000a5a:	00e4      	lsls	r4, r4, #3
 8000a5c:	04d2      	lsls	r2, r2, #19
 8000a5e:	4314      	orrs	r4, r2
 8000a60:	3f7f      	subs	r7, #127	@ 0x7f
 8000a62:	0273      	lsls	r3, r6, #9
 8000a64:	0a5b      	lsrs	r3, r3, #9
 8000a66:	4698      	mov	r8, r3
 8000a68:	0073      	lsls	r3, r6, #1
 8000a6a:	0e1b      	lsrs	r3, r3, #24
 8000a6c:	0ff6      	lsrs	r6, r6, #31
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d01b      	beq.n	8000aaa <__aeabi_fdiv+0x76>
 8000a72:	2bff      	cmp	r3, #255	@ 0xff
 8000a74:	d013      	beq.n	8000a9e <__aeabi_fdiv+0x6a>
 8000a76:	4642      	mov	r2, r8
 8000a78:	2180      	movs	r1, #128	@ 0x80
 8000a7a:	00d2      	lsls	r2, r2, #3
 8000a7c:	04c9      	lsls	r1, r1, #19
 8000a7e:	4311      	orrs	r1, r2
 8000a80:	4688      	mov	r8, r1
 8000a82:	2000      	movs	r0, #0
 8000a84:	3b7f      	subs	r3, #127	@ 0x7f
 8000a86:	0029      	movs	r1, r5
 8000a88:	1aff      	subs	r7, r7, r3
 8000a8a:	464b      	mov	r3, r9
 8000a8c:	4071      	eors	r1, r6
 8000a8e:	b2c9      	uxtb	r1, r1
 8000a90:	2b0f      	cmp	r3, #15
 8000a92:	d900      	bls.n	8000a96 <__aeabi_fdiv+0x62>
 8000a94:	e0b5      	b.n	8000c02 <__aeabi_fdiv+0x1ce>
 8000a96:	4a74      	ldr	r2, [pc, #464]	@ (8000c68 <__aeabi_fdiv+0x234>)
 8000a98:	009b      	lsls	r3, r3, #2
 8000a9a:	58d3      	ldr	r3, [r2, r3]
 8000a9c:	469f      	mov	pc, r3
 8000a9e:	4643      	mov	r3, r8
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d13f      	bne.n	8000b24 <__aeabi_fdiv+0xf0>
 8000aa4:	3fff      	subs	r7, #255	@ 0xff
 8000aa6:	3302      	adds	r3, #2
 8000aa8:	e003      	b.n	8000ab2 <__aeabi_fdiv+0x7e>
 8000aaa:	4643      	mov	r3, r8
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d12d      	bne.n	8000b0c <__aeabi_fdiv+0xd8>
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	0029      	movs	r1, r5
 8000ab4:	464a      	mov	r2, r9
 8000ab6:	4071      	eors	r1, r6
 8000ab8:	b2c9      	uxtb	r1, r1
 8000aba:	431a      	orrs	r2, r3
 8000abc:	2a0e      	cmp	r2, #14
 8000abe:	d838      	bhi.n	8000b32 <__aeabi_fdiv+0xfe>
 8000ac0:	486a      	ldr	r0, [pc, #424]	@ (8000c6c <__aeabi_fdiv+0x238>)
 8000ac2:	0092      	lsls	r2, r2, #2
 8000ac4:	5882      	ldr	r2, [r0, r2]
 8000ac6:	4697      	mov	pc, r2
 8000ac8:	2c00      	cmp	r4, #0
 8000aca:	d113      	bne.n	8000af4 <__aeabi_fdiv+0xc0>
 8000acc:	2304      	movs	r3, #4
 8000ace:	4699      	mov	r9, r3
 8000ad0:	3b03      	subs	r3, #3
 8000ad2:	2700      	movs	r7, #0
 8000ad4:	469a      	mov	sl, r3
 8000ad6:	e7c4      	b.n	8000a62 <__aeabi_fdiv+0x2e>
 8000ad8:	2c00      	cmp	r4, #0
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_fdiv+0xb4>
 8000adc:	2308      	movs	r3, #8
 8000ade:	4699      	mov	r9, r3
 8000ae0:	3b06      	subs	r3, #6
 8000ae2:	27ff      	movs	r7, #255	@ 0xff
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	e7bc      	b.n	8000a62 <__aeabi_fdiv+0x2e>
 8000ae8:	230c      	movs	r3, #12
 8000aea:	4699      	mov	r9, r3
 8000aec:	3b09      	subs	r3, #9
 8000aee:	27ff      	movs	r7, #255	@ 0xff
 8000af0:	469a      	mov	sl, r3
 8000af2:	e7b6      	b.n	8000a62 <__aeabi_fdiv+0x2e>
 8000af4:	0020      	movs	r0, r4
 8000af6:	f002 fcb1 	bl	800345c <__clzsi2>
 8000afa:	2776      	movs	r7, #118	@ 0x76
 8000afc:	1f43      	subs	r3, r0, #5
 8000afe:	409c      	lsls	r4, r3
 8000b00:	2300      	movs	r3, #0
 8000b02:	427f      	negs	r7, r7
 8000b04:	4699      	mov	r9, r3
 8000b06:	469a      	mov	sl, r3
 8000b08:	1a3f      	subs	r7, r7, r0
 8000b0a:	e7aa      	b.n	8000a62 <__aeabi_fdiv+0x2e>
 8000b0c:	4640      	mov	r0, r8
 8000b0e:	f002 fca5 	bl	800345c <__clzsi2>
 8000b12:	4642      	mov	r2, r8
 8000b14:	1f43      	subs	r3, r0, #5
 8000b16:	409a      	lsls	r2, r3
 8000b18:	2376      	movs	r3, #118	@ 0x76
 8000b1a:	425b      	negs	r3, r3
 8000b1c:	1a1b      	subs	r3, r3, r0
 8000b1e:	4690      	mov	r8, r2
 8000b20:	2000      	movs	r0, #0
 8000b22:	e7b0      	b.n	8000a86 <__aeabi_fdiv+0x52>
 8000b24:	2303      	movs	r3, #3
 8000b26:	464a      	mov	r2, r9
 8000b28:	431a      	orrs	r2, r3
 8000b2a:	4691      	mov	r9, r2
 8000b2c:	2003      	movs	r0, #3
 8000b2e:	33fc      	adds	r3, #252	@ 0xfc
 8000b30:	e7a9      	b.n	8000a86 <__aeabi_fdiv+0x52>
 8000b32:	000d      	movs	r5, r1
 8000b34:	20ff      	movs	r0, #255	@ 0xff
 8000b36:	2200      	movs	r2, #0
 8000b38:	05c0      	lsls	r0, r0, #23
 8000b3a:	07ed      	lsls	r5, r5, #31
 8000b3c:	4310      	orrs	r0, r2
 8000b3e:	4328      	orrs	r0, r5
 8000b40:	bce0      	pop	{r5, r6, r7}
 8000b42:	46ba      	mov	sl, r7
 8000b44:	46b1      	mov	r9, r6
 8000b46:	46a8      	mov	r8, r5
 8000b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b4a:	000d      	movs	r5, r1
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	2200      	movs	r2, #0
 8000b50:	e7f2      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000b52:	4653      	mov	r3, sl
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d0ed      	beq.n	8000b34 <__aeabi_fdiv+0x100>
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	d033      	beq.n	8000bc4 <__aeabi_fdiv+0x190>
 8000b5c:	46a0      	mov	r8, r4
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d105      	bne.n	8000b6e <__aeabi_fdiv+0x13a>
 8000b62:	2000      	movs	r0, #0
 8000b64:	2200      	movs	r2, #0
 8000b66:	e7e7      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000b68:	0035      	movs	r5, r6
 8000b6a:	2803      	cmp	r0, #3
 8000b6c:	d07a      	beq.n	8000c64 <__aeabi_fdiv+0x230>
 8000b6e:	003b      	movs	r3, r7
 8000b70:	337f      	adds	r3, #127	@ 0x7f
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	dd2d      	ble.n	8000bd2 <__aeabi_fdiv+0x19e>
 8000b76:	4642      	mov	r2, r8
 8000b78:	0752      	lsls	r2, r2, #29
 8000b7a:	d007      	beq.n	8000b8c <__aeabi_fdiv+0x158>
 8000b7c:	220f      	movs	r2, #15
 8000b7e:	4641      	mov	r1, r8
 8000b80:	400a      	ands	r2, r1
 8000b82:	2a04      	cmp	r2, #4
 8000b84:	d002      	beq.n	8000b8c <__aeabi_fdiv+0x158>
 8000b86:	2204      	movs	r2, #4
 8000b88:	4694      	mov	ip, r2
 8000b8a:	44e0      	add	r8, ip
 8000b8c:	4642      	mov	r2, r8
 8000b8e:	0112      	lsls	r2, r2, #4
 8000b90:	d505      	bpl.n	8000b9e <__aeabi_fdiv+0x16a>
 8000b92:	4642      	mov	r2, r8
 8000b94:	4b36      	ldr	r3, [pc, #216]	@ (8000c70 <__aeabi_fdiv+0x23c>)
 8000b96:	401a      	ands	r2, r3
 8000b98:	003b      	movs	r3, r7
 8000b9a:	4690      	mov	r8, r2
 8000b9c:	3380      	adds	r3, #128	@ 0x80
 8000b9e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000ba0:	dcc8      	bgt.n	8000b34 <__aeabi_fdiv+0x100>
 8000ba2:	4642      	mov	r2, r8
 8000ba4:	0192      	lsls	r2, r2, #6
 8000ba6:	0a52      	lsrs	r2, r2, #9
 8000ba8:	b2d8      	uxtb	r0, r3
 8000baa:	e7c5      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000bac:	2280      	movs	r2, #128	@ 0x80
 8000bae:	2500      	movs	r5, #0
 8000bb0:	20ff      	movs	r0, #255	@ 0xff
 8000bb2:	03d2      	lsls	r2, r2, #15
 8000bb4:	e7c0      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000bb6:	2280      	movs	r2, #128	@ 0x80
 8000bb8:	03d2      	lsls	r2, r2, #15
 8000bba:	4214      	tst	r4, r2
 8000bbc:	d002      	beq.n	8000bc4 <__aeabi_fdiv+0x190>
 8000bbe:	4643      	mov	r3, r8
 8000bc0:	4213      	tst	r3, r2
 8000bc2:	d049      	beq.n	8000c58 <__aeabi_fdiv+0x224>
 8000bc4:	2280      	movs	r2, #128	@ 0x80
 8000bc6:	03d2      	lsls	r2, r2, #15
 8000bc8:	4322      	orrs	r2, r4
 8000bca:	0252      	lsls	r2, r2, #9
 8000bcc:	20ff      	movs	r0, #255	@ 0xff
 8000bce:	0a52      	lsrs	r2, r2, #9
 8000bd0:	e7b2      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	2b1b      	cmp	r3, #27
 8000bd8:	dcc3      	bgt.n	8000b62 <__aeabi_fdiv+0x12e>
 8000bda:	4642      	mov	r2, r8
 8000bdc:	40da      	lsrs	r2, r3
 8000bde:	4643      	mov	r3, r8
 8000be0:	379e      	adds	r7, #158	@ 0x9e
 8000be2:	40bb      	lsls	r3, r7
 8000be4:	1e59      	subs	r1, r3, #1
 8000be6:	418b      	sbcs	r3, r1
 8000be8:	431a      	orrs	r2, r3
 8000bea:	0753      	lsls	r3, r2, #29
 8000bec:	d004      	beq.n	8000bf8 <__aeabi_fdiv+0x1c4>
 8000bee:	230f      	movs	r3, #15
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	2b04      	cmp	r3, #4
 8000bf4:	d000      	beq.n	8000bf8 <__aeabi_fdiv+0x1c4>
 8000bf6:	3204      	adds	r2, #4
 8000bf8:	0153      	lsls	r3, r2, #5
 8000bfa:	d529      	bpl.n	8000c50 <__aeabi_fdiv+0x21c>
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	2200      	movs	r2, #0
 8000c00:	e79a      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000c02:	4642      	mov	r2, r8
 8000c04:	0163      	lsls	r3, r4, #5
 8000c06:	0155      	lsls	r5, r2, #5
 8000c08:	42ab      	cmp	r3, r5
 8000c0a:	d215      	bcs.n	8000c38 <__aeabi_fdiv+0x204>
 8000c0c:	201b      	movs	r0, #27
 8000c0e:	2200      	movs	r2, #0
 8000c10:	3f01      	subs	r7, #1
 8000c12:	2601      	movs	r6, #1
 8000c14:	001c      	movs	r4, r3
 8000c16:	0052      	lsls	r2, r2, #1
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	2c00      	cmp	r4, #0
 8000c1c:	db01      	blt.n	8000c22 <__aeabi_fdiv+0x1ee>
 8000c1e:	429d      	cmp	r5, r3
 8000c20:	d801      	bhi.n	8000c26 <__aeabi_fdiv+0x1f2>
 8000c22:	1b5b      	subs	r3, r3, r5
 8000c24:	4332      	orrs	r2, r6
 8000c26:	3801      	subs	r0, #1
 8000c28:	2800      	cmp	r0, #0
 8000c2a:	d1f3      	bne.n	8000c14 <__aeabi_fdiv+0x1e0>
 8000c2c:	1e58      	subs	r0, r3, #1
 8000c2e:	4183      	sbcs	r3, r0
 8000c30:	4313      	orrs	r3, r2
 8000c32:	4698      	mov	r8, r3
 8000c34:	000d      	movs	r5, r1
 8000c36:	e79a      	b.n	8000b6e <__aeabi_fdiv+0x13a>
 8000c38:	201a      	movs	r0, #26
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	1b5b      	subs	r3, r3, r5
 8000c3e:	e7e8      	b.n	8000c12 <__aeabi_fdiv+0x1de>
 8000c40:	3b02      	subs	r3, #2
 8000c42:	425a      	negs	r2, r3
 8000c44:	4153      	adcs	r3, r2
 8000c46:	425b      	negs	r3, r3
 8000c48:	0035      	movs	r5, r6
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	b2d8      	uxtb	r0, r3
 8000c4e:	e773      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000c50:	0192      	lsls	r2, r2, #6
 8000c52:	2000      	movs	r0, #0
 8000c54:	0a52      	lsrs	r2, r2, #9
 8000c56:	e76f      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	0252      	lsls	r2, r2, #9
 8000c5c:	0035      	movs	r5, r6
 8000c5e:	20ff      	movs	r0, #255	@ 0xff
 8000c60:	0a52      	lsrs	r2, r2, #9
 8000c62:	e769      	b.n	8000b38 <__aeabi_fdiv+0x104>
 8000c64:	4644      	mov	r4, r8
 8000c66:	e7ad      	b.n	8000bc4 <__aeabi_fdiv+0x190>
 8000c68:	0800954c 	.word	0x0800954c
 8000c6c:	0800958c 	.word	0x0800958c
 8000c70:	f7ffffff 	.word	0xf7ffffff

08000c74 <__eqsf2>:
 8000c74:	b570      	push	{r4, r5, r6, lr}
 8000c76:	0042      	lsls	r2, r0, #1
 8000c78:	024e      	lsls	r6, r1, #9
 8000c7a:	004c      	lsls	r4, r1, #1
 8000c7c:	0245      	lsls	r5, r0, #9
 8000c7e:	0a6d      	lsrs	r5, r5, #9
 8000c80:	0e12      	lsrs	r2, r2, #24
 8000c82:	0fc3      	lsrs	r3, r0, #31
 8000c84:	0a76      	lsrs	r6, r6, #9
 8000c86:	0e24      	lsrs	r4, r4, #24
 8000c88:	0fc9      	lsrs	r1, r1, #31
 8000c8a:	2aff      	cmp	r2, #255	@ 0xff
 8000c8c:	d010      	beq.n	8000cb0 <__eqsf2+0x3c>
 8000c8e:	2cff      	cmp	r4, #255	@ 0xff
 8000c90:	d00c      	beq.n	8000cac <__eqsf2+0x38>
 8000c92:	2001      	movs	r0, #1
 8000c94:	42a2      	cmp	r2, r4
 8000c96:	d10a      	bne.n	8000cae <__eqsf2+0x3a>
 8000c98:	42b5      	cmp	r5, r6
 8000c9a:	d108      	bne.n	8000cae <__eqsf2+0x3a>
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	d00f      	beq.n	8000cc0 <__eqsf2+0x4c>
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d104      	bne.n	8000cae <__eqsf2+0x3a>
 8000ca4:	0028      	movs	r0, r5
 8000ca6:	1e43      	subs	r3, r0, #1
 8000ca8:	4198      	sbcs	r0, r3
 8000caa:	e000      	b.n	8000cae <__eqsf2+0x3a>
 8000cac:	2001      	movs	r0, #1
 8000cae:	bd70      	pop	{r4, r5, r6, pc}
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	2cff      	cmp	r4, #255	@ 0xff
 8000cb4:	d1fb      	bne.n	8000cae <__eqsf2+0x3a>
 8000cb6:	4335      	orrs	r5, r6
 8000cb8:	d1f9      	bne.n	8000cae <__eqsf2+0x3a>
 8000cba:	404b      	eors	r3, r1
 8000cbc:	0018      	movs	r0, r3
 8000cbe:	e7f6      	b.n	8000cae <__eqsf2+0x3a>
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	e7f4      	b.n	8000cae <__eqsf2+0x3a>

08000cc4 <__gesf2>:
 8000cc4:	b530      	push	{r4, r5, lr}
 8000cc6:	0042      	lsls	r2, r0, #1
 8000cc8:	0244      	lsls	r4, r0, #9
 8000cca:	024d      	lsls	r5, r1, #9
 8000ccc:	0fc3      	lsrs	r3, r0, #31
 8000cce:	0048      	lsls	r0, r1, #1
 8000cd0:	0a64      	lsrs	r4, r4, #9
 8000cd2:	0e12      	lsrs	r2, r2, #24
 8000cd4:	0a6d      	lsrs	r5, r5, #9
 8000cd6:	0e00      	lsrs	r0, r0, #24
 8000cd8:	0fc9      	lsrs	r1, r1, #31
 8000cda:	2aff      	cmp	r2, #255	@ 0xff
 8000cdc:	d019      	beq.n	8000d12 <__gesf2+0x4e>
 8000cde:	28ff      	cmp	r0, #255	@ 0xff
 8000ce0:	d00b      	beq.n	8000cfa <__gesf2+0x36>
 8000ce2:	2a00      	cmp	r2, #0
 8000ce4:	d11e      	bne.n	8000d24 <__gesf2+0x60>
 8000ce6:	2800      	cmp	r0, #0
 8000ce8:	d10b      	bne.n	8000d02 <__gesf2+0x3e>
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d027      	beq.n	8000d3e <__gesf2+0x7a>
 8000cee:	2c00      	cmp	r4, #0
 8000cf0:	d134      	bne.n	8000d5c <__gesf2+0x98>
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	d02f      	beq.n	8000d56 <__gesf2+0x92>
 8000cf6:	0008      	movs	r0, r1
 8000cf8:	bd30      	pop	{r4, r5, pc}
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d128      	bne.n	8000d50 <__gesf2+0x8c>
 8000cfe:	2a00      	cmp	r2, #0
 8000d00:	d101      	bne.n	8000d06 <__gesf2+0x42>
 8000d02:	2c00      	cmp	r4, #0
 8000d04:	d0f5      	beq.n	8000cf2 <__gesf2+0x2e>
 8000d06:	428b      	cmp	r3, r1
 8000d08:	d107      	bne.n	8000d1a <__gesf2+0x56>
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d023      	beq.n	8000d56 <__gesf2+0x92>
 8000d0e:	0018      	movs	r0, r3
 8000d10:	e7f2      	b.n	8000cf8 <__gesf2+0x34>
 8000d12:	2c00      	cmp	r4, #0
 8000d14:	d11c      	bne.n	8000d50 <__gesf2+0x8c>
 8000d16:	28ff      	cmp	r0, #255	@ 0xff
 8000d18:	d014      	beq.n	8000d44 <__gesf2+0x80>
 8000d1a:	1e58      	subs	r0, r3, #1
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	4018      	ands	r0, r3
 8000d20:	3801      	subs	r0, #1
 8000d22:	e7e9      	b.n	8000cf8 <__gesf2+0x34>
 8000d24:	2800      	cmp	r0, #0
 8000d26:	d0f8      	beq.n	8000d1a <__gesf2+0x56>
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	d1f6      	bne.n	8000d1a <__gesf2+0x56>
 8000d2c:	4282      	cmp	r2, r0
 8000d2e:	dcf4      	bgt.n	8000d1a <__gesf2+0x56>
 8000d30:	dbeb      	blt.n	8000d0a <__gesf2+0x46>
 8000d32:	42ac      	cmp	r4, r5
 8000d34:	d8f1      	bhi.n	8000d1a <__gesf2+0x56>
 8000d36:	2000      	movs	r0, #0
 8000d38:	42ac      	cmp	r4, r5
 8000d3a:	d2dd      	bcs.n	8000cf8 <__gesf2+0x34>
 8000d3c:	e7e5      	b.n	8000d0a <__gesf2+0x46>
 8000d3e:	2c00      	cmp	r4, #0
 8000d40:	d0da      	beq.n	8000cf8 <__gesf2+0x34>
 8000d42:	e7ea      	b.n	8000d1a <__gesf2+0x56>
 8000d44:	2d00      	cmp	r5, #0
 8000d46:	d103      	bne.n	8000d50 <__gesf2+0x8c>
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d1e6      	bne.n	8000d1a <__gesf2+0x56>
 8000d4c:	2000      	movs	r0, #0
 8000d4e:	e7d3      	b.n	8000cf8 <__gesf2+0x34>
 8000d50:	2002      	movs	r0, #2
 8000d52:	4240      	negs	r0, r0
 8000d54:	e7d0      	b.n	8000cf8 <__gesf2+0x34>
 8000d56:	2001      	movs	r0, #1
 8000d58:	4240      	negs	r0, r0
 8000d5a:	e7cd      	b.n	8000cf8 <__gesf2+0x34>
 8000d5c:	428b      	cmp	r3, r1
 8000d5e:	d0e8      	beq.n	8000d32 <__gesf2+0x6e>
 8000d60:	e7db      	b.n	8000d1a <__gesf2+0x56>
 8000d62:	46c0      	nop			@ (mov r8, r8)

08000d64 <__lesf2>:
 8000d64:	b530      	push	{r4, r5, lr}
 8000d66:	0042      	lsls	r2, r0, #1
 8000d68:	0244      	lsls	r4, r0, #9
 8000d6a:	024d      	lsls	r5, r1, #9
 8000d6c:	0fc3      	lsrs	r3, r0, #31
 8000d6e:	0048      	lsls	r0, r1, #1
 8000d70:	0a64      	lsrs	r4, r4, #9
 8000d72:	0e12      	lsrs	r2, r2, #24
 8000d74:	0a6d      	lsrs	r5, r5, #9
 8000d76:	0e00      	lsrs	r0, r0, #24
 8000d78:	0fc9      	lsrs	r1, r1, #31
 8000d7a:	2aff      	cmp	r2, #255	@ 0xff
 8000d7c:	d01a      	beq.n	8000db4 <__lesf2+0x50>
 8000d7e:	28ff      	cmp	r0, #255	@ 0xff
 8000d80:	d00e      	beq.n	8000da0 <__lesf2+0x3c>
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d11e      	bne.n	8000dc4 <__lesf2+0x60>
 8000d86:	2800      	cmp	r0, #0
 8000d88:	d10e      	bne.n	8000da8 <__lesf2+0x44>
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d02a      	beq.n	8000de4 <__lesf2+0x80>
 8000d8e:	2c00      	cmp	r4, #0
 8000d90:	d00c      	beq.n	8000dac <__lesf2+0x48>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d01d      	beq.n	8000dd2 <__lesf2+0x6e>
 8000d96:	1e58      	subs	r0, r3, #1
 8000d98:	2302      	movs	r3, #2
 8000d9a:	4018      	ands	r0, r3
 8000d9c:	3801      	subs	r0, #1
 8000d9e:	e010      	b.n	8000dc2 <__lesf2+0x5e>
 8000da0:	2d00      	cmp	r5, #0
 8000da2:	d10d      	bne.n	8000dc0 <__lesf2+0x5c>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	d120      	bne.n	8000dea <__lesf2+0x86>
 8000da8:	2c00      	cmp	r4, #0
 8000daa:	d11e      	bne.n	8000dea <__lesf2+0x86>
 8000dac:	2900      	cmp	r1, #0
 8000dae:	d023      	beq.n	8000df8 <__lesf2+0x94>
 8000db0:	0008      	movs	r0, r1
 8000db2:	e006      	b.n	8000dc2 <__lesf2+0x5e>
 8000db4:	2c00      	cmp	r4, #0
 8000db6:	d103      	bne.n	8000dc0 <__lesf2+0x5c>
 8000db8:	28ff      	cmp	r0, #255	@ 0xff
 8000dba:	d1ec      	bne.n	8000d96 <__lesf2+0x32>
 8000dbc:	2d00      	cmp	r5, #0
 8000dbe:	d017      	beq.n	8000df0 <__lesf2+0x8c>
 8000dc0:	2002      	movs	r0, #2
 8000dc2:	bd30      	pop	{r4, r5, pc}
 8000dc4:	2800      	cmp	r0, #0
 8000dc6:	d0e6      	beq.n	8000d96 <__lesf2+0x32>
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d1e4      	bne.n	8000d96 <__lesf2+0x32>
 8000dcc:	4282      	cmp	r2, r0
 8000dce:	dce2      	bgt.n	8000d96 <__lesf2+0x32>
 8000dd0:	db04      	blt.n	8000ddc <__lesf2+0x78>
 8000dd2:	42ac      	cmp	r4, r5
 8000dd4:	d8df      	bhi.n	8000d96 <__lesf2+0x32>
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	42ac      	cmp	r4, r5
 8000dda:	d2f2      	bcs.n	8000dc2 <__lesf2+0x5e>
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00b      	beq.n	8000df8 <__lesf2+0x94>
 8000de0:	0018      	movs	r0, r3
 8000de2:	e7ee      	b.n	8000dc2 <__lesf2+0x5e>
 8000de4:	2c00      	cmp	r4, #0
 8000de6:	d0ec      	beq.n	8000dc2 <__lesf2+0x5e>
 8000de8:	e7d5      	b.n	8000d96 <__lesf2+0x32>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d1d3      	bne.n	8000d96 <__lesf2+0x32>
 8000dee:	e7f5      	b.n	8000ddc <__lesf2+0x78>
 8000df0:	2000      	movs	r0, #0
 8000df2:	428b      	cmp	r3, r1
 8000df4:	d0e5      	beq.n	8000dc2 <__lesf2+0x5e>
 8000df6:	e7ce      	b.n	8000d96 <__lesf2+0x32>
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4240      	negs	r0, r0
 8000dfc:	e7e1      	b.n	8000dc2 <__lesf2+0x5e>
 8000dfe:	46c0      	nop			@ (mov r8, r8)

08000e00 <__aeabi_fmul>:
 8000e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e02:	464f      	mov	r7, r9
 8000e04:	4646      	mov	r6, r8
 8000e06:	46d6      	mov	lr, sl
 8000e08:	0243      	lsls	r3, r0, #9
 8000e0a:	0a5b      	lsrs	r3, r3, #9
 8000e0c:	0045      	lsls	r5, r0, #1
 8000e0e:	b5c0      	push	{r6, r7, lr}
 8000e10:	4699      	mov	r9, r3
 8000e12:	1c0f      	adds	r7, r1, #0
 8000e14:	0e2d      	lsrs	r5, r5, #24
 8000e16:	0fc6      	lsrs	r6, r0, #31
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d100      	bne.n	8000e1e <__aeabi_fmul+0x1e>
 8000e1c:	e088      	b.n	8000f30 <__aeabi_fmul+0x130>
 8000e1e:	2dff      	cmp	r5, #255	@ 0xff
 8000e20:	d100      	bne.n	8000e24 <__aeabi_fmul+0x24>
 8000e22:	e08d      	b.n	8000f40 <__aeabi_fmul+0x140>
 8000e24:	2280      	movs	r2, #128	@ 0x80
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	04d2      	lsls	r2, r2, #19
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	4691      	mov	r9, r2
 8000e30:	4698      	mov	r8, r3
 8000e32:	469a      	mov	sl, r3
 8000e34:	3d7f      	subs	r5, #127	@ 0x7f
 8000e36:	027c      	lsls	r4, r7, #9
 8000e38:	007b      	lsls	r3, r7, #1
 8000e3a:	0a64      	lsrs	r4, r4, #9
 8000e3c:	0e1b      	lsrs	r3, r3, #24
 8000e3e:	0fff      	lsrs	r7, r7, #31
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d068      	beq.n	8000f16 <__aeabi_fmul+0x116>
 8000e44:	2bff      	cmp	r3, #255	@ 0xff
 8000e46:	d021      	beq.n	8000e8c <__aeabi_fmul+0x8c>
 8000e48:	2280      	movs	r2, #128	@ 0x80
 8000e4a:	00e4      	lsls	r4, r4, #3
 8000e4c:	04d2      	lsls	r2, r2, #19
 8000e4e:	4314      	orrs	r4, r2
 8000e50:	4642      	mov	r2, r8
 8000e52:	3b7f      	subs	r3, #127	@ 0x7f
 8000e54:	195b      	adds	r3, r3, r5
 8000e56:	2100      	movs	r1, #0
 8000e58:	1c5d      	adds	r5, r3, #1
 8000e5a:	2a0a      	cmp	r2, #10
 8000e5c:	dc2e      	bgt.n	8000ebc <__aeabi_fmul+0xbc>
 8000e5e:	407e      	eors	r6, r7
 8000e60:	4642      	mov	r2, r8
 8000e62:	2a02      	cmp	r2, #2
 8000e64:	dc23      	bgt.n	8000eae <__aeabi_fmul+0xae>
 8000e66:	3a01      	subs	r2, #1
 8000e68:	2a01      	cmp	r2, #1
 8000e6a:	d900      	bls.n	8000e6e <__aeabi_fmul+0x6e>
 8000e6c:	e0bd      	b.n	8000fea <__aeabi_fmul+0x1ea>
 8000e6e:	2902      	cmp	r1, #2
 8000e70:	d06e      	beq.n	8000f50 <__aeabi_fmul+0x150>
 8000e72:	2901      	cmp	r1, #1
 8000e74:	d12c      	bne.n	8000ed0 <__aeabi_fmul+0xd0>
 8000e76:	2000      	movs	r0, #0
 8000e78:	2200      	movs	r2, #0
 8000e7a:	05c0      	lsls	r0, r0, #23
 8000e7c:	07f6      	lsls	r6, r6, #31
 8000e7e:	4310      	orrs	r0, r2
 8000e80:	4330      	orrs	r0, r6
 8000e82:	bce0      	pop	{r5, r6, r7}
 8000e84:	46ba      	mov	sl, r7
 8000e86:	46b1      	mov	r9, r6
 8000e88:	46a8      	mov	r8, r5
 8000e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e8c:	002b      	movs	r3, r5
 8000e8e:	33ff      	adds	r3, #255	@ 0xff
 8000e90:	2c00      	cmp	r4, #0
 8000e92:	d065      	beq.n	8000f60 <__aeabi_fmul+0x160>
 8000e94:	2203      	movs	r2, #3
 8000e96:	4641      	mov	r1, r8
 8000e98:	4311      	orrs	r1, r2
 8000e9a:	0032      	movs	r2, r6
 8000e9c:	3501      	adds	r5, #1
 8000e9e:	4688      	mov	r8, r1
 8000ea0:	407a      	eors	r2, r7
 8000ea2:	35ff      	adds	r5, #255	@ 0xff
 8000ea4:	290a      	cmp	r1, #10
 8000ea6:	dd00      	ble.n	8000eaa <__aeabi_fmul+0xaa>
 8000ea8:	e0d8      	b.n	800105c <__aeabi_fmul+0x25c>
 8000eaa:	0016      	movs	r6, r2
 8000eac:	2103      	movs	r1, #3
 8000eae:	4640      	mov	r0, r8
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	4082      	lsls	r2, r0
 8000eb4:	20a6      	movs	r0, #166	@ 0xa6
 8000eb6:	00c0      	lsls	r0, r0, #3
 8000eb8:	4202      	tst	r2, r0
 8000eba:	d020      	beq.n	8000efe <__aeabi_fmul+0xfe>
 8000ebc:	4653      	mov	r3, sl
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d046      	beq.n	8000f50 <__aeabi_fmul+0x150>
 8000ec2:	2b03      	cmp	r3, #3
 8000ec4:	d100      	bne.n	8000ec8 <__aeabi_fmul+0xc8>
 8000ec6:	e0bb      	b.n	8001040 <__aeabi_fmul+0x240>
 8000ec8:	4651      	mov	r1, sl
 8000eca:	464c      	mov	r4, r9
 8000ecc:	2901      	cmp	r1, #1
 8000ece:	d0d2      	beq.n	8000e76 <__aeabi_fmul+0x76>
 8000ed0:	002b      	movs	r3, r5
 8000ed2:	337f      	adds	r3, #127	@ 0x7f
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	dd70      	ble.n	8000fba <__aeabi_fmul+0x1ba>
 8000ed8:	0762      	lsls	r2, r4, #29
 8000eda:	d004      	beq.n	8000ee6 <__aeabi_fmul+0xe6>
 8000edc:	220f      	movs	r2, #15
 8000ede:	4022      	ands	r2, r4
 8000ee0:	2a04      	cmp	r2, #4
 8000ee2:	d000      	beq.n	8000ee6 <__aeabi_fmul+0xe6>
 8000ee4:	3404      	adds	r4, #4
 8000ee6:	0122      	lsls	r2, r4, #4
 8000ee8:	d503      	bpl.n	8000ef2 <__aeabi_fmul+0xf2>
 8000eea:	4b63      	ldr	r3, [pc, #396]	@ (8001078 <__aeabi_fmul+0x278>)
 8000eec:	401c      	ands	r4, r3
 8000eee:	002b      	movs	r3, r5
 8000ef0:	3380      	adds	r3, #128	@ 0x80
 8000ef2:	2bfe      	cmp	r3, #254	@ 0xfe
 8000ef4:	dc2c      	bgt.n	8000f50 <__aeabi_fmul+0x150>
 8000ef6:	01a2      	lsls	r2, r4, #6
 8000ef8:	0a52      	lsrs	r2, r2, #9
 8000efa:	b2d8      	uxtb	r0, r3
 8000efc:	e7bd      	b.n	8000e7a <__aeabi_fmul+0x7a>
 8000efe:	2090      	movs	r0, #144	@ 0x90
 8000f00:	0080      	lsls	r0, r0, #2
 8000f02:	4202      	tst	r2, r0
 8000f04:	d127      	bne.n	8000f56 <__aeabi_fmul+0x156>
 8000f06:	38b9      	subs	r0, #185	@ 0xb9
 8000f08:	38ff      	subs	r0, #255	@ 0xff
 8000f0a:	4210      	tst	r0, r2
 8000f0c:	d06d      	beq.n	8000fea <__aeabi_fmul+0x1ea>
 8000f0e:	003e      	movs	r6, r7
 8000f10:	46a1      	mov	r9, r4
 8000f12:	468a      	mov	sl, r1
 8000f14:	e7d2      	b.n	8000ebc <__aeabi_fmul+0xbc>
 8000f16:	2c00      	cmp	r4, #0
 8000f18:	d141      	bne.n	8000f9e <__aeabi_fmul+0x19e>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	4642      	mov	r2, r8
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	4690      	mov	r8, r2
 8000f22:	002b      	movs	r3, r5
 8000f24:	4642      	mov	r2, r8
 8000f26:	2101      	movs	r1, #1
 8000f28:	1c5d      	adds	r5, r3, #1
 8000f2a:	2a0a      	cmp	r2, #10
 8000f2c:	dd97      	ble.n	8000e5e <__aeabi_fmul+0x5e>
 8000f2e:	e7c5      	b.n	8000ebc <__aeabi_fmul+0xbc>
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d126      	bne.n	8000f82 <__aeabi_fmul+0x182>
 8000f34:	2304      	movs	r3, #4
 8000f36:	4698      	mov	r8, r3
 8000f38:	3b03      	subs	r3, #3
 8000f3a:	2500      	movs	r5, #0
 8000f3c:	469a      	mov	sl, r3
 8000f3e:	e77a      	b.n	8000e36 <__aeabi_fmul+0x36>
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d118      	bne.n	8000f76 <__aeabi_fmul+0x176>
 8000f44:	2308      	movs	r3, #8
 8000f46:	4698      	mov	r8, r3
 8000f48:	3b06      	subs	r3, #6
 8000f4a:	25ff      	movs	r5, #255	@ 0xff
 8000f4c:	469a      	mov	sl, r3
 8000f4e:	e772      	b.n	8000e36 <__aeabi_fmul+0x36>
 8000f50:	20ff      	movs	r0, #255	@ 0xff
 8000f52:	2200      	movs	r2, #0
 8000f54:	e791      	b.n	8000e7a <__aeabi_fmul+0x7a>
 8000f56:	2280      	movs	r2, #128	@ 0x80
 8000f58:	2600      	movs	r6, #0
 8000f5a:	20ff      	movs	r0, #255	@ 0xff
 8000f5c:	03d2      	lsls	r2, r2, #15
 8000f5e:	e78c      	b.n	8000e7a <__aeabi_fmul+0x7a>
 8000f60:	4641      	mov	r1, r8
 8000f62:	2202      	movs	r2, #2
 8000f64:	3501      	adds	r5, #1
 8000f66:	4311      	orrs	r1, r2
 8000f68:	4688      	mov	r8, r1
 8000f6a:	35ff      	adds	r5, #255	@ 0xff
 8000f6c:	290a      	cmp	r1, #10
 8000f6e:	dca5      	bgt.n	8000ebc <__aeabi_fmul+0xbc>
 8000f70:	2102      	movs	r1, #2
 8000f72:	407e      	eors	r6, r7
 8000f74:	e774      	b.n	8000e60 <__aeabi_fmul+0x60>
 8000f76:	230c      	movs	r3, #12
 8000f78:	4698      	mov	r8, r3
 8000f7a:	3b09      	subs	r3, #9
 8000f7c:	25ff      	movs	r5, #255	@ 0xff
 8000f7e:	469a      	mov	sl, r3
 8000f80:	e759      	b.n	8000e36 <__aeabi_fmul+0x36>
 8000f82:	0018      	movs	r0, r3
 8000f84:	f002 fa6a 	bl	800345c <__clzsi2>
 8000f88:	464a      	mov	r2, r9
 8000f8a:	1f43      	subs	r3, r0, #5
 8000f8c:	2576      	movs	r5, #118	@ 0x76
 8000f8e:	409a      	lsls	r2, r3
 8000f90:	2300      	movs	r3, #0
 8000f92:	426d      	negs	r5, r5
 8000f94:	4691      	mov	r9, r2
 8000f96:	4698      	mov	r8, r3
 8000f98:	469a      	mov	sl, r3
 8000f9a:	1a2d      	subs	r5, r5, r0
 8000f9c:	e74b      	b.n	8000e36 <__aeabi_fmul+0x36>
 8000f9e:	0020      	movs	r0, r4
 8000fa0:	f002 fa5c 	bl	800345c <__clzsi2>
 8000fa4:	4642      	mov	r2, r8
 8000fa6:	1f43      	subs	r3, r0, #5
 8000fa8:	409c      	lsls	r4, r3
 8000faa:	1a2b      	subs	r3, r5, r0
 8000fac:	3b76      	subs	r3, #118	@ 0x76
 8000fae:	2100      	movs	r1, #0
 8000fb0:	1c5d      	adds	r5, r3, #1
 8000fb2:	2a0a      	cmp	r2, #10
 8000fb4:	dc00      	bgt.n	8000fb8 <__aeabi_fmul+0x1b8>
 8000fb6:	e752      	b.n	8000e5e <__aeabi_fmul+0x5e>
 8000fb8:	e780      	b.n	8000ebc <__aeabi_fmul+0xbc>
 8000fba:	2201      	movs	r2, #1
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	2b1b      	cmp	r3, #27
 8000fc0:	dd00      	ble.n	8000fc4 <__aeabi_fmul+0x1c4>
 8000fc2:	e758      	b.n	8000e76 <__aeabi_fmul+0x76>
 8000fc4:	359e      	adds	r5, #158	@ 0x9e
 8000fc6:	0022      	movs	r2, r4
 8000fc8:	40ac      	lsls	r4, r5
 8000fca:	40da      	lsrs	r2, r3
 8000fcc:	1e63      	subs	r3, r4, #1
 8000fce:	419c      	sbcs	r4, r3
 8000fd0:	4322      	orrs	r2, r4
 8000fd2:	0753      	lsls	r3, r2, #29
 8000fd4:	d004      	beq.n	8000fe0 <__aeabi_fmul+0x1e0>
 8000fd6:	230f      	movs	r3, #15
 8000fd8:	4013      	ands	r3, r2
 8000fda:	2b04      	cmp	r3, #4
 8000fdc:	d000      	beq.n	8000fe0 <__aeabi_fmul+0x1e0>
 8000fde:	3204      	adds	r2, #4
 8000fe0:	0153      	lsls	r3, r2, #5
 8000fe2:	d537      	bpl.n	8001054 <__aeabi_fmul+0x254>
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	e747      	b.n	8000e7a <__aeabi_fmul+0x7a>
 8000fea:	0c21      	lsrs	r1, r4, #16
 8000fec:	464a      	mov	r2, r9
 8000fee:	0424      	lsls	r4, r4, #16
 8000ff0:	0c24      	lsrs	r4, r4, #16
 8000ff2:	0027      	movs	r7, r4
 8000ff4:	0c10      	lsrs	r0, r2, #16
 8000ff6:	0412      	lsls	r2, r2, #16
 8000ff8:	0c12      	lsrs	r2, r2, #16
 8000ffa:	4344      	muls	r4, r0
 8000ffc:	4357      	muls	r7, r2
 8000ffe:	4348      	muls	r0, r1
 8001000:	4351      	muls	r1, r2
 8001002:	0c3a      	lsrs	r2, r7, #16
 8001004:	1909      	adds	r1, r1, r4
 8001006:	1852      	adds	r2, r2, r1
 8001008:	4294      	cmp	r4, r2
 800100a:	d903      	bls.n	8001014 <__aeabi_fmul+0x214>
 800100c:	2180      	movs	r1, #128	@ 0x80
 800100e:	0249      	lsls	r1, r1, #9
 8001010:	468c      	mov	ip, r1
 8001012:	4460      	add	r0, ip
 8001014:	043f      	lsls	r7, r7, #16
 8001016:	0411      	lsls	r1, r2, #16
 8001018:	0c3f      	lsrs	r7, r7, #16
 800101a:	19c9      	adds	r1, r1, r7
 800101c:	018c      	lsls	r4, r1, #6
 800101e:	1e67      	subs	r7, r4, #1
 8001020:	41bc      	sbcs	r4, r7
 8001022:	0c12      	lsrs	r2, r2, #16
 8001024:	0e89      	lsrs	r1, r1, #26
 8001026:	1812      	adds	r2, r2, r0
 8001028:	430c      	orrs	r4, r1
 800102a:	0192      	lsls	r2, r2, #6
 800102c:	4314      	orrs	r4, r2
 800102e:	0112      	lsls	r2, r2, #4
 8001030:	d50e      	bpl.n	8001050 <__aeabi_fmul+0x250>
 8001032:	2301      	movs	r3, #1
 8001034:	0862      	lsrs	r2, r4, #1
 8001036:	401c      	ands	r4, r3
 8001038:	4314      	orrs	r4, r2
 800103a:	e749      	b.n	8000ed0 <__aeabi_fmul+0xd0>
 800103c:	003e      	movs	r6, r7
 800103e:	46a1      	mov	r9, r4
 8001040:	2280      	movs	r2, #128	@ 0x80
 8001042:	464b      	mov	r3, r9
 8001044:	03d2      	lsls	r2, r2, #15
 8001046:	431a      	orrs	r2, r3
 8001048:	0252      	lsls	r2, r2, #9
 800104a:	20ff      	movs	r0, #255	@ 0xff
 800104c:	0a52      	lsrs	r2, r2, #9
 800104e:	e714      	b.n	8000e7a <__aeabi_fmul+0x7a>
 8001050:	001d      	movs	r5, r3
 8001052:	e73d      	b.n	8000ed0 <__aeabi_fmul+0xd0>
 8001054:	0192      	lsls	r2, r2, #6
 8001056:	2000      	movs	r0, #0
 8001058:	0a52      	lsrs	r2, r2, #9
 800105a:	e70e      	b.n	8000e7a <__aeabi_fmul+0x7a>
 800105c:	290f      	cmp	r1, #15
 800105e:	d1ed      	bne.n	800103c <__aeabi_fmul+0x23c>
 8001060:	2280      	movs	r2, #128	@ 0x80
 8001062:	464b      	mov	r3, r9
 8001064:	03d2      	lsls	r2, r2, #15
 8001066:	4213      	tst	r3, r2
 8001068:	d0ea      	beq.n	8001040 <__aeabi_fmul+0x240>
 800106a:	4214      	tst	r4, r2
 800106c:	d1e8      	bne.n	8001040 <__aeabi_fmul+0x240>
 800106e:	003e      	movs	r6, r7
 8001070:	20ff      	movs	r0, #255	@ 0xff
 8001072:	4322      	orrs	r2, r4
 8001074:	e701      	b.n	8000e7a <__aeabi_fmul+0x7a>
 8001076:	46c0      	nop			@ (mov r8, r8)
 8001078:	f7ffffff 	.word	0xf7ffffff

0800107c <__aeabi_fsub>:
 800107c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800107e:	4647      	mov	r7, r8
 8001080:	46ce      	mov	lr, r9
 8001082:	024e      	lsls	r6, r1, #9
 8001084:	0243      	lsls	r3, r0, #9
 8001086:	0045      	lsls	r5, r0, #1
 8001088:	0a72      	lsrs	r2, r6, #9
 800108a:	0fc4      	lsrs	r4, r0, #31
 800108c:	0048      	lsls	r0, r1, #1
 800108e:	b580      	push	{r7, lr}
 8001090:	4694      	mov	ip, r2
 8001092:	0a5f      	lsrs	r7, r3, #9
 8001094:	0e2d      	lsrs	r5, r5, #24
 8001096:	099b      	lsrs	r3, r3, #6
 8001098:	0e00      	lsrs	r0, r0, #24
 800109a:	0fc9      	lsrs	r1, r1, #31
 800109c:	09b6      	lsrs	r6, r6, #6
 800109e:	28ff      	cmp	r0, #255	@ 0xff
 80010a0:	d024      	beq.n	80010ec <__aeabi_fsub+0x70>
 80010a2:	2201      	movs	r2, #1
 80010a4:	4051      	eors	r1, r2
 80010a6:	1a2a      	subs	r2, r5, r0
 80010a8:	428c      	cmp	r4, r1
 80010aa:	d00f      	beq.n	80010cc <__aeabi_fsub+0x50>
 80010ac:	2a00      	cmp	r2, #0
 80010ae:	dc00      	bgt.n	80010b2 <__aeabi_fsub+0x36>
 80010b0:	e16a      	b.n	8001388 <__aeabi_fsub+0x30c>
 80010b2:	2800      	cmp	r0, #0
 80010b4:	d135      	bne.n	8001122 <__aeabi_fsub+0xa6>
 80010b6:	2e00      	cmp	r6, #0
 80010b8:	d100      	bne.n	80010bc <__aeabi_fsub+0x40>
 80010ba:	e0a2      	b.n	8001202 <__aeabi_fsub+0x186>
 80010bc:	1e51      	subs	r1, r2, #1
 80010be:	2a01      	cmp	r2, #1
 80010c0:	d100      	bne.n	80010c4 <__aeabi_fsub+0x48>
 80010c2:	e124      	b.n	800130e <__aeabi_fsub+0x292>
 80010c4:	2aff      	cmp	r2, #255	@ 0xff
 80010c6:	d021      	beq.n	800110c <__aeabi_fsub+0x90>
 80010c8:	000a      	movs	r2, r1
 80010ca:	e02f      	b.n	800112c <__aeabi_fsub+0xb0>
 80010cc:	2a00      	cmp	r2, #0
 80010ce:	dc00      	bgt.n	80010d2 <__aeabi_fsub+0x56>
 80010d0:	e167      	b.n	80013a2 <__aeabi_fsub+0x326>
 80010d2:	2800      	cmp	r0, #0
 80010d4:	d05e      	beq.n	8001194 <__aeabi_fsub+0x118>
 80010d6:	2dff      	cmp	r5, #255	@ 0xff
 80010d8:	d018      	beq.n	800110c <__aeabi_fsub+0x90>
 80010da:	2180      	movs	r1, #128	@ 0x80
 80010dc:	04c9      	lsls	r1, r1, #19
 80010de:	430e      	orrs	r6, r1
 80010e0:	2a1b      	cmp	r2, #27
 80010e2:	dc00      	bgt.n	80010e6 <__aeabi_fsub+0x6a>
 80010e4:	e076      	b.n	80011d4 <__aeabi_fsub+0x158>
 80010e6:	002a      	movs	r2, r5
 80010e8:	3301      	adds	r3, #1
 80010ea:	e032      	b.n	8001152 <__aeabi_fsub+0xd6>
 80010ec:	002a      	movs	r2, r5
 80010ee:	3aff      	subs	r2, #255	@ 0xff
 80010f0:	4691      	mov	r9, r2
 80010f2:	2e00      	cmp	r6, #0
 80010f4:	d042      	beq.n	800117c <__aeabi_fsub+0x100>
 80010f6:	428c      	cmp	r4, r1
 80010f8:	d055      	beq.n	80011a6 <__aeabi_fsub+0x12a>
 80010fa:	464a      	mov	r2, r9
 80010fc:	2a00      	cmp	r2, #0
 80010fe:	d100      	bne.n	8001102 <__aeabi_fsub+0x86>
 8001100:	e09c      	b.n	800123c <__aeabi_fsub+0x1c0>
 8001102:	2d00      	cmp	r5, #0
 8001104:	d100      	bne.n	8001108 <__aeabi_fsub+0x8c>
 8001106:	e077      	b.n	80011f8 <__aeabi_fsub+0x17c>
 8001108:	000c      	movs	r4, r1
 800110a:	0033      	movs	r3, r6
 800110c:	08db      	lsrs	r3, r3, #3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d100      	bne.n	8001114 <__aeabi_fsub+0x98>
 8001112:	e06e      	b.n	80011f2 <__aeabi_fsub+0x176>
 8001114:	2280      	movs	r2, #128	@ 0x80
 8001116:	03d2      	lsls	r2, r2, #15
 8001118:	4313      	orrs	r3, r2
 800111a:	025b      	lsls	r3, r3, #9
 800111c:	20ff      	movs	r0, #255	@ 0xff
 800111e:	0a5b      	lsrs	r3, r3, #9
 8001120:	e024      	b.n	800116c <__aeabi_fsub+0xf0>
 8001122:	2dff      	cmp	r5, #255	@ 0xff
 8001124:	d0f2      	beq.n	800110c <__aeabi_fsub+0x90>
 8001126:	2180      	movs	r1, #128	@ 0x80
 8001128:	04c9      	lsls	r1, r1, #19
 800112a:	430e      	orrs	r6, r1
 800112c:	2101      	movs	r1, #1
 800112e:	2a1b      	cmp	r2, #27
 8001130:	dc08      	bgt.n	8001144 <__aeabi_fsub+0xc8>
 8001132:	0031      	movs	r1, r6
 8001134:	2020      	movs	r0, #32
 8001136:	40d1      	lsrs	r1, r2
 8001138:	1a82      	subs	r2, r0, r2
 800113a:	4096      	lsls	r6, r2
 800113c:	0032      	movs	r2, r6
 800113e:	1e50      	subs	r0, r2, #1
 8001140:	4182      	sbcs	r2, r0
 8001142:	4311      	orrs	r1, r2
 8001144:	1a5b      	subs	r3, r3, r1
 8001146:	015a      	lsls	r2, r3, #5
 8001148:	d460      	bmi.n	800120c <__aeabi_fsub+0x190>
 800114a:	2107      	movs	r1, #7
 800114c:	002a      	movs	r2, r5
 800114e:	4019      	ands	r1, r3
 8001150:	d057      	beq.n	8001202 <__aeabi_fsub+0x186>
 8001152:	210f      	movs	r1, #15
 8001154:	4019      	ands	r1, r3
 8001156:	2904      	cmp	r1, #4
 8001158:	d000      	beq.n	800115c <__aeabi_fsub+0xe0>
 800115a:	3304      	adds	r3, #4
 800115c:	0159      	lsls	r1, r3, #5
 800115e:	d550      	bpl.n	8001202 <__aeabi_fsub+0x186>
 8001160:	1c50      	adds	r0, r2, #1
 8001162:	2afe      	cmp	r2, #254	@ 0xfe
 8001164:	d045      	beq.n	80011f2 <__aeabi_fsub+0x176>
 8001166:	019b      	lsls	r3, r3, #6
 8001168:	b2c0      	uxtb	r0, r0
 800116a:	0a5b      	lsrs	r3, r3, #9
 800116c:	05c0      	lsls	r0, r0, #23
 800116e:	4318      	orrs	r0, r3
 8001170:	07e4      	lsls	r4, r4, #31
 8001172:	4320      	orrs	r0, r4
 8001174:	bcc0      	pop	{r6, r7}
 8001176:	46b9      	mov	r9, r7
 8001178:	46b0      	mov	r8, r6
 800117a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800117c:	2201      	movs	r2, #1
 800117e:	4051      	eors	r1, r2
 8001180:	428c      	cmp	r4, r1
 8001182:	d1ba      	bne.n	80010fa <__aeabi_fsub+0x7e>
 8001184:	464a      	mov	r2, r9
 8001186:	2a00      	cmp	r2, #0
 8001188:	d010      	beq.n	80011ac <__aeabi_fsub+0x130>
 800118a:	2d00      	cmp	r5, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_fsub+0x114>
 800118e:	e098      	b.n	80012c2 <__aeabi_fsub+0x246>
 8001190:	2300      	movs	r3, #0
 8001192:	e7bb      	b.n	800110c <__aeabi_fsub+0x90>
 8001194:	2e00      	cmp	r6, #0
 8001196:	d034      	beq.n	8001202 <__aeabi_fsub+0x186>
 8001198:	1e51      	subs	r1, r2, #1
 800119a:	2a01      	cmp	r2, #1
 800119c:	d06e      	beq.n	800127c <__aeabi_fsub+0x200>
 800119e:	2aff      	cmp	r2, #255	@ 0xff
 80011a0:	d0b4      	beq.n	800110c <__aeabi_fsub+0x90>
 80011a2:	000a      	movs	r2, r1
 80011a4:	e79c      	b.n	80010e0 <__aeabi_fsub+0x64>
 80011a6:	2a00      	cmp	r2, #0
 80011a8:	d000      	beq.n	80011ac <__aeabi_fsub+0x130>
 80011aa:	e088      	b.n	80012be <__aeabi_fsub+0x242>
 80011ac:	20fe      	movs	r0, #254	@ 0xfe
 80011ae:	1c6a      	adds	r2, r5, #1
 80011b0:	4210      	tst	r0, r2
 80011b2:	d000      	beq.n	80011b6 <__aeabi_fsub+0x13a>
 80011b4:	e092      	b.n	80012dc <__aeabi_fsub+0x260>
 80011b6:	2d00      	cmp	r5, #0
 80011b8:	d000      	beq.n	80011bc <__aeabi_fsub+0x140>
 80011ba:	e0a4      	b.n	8001306 <__aeabi_fsub+0x28a>
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d100      	bne.n	80011c2 <__aeabi_fsub+0x146>
 80011c0:	e0cb      	b.n	800135a <__aeabi_fsub+0x2de>
 80011c2:	2e00      	cmp	r6, #0
 80011c4:	d000      	beq.n	80011c8 <__aeabi_fsub+0x14c>
 80011c6:	e0ca      	b.n	800135e <__aeabi_fsub+0x2e2>
 80011c8:	2200      	movs	r2, #0
 80011ca:	08db      	lsrs	r3, r3, #3
 80011cc:	025b      	lsls	r3, r3, #9
 80011ce:	0a5b      	lsrs	r3, r3, #9
 80011d0:	b2d0      	uxtb	r0, r2
 80011d2:	e7cb      	b.n	800116c <__aeabi_fsub+0xf0>
 80011d4:	0031      	movs	r1, r6
 80011d6:	2020      	movs	r0, #32
 80011d8:	40d1      	lsrs	r1, r2
 80011da:	1a82      	subs	r2, r0, r2
 80011dc:	4096      	lsls	r6, r2
 80011de:	0032      	movs	r2, r6
 80011e0:	1e50      	subs	r0, r2, #1
 80011e2:	4182      	sbcs	r2, r0
 80011e4:	430a      	orrs	r2, r1
 80011e6:	189b      	adds	r3, r3, r2
 80011e8:	015a      	lsls	r2, r3, #5
 80011ea:	d5ae      	bpl.n	800114a <__aeabi_fsub+0xce>
 80011ec:	1c6a      	adds	r2, r5, #1
 80011ee:	2dfe      	cmp	r5, #254	@ 0xfe
 80011f0:	d14a      	bne.n	8001288 <__aeabi_fsub+0x20c>
 80011f2:	20ff      	movs	r0, #255	@ 0xff
 80011f4:	2300      	movs	r3, #0
 80011f6:	e7b9      	b.n	800116c <__aeabi_fsub+0xf0>
 80011f8:	22ff      	movs	r2, #255	@ 0xff
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d14b      	bne.n	8001296 <__aeabi_fsub+0x21a>
 80011fe:	000c      	movs	r4, r1
 8001200:	0033      	movs	r3, r6
 8001202:	08db      	lsrs	r3, r3, #3
 8001204:	2aff      	cmp	r2, #255	@ 0xff
 8001206:	d100      	bne.n	800120a <__aeabi_fsub+0x18e>
 8001208:	e781      	b.n	800110e <__aeabi_fsub+0x92>
 800120a:	e7df      	b.n	80011cc <__aeabi_fsub+0x150>
 800120c:	019f      	lsls	r7, r3, #6
 800120e:	09bf      	lsrs	r7, r7, #6
 8001210:	0038      	movs	r0, r7
 8001212:	f002 f923 	bl	800345c <__clzsi2>
 8001216:	3805      	subs	r0, #5
 8001218:	4087      	lsls	r7, r0
 800121a:	4285      	cmp	r5, r0
 800121c:	dc21      	bgt.n	8001262 <__aeabi_fsub+0x1e6>
 800121e:	003b      	movs	r3, r7
 8001220:	2120      	movs	r1, #32
 8001222:	1b42      	subs	r2, r0, r5
 8001224:	3201      	adds	r2, #1
 8001226:	40d3      	lsrs	r3, r2
 8001228:	1a8a      	subs	r2, r1, r2
 800122a:	4097      	lsls	r7, r2
 800122c:	1e7a      	subs	r2, r7, #1
 800122e:	4197      	sbcs	r7, r2
 8001230:	2200      	movs	r2, #0
 8001232:	433b      	orrs	r3, r7
 8001234:	0759      	lsls	r1, r3, #29
 8001236:	d000      	beq.n	800123a <__aeabi_fsub+0x1be>
 8001238:	e78b      	b.n	8001152 <__aeabi_fsub+0xd6>
 800123a:	e78f      	b.n	800115c <__aeabi_fsub+0xe0>
 800123c:	20fe      	movs	r0, #254	@ 0xfe
 800123e:	1c6a      	adds	r2, r5, #1
 8001240:	4210      	tst	r0, r2
 8001242:	d112      	bne.n	800126a <__aeabi_fsub+0x1ee>
 8001244:	2d00      	cmp	r5, #0
 8001246:	d152      	bne.n	80012ee <__aeabi_fsub+0x272>
 8001248:	2b00      	cmp	r3, #0
 800124a:	d07c      	beq.n	8001346 <__aeabi_fsub+0x2ca>
 800124c:	2e00      	cmp	r6, #0
 800124e:	d0bb      	beq.n	80011c8 <__aeabi_fsub+0x14c>
 8001250:	1b9a      	subs	r2, r3, r6
 8001252:	0150      	lsls	r0, r2, #5
 8001254:	d400      	bmi.n	8001258 <__aeabi_fsub+0x1dc>
 8001256:	e08b      	b.n	8001370 <__aeabi_fsub+0x2f4>
 8001258:	2401      	movs	r4, #1
 800125a:	2200      	movs	r2, #0
 800125c:	1af3      	subs	r3, r6, r3
 800125e:	400c      	ands	r4, r1
 8001260:	e7e8      	b.n	8001234 <__aeabi_fsub+0x1b8>
 8001262:	4b56      	ldr	r3, [pc, #344]	@ (80013bc <__aeabi_fsub+0x340>)
 8001264:	1a2a      	subs	r2, r5, r0
 8001266:	403b      	ands	r3, r7
 8001268:	e7e4      	b.n	8001234 <__aeabi_fsub+0x1b8>
 800126a:	1b9f      	subs	r7, r3, r6
 800126c:	017a      	lsls	r2, r7, #5
 800126e:	d446      	bmi.n	80012fe <__aeabi_fsub+0x282>
 8001270:	2f00      	cmp	r7, #0
 8001272:	d1cd      	bne.n	8001210 <__aeabi_fsub+0x194>
 8001274:	2400      	movs	r4, #0
 8001276:	2000      	movs	r0, #0
 8001278:	2300      	movs	r3, #0
 800127a:	e777      	b.n	800116c <__aeabi_fsub+0xf0>
 800127c:	199b      	adds	r3, r3, r6
 800127e:	2501      	movs	r5, #1
 8001280:	3201      	adds	r2, #1
 8001282:	0159      	lsls	r1, r3, #5
 8001284:	d400      	bmi.n	8001288 <__aeabi_fsub+0x20c>
 8001286:	e760      	b.n	800114a <__aeabi_fsub+0xce>
 8001288:	2101      	movs	r1, #1
 800128a:	484d      	ldr	r0, [pc, #308]	@ (80013c0 <__aeabi_fsub+0x344>)
 800128c:	4019      	ands	r1, r3
 800128e:	085b      	lsrs	r3, r3, #1
 8001290:	4003      	ands	r3, r0
 8001292:	430b      	orrs	r3, r1
 8001294:	e7ce      	b.n	8001234 <__aeabi_fsub+0x1b8>
 8001296:	1e57      	subs	r7, r2, #1
 8001298:	2a01      	cmp	r2, #1
 800129a:	d05a      	beq.n	8001352 <__aeabi_fsub+0x2d6>
 800129c:	000c      	movs	r4, r1
 800129e:	2aff      	cmp	r2, #255	@ 0xff
 80012a0:	d033      	beq.n	800130a <__aeabi_fsub+0x28e>
 80012a2:	2201      	movs	r2, #1
 80012a4:	2f1b      	cmp	r7, #27
 80012a6:	dc07      	bgt.n	80012b8 <__aeabi_fsub+0x23c>
 80012a8:	2120      	movs	r1, #32
 80012aa:	1bc9      	subs	r1, r1, r7
 80012ac:	001a      	movs	r2, r3
 80012ae:	408b      	lsls	r3, r1
 80012b0:	40fa      	lsrs	r2, r7
 80012b2:	1e59      	subs	r1, r3, #1
 80012b4:	418b      	sbcs	r3, r1
 80012b6:	431a      	orrs	r2, r3
 80012b8:	0005      	movs	r5, r0
 80012ba:	1ab3      	subs	r3, r6, r2
 80012bc:	e743      	b.n	8001146 <__aeabi_fsub+0xca>
 80012be:	2d00      	cmp	r5, #0
 80012c0:	d123      	bne.n	800130a <__aeabi_fsub+0x28e>
 80012c2:	22ff      	movs	r2, #255	@ 0xff
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d09b      	beq.n	8001200 <__aeabi_fsub+0x184>
 80012c8:	1e51      	subs	r1, r2, #1
 80012ca:	2a01      	cmp	r2, #1
 80012cc:	d0d6      	beq.n	800127c <__aeabi_fsub+0x200>
 80012ce:	2aff      	cmp	r2, #255	@ 0xff
 80012d0:	d01b      	beq.n	800130a <__aeabi_fsub+0x28e>
 80012d2:	291b      	cmp	r1, #27
 80012d4:	dd2c      	ble.n	8001330 <__aeabi_fsub+0x2b4>
 80012d6:	0002      	movs	r2, r0
 80012d8:	1c73      	adds	r3, r6, #1
 80012da:	e73a      	b.n	8001152 <__aeabi_fsub+0xd6>
 80012dc:	2aff      	cmp	r2, #255	@ 0xff
 80012de:	d088      	beq.n	80011f2 <__aeabi_fsub+0x176>
 80012e0:	199b      	adds	r3, r3, r6
 80012e2:	085b      	lsrs	r3, r3, #1
 80012e4:	0759      	lsls	r1, r3, #29
 80012e6:	d000      	beq.n	80012ea <__aeabi_fsub+0x26e>
 80012e8:	e733      	b.n	8001152 <__aeabi_fsub+0xd6>
 80012ea:	08db      	lsrs	r3, r3, #3
 80012ec:	e76e      	b.n	80011cc <__aeabi_fsub+0x150>
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d110      	bne.n	8001314 <__aeabi_fsub+0x298>
 80012f2:	2e00      	cmp	r6, #0
 80012f4:	d043      	beq.n	800137e <__aeabi_fsub+0x302>
 80012f6:	2401      	movs	r4, #1
 80012f8:	0033      	movs	r3, r6
 80012fa:	400c      	ands	r4, r1
 80012fc:	e706      	b.n	800110c <__aeabi_fsub+0x90>
 80012fe:	2401      	movs	r4, #1
 8001300:	1af7      	subs	r7, r6, r3
 8001302:	400c      	ands	r4, r1
 8001304:	e784      	b.n	8001210 <__aeabi_fsub+0x194>
 8001306:	2b00      	cmp	r3, #0
 8001308:	d104      	bne.n	8001314 <__aeabi_fsub+0x298>
 800130a:	0033      	movs	r3, r6
 800130c:	e6fe      	b.n	800110c <__aeabi_fsub+0x90>
 800130e:	2501      	movs	r5, #1
 8001310:	1b9b      	subs	r3, r3, r6
 8001312:	e718      	b.n	8001146 <__aeabi_fsub+0xca>
 8001314:	2e00      	cmp	r6, #0
 8001316:	d100      	bne.n	800131a <__aeabi_fsub+0x29e>
 8001318:	e6f8      	b.n	800110c <__aeabi_fsub+0x90>
 800131a:	2280      	movs	r2, #128	@ 0x80
 800131c:	03d2      	lsls	r2, r2, #15
 800131e:	4297      	cmp	r7, r2
 8001320:	d304      	bcc.n	800132c <__aeabi_fsub+0x2b0>
 8001322:	4594      	cmp	ip, r2
 8001324:	d202      	bcs.n	800132c <__aeabi_fsub+0x2b0>
 8001326:	2401      	movs	r4, #1
 8001328:	0033      	movs	r3, r6
 800132a:	400c      	ands	r4, r1
 800132c:	08db      	lsrs	r3, r3, #3
 800132e:	e6f1      	b.n	8001114 <__aeabi_fsub+0x98>
 8001330:	001a      	movs	r2, r3
 8001332:	2520      	movs	r5, #32
 8001334:	40ca      	lsrs	r2, r1
 8001336:	1a69      	subs	r1, r5, r1
 8001338:	408b      	lsls	r3, r1
 800133a:	1e59      	subs	r1, r3, #1
 800133c:	418b      	sbcs	r3, r1
 800133e:	4313      	orrs	r3, r2
 8001340:	0005      	movs	r5, r0
 8001342:	199b      	adds	r3, r3, r6
 8001344:	e750      	b.n	80011e8 <__aeabi_fsub+0x16c>
 8001346:	2e00      	cmp	r6, #0
 8001348:	d094      	beq.n	8001274 <__aeabi_fsub+0x1f8>
 800134a:	2401      	movs	r4, #1
 800134c:	0033      	movs	r3, r6
 800134e:	400c      	ands	r4, r1
 8001350:	e73a      	b.n	80011c8 <__aeabi_fsub+0x14c>
 8001352:	000c      	movs	r4, r1
 8001354:	2501      	movs	r5, #1
 8001356:	1af3      	subs	r3, r6, r3
 8001358:	e6f5      	b.n	8001146 <__aeabi_fsub+0xca>
 800135a:	0033      	movs	r3, r6
 800135c:	e734      	b.n	80011c8 <__aeabi_fsub+0x14c>
 800135e:	199b      	adds	r3, r3, r6
 8001360:	2200      	movs	r2, #0
 8001362:	0159      	lsls	r1, r3, #5
 8001364:	d5c1      	bpl.n	80012ea <__aeabi_fsub+0x26e>
 8001366:	4a15      	ldr	r2, [pc, #84]	@ (80013bc <__aeabi_fsub+0x340>)
 8001368:	4013      	ands	r3, r2
 800136a:	08db      	lsrs	r3, r3, #3
 800136c:	2201      	movs	r2, #1
 800136e:	e72d      	b.n	80011cc <__aeabi_fsub+0x150>
 8001370:	2a00      	cmp	r2, #0
 8001372:	d100      	bne.n	8001376 <__aeabi_fsub+0x2fa>
 8001374:	e77e      	b.n	8001274 <__aeabi_fsub+0x1f8>
 8001376:	0013      	movs	r3, r2
 8001378:	2200      	movs	r2, #0
 800137a:	08db      	lsrs	r3, r3, #3
 800137c:	e726      	b.n	80011cc <__aeabi_fsub+0x150>
 800137e:	2380      	movs	r3, #128	@ 0x80
 8001380:	2400      	movs	r4, #0
 8001382:	20ff      	movs	r0, #255	@ 0xff
 8001384:	03db      	lsls	r3, r3, #15
 8001386:	e6f1      	b.n	800116c <__aeabi_fsub+0xf0>
 8001388:	2a00      	cmp	r2, #0
 800138a:	d100      	bne.n	800138e <__aeabi_fsub+0x312>
 800138c:	e756      	b.n	800123c <__aeabi_fsub+0x1c0>
 800138e:	1b47      	subs	r7, r0, r5
 8001390:	003a      	movs	r2, r7
 8001392:	2d00      	cmp	r5, #0
 8001394:	d100      	bne.n	8001398 <__aeabi_fsub+0x31c>
 8001396:	e730      	b.n	80011fa <__aeabi_fsub+0x17e>
 8001398:	2280      	movs	r2, #128	@ 0x80
 800139a:	04d2      	lsls	r2, r2, #19
 800139c:	000c      	movs	r4, r1
 800139e:	4313      	orrs	r3, r2
 80013a0:	e77f      	b.n	80012a2 <__aeabi_fsub+0x226>
 80013a2:	2a00      	cmp	r2, #0
 80013a4:	d100      	bne.n	80013a8 <__aeabi_fsub+0x32c>
 80013a6:	e701      	b.n	80011ac <__aeabi_fsub+0x130>
 80013a8:	1b41      	subs	r1, r0, r5
 80013aa:	2d00      	cmp	r5, #0
 80013ac:	d101      	bne.n	80013b2 <__aeabi_fsub+0x336>
 80013ae:	000a      	movs	r2, r1
 80013b0:	e788      	b.n	80012c4 <__aeabi_fsub+0x248>
 80013b2:	2280      	movs	r2, #128	@ 0x80
 80013b4:	04d2      	lsls	r2, r2, #19
 80013b6:	4313      	orrs	r3, r2
 80013b8:	e78b      	b.n	80012d2 <__aeabi_fsub+0x256>
 80013ba:	46c0      	nop			@ (mov r8, r8)
 80013bc:	fbffffff 	.word	0xfbffffff
 80013c0:	7dffffff 	.word	0x7dffffff

080013c4 <__aeabi_fcmpun>:
 80013c4:	0243      	lsls	r3, r0, #9
 80013c6:	024a      	lsls	r2, r1, #9
 80013c8:	0040      	lsls	r0, r0, #1
 80013ca:	0049      	lsls	r1, r1, #1
 80013cc:	0a5b      	lsrs	r3, r3, #9
 80013ce:	0a52      	lsrs	r2, r2, #9
 80013d0:	0e09      	lsrs	r1, r1, #24
 80013d2:	0e00      	lsrs	r0, r0, #24
 80013d4:	28ff      	cmp	r0, #255	@ 0xff
 80013d6:	d006      	beq.n	80013e6 <__aeabi_fcmpun+0x22>
 80013d8:	2000      	movs	r0, #0
 80013da:	29ff      	cmp	r1, #255	@ 0xff
 80013dc:	d102      	bne.n	80013e4 <__aeabi_fcmpun+0x20>
 80013de:	1e53      	subs	r3, r2, #1
 80013e0:	419a      	sbcs	r2, r3
 80013e2:	0010      	movs	r0, r2
 80013e4:	4770      	bx	lr
 80013e6:	38fe      	subs	r0, #254	@ 0xfe
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1fb      	bne.n	80013e4 <__aeabi_fcmpun+0x20>
 80013ec:	e7f4      	b.n	80013d8 <__aeabi_fcmpun+0x14>
 80013ee:	46c0      	nop			@ (mov r8, r8)

080013f0 <__aeabi_f2iz>:
 80013f0:	0241      	lsls	r1, r0, #9
 80013f2:	0042      	lsls	r2, r0, #1
 80013f4:	0fc3      	lsrs	r3, r0, #31
 80013f6:	0a49      	lsrs	r1, r1, #9
 80013f8:	2000      	movs	r0, #0
 80013fa:	0e12      	lsrs	r2, r2, #24
 80013fc:	2a7e      	cmp	r2, #126	@ 0x7e
 80013fe:	dd03      	ble.n	8001408 <__aeabi_f2iz+0x18>
 8001400:	2a9d      	cmp	r2, #157	@ 0x9d
 8001402:	dd02      	ble.n	800140a <__aeabi_f2iz+0x1a>
 8001404:	4a09      	ldr	r2, [pc, #36]	@ (800142c <__aeabi_f2iz+0x3c>)
 8001406:	1898      	adds	r0, r3, r2
 8001408:	4770      	bx	lr
 800140a:	2080      	movs	r0, #128	@ 0x80
 800140c:	0400      	lsls	r0, r0, #16
 800140e:	4301      	orrs	r1, r0
 8001410:	2a95      	cmp	r2, #149	@ 0x95
 8001412:	dc07      	bgt.n	8001424 <__aeabi_f2iz+0x34>
 8001414:	2096      	movs	r0, #150	@ 0x96
 8001416:	1a82      	subs	r2, r0, r2
 8001418:	40d1      	lsrs	r1, r2
 800141a:	4248      	negs	r0, r1
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1f3      	bne.n	8001408 <__aeabi_f2iz+0x18>
 8001420:	0008      	movs	r0, r1
 8001422:	e7f1      	b.n	8001408 <__aeabi_f2iz+0x18>
 8001424:	3a96      	subs	r2, #150	@ 0x96
 8001426:	4091      	lsls	r1, r2
 8001428:	e7f7      	b.n	800141a <__aeabi_f2iz+0x2a>
 800142a:	46c0      	nop			@ (mov r8, r8)
 800142c:	7fffffff 	.word	0x7fffffff

08001430 <__aeabi_i2f>:
 8001430:	b570      	push	{r4, r5, r6, lr}
 8001432:	2800      	cmp	r0, #0
 8001434:	d013      	beq.n	800145e <__aeabi_i2f+0x2e>
 8001436:	17c3      	asrs	r3, r0, #31
 8001438:	18c5      	adds	r5, r0, r3
 800143a:	405d      	eors	r5, r3
 800143c:	0fc4      	lsrs	r4, r0, #31
 800143e:	0028      	movs	r0, r5
 8001440:	f002 f80c 	bl	800345c <__clzsi2>
 8001444:	239e      	movs	r3, #158	@ 0x9e
 8001446:	0001      	movs	r1, r0
 8001448:	1a1b      	subs	r3, r3, r0
 800144a:	2b96      	cmp	r3, #150	@ 0x96
 800144c:	dc0f      	bgt.n	800146e <__aeabi_i2f+0x3e>
 800144e:	2808      	cmp	r0, #8
 8001450:	d034      	beq.n	80014bc <__aeabi_i2f+0x8c>
 8001452:	3908      	subs	r1, #8
 8001454:	408d      	lsls	r5, r1
 8001456:	026d      	lsls	r5, r5, #9
 8001458:	0a6d      	lsrs	r5, r5, #9
 800145a:	b2d8      	uxtb	r0, r3
 800145c:	e002      	b.n	8001464 <__aeabi_i2f+0x34>
 800145e:	2400      	movs	r4, #0
 8001460:	2000      	movs	r0, #0
 8001462:	2500      	movs	r5, #0
 8001464:	05c0      	lsls	r0, r0, #23
 8001466:	4328      	orrs	r0, r5
 8001468:	07e4      	lsls	r4, r4, #31
 800146a:	4320      	orrs	r0, r4
 800146c:	bd70      	pop	{r4, r5, r6, pc}
 800146e:	2b99      	cmp	r3, #153	@ 0x99
 8001470:	dc16      	bgt.n	80014a0 <__aeabi_i2f+0x70>
 8001472:	1f42      	subs	r2, r0, #5
 8001474:	2805      	cmp	r0, #5
 8001476:	d000      	beq.n	800147a <__aeabi_i2f+0x4a>
 8001478:	4095      	lsls	r5, r2
 800147a:	002a      	movs	r2, r5
 800147c:	4811      	ldr	r0, [pc, #68]	@ (80014c4 <__aeabi_i2f+0x94>)
 800147e:	4002      	ands	r2, r0
 8001480:	076e      	lsls	r6, r5, #29
 8001482:	d009      	beq.n	8001498 <__aeabi_i2f+0x68>
 8001484:	260f      	movs	r6, #15
 8001486:	4035      	ands	r5, r6
 8001488:	2d04      	cmp	r5, #4
 800148a:	d005      	beq.n	8001498 <__aeabi_i2f+0x68>
 800148c:	3204      	adds	r2, #4
 800148e:	0155      	lsls	r5, r2, #5
 8001490:	d502      	bpl.n	8001498 <__aeabi_i2f+0x68>
 8001492:	239f      	movs	r3, #159	@ 0x9f
 8001494:	4002      	ands	r2, r0
 8001496:	1a5b      	subs	r3, r3, r1
 8001498:	0192      	lsls	r2, r2, #6
 800149a:	0a55      	lsrs	r5, r2, #9
 800149c:	b2d8      	uxtb	r0, r3
 800149e:	e7e1      	b.n	8001464 <__aeabi_i2f+0x34>
 80014a0:	2205      	movs	r2, #5
 80014a2:	1a12      	subs	r2, r2, r0
 80014a4:	0028      	movs	r0, r5
 80014a6:	40d0      	lsrs	r0, r2
 80014a8:	0002      	movs	r2, r0
 80014aa:	0008      	movs	r0, r1
 80014ac:	301b      	adds	r0, #27
 80014ae:	4085      	lsls	r5, r0
 80014b0:	0028      	movs	r0, r5
 80014b2:	1e45      	subs	r5, r0, #1
 80014b4:	41a8      	sbcs	r0, r5
 80014b6:	4302      	orrs	r2, r0
 80014b8:	0015      	movs	r5, r2
 80014ba:	e7de      	b.n	800147a <__aeabi_i2f+0x4a>
 80014bc:	026d      	lsls	r5, r5, #9
 80014be:	2096      	movs	r0, #150	@ 0x96
 80014c0:	0a6d      	lsrs	r5, r5, #9
 80014c2:	e7cf      	b.n	8001464 <__aeabi_i2f+0x34>
 80014c4:	fbffffff 	.word	0xfbffffff

080014c8 <__aeabi_ui2f>:
 80014c8:	b570      	push	{r4, r5, r6, lr}
 80014ca:	1e04      	subs	r4, r0, #0
 80014cc:	d00e      	beq.n	80014ec <__aeabi_ui2f+0x24>
 80014ce:	f001 ffc5 	bl	800345c <__clzsi2>
 80014d2:	239e      	movs	r3, #158	@ 0x9e
 80014d4:	0001      	movs	r1, r0
 80014d6:	1a1b      	subs	r3, r3, r0
 80014d8:	2b96      	cmp	r3, #150	@ 0x96
 80014da:	dc0c      	bgt.n	80014f6 <__aeabi_ui2f+0x2e>
 80014dc:	2808      	cmp	r0, #8
 80014de:	d02f      	beq.n	8001540 <__aeabi_ui2f+0x78>
 80014e0:	3908      	subs	r1, #8
 80014e2:	408c      	lsls	r4, r1
 80014e4:	0264      	lsls	r4, r4, #9
 80014e6:	0a64      	lsrs	r4, r4, #9
 80014e8:	b2d8      	uxtb	r0, r3
 80014ea:	e001      	b.n	80014f0 <__aeabi_ui2f+0x28>
 80014ec:	2000      	movs	r0, #0
 80014ee:	2400      	movs	r4, #0
 80014f0:	05c0      	lsls	r0, r0, #23
 80014f2:	4320      	orrs	r0, r4
 80014f4:	bd70      	pop	{r4, r5, r6, pc}
 80014f6:	2b99      	cmp	r3, #153	@ 0x99
 80014f8:	dc16      	bgt.n	8001528 <__aeabi_ui2f+0x60>
 80014fa:	1f42      	subs	r2, r0, #5
 80014fc:	2805      	cmp	r0, #5
 80014fe:	d000      	beq.n	8001502 <__aeabi_ui2f+0x3a>
 8001500:	4094      	lsls	r4, r2
 8001502:	0022      	movs	r2, r4
 8001504:	4810      	ldr	r0, [pc, #64]	@ (8001548 <__aeabi_ui2f+0x80>)
 8001506:	4002      	ands	r2, r0
 8001508:	0765      	lsls	r5, r4, #29
 800150a:	d009      	beq.n	8001520 <__aeabi_ui2f+0x58>
 800150c:	250f      	movs	r5, #15
 800150e:	402c      	ands	r4, r5
 8001510:	2c04      	cmp	r4, #4
 8001512:	d005      	beq.n	8001520 <__aeabi_ui2f+0x58>
 8001514:	3204      	adds	r2, #4
 8001516:	0154      	lsls	r4, r2, #5
 8001518:	d502      	bpl.n	8001520 <__aeabi_ui2f+0x58>
 800151a:	239f      	movs	r3, #159	@ 0x9f
 800151c:	4002      	ands	r2, r0
 800151e:	1a5b      	subs	r3, r3, r1
 8001520:	0192      	lsls	r2, r2, #6
 8001522:	0a54      	lsrs	r4, r2, #9
 8001524:	b2d8      	uxtb	r0, r3
 8001526:	e7e3      	b.n	80014f0 <__aeabi_ui2f+0x28>
 8001528:	0002      	movs	r2, r0
 800152a:	0020      	movs	r0, r4
 800152c:	321b      	adds	r2, #27
 800152e:	4090      	lsls	r0, r2
 8001530:	0002      	movs	r2, r0
 8001532:	1e50      	subs	r0, r2, #1
 8001534:	4182      	sbcs	r2, r0
 8001536:	2005      	movs	r0, #5
 8001538:	1a40      	subs	r0, r0, r1
 800153a:	40c4      	lsrs	r4, r0
 800153c:	4314      	orrs	r4, r2
 800153e:	e7e0      	b.n	8001502 <__aeabi_ui2f+0x3a>
 8001540:	0264      	lsls	r4, r4, #9
 8001542:	2096      	movs	r0, #150	@ 0x96
 8001544:	0a64      	lsrs	r4, r4, #9
 8001546:	e7d3      	b.n	80014f0 <__aeabi_ui2f+0x28>
 8001548:	fbffffff 	.word	0xfbffffff

0800154c <__aeabi_dadd>:
 800154c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800154e:	4657      	mov	r7, sl
 8001550:	464e      	mov	r6, r9
 8001552:	4645      	mov	r5, r8
 8001554:	46de      	mov	lr, fp
 8001556:	b5e0      	push	{r5, r6, r7, lr}
 8001558:	b083      	sub	sp, #12
 800155a:	9000      	str	r0, [sp, #0]
 800155c:	9101      	str	r1, [sp, #4]
 800155e:	030c      	lsls	r4, r1, #12
 8001560:	004f      	lsls	r7, r1, #1
 8001562:	0fce      	lsrs	r6, r1, #31
 8001564:	0a61      	lsrs	r1, r4, #9
 8001566:	9c00      	ldr	r4, [sp, #0]
 8001568:	031d      	lsls	r5, r3, #12
 800156a:	0f64      	lsrs	r4, r4, #29
 800156c:	430c      	orrs	r4, r1
 800156e:	9900      	ldr	r1, [sp, #0]
 8001570:	9200      	str	r2, [sp, #0]
 8001572:	9301      	str	r3, [sp, #4]
 8001574:	00c8      	lsls	r0, r1, #3
 8001576:	0059      	lsls	r1, r3, #1
 8001578:	0d4b      	lsrs	r3, r1, #21
 800157a:	4699      	mov	r9, r3
 800157c:	9a00      	ldr	r2, [sp, #0]
 800157e:	9b01      	ldr	r3, [sp, #4]
 8001580:	0a6d      	lsrs	r5, r5, #9
 8001582:	0fd9      	lsrs	r1, r3, #31
 8001584:	0f53      	lsrs	r3, r2, #29
 8001586:	432b      	orrs	r3, r5
 8001588:	469a      	mov	sl, r3
 800158a:	9b00      	ldr	r3, [sp, #0]
 800158c:	0d7f      	lsrs	r7, r7, #21
 800158e:	00da      	lsls	r2, r3, #3
 8001590:	4694      	mov	ip, r2
 8001592:	464a      	mov	r2, r9
 8001594:	46b0      	mov	r8, r6
 8001596:	1aba      	subs	r2, r7, r2
 8001598:	428e      	cmp	r6, r1
 800159a:	d100      	bne.n	800159e <__aeabi_dadd+0x52>
 800159c:	e0b0      	b.n	8001700 <__aeabi_dadd+0x1b4>
 800159e:	2a00      	cmp	r2, #0
 80015a0:	dc00      	bgt.n	80015a4 <__aeabi_dadd+0x58>
 80015a2:	e078      	b.n	8001696 <__aeabi_dadd+0x14a>
 80015a4:	4649      	mov	r1, r9
 80015a6:	2900      	cmp	r1, #0
 80015a8:	d100      	bne.n	80015ac <__aeabi_dadd+0x60>
 80015aa:	e0e9      	b.n	8001780 <__aeabi_dadd+0x234>
 80015ac:	49c9      	ldr	r1, [pc, #804]	@ (80018d4 <__aeabi_dadd+0x388>)
 80015ae:	428f      	cmp	r7, r1
 80015b0:	d100      	bne.n	80015b4 <__aeabi_dadd+0x68>
 80015b2:	e195      	b.n	80018e0 <__aeabi_dadd+0x394>
 80015b4:	2501      	movs	r5, #1
 80015b6:	2a38      	cmp	r2, #56	@ 0x38
 80015b8:	dc16      	bgt.n	80015e8 <__aeabi_dadd+0x9c>
 80015ba:	2180      	movs	r1, #128	@ 0x80
 80015bc:	4653      	mov	r3, sl
 80015be:	0409      	lsls	r1, r1, #16
 80015c0:	430b      	orrs	r3, r1
 80015c2:	469a      	mov	sl, r3
 80015c4:	2a1f      	cmp	r2, #31
 80015c6:	dd00      	ble.n	80015ca <__aeabi_dadd+0x7e>
 80015c8:	e1e7      	b.n	800199a <__aeabi_dadd+0x44e>
 80015ca:	2120      	movs	r1, #32
 80015cc:	4655      	mov	r5, sl
 80015ce:	1a8b      	subs	r3, r1, r2
 80015d0:	4661      	mov	r1, ip
 80015d2:	409d      	lsls	r5, r3
 80015d4:	40d1      	lsrs	r1, r2
 80015d6:	430d      	orrs	r5, r1
 80015d8:	4661      	mov	r1, ip
 80015da:	4099      	lsls	r1, r3
 80015dc:	1e4b      	subs	r3, r1, #1
 80015de:	4199      	sbcs	r1, r3
 80015e0:	4653      	mov	r3, sl
 80015e2:	40d3      	lsrs	r3, r2
 80015e4:	430d      	orrs	r5, r1
 80015e6:	1ae4      	subs	r4, r4, r3
 80015e8:	1b45      	subs	r5, r0, r5
 80015ea:	42a8      	cmp	r0, r5
 80015ec:	4180      	sbcs	r0, r0
 80015ee:	4240      	negs	r0, r0
 80015f0:	1a24      	subs	r4, r4, r0
 80015f2:	0223      	lsls	r3, r4, #8
 80015f4:	d400      	bmi.n	80015f8 <__aeabi_dadd+0xac>
 80015f6:	e10f      	b.n	8001818 <__aeabi_dadd+0x2cc>
 80015f8:	0264      	lsls	r4, r4, #9
 80015fa:	0a64      	lsrs	r4, r4, #9
 80015fc:	2c00      	cmp	r4, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0xb6>
 8001600:	e139      	b.n	8001876 <__aeabi_dadd+0x32a>
 8001602:	0020      	movs	r0, r4
 8001604:	f001 ff2a 	bl	800345c <__clzsi2>
 8001608:	0003      	movs	r3, r0
 800160a:	3b08      	subs	r3, #8
 800160c:	2120      	movs	r1, #32
 800160e:	0028      	movs	r0, r5
 8001610:	1aca      	subs	r2, r1, r3
 8001612:	40d0      	lsrs	r0, r2
 8001614:	409c      	lsls	r4, r3
 8001616:	0002      	movs	r2, r0
 8001618:	409d      	lsls	r5, r3
 800161a:	4322      	orrs	r2, r4
 800161c:	429f      	cmp	r7, r3
 800161e:	dd00      	ble.n	8001622 <__aeabi_dadd+0xd6>
 8001620:	e173      	b.n	800190a <__aeabi_dadd+0x3be>
 8001622:	1bd8      	subs	r0, r3, r7
 8001624:	3001      	adds	r0, #1
 8001626:	1a09      	subs	r1, r1, r0
 8001628:	002c      	movs	r4, r5
 800162a:	408d      	lsls	r5, r1
 800162c:	40c4      	lsrs	r4, r0
 800162e:	1e6b      	subs	r3, r5, #1
 8001630:	419d      	sbcs	r5, r3
 8001632:	0013      	movs	r3, r2
 8001634:	40c2      	lsrs	r2, r0
 8001636:	408b      	lsls	r3, r1
 8001638:	4325      	orrs	r5, r4
 800163a:	2700      	movs	r7, #0
 800163c:	0014      	movs	r4, r2
 800163e:	431d      	orrs	r5, r3
 8001640:	076b      	lsls	r3, r5, #29
 8001642:	d009      	beq.n	8001658 <__aeabi_dadd+0x10c>
 8001644:	230f      	movs	r3, #15
 8001646:	402b      	ands	r3, r5
 8001648:	2b04      	cmp	r3, #4
 800164a:	d005      	beq.n	8001658 <__aeabi_dadd+0x10c>
 800164c:	1d2b      	adds	r3, r5, #4
 800164e:	42ab      	cmp	r3, r5
 8001650:	41ad      	sbcs	r5, r5
 8001652:	426d      	negs	r5, r5
 8001654:	1964      	adds	r4, r4, r5
 8001656:	001d      	movs	r5, r3
 8001658:	0223      	lsls	r3, r4, #8
 800165a:	d400      	bmi.n	800165e <__aeabi_dadd+0x112>
 800165c:	e12d      	b.n	80018ba <__aeabi_dadd+0x36e>
 800165e:	4a9d      	ldr	r2, [pc, #628]	@ (80018d4 <__aeabi_dadd+0x388>)
 8001660:	3701      	adds	r7, #1
 8001662:	4297      	cmp	r7, r2
 8001664:	d100      	bne.n	8001668 <__aeabi_dadd+0x11c>
 8001666:	e0d3      	b.n	8001810 <__aeabi_dadd+0x2c4>
 8001668:	4646      	mov	r6, r8
 800166a:	499b      	ldr	r1, [pc, #620]	@ (80018d8 <__aeabi_dadd+0x38c>)
 800166c:	08ed      	lsrs	r5, r5, #3
 800166e:	4021      	ands	r1, r4
 8001670:	074a      	lsls	r2, r1, #29
 8001672:	432a      	orrs	r2, r5
 8001674:	057c      	lsls	r4, r7, #21
 8001676:	024d      	lsls	r5, r1, #9
 8001678:	0b2d      	lsrs	r5, r5, #12
 800167a:	0d64      	lsrs	r4, r4, #21
 800167c:	0524      	lsls	r4, r4, #20
 800167e:	432c      	orrs	r4, r5
 8001680:	07f6      	lsls	r6, r6, #31
 8001682:	4334      	orrs	r4, r6
 8001684:	0010      	movs	r0, r2
 8001686:	0021      	movs	r1, r4
 8001688:	b003      	add	sp, #12
 800168a:	bcf0      	pop	{r4, r5, r6, r7}
 800168c:	46bb      	mov	fp, r7
 800168e:	46b2      	mov	sl, r6
 8001690:	46a9      	mov	r9, r5
 8001692:	46a0      	mov	r8, r4
 8001694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001696:	2a00      	cmp	r2, #0
 8001698:	d100      	bne.n	800169c <__aeabi_dadd+0x150>
 800169a:	e084      	b.n	80017a6 <__aeabi_dadd+0x25a>
 800169c:	464a      	mov	r2, r9
 800169e:	1bd2      	subs	r2, r2, r7
 80016a0:	2f00      	cmp	r7, #0
 80016a2:	d000      	beq.n	80016a6 <__aeabi_dadd+0x15a>
 80016a4:	e16d      	b.n	8001982 <__aeabi_dadd+0x436>
 80016a6:	0025      	movs	r5, r4
 80016a8:	4305      	orrs	r5, r0
 80016aa:	d100      	bne.n	80016ae <__aeabi_dadd+0x162>
 80016ac:	e127      	b.n	80018fe <__aeabi_dadd+0x3b2>
 80016ae:	1e56      	subs	r6, r2, #1
 80016b0:	2a01      	cmp	r2, #1
 80016b2:	d100      	bne.n	80016b6 <__aeabi_dadd+0x16a>
 80016b4:	e23b      	b.n	8001b2e <__aeabi_dadd+0x5e2>
 80016b6:	4d87      	ldr	r5, [pc, #540]	@ (80018d4 <__aeabi_dadd+0x388>)
 80016b8:	42aa      	cmp	r2, r5
 80016ba:	d100      	bne.n	80016be <__aeabi_dadd+0x172>
 80016bc:	e26a      	b.n	8001b94 <__aeabi_dadd+0x648>
 80016be:	2501      	movs	r5, #1
 80016c0:	2e38      	cmp	r6, #56	@ 0x38
 80016c2:	dc12      	bgt.n	80016ea <__aeabi_dadd+0x19e>
 80016c4:	0032      	movs	r2, r6
 80016c6:	2a1f      	cmp	r2, #31
 80016c8:	dd00      	ble.n	80016cc <__aeabi_dadd+0x180>
 80016ca:	e1f8      	b.n	8001abe <__aeabi_dadd+0x572>
 80016cc:	2620      	movs	r6, #32
 80016ce:	0025      	movs	r5, r4
 80016d0:	1ab6      	subs	r6, r6, r2
 80016d2:	0007      	movs	r7, r0
 80016d4:	4653      	mov	r3, sl
 80016d6:	40b0      	lsls	r0, r6
 80016d8:	40d4      	lsrs	r4, r2
 80016da:	40b5      	lsls	r5, r6
 80016dc:	40d7      	lsrs	r7, r2
 80016de:	1e46      	subs	r6, r0, #1
 80016e0:	41b0      	sbcs	r0, r6
 80016e2:	1b1b      	subs	r3, r3, r4
 80016e4:	469a      	mov	sl, r3
 80016e6:	433d      	orrs	r5, r7
 80016e8:	4305      	orrs	r5, r0
 80016ea:	4662      	mov	r2, ip
 80016ec:	1b55      	subs	r5, r2, r5
 80016ee:	45ac      	cmp	ip, r5
 80016f0:	4192      	sbcs	r2, r2
 80016f2:	4653      	mov	r3, sl
 80016f4:	4252      	negs	r2, r2
 80016f6:	000e      	movs	r6, r1
 80016f8:	464f      	mov	r7, r9
 80016fa:	4688      	mov	r8, r1
 80016fc:	1a9c      	subs	r4, r3, r2
 80016fe:	e778      	b.n	80015f2 <__aeabi_dadd+0xa6>
 8001700:	2a00      	cmp	r2, #0
 8001702:	dc00      	bgt.n	8001706 <__aeabi_dadd+0x1ba>
 8001704:	e08e      	b.n	8001824 <__aeabi_dadd+0x2d8>
 8001706:	4649      	mov	r1, r9
 8001708:	2900      	cmp	r1, #0
 800170a:	d175      	bne.n	80017f8 <__aeabi_dadd+0x2ac>
 800170c:	4661      	mov	r1, ip
 800170e:	4653      	mov	r3, sl
 8001710:	4319      	orrs	r1, r3
 8001712:	d100      	bne.n	8001716 <__aeabi_dadd+0x1ca>
 8001714:	e0f6      	b.n	8001904 <__aeabi_dadd+0x3b8>
 8001716:	1e51      	subs	r1, r2, #1
 8001718:	2a01      	cmp	r2, #1
 800171a:	d100      	bne.n	800171e <__aeabi_dadd+0x1d2>
 800171c:	e191      	b.n	8001a42 <__aeabi_dadd+0x4f6>
 800171e:	4d6d      	ldr	r5, [pc, #436]	@ (80018d4 <__aeabi_dadd+0x388>)
 8001720:	42aa      	cmp	r2, r5
 8001722:	d100      	bne.n	8001726 <__aeabi_dadd+0x1da>
 8001724:	e0dc      	b.n	80018e0 <__aeabi_dadd+0x394>
 8001726:	2501      	movs	r5, #1
 8001728:	2938      	cmp	r1, #56	@ 0x38
 800172a:	dc14      	bgt.n	8001756 <__aeabi_dadd+0x20a>
 800172c:	000a      	movs	r2, r1
 800172e:	2a1f      	cmp	r2, #31
 8001730:	dd00      	ble.n	8001734 <__aeabi_dadd+0x1e8>
 8001732:	e1a2      	b.n	8001a7a <__aeabi_dadd+0x52e>
 8001734:	2120      	movs	r1, #32
 8001736:	4653      	mov	r3, sl
 8001738:	1a89      	subs	r1, r1, r2
 800173a:	408b      	lsls	r3, r1
 800173c:	001d      	movs	r5, r3
 800173e:	4663      	mov	r3, ip
 8001740:	40d3      	lsrs	r3, r2
 8001742:	431d      	orrs	r5, r3
 8001744:	4663      	mov	r3, ip
 8001746:	408b      	lsls	r3, r1
 8001748:	0019      	movs	r1, r3
 800174a:	1e4b      	subs	r3, r1, #1
 800174c:	4199      	sbcs	r1, r3
 800174e:	4653      	mov	r3, sl
 8001750:	40d3      	lsrs	r3, r2
 8001752:	430d      	orrs	r5, r1
 8001754:	18e4      	adds	r4, r4, r3
 8001756:	182d      	adds	r5, r5, r0
 8001758:	4285      	cmp	r5, r0
 800175a:	4180      	sbcs	r0, r0
 800175c:	4240      	negs	r0, r0
 800175e:	1824      	adds	r4, r4, r0
 8001760:	0223      	lsls	r3, r4, #8
 8001762:	d559      	bpl.n	8001818 <__aeabi_dadd+0x2cc>
 8001764:	4b5b      	ldr	r3, [pc, #364]	@ (80018d4 <__aeabi_dadd+0x388>)
 8001766:	3701      	adds	r7, #1
 8001768:	429f      	cmp	r7, r3
 800176a:	d051      	beq.n	8001810 <__aeabi_dadd+0x2c4>
 800176c:	2101      	movs	r1, #1
 800176e:	4b5a      	ldr	r3, [pc, #360]	@ (80018d8 <__aeabi_dadd+0x38c>)
 8001770:	086a      	lsrs	r2, r5, #1
 8001772:	401c      	ands	r4, r3
 8001774:	4029      	ands	r1, r5
 8001776:	430a      	orrs	r2, r1
 8001778:	07e5      	lsls	r5, r4, #31
 800177a:	4315      	orrs	r5, r2
 800177c:	0864      	lsrs	r4, r4, #1
 800177e:	e75f      	b.n	8001640 <__aeabi_dadd+0xf4>
 8001780:	4661      	mov	r1, ip
 8001782:	4653      	mov	r3, sl
 8001784:	4319      	orrs	r1, r3
 8001786:	d100      	bne.n	800178a <__aeabi_dadd+0x23e>
 8001788:	e0bc      	b.n	8001904 <__aeabi_dadd+0x3b8>
 800178a:	1e51      	subs	r1, r2, #1
 800178c:	2a01      	cmp	r2, #1
 800178e:	d100      	bne.n	8001792 <__aeabi_dadd+0x246>
 8001790:	e164      	b.n	8001a5c <__aeabi_dadd+0x510>
 8001792:	4d50      	ldr	r5, [pc, #320]	@ (80018d4 <__aeabi_dadd+0x388>)
 8001794:	42aa      	cmp	r2, r5
 8001796:	d100      	bne.n	800179a <__aeabi_dadd+0x24e>
 8001798:	e16a      	b.n	8001a70 <__aeabi_dadd+0x524>
 800179a:	2501      	movs	r5, #1
 800179c:	2938      	cmp	r1, #56	@ 0x38
 800179e:	dd00      	ble.n	80017a2 <__aeabi_dadd+0x256>
 80017a0:	e722      	b.n	80015e8 <__aeabi_dadd+0x9c>
 80017a2:	000a      	movs	r2, r1
 80017a4:	e70e      	b.n	80015c4 <__aeabi_dadd+0x78>
 80017a6:	4a4d      	ldr	r2, [pc, #308]	@ (80018dc <__aeabi_dadd+0x390>)
 80017a8:	1c7d      	adds	r5, r7, #1
 80017aa:	4215      	tst	r5, r2
 80017ac:	d000      	beq.n	80017b0 <__aeabi_dadd+0x264>
 80017ae:	e0d0      	b.n	8001952 <__aeabi_dadd+0x406>
 80017b0:	0025      	movs	r5, r4
 80017b2:	4662      	mov	r2, ip
 80017b4:	4653      	mov	r3, sl
 80017b6:	4305      	orrs	r5, r0
 80017b8:	431a      	orrs	r2, r3
 80017ba:	2f00      	cmp	r7, #0
 80017bc:	d000      	beq.n	80017c0 <__aeabi_dadd+0x274>
 80017be:	e137      	b.n	8001a30 <__aeabi_dadd+0x4e4>
 80017c0:	2d00      	cmp	r5, #0
 80017c2:	d100      	bne.n	80017c6 <__aeabi_dadd+0x27a>
 80017c4:	e1a8      	b.n	8001b18 <__aeabi_dadd+0x5cc>
 80017c6:	2a00      	cmp	r2, #0
 80017c8:	d100      	bne.n	80017cc <__aeabi_dadd+0x280>
 80017ca:	e16a      	b.n	8001aa2 <__aeabi_dadd+0x556>
 80017cc:	4663      	mov	r3, ip
 80017ce:	1ac5      	subs	r5, r0, r3
 80017d0:	4653      	mov	r3, sl
 80017d2:	1ae2      	subs	r2, r4, r3
 80017d4:	42a8      	cmp	r0, r5
 80017d6:	419b      	sbcs	r3, r3
 80017d8:	425b      	negs	r3, r3
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	021a      	lsls	r2, r3, #8
 80017de:	d400      	bmi.n	80017e2 <__aeabi_dadd+0x296>
 80017e0:	e203      	b.n	8001bea <__aeabi_dadd+0x69e>
 80017e2:	4663      	mov	r3, ip
 80017e4:	1a1d      	subs	r5, r3, r0
 80017e6:	45ac      	cmp	ip, r5
 80017e8:	4192      	sbcs	r2, r2
 80017ea:	4653      	mov	r3, sl
 80017ec:	4252      	negs	r2, r2
 80017ee:	1b1c      	subs	r4, r3, r4
 80017f0:	000e      	movs	r6, r1
 80017f2:	4688      	mov	r8, r1
 80017f4:	1aa4      	subs	r4, r4, r2
 80017f6:	e723      	b.n	8001640 <__aeabi_dadd+0xf4>
 80017f8:	4936      	ldr	r1, [pc, #216]	@ (80018d4 <__aeabi_dadd+0x388>)
 80017fa:	428f      	cmp	r7, r1
 80017fc:	d070      	beq.n	80018e0 <__aeabi_dadd+0x394>
 80017fe:	2501      	movs	r5, #1
 8001800:	2a38      	cmp	r2, #56	@ 0x38
 8001802:	dca8      	bgt.n	8001756 <__aeabi_dadd+0x20a>
 8001804:	2180      	movs	r1, #128	@ 0x80
 8001806:	4653      	mov	r3, sl
 8001808:	0409      	lsls	r1, r1, #16
 800180a:	430b      	orrs	r3, r1
 800180c:	469a      	mov	sl, r3
 800180e:	e78e      	b.n	800172e <__aeabi_dadd+0x1e2>
 8001810:	003c      	movs	r4, r7
 8001812:	2500      	movs	r5, #0
 8001814:	2200      	movs	r2, #0
 8001816:	e731      	b.n	800167c <__aeabi_dadd+0x130>
 8001818:	2307      	movs	r3, #7
 800181a:	402b      	ands	r3, r5
 800181c:	2b00      	cmp	r3, #0
 800181e:	d000      	beq.n	8001822 <__aeabi_dadd+0x2d6>
 8001820:	e710      	b.n	8001644 <__aeabi_dadd+0xf8>
 8001822:	e093      	b.n	800194c <__aeabi_dadd+0x400>
 8001824:	2a00      	cmp	r2, #0
 8001826:	d074      	beq.n	8001912 <__aeabi_dadd+0x3c6>
 8001828:	464a      	mov	r2, r9
 800182a:	1bd2      	subs	r2, r2, r7
 800182c:	2f00      	cmp	r7, #0
 800182e:	d100      	bne.n	8001832 <__aeabi_dadd+0x2e6>
 8001830:	e0c7      	b.n	80019c2 <__aeabi_dadd+0x476>
 8001832:	4928      	ldr	r1, [pc, #160]	@ (80018d4 <__aeabi_dadd+0x388>)
 8001834:	4589      	cmp	r9, r1
 8001836:	d100      	bne.n	800183a <__aeabi_dadd+0x2ee>
 8001838:	e185      	b.n	8001b46 <__aeabi_dadd+0x5fa>
 800183a:	2501      	movs	r5, #1
 800183c:	2a38      	cmp	r2, #56	@ 0x38
 800183e:	dc12      	bgt.n	8001866 <__aeabi_dadd+0x31a>
 8001840:	2180      	movs	r1, #128	@ 0x80
 8001842:	0409      	lsls	r1, r1, #16
 8001844:	430c      	orrs	r4, r1
 8001846:	2a1f      	cmp	r2, #31
 8001848:	dd00      	ble.n	800184c <__aeabi_dadd+0x300>
 800184a:	e1ab      	b.n	8001ba4 <__aeabi_dadd+0x658>
 800184c:	2120      	movs	r1, #32
 800184e:	0025      	movs	r5, r4
 8001850:	1a89      	subs	r1, r1, r2
 8001852:	0007      	movs	r7, r0
 8001854:	4088      	lsls	r0, r1
 8001856:	408d      	lsls	r5, r1
 8001858:	40d7      	lsrs	r7, r2
 800185a:	1e41      	subs	r1, r0, #1
 800185c:	4188      	sbcs	r0, r1
 800185e:	40d4      	lsrs	r4, r2
 8001860:	433d      	orrs	r5, r7
 8001862:	4305      	orrs	r5, r0
 8001864:	44a2      	add	sl, r4
 8001866:	4465      	add	r5, ip
 8001868:	4565      	cmp	r5, ip
 800186a:	4192      	sbcs	r2, r2
 800186c:	4252      	negs	r2, r2
 800186e:	4452      	add	r2, sl
 8001870:	0014      	movs	r4, r2
 8001872:	464f      	mov	r7, r9
 8001874:	e774      	b.n	8001760 <__aeabi_dadd+0x214>
 8001876:	0028      	movs	r0, r5
 8001878:	f001 fdf0 	bl	800345c <__clzsi2>
 800187c:	0003      	movs	r3, r0
 800187e:	3318      	adds	r3, #24
 8001880:	2b1f      	cmp	r3, #31
 8001882:	dc00      	bgt.n	8001886 <__aeabi_dadd+0x33a>
 8001884:	e6c2      	b.n	800160c <__aeabi_dadd+0xc0>
 8001886:	002a      	movs	r2, r5
 8001888:	3808      	subs	r0, #8
 800188a:	4082      	lsls	r2, r0
 800188c:	429f      	cmp	r7, r3
 800188e:	dd00      	ble.n	8001892 <__aeabi_dadd+0x346>
 8001890:	e0a9      	b.n	80019e6 <__aeabi_dadd+0x49a>
 8001892:	1bdb      	subs	r3, r3, r7
 8001894:	1c58      	adds	r0, r3, #1
 8001896:	281f      	cmp	r0, #31
 8001898:	dc00      	bgt.n	800189c <__aeabi_dadd+0x350>
 800189a:	e1ac      	b.n	8001bf6 <__aeabi_dadd+0x6aa>
 800189c:	0015      	movs	r5, r2
 800189e:	3b1f      	subs	r3, #31
 80018a0:	40dd      	lsrs	r5, r3
 80018a2:	2820      	cmp	r0, #32
 80018a4:	d005      	beq.n	80018b2 <__aeabi_dadd+0x366>
 80018a6:	2340      	movs	r3, #64	@ 0x40
 80018a8:	1a1b      	subs	r3, r3, r0
 80018aa:	409a      	lsls	r2, r3
 80018ac:	1e53      	subs	r3, r2, #1
 80018ae:	419a      	sbcs	r2, r3
 80018b0:	4315      	orrs	r5, r2
 80018b2:	2307      	movs	r3, #7
 80018b4:	2700      	movs	r7, #0
 80018b6:	402b      	ands	r3, r5
 80018b8:	e7b0      	b.n	800181c <__aeabi_dadd+0x2d0>
 80018ba:	08ed      	lsrs	r5, r5, #3
 80018bc:	4b05      	ldr	r3, [pc, #20]	@ (80018d4 <__aeabi_dadd+0x388>)
 80018be:	0762      	lsls	r2, r4, #29
 80018c0:	432a      	orrs	r2, r5
 80018c2:	08e4      	lsrs	r4, r4, #3
 80018c4:	429f      	cmp	r7, r3
 80018c6:	d00f      	beq.n	80018e8 <__aeabi_dadd+0x39c>
 80018c8:	0324      	lsls	r4, r4, #12
 80018ca:	0b25      	lsrs	r5, r4, #12
 80018cc:	057c      	lsls	r4, r7, #21
 80018ce:	0d64      	lsrs	r4, r4, #21
 80018d0:	e6d4      	b.n	800167c <__aeabi_dadd+0x130>
 80018d2:	46c0      	nop			@ (mov r8, r8)
 80018d4:	000007ff 	.word	0x000007ff
 80018d8:	ff7fffff 	.word	0xff7fffff
 80018dc:	000007fe 	.word	0x000007fe
 80018e0:	08c0      	lsrs	r0, r0, #3
 80018e2:	0762      	lsls	r2, r4, #29
 80018e4:	4302      	orrs	r2, r0
 80018e6:	08e4      	lsrs	r4, r4, #3
 80018e8:	0013      	movs	r3, r2
 80018ea:	4323      	orrs	r3, r4
 80018ec:	d100      	bne.n	80018f0 <__aeabi_dadd+0x3a4>
 80018ee:	e186      	b.n	8001bfe <__aeabi_dadd+0x6b2>
 80018f0:	2580      	movs	r5, #128	@ 0x80
 80018f2:	032d      	lsls	r5, r5, #12
 80018f4:	4325      	orrs	r5, r4
 80018f6:	032d      	lsls	r5, r5, #12
 80018f8:	4cc3      	ldr	r4, [pc, #780]	@ (8001c08 <__aeabi_dadd+0x6bc>)
 80018fa:	0b2d      	lsrs	r5, r5, #12
 80018fc:	e6be      	b.n	800167c <__aeabi_dadd+0x130>
 80018fe:	4660      	mov	r0, ip
 8001900:	4654      	mov	r4, sl
 8001902:	000e      	movs	r6, r1
 8001904:	0017      	movs	r7, r2
 8001906:	08c5      	lsrs	r5, r0, #3
 8001908:	e7d8      	b.n	80018bc <__aeabi_dadd+0x370>
 800190a:	4cc0      	ldr	r4, [pc, #768]	@ (8001c0c <__aeabi_dadd+0x6c0>)
 800190c:	1aff      	subs	r7, r7, r3
 800190e:	4014      	ands	r4, r2
 8001910:	e696      	b.n	8001640 <__aeabi_dadd+0xf4>
 8001912:	4abf      	ldr	r2, [pc, #764]	@ (8001c10 <__aeabi_dadd+0x6c4>)
 8001914:	1c79      	adds	r1, r7, #1
 8001916:	4211      	tst	r1, r2
 8001918:	d16b      	bne.n	80019f2 <__aeabi_dadd+0x4a6>
 800191a:	0022      	movs	r2, r4
 800191c:	4302      	orrs	r2, r0
 800191e:	2f00      	cmp	r7, #0
 8001920:	d000      	beq.n	8001924 <__aeabi_dadd+0x3d8>
 8001922:	e0db      	b.n	8001adc <__aeabi_dadd+0x590>
 8001924:	2a00      	cmp	r2, #0
 8001926:	d100      	bne.n	800192a <__aeabi_dadd+0x3de>
 8001928:	e12d      	b.n	8001b86 <__aeabi_dadd+0x63a>
 800192a:	4662      	mov	r2, ip
 800192c:	4653      	mov	r3, sl
 800192e:	431a      	orrs	r2, r3
 8001930:	d100      	bne.n	8001934 <__aeabi_dadd+0x3e8>
 8001932:	e0b6      	b.n	8001aa2 <__aeabi_dadd+0x556>
 8001934:	4663      	mov	r3, ip
 8001936:	18c5      	adds	r5, r0, r3
 8001938:	4285      	cmp	r5, r0
 800193a:	4180      	sbcs	r0, r0
 800193c:	4454      	add	r4, sl
 800193e:	4240      	negs	r0, r0
 8001940:	1824      	adds	r4, r4, r0
 8001942:	0223      	lsls	r3, r4, #8
 8001944:	d502      	bpl.n	800194c <__aeabi_dadd+0x400>
 8001946:	000f      	movs	r7, r1
 8001948:	4bb0      	ldr	r3, [pc, #704]	@ (8001c0c <__aeabi_dadd+0x6c0>)
 800194a:	401c      	ands	r4, r3
 800194c:	003a      	movs	r2, r7
 800194e:	0028      	movs	r0, r5
 8001950:	e7d8      	b.n	8001904 <__aeabi_dadd+0x3b8>
 8001952:	4662      	mov	r2, ip
 8001954:	1a85      	subs	r5, r0, r2
 8001956:	42a8      	cmp	r0, r5
 8001958:	4192      	sbcs	r2, r2
 800195a:	4653      	mov	r3, sl
 800195c:	4252      	negs	r2, r2
 800195e:	4691      	mov	r9, r2
 8001960:	1ae3      	subs	r3, r4, r3
 8001962:	001a      	movs	r2, r3
 8001964:	464b      	mov	r3, r9
 8001966:	1ad2      	subs	r2, r2, r3
 8001968:	0013      	movs	r3, r2
 800196a:	4691      	mov	r9, r2
 800196c:	021a      	lsls	r2, r3, #8
 800196e:	d454      	bmi.n	8001a1a <__aeabi_dadd+0x4ce>
 8001970:	464a      	mov	r2, r9
 8001972:	464c      	mov	r4, r9
 8001974:	432a      	orrs	r2, r5
 8001976:	d000      	beq.n	800197a <__aeabi_dadd+0x42e>
 8001978:	e640      	b.n	80015fc <__aeabi_dadd+0xb0>
 800197a:	2600      	movs	r6, #0
 800197c:	2400      	movs	r4, #0
 800197e:	2500      	movs	r5, #0
 8001980:	e67c      	b.n	800167c <__aeabi_dadd+0x130>
 8001982:	4da1      	ldr	r5, [pc, #644]	@ (8001c08 <__aeabi_dadd+0x6bc>)
 8001984:	45a9      	cmp	r9, r5
 8001986:	d100      	bne.n	800198a <__aeabi_dadd+0x43e>
 8001988:	e090      	b.n	8001aac <__aeabi_dadd+0x560>
 800198a:	2501      	movs	r5, #1
 800198c:	2a38      	cmp	r2, #56	@ 0x38
 800198e:	dd00      	ble.n	8001992 <__aeabi_dadd+0x446>
 8001990:	e6ab      	b.n	80016ea <__aeabi_dadd+0x19e>
 8001992:	2580      	movs	r5, #128	@ 0x80
 8001994:	042d      	lsls	r5, r5, #16
 8001996:	432c      	orrs	r4, r5
 8001998:	e695      	b.n	80016c6 <__aeabi_dadd+0x17a>
 800199a:	0011      	movs	r1, r2
 800199c:	4655      	mov	r5, sl
 800199e:	3920      	subs	r1, #32
 80019a0:	40cd      	lsrs	r5, r1
 80019a2:	46a9      	mov	r9, r5
 80019a4:	2a20      	cmp	r2, #32
 80019a6:	d006      	beq.n	80019b6 <__aeabi_dadd+0x46a>
 80019a8:	2140      	movs	r1, #64	@ 0x40
 80019aa:	4653      	mov	r3, sl
 80019ac:	1a8a      	subs	r2, r1, r2
 80019ae:	4093      	lsls	r3, r2
 80019b0:	4662      	mov	r2, ip
 80019b2:	431a      	orrs	r2, r3
 80019b4:	4694      	mov	ip, r2
 80019b6:	4665      	mov	r5, ip
 80019b8:	1e6b      	subs	r3, r5, #1
 80019ba:	419d      	sbcs	r5, r3
 80019bc:	464b      	mov	r3, r9
 80019be:	431d      	orrs	r5, r3
 80019c0:	e612      	b.n	80015e8 <__aeabi_dadd+0x9c>
 80019c2:	0021      	movs	r1, r4
 80019c4:	4301      	orrs	r1, r0
 80019c6:	d100      	bne.n	80019ca <__aeabi_dadd+0x47e>
 80019c8:	e0c4      	b.n	8001b54 <__aeabi_dadd+0x608>
 80019ca:	1e51      	subs	r1, r2, #1
 80019cc:	2a01      	cmp	r2, #1
 80019ce:	d100      	bne.n	80019d2 <__aeabi_dadd+0x486>
 80019d0:	e0fb      	b.n	8001bca <__aeabi_dadd+0x67e>
 80019d2:	4d8d      	ldr	r5, [pc, #564]	@ (8001c08 <__aeabi_dadd+0x6bc>)
 80019d4:	42aa      	cmp	r2, r5
 80019d6:	d100      	bne.n	80019da <__aeabi_dadd+0x48e>
 80019d8:	e0b5      	b.n	8001b46 <__aeabi_dadd+0x5fa>
 80019da:	2501      	movs	r5, #1
 80019dc:	2938      	cmp	r1, #56	@ 0x38
 80019de:	dd00      	ble.n	80019e2 <__aeabi_dadd+0x496>
 80019e0:	e741      	b.n	8001866 <__aeabi_dadd+0x31a>
 80019e2:	000a      	movs	r2, r1
 80019e4:	e72f      	b.n	8001846 <__aeabi_dadd+0x2fa>
 80019e6:	4c89      	ldr	r4, [pc, #548]	@ (8001c0c <__aeabi_dadd+0x6c0>)
 80019e8:	1aff      	subs	r7, r7, r3
 80019ea:	4014      	ands	r4, r2
 80019ec:	0762      	lsls	r2, r4, #29
 80019ee:	08e4      	lsrs	r4, r4, #3
 80019f0:	e76a      	b.n	80018c8 <__aeabi_dadd+0x37c>
 80019f2:	4a85      	ldr	r2, [pc, #532]	@ (8001c08 <__aeabi_dadd+0x6bc>)
 80019f4:	4291      	cmp	r1, r2
 80019f6:	d100      	bne.n	80019fa <__aeabi_dadd+0x4ae>
 80019f8:	e0e3      	b.n	8001bc2 <__aeabi_dadd+0x676>
 80019fa:	4663      	mov	r3, ip
 80019fc:	18c2      	adds	r2, r0, r3
 80019fe:	4282      	cmp	r2, r0
 8001a00:	4180      	sbcs	r0, r0
 8001a02:	0023      	movs	r3, r4
 8001a04:	4240      	negs	r0, r0
 8001a06:	4453      	add	r3, sl
 8001a08:	181b      	adds	r3, r3, r0
 8001a0a:	07dd      	lsls	r5, r3, #31
 8001a0c:	085c      	lsrs	r4, r3, #1
 8001a0e:	2307      	movs	r3, #7
 8001a10:	0852      	lsrs	r2, r2, #1
 8001a12:	4315      	orrs	r5, r2
 8001a14:	000f      	movs	r7, r1
 8001a16:	402b      	ands	r3, r5
 8001a18:	e700      	b.n	800181c <__aeabi_dadd+0x2d0>
 8001a1a:	4663      	mov	r3, ip
 8001a1c:	1a1d      	subs	r5, r3, r0
 8001a1e:	45ac      	cmp	ip, r5
 8001a20:	4192      	sbcs	r2, r2
 8001a22:	4653      	mov	r3, sl
 8001a24:	4252      	negs	r2, r2
 8001a26:	1b1c      	subs	r4, r3, r4
 8001a28:	000e      	movs	r6, r1
 8001a2a:	4688      	mov	r8, r1
 8001a2c:	1aa4      	subs	r4, r4, r2
 8001a2e:	e5e5      	b.n	80015fc <__aeabi_dadd+0xb0>
 8001a30:	2d00      	cmp	r5, #0
 8001a32:	d000      	beq.n	8001a36 <__aeabi_dadd+0x4ea>
 8001a34:	e091      	b.n	8001b5a <__aeabi_dadd+0x60e>
 8001a36:	2a00      	cmp	r2, #0
 8001a38:	d138      	bne.n	8001aac <__aeabi_dadd+0x560>
 8001a3a:	2480      	movs	r4, #128	@ 0x80
 8001a3c:	2600      	movs	r6, #0
 8001a3e:	0324      	lsls	r4, r4, #12
 8001a40:	e756      	b.n	80018f0 <__aeabi_dadd+0x3a4>
 8001a42:	4663      	mov	r3, ip
 8001a44:	18c5      	adds	r5, r0, r3
 8001a46:	4285      	cmp	r5, r0
 8001a48:	4180      	sbcs	r0, r0
 8001a4a:	4454      	add	r4, sl
 8001a4c:	4240      	negs	r0, r0
 8001a4e:	1824      	adds	r4, r4, r0
 8001a50:	2701      	movs	r7, #1
 8001a52:	0223      	lsls	r3, r4, #8
 8001a54:	d400      	bmi.n	8001a58 <__aeabi_dadd+0x50c>
 8001a56:	e6df      	b.n	8001818 <__aeabi_dadd+0x2cc>
 8001a58:	2702      	movs	r7, #2
 8001a5a:	e687      	b.n	800176c <__aeabi_dadd+0x220>
 8001a5c:	4663      	mov	r3, ip
 8001a5e:	1ac5      	subs	r5, r0, r3
 8001a60:	42a8      	cmp	r0, r5
 8001a62:	4180      	sbcs	r0, r0
 8001a64:	4653      	mov	r3, sl
 8001a66:	4240      	negs	r0, r0
 8001a68:	1ae4      	subs	r4, r4, r3
 8001a6a:	2701      	movs	r7, #1
 8001a6c:	1a24      	subs	r4, r4, r0
 8001a6e:	e5c0      	b.n	80015f2 <__aeabi_dadd+0xa6>
 8001a70:	0762      	lsls	r2, r4, #29
 8001a72:	08c0      	lsrs	r0, r0, #3
 8001a74:	4302      	orrs	r2, r0
 8001a76:	08e4      	lsrs	r4, r4, #3
 8001a78:	e736      	b.n	80018e8 <__aeabi_dadd+0x39c>
 8001a7a:	0011      	movs	r1, r2
 8001a7c:	4653      	mov	r3, sl
 8001a7e:	3920      	subs	r1, #32
 8001a80:	40cb      	lsrs	r3, r1
 8001a82:	4699      	mov	r9, r3
 8001a84:	2a20      	cmp	r2, #32
 8001a86:	d006      	beq.n	8001a96 <__aeabi_dadd+0x54a>
 8001a88:	2140      	movs	r1, #64	@ 0x40
 8001a8a:	4653      	mov	r3, sl
 8001a8c:	1a8a      	subs	r2, r1, r2
 8001a8e:	4093      	lsls	r3, r2
 8001a90:	4662      	mov	r2, ip
 8001a92:	431a      	orrs	r2, r3
 8001a94:	4694      	mov	ip, r2
 8001a96:	4665      	mov	r5, ip
 8001a98:	1e6b      	subs	r3, r5, #1
 8001a9a:	419d      	sbcs	r5, r3
 8001a9c:	464b      	mov	r3, r9
 8001a9e:	431d      	orrs	r5, r3
 8001aa0:	e659      	b.n	8001756 <__aeabi_dadd+0x20a>
 8001aa2:	0762      	lsls	r2, r4, #29
 8001aa4:	08c0      	lsrs	r0, r0, #3
 8001aa6:	4302      	orrs	r2, r0
 8001aa8:	08e4      	lsrs	r4, r4, #3
 8001aaa:	e70d      	b.n	80018c8 <__aeabi_dadd+0x37c>
 8001aac:	4653      	mov	r3, sl
 8001aae:	075a      	lsls	r2, r3, #29
 8001ab0:	4663      	mov	r3, ip
 8001ab2:	08d8      	lsrs	r0, r3, #3
 8001ab4:	4653      	mov	r3, sl
 8001ab6:	000e      	movs	r6, r1
 8001ab8:	4302      	orrs	r2, r0
 8001aba:	08dc      	lsrs	r4, r3, #3
 8001abc:	e714      	b.n	80018e8 <__aeabi_dadd+0x39c>
 8001abe:	0015      	movs	r5, r2
 8001ac0:	0026      	movs	r6, r4
 8001ac2:	3d20      	subs	r5, #32
 8001ac4:	40ee      	lsrs	r6, r5
 8001ac6:	2a20      	cmp	r2, #32
 8001ac8:	d003      	beq.n	8001ad2 <__aeabi_dadd+0x586>
 8001aca:	2540      	movs	r5, #64	@ 0x40
 8001acc:	1aaa      	subs	r2, r5, r2
 8001ace:	4094      	lsls	r4, r2
 8001ad0:	4320      	orrs	r0, r4
 8001ad2:	1e42      	subs	r2, r0, #1
 8001ad4:	4190      	sbcs	r0, r2
 8001ad6:	0005      	movs	r5, r0
 8001ad8:	4335      	orrs	r5, r6
 8001ada:	e606      	b.n	80016ea <__aeabi_dadd+0x19e>
 8001adc:	2a00      	cmp	r2, #0
 8001ade:	d07c      	beq.n	8001bda <__aeabi_dadd+0x68e>
 8001ae0:	4662      	mov	r2, ip
 8001ae2:	4653      	mov	r3, sl
 8001ae4:	08c0      	lsrs	r0, r0, #3
 8001ae6:	431a      	orrs	r2, r3
 8001ae8:	d100      	bne.n	8001aec <__aeabi_dadd+0x5a0>
 8001aea:	e6fa      	b.n	80018e2 <__aeabi_dadd+0x396>
 8001aec:	0762      	lsls	r2, r4, #29
 8001aee:	4310      	orrs	r0, r2
 8001af0:	2280      	movs	r2, #128	@ 0x80
 8001af2:	08e4      	lsrs	r4, r4, #3
 8001af4:	0312      	lsls	r2, r2, #12
 8001af6:	4214      	tst	r4, r2
 8001af8:	d008      	beq.n	8001b0c <__aeabi_dadd+0x5c0>
 8001afa:	08d9      	lsrs	r1, r3, #3
 8001afc:	4211      	tst	r1, r2
 8001afe:	d105      	bne.n	8001b0c <__aeabi_dadd+0x5c0>
 8001b00:	4663      	mov	r3, ip
 8001b02:	08d8      	lsrs	r0, r3, #3
 8001b04:	4653      	mov	r3, sl
 8001b06:	000c      	movs	r4, r1
 8001b08:	075b      	lsls	r3, r3, #29
 8001b0a:	4318      	orrs	r0, r3
 8001b0c:	0f42      	lsrs	r2, r0, #29
 8001b0e:	00c0      	lsls	r0, r0, #3
 8001b10:	08c0      	lsrs	r0, r0, #3
 8001b12:	0752      	lsls	r2, r2, #29
 8001b14:	4302      	orrs	r2, r0
 8001b16:	e6e7      	b.n	80018e8 <__aeabi_dadd+0x39c>
 8001b18:	2a00      	cmp	r2, #0
 8001b1a:	d100      	bne.n	8001b1e <__aeabi_dadd+0x5d2>
 8001b1c:	e72d      	b.n	800197a <__aeabi_dadd+0x42e>
 8001b1e:	4663      	mov	r3, ip
 8001b20:	08d8      	lsrs	r0, r3, #3
 8001b22:	4653      	mov	r3, sl
 8001b24:	075a      	lsls	r2, r3, #29
 8001b26:	000e      	movs	r6, r1
 8001b28:	4302      	orrs	r2, r0
 8001b2a:	08dc      	lsrs	r4, r3, #3
 8001b2c:	e6cc      	b.n	80018c8 <__aeabi_dadd+0x37c>
 8001b2e:	4663      	mov	r3, ip
 8001b30:	1a1d      	subs	r5, r3, r0
 8001b32:	45ac      	cmp	ip, r5
 8001b34:	4192      	sbcs	r2, r2
 8001b36:	4653      	mov	r3, sl
 8001b38:	4252      	negs	r2, r2
 8001b3a:	1b1c      	subs	r4, r3, r4
 8001b3c:	000e      	movs	r6, r1
 8001b3e:	4688      	mov	r8, r1
 8001b40:	1aa4      	subs	r4, r4, r2
 8001b42:	3701      	adds	r7, #1
 8001b44:	e555      	b.n	80015f2 <__aeabi_dadd+0xa6>
 8001b46:	4663      	mov	r3, ip
 8001b48:	08d9      	lsrs	r1, r3, #3
 8001b4a:	4653      	mov	r3, sl
 8001b4c:	075a      	lsls	r2, r3, #29
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	08dc      	lsrs	r4, r3, #3
 8001b52:	e6c9      	b.n	80018e8 <__aeabi_dadd+0x39c>
 8001b54:	4660      	mov	r0, ip
 8001b56:	4654      	mov	r4, sl
 8001b58:	e6d4      	b.n	8001904 <__aeabi_dadd+0x3b8>
 8001b5a:	08c0      	lsrs	r0, r0, #3
 8001b5c:	2a00      	cmp	r2, #0
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_dadd+0x616>
 8001b60:	e6bf      	b.n	80018e2 <__aeabi_dadd+0x396>
 8001b62:	0762      	lsls	r2, r4, #29
 8001b64:	4310      	orrs	r0, r2
 8001b66:	2280      	movs	r2, #128	@ 0x80
 8001b68:	08e4      	lsrs	r4, r4, #3
 8001b6a:	0312      	lsls	r2, r2, #12
 8001b6c:	4214      	tst	r4, r2
 8001b6e:	d0cd      	beq.n	8001b0c <__aeabi_dadd+0x5c0>
 8001b70:	08dd      	lsrs	r5, r3, #3
 8001b72:	4215      	tst	r5, r2
 8001b74:	d1ca      	bne.n	8001b0c <__aeabi_dadd+0x5c0>
 8001b76:	4663      	mov	r3, ip
 8001b78:	08d8      	lsrs	r0, r3, #3
 8001b7a:	4653      	mov	r3, sl
 8001b7c:	075b      	lsls	r3, r3, #29
 8001b7e:	000e      	movs	r6, r1
 8001b80:	002c      	movs	r4, r5
 8001b82:	4318      	orrs	r0, r3
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dadd+0x5c0>
 8001b86:	4663      	mov	r3, ip
 8001b88:	08d9      	lsrs	r1, r3, #3
 8001b8a:	4653      	mov	r3, sl
 8001b8c:	075a      	lsls	r2, r3, #29
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	08dc      	lsrs	r4, r3, #3
 8001b92:	e699      	b.n	80018c8 <__aeabi_dadd+0x37c>
 8001b94:	4663      	mov	r3, ip
 8001b96:	08d8      	lsrs	r0, r3, #3
 8001b98:	4653      	mov	r3, sl
 8001b9a:	075a      	lsls	r2, r3, #29
 8001b9c:	000e      	movs	r6, r1
 8001b9e:	4302      	orrs	r2, r0
 8001ba0:	08dc      	lsrs	r4, r3, #3
 8001ba2:	e6a1      	b.n	80018e8 <__aeabi_dadd+0x39c>
 8001ba4:	0011      	movs	r1, r2
 8001ba6:	0027      	movs	r7, r4
 8001ba8:	3920      	subs	r1, #32
 8001baa:	40cf      	lsrs	r7, r1
 8001bac:	2a20      	cmp	r2, #32
 8001bae:	d003      	beq.n	8001bb8 <__aeabi_dadd+0x66c>
 8001bb0:	2140      	movs	r1, #64	@ 0x40
 8001bb2:	1a8a      	subs	r2, r1, r2
 8001bb4:	4094      	lsls	r4, r2
 8001bb6:	4320      	orrs	r0, r4
 8001bb8:	1e42      	subs	r2, r0, #1
 8001bba:	4190      	sbcs	r0, r2
 8001bbc:	0005      	movs	r5, r0
 8001bbe:	433d      	orrs	r5, r7
 8001bc0:	e651      	b.n	8001866 <__aeabi_dadd+0x31a>
 8001bc2:	000c      	movs	r4, r1
 8001bc4:	2500      	movs	r5, #0
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	e558      	b.n	800167c <__aeabi_dadd+0x130>
 8001bca:	4460      	add	r0, ip
 8001bcc:	4560      	cmp	r0, ip
 8001bce:	4192      	sbcs	r2, r2
 8001bd0:	4454      	add	r4, sl
 8001bd2:	4252      	negs	r2, r2
 8001bd4:	0005      	movs	r5, r0
 8001bd6:	18a4      	adds	r4, r4, r2
 8001bd8:	e73a      	b.n	8001a50 <__aeabi_dadd+0x504>
 8001bda:	4653      	mov	r3, sl
 8001bdc:	075a      	lsls	r2, r3, #29
 8001bde:	4663      	mov	r3, ip
 8001be0:	08d9      	lsrs	r1, r3, #3
 8001be2:	4653      	mov	r3, sl
 8001be4:	430a      	orrs	r2, r1
 8001be6:	08dc      	lsrs	r4, r3, #3
 8001be8:	e67e      	b.n	80018e8 <__aeabi_dadd+0x39c>
 8001bea:	001a      	movs	r2, r3
 8001bec:	001c      	movs	r4, r3
 8001bee:	432a      	orrs	r2, r5
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dadd+0x6a8>
 8001bf2:	e6ab      	b.n	800194c <__aeabi_dadd+0x400>
 8001bf4:	e6c1      	b.n	800197a <__aeabi_dadd+0x42e>
 8001bf6:	2120      	movs	r1, #32
 8001bf8:	2500      	movs	r5, #0
 8001bfa:	1a09      	subs	r1, r1, r0
 8001bfc:	e519      	b.n	8001632 <__aeabi_dadd+0xe6>
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2500      	movs	r5, #0
 8001c02:	4c01      	ldr	r4, [pc, #4]	@ (8001c08 <__aeabi_dadd+0x6bc>)
 8001c04:	e53a      	b.n	800167c <__aeabi_dadd+0x130>
 8001c06:	46c0      	nop			@ (mov r8, r8)
 8001c08:	000007ff 	.word	0x000007ff
 8001c0c:	ff7fffff 	.word	0xff7fffff
 8001c10:	000007fe 	.word	0x000007fe

08001c14 <__aeabi_ddiv>:
 8001c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c16:	46de      	mov	lr, fp
 8001c18:	4645      	mov	r5, r8
 8001c1a:	4657      	mov	r7, sl
 8001c1c:	464e      	mov	r6, r9
 8001c1e:	b5e0      	push	{r5, r6, r7, lr}
 8001c20:	b087      	sub	sp, #28
 8001c22:	9200      	str	r2, [sp, #0]
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	030b      	lsls	r3, r1, #12
 8001c28:	0b1b      	lsrs	r3, r3, #12
 8001c2a:	469b      	mov	fp, r3
 8001c2c:	0fca      	lsrs	r2, r1, #31
 8001c2e:	004b      	lsls	r3, r1, #1
 8001c30:	0004      	movs	r4, r0
 8001c32:	4680      	mov	r8, r0
 8001c34:	0d5b      	lsrs	r3, r3, #21
 8001c36:	9202      	str	r2, [sp, #8]
 8001c38:	d100      	bne.n	8001c3c <__aeabi_ddiv+0x28>
 8001c3a:	e16a      	b.n	8001f12 <__aeabi_ddiv+0x2fe>
 8001c3c:	4ad4      	ldr	r2, [pc, #848]	@ (8001f90 <__aeabi_ddiv+0x37c>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d100      	bne.n	8001c44 <__aeabi_ddiv+0x30>
 8001c42:	e18c      	b.n	8001f5e <__aeabi_ddiv+0x34a>
 8001c44:	4659      	mov	r1, fp
 8001c46:	0f42      	lsrs	r2, r0, #29
 8001c48:	00c9      	lsls	r1, r1, #3
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	2180      	movs	r1, #128	@ 0x80
 8001c4e:	0409      	lsls	r1, r1, #16
 8001c50:	4311      	orrs	r1, r2
 8001c52:	00c2      	lsls	r2, r0, #3
 8001c54:	4690      	mov	r8, r2
 8001c56:	4acf      	ldr	r2, [pc, #828]	@ (8001f94 <__aeabi_ddiv+0x380>)
 8001c58:	4689      	mov	r9, r1
 8001c5a:	4692      	mov	sl, r2
 8001c5c:	449a      	add	sl, r3
 8001c5e:	2300      	movs	r3, #0
 8001c60:	2400      	movs	r4, #0
 8001c62:	9303      	str	r3, [sp, #12]
 8001c64:	9e00      	ldr	r6, [sp, #0]
 8001c66:	9f01      	ldr	r7, [sp, #4]
 8001c68:	033b      	lsls	r3, r7, #12
 8001c6a:	0b1b      	lsrs	r3, r3, #12
 8001c6c:	469b      	mov	fp, r3
 8001c6e:	007b      	lsls	r3, r7, #1
 8001c70:	0030      	movs	r0, r6
 8001c72:	0d5b      	lsrs	r3, r3, #21
 8001c74:	0ffd      	lsrs	r5, r7, #31
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d100      	bne.n	8001c7c <__aeabi_ddiv+0x68>
 8001c7a:	e128      	b.n	8001ece <__aeabi_ddiv+0x2ba>
 8001c7c:	4ac4      	ldr	r2, [pc, #784]	@ (8001f90 <__aeabi_ddiv+0x37c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d100      	bne.n	8001c84 <__aeabi_ddiv+0x70>
 8001c82:	e177      	b.n	8001f74 <__aeabi_ddiv+0x360>
 8001c84:	4659      	mov	r1, fp
 8001c86:	0f72      	lsrs	r2, r6, #29
 8001c88:	00c9      	lsls	r1, r1, #3
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	2180      	movs	r1, #128	@ 0x80
 8001c8e:	0409      	lsls	r1, r1, #16
 8001c90:	4311      	orrs	r1, r2
 8001c92:	468b      	mov	fp, r1
 8001c94:	49bf      	ldr	r1, [pc, #764]	@ (8001f94 <__aeabi_ddiv+0x380>)
 8001c96:	00f2      	lsls	r2, r6, #3
 8001c98:	468c      	mov	ip, r1
 8001c9a:	4651      	mov	r1, sl
 8001c9c:	4463      	add	r3, ip
 8001c9e:	1acb      	subs	r3, r1, r3
 8001ca0:	469a      	mov	sl, r3
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	9e02      	ldr	r6, [sp, #8]
 8001ca6:	406e      	eors	r6, r5
 8001ca8:	2c0f      	cmp	r4, #15
 8001caa:	d827      	bhi.n	8001cfc <__aeabi_ddiv+0xe8>
 8001cac:	49ba      	ldr	r1, [pc, #744]	@ (8001f98 <__aeabi_ddiv+0x384>)
 8001cae:	00a4      	lsls	r4, r4, #2
 8001cb0:	5909      	ldr	r1, [r1, r4]
 8001cb2:	468f      	mov	pc, r1
 8001cb4:	46cb      	mov	fp, r9
 8001cb6:	4642      	mov	r2, r8
 8001cb8:	9e02      	ldr	r6, [sp, #8]
 8001cba:	9b03      	ldr	r3, [sp, #12]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d016      	beq.n	8001cee <__aeabi_ddiv+0xda>
 8001cc0:	2b03      	cmp	r3, #3
 8001cc2:	d100      	bne.n	8001cc6 <__aeabi_ddiv+0xb2>
 8001cc4:	e2a6      	b.n	8002214 <__aeabi_ddiv+0x600>
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d000      	beq.n	8001ccc <__aeabi_ddiv+0xb8>
 8001cca:	e0df      	b.n	8001e8c <__aeabi_ddiv+0x278>
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2300      	movs	r3, #0
 8001cd0:	2400      	movs	r4, #0
 8001cd2:	4690      	mov	r8, r2
 8001cd4:	051b      	lsls	r3, r3, #20
 8001cd6:	4323      	orrs	r3, r4
 8001cd8:	07f6      	lsls	r6, r6, #31
 8001cda:	4333      	orrs	r3, r6
 8001cdc:	4640      	mov	r0, r8
 8001cde:	0019      	movs	r1, r3
 8001ce0:	b007      	add	sp, #28
 8001ce2:	bcf0      	pop	{r4, r5, r6, r7}
 8001ce4:	46bb      	mov	fp, r7
 8001ce6:	46b2      	mov	sl, r6
 8001ce8:	46a9      	mov	r9, r5
 8001cea:	46a0      	mov	r8, r4
 8001cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	4690      	mov	r8, r2
 8001cf4:	4ba6      	ldr	r3, [pc, #664]	@ (8001f90 <__aeabi_ddiv+0x37c>)
 8001cf6:	e7ed      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8001cf8:	002e      	movs	r6, r5
 8001cfa:	e7df      	b.n	8001cbc <__aeabi_ddiv+0xa8>
 8001cfc:	45cb      	cmp	fp, r9
 8001cfe:	d200      	bcs.n	8001d02 <__aeabi_ddiv+0xee>
 8001d00:	e1d4      	b.n	80020ac <__aeabi_ddiv+0x498>
 8001d02:	d100      	bne.n	8001d06 <__aeabi_ddiv+0xf2>
 8001d04:	e1cf      	b.n	80020a6 <__aeabi_ddiv+0x492>
 8001d06:	2301      	movs	r3, #1
 8001d08:	425b      	negs	r3, r3
 8001d0a:	469c      	mov	ip, r3
 8001d0c:	4644      	mov	r4, r8
 8001d0e:	4648      	mov	r0, r9
 8001d10:	2700      	movs	r7, #0
 8001d12:	44e2      	add	sl, ip
 8001d14:	465b      	mov	r3, fp
 8001d16:	0e15      	lsrs	r5, r2, #24
 8001d18:	021b      	lsls	r3, r3, #8
 8001d1a:	431d      	orrs	r5, r3
 8001d1c:	0c19      	lsrs	r1, r3, #16
 8001d1e:	042b      	lsls	r3, r5, #16
 8001d20:	0212      	lsls	r2, r2, #8
 8001d22:	9500      	str	r5, [sp, #0]
 8001d24:	0c1d      	lsrs	r5, r3, #16
 8001d26:	4691      	mov	r9, r2
 8001d28:	9102      	str	r1, [sp, #8]
 8001d2a:	9503      	str	r5, [sp, #12]
 8001d2c:	f7fe fa8c 	bl	8000248 <__aeabi_uidivmod>
 8001d30:	0002      	movs	r2, r0
 8001d32:	436a      	muls	r2, r5
 8001d34:	040b      	lsls	r3, r1, #16
 8001d36:	0c21      	lsrs	r1, r4, #16
 8001d38:	4680      	mov	r8, r0
 8001d3a:	4319      	orrs	r1, r3
 8001d3c:	428a      	cmp	r2, r1
 8001d3e:	d909      	bls.n	8001d54 <__aeabi_ddiv+0x140>
 8001d40:	9d00      	ldr	r5, [sp, #0]
 8001d42:	2301      	movs	r3, #1
 8001d44:	46ac      	mov	ip, r5
 8001d46:	425b      	negs	r3, r3
 8001d48:	4461      	add	r1, ip
 8001d4a:	469c      	mov	ip, r3
 8001d4c:	44e0      	add	r8, ip
 8001d4e:	428d      	cmp	r5, r1
 8001d50:	d800      	bhi.n	8001d54 <__aeabi_ddiv+0x140>
 8001d52:	e1fb      	b.n	800214c <__aeabi_ddiv+0x538>
 8001d54:	1a88      	subs	r0, r1, r2
 8001d56:	9902      	ldr	r1, [sp, #8]
 8001d58:	f7fe fa76 	bl	8000248 <__aeabi_uidivmod>
 8001d5c:	9a03      	ldr	r2, [sp, #12]
 8001d5e:	0424      	lsls	r4, r4, #16
 8001d60:	4342      	muls	r2, r0
 8001d62:	0409      	lsls	r1, r1, #16
 8001d64:	0c24      	lsrs	r4, r4, #16
 8001d66:	0003      	movs	r3, r0
 8001d68:	430c      	orrs	r4, r1
 8001d6a:	42a2      	cmp	r2, r4
 8001d6c:	d906      	bls.n	8001d7c <__aeabi_ddiv+0x168>
 8001d6e:	9900      	ldr	r1, [sp, #0]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	468c      	mov	ip, r1
 8001d74:	4464      	add	r4, ip
 8001d76:	42a1      	cmp	r1, r4
 8001d78:	d800      	bhi.n	8001d7c <__aeabi_ddiv+0x168>
 8001d7a:	e1e1      	b.n	8002140 <__aeabi_ddiv+0x52c>
 8001d7c:	1aa0      	subs	r0, r4, r2
 8001d7e:	4642      	mov	r2, r8
 8001d80:	0412      	lsls	r2, r2, #16
 8001d82:	431a      	orrs	r2, r3
 8001d84:	4693      	mov	fp, r2
 8001d86:	464b      	mov	r3, r9
 8001d88:	4659      	mov	r1, fp
 8001d8a:	0c1b      	lsrs	r3, r3, #16
 8001d8c:	001d      	movs	r5, r3
 8001d8e:	9304      	str	r3, [sp, #16]
 8001d90:	040b      	lsls	r3, r1, #16
 8001d92:	4649      	mov	r1, r9
 8001d94:	0409      	lsls	r1, r1, #16
 8001d96:	0c09      	lsrs	r1, r1, #16
 8001d98:	000c      	movs	r4, r1
 8001d9a:	0c1b      	lsrs	r3, r3, #16
 8001d9c:	435c      	muls	r4, r3
 8001d9e:	0c12      	lsrs	r2, r2, #16
 8001da0:	436b      	muls	r3, r5
 8001da2:	4688      	mov	r8, r1
 8001da4:	4351      	muls	r1, r2
 8001da6:	436a      	muls	r2, r5
 8001da8:	0c25      	lsrs	r5, r4, #16
 8001daa:	46ac      	mov	ip, r5
 8001dac:	185b      	adds	r3, r3, r1
 8001dae:	4463      	add	r3, ip
 8001db0:	4299      	cmp	r1, r3
 8001db2:	d903      	bls.n	8001dbc <__aeabi_ddiv+0x1a8>
 8001db4:	2180      	movs	r1, #128	@ 0x80
 8001db6:	0249      	lsls	r1, r1, #9
 8001db8:	468c      	mov	ip, r1
 8001dba:	4462      	add	r2, ip
 8001dbc:	0c19      	lsrs	r1, r3, #16
 8001dbe:	0424      	lsls	r4, r4, #16
 8001dc0:	041b      	lsls	r3, r3, #16
 8001dc2:	0c24      	lsrs	r4, r4, #16
 8001dc4:	188a      	adds	r2, r1, r2
 8001dc6:	191c      	adds	r4, r3, r4
 8001dc8:	4290      	cmp	r0, r2
 8001dca:	d302      	bcc.n	8001dd2 <__aeabi_ddiv+0x1be>
 8001dcc:	d116      	bne.n	8001dfc <__aeabi_ddiv+0x1e8>
 8001dce:	42a7      	cmp	r7, r4
 8001dd0:	d214      	bcs.n	8001dfc <__aeabi_ddiv+0x1e8>
 8001dd2:	465b      	mov	r3, fp
 8001dd4:	9d00      	ldr	r5, [sp, #0]
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	444f      	add	r7, r9
 8001dda:	9305      	str	r3, [sp, #20]
 8001ddc:	454f      	cmp	r7, r9
 8001dde:	419b      	sbcs	r3, r3
 8001de0:	46ac      	mov	ip, r5
 8001de2:	425b      	negs	r3, r3
 8001de4:	4463      	add	r3, ip
 8001de6:	18c0      	adds	r0, r0, r3
 8001de8:	4285      	cmp	r5, r0
 8001dea:	d300      	bcc.n	8001dee <__aeabi_ddiv+0x1da>
 8001dec:	e1a1      	b.n	8002132 <__aeabi_ddiv+0x51e>
 8001dee:	4282      	cmp	r2, r0
 8001df0:	d900      	bls.n	8001df4 <__aeabi_ddiv+0x1e0>
 8001df2:	e1f6      	b.n	80021e2 <__aeabi_ddiv+0x5ce>
 8001df4:	d100      	bne.n	8001df8 <__aeabi_ddiv+0x1e4>
 8001df6:	e1f1      	b.n	80021dc <__aeabi_ddiv+0x5c8>
 8001df8:	9b05      	ldr	r3, [sp, #20]
 8001dfa:	469b      	mov	fp, r3
 8001dfc:	1b3c      	subs	r4, r7, r4
 8001dfe:	42a7      	cmp	r7, r4
 8001e00:	41bf      	sbcs	r7, r7
 8001e02:	9d00      	ldr	r5, [sp, #0]
 8001e04:	1a80      	subs	r0, r0, r2
 8001e06:	427f      	negs	r7, r7
 8001e08:	1bc0      	subs	r0, r0, r7
 8001e0a:	4285      	cmp	r5, r0
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_ddiv+0x1fc>
 8001e0e:	e1d0      	b.n	80021b2 <__aeabi_ddiv+0x59e>
 8001e10:	9902      	ldr	r1, [sp, #8]
 8001e12:	f7fe fa19 	bl	8000248 <__aeabi_uidivmod>
 8001e16:	9a03      	ldr	r2, [sp, #12]
 8001e18:	040b      	lsls	r3, r1, #16
 8001e1a:	4342      	muls	r2, r0
 8001e1c:	0c21      	lsrs	r1, r4, #16
 8001e1e:	0007      	movs	r7, r0
 8001e20:	4319      	orrs	r1, r3
 8001e22:	428a      	cmp	r2, r1
 8001e24:	d900      	bls.n	8001e28 <__aeabi_ddiv+0x214>
 8001e26:	e178      	b.n	800211a <__aeabi_ddiv+0x506>
 8001e28:	1a88      	subs	r0, r1, r2
 8001e2a:	9902      	ldr	r1, [sp, #8]
 8001e2c:	f7fe fa0c 	bl	8000248 <__aeabi_uidivmod>
 8001e30:	9a03      	ldr	r2, [sp, #12]
 8001e32:	0424      	lsls	r4, r4, #16
 8001e34:	4342      	muls	r2, r0
 8001e36:	0409      	lsls	r1, r1, #16
 8001e38:	0c24      	lsrs	r4, r4, #16
 8001e3a:	0003      	movs	r3, r0
 8001e3c:	430c      	orrs	r4, r1
 8001e3e:	42a2      	cmp	r2, r4
 8001e40:	d900      	bls.n	8001e44 <__aeabi_ddiv+0x230>
 8001e42:	e15d      	b.n	8002100 <__aeabi_ddiv+0x4ec>
 8001e44:	4641      	mov	r1, r8
 8001e46:	1aa4      	subs	r4, r4, r2
 8001e48:	043a      	lsls	r2, r7, #16
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	9d04      	ldr	r5, [sp, #16]
 8001e4e:	0413      	lsls	r3, r2, #16
 8001e50:	0c1b      	lsrs	r3, r3, #16
 8001e52:	4359      	muls	r1, r3
 8001e54:	4647      	mov	r7, r8
 8001e56:	436b      	muls	r3, r5
 8001e58:	469c      	mov	ip, r3
 8001e5a:	0c10      	lsrs	r0, r2, #16
 8001e5c:	4347      	muls	r7, r0
 8001e5e:	0c0b      	lsrs	r3, r1, #16
 8001e60:	44bc      	add	ip, r7
 8001e62:	4463      	add	r3, ip
 8001e64:	4368      	muls	r0, r5
 8001e66:	429f      	cmp	r7, r3
 8001e68:	d903      	bls.n	8001e72 <__aeabi_ddiv+0x25e>
 8001e6a:	2580      	movs	r5, #128	@ 0x80
 8001e6c:	026d      	lsls	r5, r5, #9
 8001e6e:	46ac      	mov	ip, r5
 8001e70:	4460      	add	r0, ip
 8001e72:	0c1f      	lsrs	r7, r3, #16
 8001e74:	0409      	lsls	r1, r1, #16
 8001e76:	041b      	lsls	r3, r3, #16
 8001e78:	0c09      	lsrs	r1, r1, #16
 8001e7a:	183f      	adds	r7, r7, r0
 8001e7c:	185b      	adds	r3, r3, r1
 8001e7e:	42bc      	cmp	r4, r7
 8001e80:	d200      	bcs.n	8001e84 <__aeabi_ddiv+0x270>
 8001e82:	e102      	b.n	800208a <__aeabi_ddiv+0x476>
 8001e84:	d100      	bne.n	8001e88 <__aeabi_ddiv+0x274>
 8001e86:	e0fd      	b.n	8002084 <__aeabi_ddiv+0x470>
 8001e88:	2301      	movs	r3, #1
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	4b43      	ldr	r3, [pc, #268]	@ (8001f9c <__aeabi_ddiv+0x388>)
 8001e8e:	4453      	add	r3, sl
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	dc00      	bgt.n	8001e96 <__aeabi_ddiv+0x282>
 8001e94:	e0ae      	b.n	8001ff4 <__aeabi_ddiv+0x3e0>
 8001e96:	0751      	lsls	r1, r2, #29
 8001e98:	d000      	beq.n	8001e9c <__aeabi_ddiv+0x288>
 8001e9a:	e198      	b.n	80021ce <__aeabi_ddiv+0x5ba>
 8001e9c:	4659      	mov	r1, fp
 8001e9e:	01c9      	lsls	r1, r1, #7
 8001ea0:	d506      	bpl.n	8001eb0 <__aeabi_ddiv+0x29c>
 8001ea2:	4659      	mov	r1, fp
 8001ea4:	4b3e      	ldr	r3, [pc, #248]	@ (8001fa0 <__aeabi_ddiv+0x38c>)
 8001ea6:	4019      	ands	r1, r3
 8001ea8:	2380      	movs	r3, #128	@ 0x80
 8001eaa:	468b      	mov	fp, r1
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	4453      	add	r3, sl
 8001eb0:	493c      	ldr	r1, [pc, #240]	@ (8001fa4 <__aeabi_ddiv+0x390>)
 8001eb2:	428b      	cmp	r3, r1
 8001eb4:	dd00      	ble.n	8001eb8 <__aeabi_ddiv+0x2a4>
 8001eb6:	e71a      	b.n	8001cee <__aeabi_ddiv+0xda>
 8001eb8:	4659      	mov	r1, fp
 8001eba:	08d2      	lsrs	r2, r2, #3
 8001ebc:	0749      	lsls	r1, r1, #29
 8001ebe:	4311      	orrs	r1, r2
 8001ec0:	465a      	mov	r2, fp
 8001ec2:	055b      	lsls	r3, r3, #21
 8001ec4:	0254      	lsls	r4, r2, #9
 8001ec6:	4688      	mov	r8, r1
 8001ec8:	0b24      	lsrs	r4, r4, #12
 8001eca:	0d5b      	lsrs	r3, r3, #21
 8001ecc:	e702      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8001ece:	465a      	mov	r2, fp
 8001ed0:	9b00      	ldr	r3, [sp, #0]
 8001ed2:	431a      	orrs	r2, r3
 8001ed4:	d100      	bne.n	8001ed8 <__aeabi_ddiv+0x2c4>
 8001ed6:	e07e      	b.n	8001fd6 <__aeabi_ddiv+0x3c2>
 8001ed8:	465b      	mov	r3, fp
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d100      	bne.n	8001ee0 <__aeabi_ddiv+0x2cc>
 8001ede:	e100      	b.n	80020e2 <__aeabi_ddiv+0x4ce>
 8001ee0:	4658      	mov	r0, fp
 8001ee2:	f001 fabb 	bl	800345c <__clzsi2>
 8001ee6:	0002      	movs	r2, r0
 8001ee8:	0003      	movs	r3, r0
 8001eea:	3a0b      	subs	r2, #11
 8001eec:	271d      	movs	r7, #29
 8001eee:	9e00      	ldr	r6, [sp, #0]
 8001ef0:	1aba      	subs	r2, r7, r2
 8001ef2:	0019      	movs	r1, r3
 8001ef4:	4658      	mov	r0, fp
 8001ef6:	40d6      	lsrs	r6, r2
 8001ef8:	3908      	subs	r1, #8
 8001efa:	4088      	lsls	r0, r1
 8001efc:	0032      	movs	r2, r6
 8001efe:	4302      	orrs	r2, r0
 8001f00:	4693      	mov	fp, r2
 8001f02:	9a00      	ldr	r2, [sp, #0]
 8001f04:	408a      	lsls	r2, r1
 8001f06:	4928      	ldr	r1, [pc, #160]	@ (8001fa8 <__aeabi_ddiv+0x394>)
 8001f08:	4453      	add	r3, sl
 8001f0a:	468a      	mov	sl, r1
 8001f0c:	449a      	add	sl, r3
 8001f0e:	2300      	movs	r3, #0
 8001f10:	e6c8      	b.n	8001ca4 <__aeabi_ddiv+0x90>
 8001f12:	465b      	mov	r3, fp
 8001f14:	4303      	orrs	r3, r0
 8001f16:	4699      	mov	r9, r3
 8001f18:	d056      	beq.n	8001fc8 <__aeabi_ddiv+0x3b4>
 8001f1a:	465b      	mov	r3, fp
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d100      	bne.n	8001f22 <__aeabi_ddiv+0x30e>
 8001f20:	e0cd      	b.n	80020be <__aeabi_ddiv+0x4aa>
 8001f22:	4658      	mov	r0, fp
 8001f24:	f001 fa9a 	bl	800345c <__clzsi2>
 8001f28:	230b      	movs	r3, #11
 8001f2a:	425b      	negs	r3, r3
 8001f2c:	469c      	mov	ip, r3
 8001f2e:	0002      	movs	r2, r0
 8001f30:	4484      	add	ip, r0
 8001f32:	4666      	mov	r6, ip
 8001f34:	231d      	movs	r3, #29
 8001f36:	1b9b      	subs	r3, r3, r6
 8001f38:	0026      	movs	r6, r4
 8001f3a:	0011      	movs	r1, r2
 8001f3c:	4658      	mov	r0, fp
 8001f3e:	40de      	lsrs	r6, r3
 8001f40:	3908      	subs	r1, #8
 8001f42:	4088      	lsls	r0, r1
 8001f44:	0033      	movs	r3, r6
 8001f46:	4303      	orrs	r3, r0
 8001f48:	4699      	mov	r9, r3
 8001f4a:	0023      	movs	r3, r4
 8001f4c:	408b      	lsls	r3, r1
 8001f4e:	4698      	mov	r8, r3
 8001f50:	4b16      	ldr	r3, [pc, #88]	@ (8001fac <__aeabi_ddiv+0x398>)
 8001f52:	2400      	movs	r4, #0
 8001f54:	1a9b      	subs	r3, r3, r2
 8001f56:	469a      	mov	sl, r3
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9303      	str	r3, [sp, #12]
 8001f5c:	e682      	b.n	8001c64 <__aeabi_ddiv+0x50>
 8001f5e:	465a      	mov	r2, fp
 8001f60:	4302      	orrs	r2, r0
 8001f62:	4691      	mov	r9, r2
 8001f64:	d12a      	bne.n	8001fbc <__aeabi_ddiv+0x3a8>
 8001f66:	2200      	movs	r2, #0
 8001f68:	469a      	mov	sl, r3
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	4690      	mov	r8, r2
 8001f6e:	2408      	movs	r4, #8
 8001f70:	9303      	str	r3, [sp, #12]
 8001f72:	e677      	b.n	8001c64 <__aeabi_ddiv+0x50>
 8001f74:	465a      	mov	r2, fp
 8001f76:	9b00      	ldr	r3, [sp, #0]
 8001f78:	431a      	orrs	r2, r3
 8001f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb0 <__aeabi_ddiv+0x39c>)
 8001f7c:	469c      	mov	ip, r3
 8001f7e:	44e2      	add	sl, ip
 8001f80:	2a00      	cmp	r2, #0
 8001f82:	d117      	bne.n	8001fb4 <__aeabi_ddiv+0x3a0>
 8001f84:	2302      	movs	r3, #2
 8001f86:	431c      	orrs	r4, r3
 8001f88:	2300      	movs	r3, #0
 8001f8a:	469b      	mov	fp, r3
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	e689      	b.n	8001ca4 <__aeabi_ddiv+0x90>
 8001f90:	000007ff 	.word	0x000007ff
 8001f94:	fffffc01 	.word	0xfffffc01
 8001f98:	080095c8 	.word	0x080095c8
 8001f9c:	000003ff 	.word	0x000003ff
 8001fa0:	feffffff 	.word	0xfeffffff
 8001fa4:	000007fe 	.word	0x000007fe
 8001fa8:	000003f3 	.word	0x000003f3
 8001fac:	fffffc0d 	.word	0xfffffc0d
 8001fb0:	fffff801 	.word	0xfffff801
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	0032      	movs	r2, r6
 8001fb8:	431c      	orrs	r4, r3
 8001fba:	e673      	b.n	8001ca4 <__aeabi_ddiv+0x90>
 8001fbc:	469a      	mov	sl, r3
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	46d9      	mov	r9, fp
 8001fc2:	240c      	movs	r4, #12
 8001fc4:	9303      	str	r3, [sp, #12]
 8001fc6:	e64d      	b.n	8001c64 <__aeabi_ddiv+0x50>
 8001fc8:	2300      	movs	r3, #0
 8001fca:	4698      	mov	r8, r3
 8001fcc:	469a      	mov	sl, r3
 8001fce:	3301      	adds	r3, #1
 8001fd0:	2404      	movs	r4, #4
 8001fd2:	9303      	str	r3, [sp, #12]
 8001fd4:	e646      	b.n	8001c64 <__aeabi_ddiv+0x50>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	431c      	orrs	r4, r3
 8001fda:	2300      	movs	r3, #0
 8001fdc:	469b      	mov	fp, r3
 8001fde:	3301      	adds	r3, #1
 8001fe0:	e660      	b.n	8001ca4 <__aeabi_ddiv+0x90>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	2480      	movs	r4, #128	@ 0x80
 8001fe6:	4698      	mov	r8, r3
 8001fe8:	2600      	movs	r6, #0
 8001fea:	4b92      	ldr	r3, [pc, #584]	@ (8002234 <__aeabi_ddiv+0x620>)
 8001fec:	0324      	lsls	r4, r4, #12
 8001fee:	e671      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4252      	negs	r2, r2
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	1ac9      	subs	r1, r1, r3
 8001ff8:	2938      	cmp	r1, #56	@ 0x38
 8001ffa:	dd00      	ble.n	8001ffe <__aeabi_ddiv+0x3ea>
 8001ffc:	e666      	b.n	8001ccc <__aeabi_ddiv+0xb8>
 8001ffe:	291f      	cmp	r1, #31
 8002000:	dc00      	bgt.n	8002004 <__aeabi_ddiv+0x3f0>
 8002002:	e0ab      	b.n	800215c <__aeabi_ddiv+0x548>
 8002004:	201f      	movs	r0, #31
 8002006:	4240      	negs	r0, r0
 8002008:	1ac3      	subs	r3, r0, r3
 800200a:	4658      	mov	r0, fp
 800200c:	40d8      	lsrs	r0, r3
 800200e:	0003      	movs	r3, r0
 8002010:	2920      	cmp	r1, #32
 8002012:	d004      	beq.n	800201e <__aeabi_ddiv+0x40a>
 8002014:	4658      	mov	r0, fp
 8002016:	4988      	ldr	r1, [pc, #544]	@ (8002238 <__aeabi_ddiv+0x624>)
 8002018:	4451      	add	r1, sl
 800201a:	4088      	lsls	r0, r1
 800201c:	4302      	orrs	r2, r0
 800201e:	1e51      	subs	r1, r2, #1
 8002020:	418a      	sbcs	r2, r1
 8002022:	431a      	orrs	r2, r3
 8002024:	2307      	movs	r3, #7
 8002026:	0019      	movs	r1, r3
 8002028:	2400      	movs	r4, #0
 800202a:	4011      	ands	r1, r2
 800202c:	4213      	tst	r3, r2
 800202e:	d00c      	beq.n	800204a <__aeabi_ddiv+0x436>
 8002030:	230f      	movs	r3, #15
 8002032:	4013      	ands	r3, r2
 8002034:	2b04      	cmp	r3, #4
 8002036:	d100      	bne.n	800203a <__aeabi_ddiv+0x426>
 8002038:	e0f9      	b.n	800222e <__aeabi_ddiv+0x61a>
 800203a:	1d11      	adds	r1, r2, #4
 800203c:	4291      	cmp	r1, r2
 800203e:	419b      	sbcs	r3, r3
 8002040:	000a      	movs	r2, r1
 8002042:	425b      	negs	r3, r3
 8002044:	0759      	lsls	r1, r3, #29
 8002046:	025b      	lsls	r3, r3, #9
 8002048:	0b1c      	lsrs	r4, r3, #12
 800204a:	08d2      	lsrs	r2, r2, #3
 800204c:	430a      	orrs	r2, r1
 800204e:	4690      	mov	r8, r2
 8002050:	2300      	movs	r3, #0
 8002052:	e63f      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8002054:	2480      	movs	r4, #128	@ 0x80
 8002056:	464b      	mov	r3, r9
 8002058:	0324      	lsls	r4, r4, #12
 800205a:	4223      	tst	r3, r4
 800205c:	d009      	beq.n	8002072 <__aeabi_ddiv+0x45e>
 800205e:	465b      	mov	r3, fp
 8002060:	4223      	tst	r3, r4
 8002062:	d106      	bne.n	8002072 <__aeabi_ddiv+0x45e>
 8002064:	431c      	orrs	r4, r3
 8002066:	0324      	lsls	r4, r4, #12
 8002068:	002e      	movs	r6, r5
 800206a:	4690      	mov	r8, r2
 800206c:	4b71      	ldr	r3, [pc, #452]	@ (8002234 <__aeabi_ddiv+0x620>)
 800206e:	0b24      	lsrs	r4, r4, #12
 8002070:	e630      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8002072:	2480      	movs	r4, #128	@ 0x80
 8002074:	464b      	mov	r3, r9
 8002076:	0324      	lsls	r4, r4, #12
 8002078:	431c      	orrs	r4, r3
 800207a:	0324      	lsls	r4, r4, #12
 800207c:	9e02      	ldr	r6, [sp, #8]
 800207e:	4b6d      	ldr	r3, [pc, #436]	@ (8002234 <__aeabi_ddiv+0x620>)
 8002080:	0b24      	lsrs	r4, r4, #12
 8002082:	e627      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8002084:	2b00      	cmp	r3, #0
 8002086:	d100      	bne.n	800208a <__aeabi_ddiv+0x476>
 8002088:	e700      	b.n	8001e8c <__aeabi_ddiv+0x278>
 800208a:	9800      	ldr	r0, [sp, #0]
 800208c:	1e51      	subs	r1, r2, #1
 800208e:	4684      	mov	ip, r0
 8002090:	4464      	add	r4, ip
 8002092:	4284      	cmp	r4, r0
 8002094:	d200      	bcs.n	8002098 <__aeabi_ddiv+0x484>
 8002096:	e084      	b.n	80021a2 <__aeabi_ddiv+0x58e>
 8002098:	42bc      	cmp	r4, r7
 800209a:	d200      	bcs.n	800209e <__aeabi_ddiv+0x48a>
 800209c:	e0ae      	b.n	80021fc <__aeabi_ddiv+0x5e8>
 800209e:	d100      	bne.n	80020a2 <__aeabi_ddiv+0x48e>
 80020a0:	e0c1      	b.n	8002226 <__aeabi_ddiv+0x612>
 80020a2:	000a      	movs	r2, r1
 80020a4:	e6f0      	b.n	8001e88 <__aeabi_ddiv+0x274>
 80020a6:	4542      	cmp	r2, r8
 80020a8:	d900      	bls.n	80020ac <__aeabi_ddiv+0x498>
 80020aa:	e62c      	b.n	8001d06 <__aeabi_ddiv+0xf2>
 80020ac:	464b      	mov	r3, r9
 80020ae:	07dc      	lsls	r4, r3, #31
 80020b0:	0858      	lsrs	r0, r3, #1
 80020b2:	4643      	mov	r3, r8
 80020b4:	085b      	lsrs	r3, r3, #1
 80020b6:	431c      	orrs	r4, r3
 80020b8:	4643      	mov	r3, r8
 80020ba:	07df      	lsls	r7, r3, #31
 80020bc:	e62a      	b.n	8001d14 <__aeabi_ddiv+0x100>
 80020be:	f001 f9cd 	bl	800345c <__clzsi2>
 80020c2:	2315      	movs	r3, #21
 80020c4:	469c      	mov	ip, r3
 80020c6:	4484      	add	ip, r0
 80020c8:	0002      	movs	r2, r0
 80020ca:	4663      	mov	r3, ip
 80020cc:	3220      	adds	r2, #32
 80020ce:	2b1c      	cmp	r3, #28
 80020d0:	dc00      	bgt.n	80020d4 <__aeabi_ddiv+0x4c0>
 80020d2:	e72e      	b.n	8001f32 <__aeabi_ddiv+0x31e>
 80020d4:	0023      	movs	r3, r4
 80020d6:	3808      	subs	r0, #8
 80020d8:	4083      	lsls	r3, r0
 80020da:	4699      	mov	r9, r3
 80020dc:	2300      	movs	r3, #0
 80020de:	4698      	mov	r8, r3
 80020e0:	e736      	b.n	8001f50 <__aeabi_ddiv+0x33c>
 80020e2:	f001 f9bb 	bl	800345c <__clzsi2>
 80020e6:	0002      	movs	r2, r0
 80020e8:	0003      	movs	r3, r0
 80020ea:	3215      	adds	r2, #21
 80020ec:	3320      	adds	r3, #32
 80020ee:	2a1c      	cmp	r2, #28
 80020f0:	dc00      	bgt.n	80020f4 <__aeabi_ddiv+0x4e0>
 80020f2:	e6fb      	b.n	8001eec <__aeabi_ddiv+0x2d8>
 80020f4:	9900      	ldr	r1, [sp, #0]
 80020f6:	3808      	subs	r0, #8
 80020f8:	4081      	lsls	r1, r0
 80020fa:	2200      	movs	r2, #0
 80020fc:	468b      	mov	fp, r1
 80020fe:	e702      	b.n	8001f06 <__aeabi_ddiv+0x2f2>
 8002100:	9900      	ldr	r1, [sp, #0]
 8002102:	3b01      	subs	r3, #1
 8002104:	468c      	mov	ip, r1
 8002106:	4464      	add	r4, ip
 8002108:	42a1      	cmp	r1, r4
 800210a:	d900      	bls.n	800210e <__aeabi_ddiv+0x4fa>
 800210c:	e69a      	b.n	8001e44 <__aeabi_ddiv+0x230>
 800210e:	42a2      	cmp	r2, r4
 8002110:	d800      	bhi.n	8002114 <__aeabi_ddiv+0x500>
 8002112:	e697      	b.n	8001e44 <__aeabi_ddiv+0x230>
 8002114:	1e83      	subs	r3, r0, #2
 8002116:	4464      	add	r4, ip
 8002118:	e694      	b.n	8001e44 <__aeabi_ddiv+0x230>
 800211a:	46ac      	mov	ip, r5
 800211c:	4461      	add	r1, ip
 800211e:	3f01      	subs	r7, #1
 8002120:	428d      	cmp	r5, r1
 8002122:	d900      	bls.n	8002126 <__aeabi_ddiv+0x512>
 8002124:	e680      	b.n	8001e28 <__aeabi_ddiv+0x214>
 8002126:	428a      	cmp	r2, r1
 8002128:	d800      	bhi.n	800212c <__aeabi_ddiv+0x518>
 800212a:	e67d      	b.n	8001e28 <__aeabi_ddiv+0x214>
 800212c:	1e87      	subs	r7, r0, #2
 800212e:	4461      	add	r1, ip
 8002130:	e67a      	b.n	8001e28 <__aeabi_ddiv+0x214>
 8002132:	4285      	cmp	r5, r0
 8002134:	d000      	beq.n	8002138 <__aeabi_ddiv+0x524>
 8002136:	e65f      	b.n	8001df8 <__aeabi_ddiv+0x1e4>
 8002138:	45b9      	cmp	r9, r7
 800213a:	d900      	bls.n	800213e <__aeabi_ddiv+0x52a>
 800213c:	e65c      	b.n	8001df8 <__aeabi_ddiv+0x1e4>
 800213e:	e656      	b.n	8001dee <__aeabi_ddiv+0x1da>
 8002140:	42a2      	cmp	r2, r4
 8002142:	d800      	bhi.n	8002146 <__aeabi_ddiv+0x532>
 8002144:	e61a      	b.n	8001d7c <__aeabi_ddiv+0x168>
 8002146:	1e83      	subs	r3, r0, #2
 8002148:	4464      	add	r4, ip
 800214a:	e617      	b.n	8001d7c <__aeabi_ddiv+0x168>
 800214c:	428a      	cmp	r2, r1
 800214e:	d800      	bhi.n	8002152 <__aeabi_ddiv+0x53e>
 8002150:	e600      	b.n	8001d54 <__aeabi_ddiv+0x140>
 8002152:	46ac      	mov	ip, r5
 8002154:	1e83      	subs	r3, r0, #2
 8002156:	4698      	mov	r8, r3
 8002158:	4461      	add	r1, ip
 800215a:	e5fb      	b.n	8001d54 <__aeabi_ddiv+0x140>
 800215c:	4837      	ldr	r0, [pc, #220]	@ (800223c <__aeabi_ddiv+0x628>)
 800215e:	0014      	movs	r4, r2
 8002160:	4450      	add	r0, sl
 8002162:	4082      	lsls	r2, r0
 8002164:	465b      	mov	r3, fp
 8002166:	0017      	movs	r7, r2
 8002168:	4083      	lsls	r3, r0
 800216a:	40cc      	lsrs	r4, r1
 800216c:	1e7a      	subs	r2, r7, #1
 800216e:	4197      	sbcs	r7, r2
 8002170:	4323      	orrs	r3, r4
 8002172:	433b      	orrs	r3, r7
 8002174:	001a      	movs	r2, r3
 8002176:	465b      	mov	r3, fp
 8002178:	40cb      	lsrs	r3, r1
 800217a:	0751      	lsls	r1, r2, #29
 800217c:	d009      	beq.n	8002192 <__aeabi_ddiv+0x57e>
 800217e:	210f      	movs	r1, #15
 8002180:	4011      	ands	r1, r2
 8002182:	2904      	cmp	r1, #4
 8002184:	d005      	beq.n	8002192 <__aeabi_ddiv+0x57e>
 8002186:	1d11      	adds	r1, r2, #4
 8002188:	4291      	cmp	r1, r2
 800218a:	4192      	sbcs	r2, r2
 800218c:	4252      	negs	r2, r2
 800218e:	189b      	adds	r3, r3, r2
 8002190:	000a      	movs	r2, r1
 8002192:	0219      	lsls	r1, r3, #8
 8002194:	d400      	bmi.n	8002198 <__aeabi_ddiv+0x584>
 8002196:	e755      	b.n	8002044 <__aeabi_ddiv+0x430>
 8002198:	2200      	movs	r2, #0
 800219a:	2301      	movs	r3, #1
 800219c:	2400      	movs	r4, #0
 800219e:	4690      	mov	r8, r2
 80021a0:	e598      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 80021a2:	000a      	movs	r2, r1
 80021a4:	42bc      	cmp	r4, r7
 80021a6:	d000      	beq.n	80021aa <__aeabi_ddiv+0x596>
 80021a8:	e66e      	b.n	8001e88 <__aeabi_ddiv+0x274>
 80021aa:	454b      	cmp	r3, r9
 80021ac:	d000      	beq.n	80021b0 <__aeabi_ddiv+0x59c>
 80021ae:	e66b      	b.n	8001e88 <__aeabi_ddiv+0x274>
 80021b0:	e66c      	b.n	8001e8c <__aeabi_ddiv+0x278>
 80021b2:	4b23      	ldr	r3, [pc, #140]	@ (8002240 <__aeabi_ddiv+0x62c>)
 80021b4:	4a23      	ldr	r2, [pc, #140]	@ (8002244 <__aeabi_ddiv+0x630>)
 80021b6:	4453      	add	r3, sl
 80021b8:	4592      	cmp	sl, r2
 80021ba:	da00      	bge.n	80021be <__aeabi_ddiv+0x5aa>
 80021bc:	e718      	b.n	8001ff0 <__aeabi_ddiv+0x3dc>
 80021be:	2101      	movs	r1, #1
 80021c0:	4249      	negs	r1, r1
 80021c2:	1d0a      	adds	r2, r1, #4
 80021c4:	428a      	cmp	r2, r1
 80021c6:	4189      	sbcs	r1, r1
 80021c8:	4249      	negs	r1, r1
 80021ca:	448b      	add	fp, r1
 80021cc:	e666      	b.n	8001e9c <__aeabi_ddiv+0x288>
 80021ce:	210f      	movs	r1, #15
 80021d0:	4011      	ands	r1, r2
 80021d2:	2904      	cmp	r1, #4
 80021d4:	d100      	bne.n	80021d8 <__aeabi_ddiv+0x5c4>
 80021d6:	e661      	b.n	8001e9c <__aeabi_ddiv+0x288>
 80021d8:	0011      	movs	r1, r2
 80021da:	e7f2      	b.n	80021c2 <__aeabi_ddiv+0x5ae>
 80021dc:	42bc      	cmp	r4, r7
 80021de:	d800      	bhi.n	80021e2 <__aeabi_ddiv+0x5ce>
 80021e0:	e60a      	b.n	8001df8 <__aeabi_ddiv+0x1e4>
 80021e2:	2302      	movs	r3, #2
 80021e4:	425b      	negs	r3, r3
 80021e6:	469c      	mov	ip, r3
 80021e8:	9900      	ldr	r1, [sp, #0]
 80021ea:	444f      	add	r7, r9
 80021ec:	454f      	cmp	r7, r9
 80021ee:	419b      	sbcs	r3, r3
 80021f0:	44e3      	add	fp, ip
 80021f2:	468c      	mov	ip, r1
 80021f4:	425b      	negs	r3, r3
 80021f6:	4463      	add	r3, ip
 80021f8:	18c0      	adds	r0, r0, r3
 80021fa:	e5ff      	b.n	8001dfc <__aeabi_ddiv+0x1e8>
 80021fc:	4649      	mov	r1, r9
 80021fe:	9d00      	ldr	r5, [sp, #0]
 8002200:	0048      	lsls	r0, r1, #1
 8002202:	4548      	cmp	r0, r9
 8002204:	4189      	sbcs	r1, r1
 8002206:	46ac      	mov	ip, r5
 8002208:	4249      	negs	r1, r1
 800220a:	4461      	add	r1, ip
 800220c:	4681      	mov	r9, r0
 800220e:	3a02      	subs	r2, #2
 8002210:	1864      	adds	r4, r4, r1
 8002212:	e7c7      	b.n	80021a4 <__aeabi_ddiv+0x590>
 8002214:	2480      	movs	r4, #128	@ 0x80
 8002216:	465b      	mov	r3, fp
 8002218:	0324      	lsls	r4, r4, #12
 800221a:	431c      	orrs	r4, r3
 800221c:	0324      	lsls	r4, r4, #12
 800221e:	4690      	mov	r8, r2
 8002220:	4b04      	ldr	r3, [pc, #16]	@ (8002234 <__aeabi_ddiv+0x620>)
 8002222:	0b24      	lsrs	r4, r4, #12
 8002224:	e556      	b.n	8001cd4 <__aeabi_ddiv+0xc0>
 8002226:	4599      	cmp	r9, r3
 8002228:	d3e8      	bcc.n	80021fc <__aeabi_ddiv+0x5e8>
 800222a:	000a      	movs	r2, r1
 800222c:	e7bd      	b.n	80021aa <__aeabi_ddiv+0x596>
 800222e:	2300      	movs	r3, #0
 8002230:	e708      	b.n	8002044 <__aeabi_ddiv+0x430>
 8002232:	46c0      	nop			@ (mov r8, r8)
 8002234:	000007ff 	.word	0x000007ff
 8002238:	0000043e 	.word	0x0000043e
 800223c:	0000041e 	.word	0x0000041e
 8002240:	000003ff 	.word	0x000003ff
 8002244:	fffffc02 	.word	0xfffffc02

08002248 <__eqdf2>:
 8002248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800224a:	4657      	mov	r7, sl
 800224c:	46de      	mov	lr, fp
 800224e:	464e      	mov	r6, r9
 8002250:	4645      	mov	r5, r8
 8002252:	b5e0      	push	{r5, r6, r7, lr}
 8002254:	000d      	movs	r5, r1
 8002256:	0004      	movs	r4, r0
 8002258:	0fe8      	lsrs	r0, r5, #31
 800225a:	4683      	mov	fp, r0
 800225c:	0309      	lsls	r1, r1, #12
 800225e:	0fd8      	lsrs	r0, r3, #31
 8002260:	0b09      	lsrs	r1, r1, #12
 8002262:	4682      	mov	sl, r0
 8002264:	4819      	ldr	r0, [pc, #100]	@ (80022cc <__eqdf2+0x84>)
 8002266:	468c      	mov	ip, r1
 8002268:	031f      	lsls	r7, r3, #12
 800226a:	0069      	lsls	r1, r5, #1
 800226c:	005e      	lsls	r6, r3, #1
 800226e:	0d49      	lsrs	r1, r1, #21
 8002270:	0b3f      	lsrs	r7, r7, #12
 8002272:	0d76      	lsrs	r6, r6, #21
 8002274:	4281      	cmp	r1, r0
 8002276:	d018      	beq.n	80022aa <__eqdf2+0x62>
 8002278:	4286      	cmp	r6, r0
 800227a:	d00f      	beq.n	800229c <__eqdf2+0x54>
 800227c:	2001      	movs	r0, #1
 800227e:	42b1      	cmp	r1, r6
 8002280:	d10d      	bne.n	800229e <__eqdf2+0x56>
 8002282:	45bc      	cmp	ip, r7
 8002284:	d10b      	bne.n	800229e <__eqdf2+0x56>
 8002286:	4294      	cmp	r4, r2
 8002288:	d109      	bne.n	800229e <__eqdf2+0x56>
 800228a:	45d3      	cmp	fp, sl
 800228c:	d01c      	beq.n	80022c8 <__eqdf2+0x80>
 800228e:	2900      	cmp	r1, #0
 8002290:	d105      	bne.n	800229e <__eqdf2+0x56>
 8002292:	4660      	mov	r0, ip
 8002294:	4320      	orrs	r0, r4
 8002296:	1e43      	subs	r3, r0, #1
 8002298:	4198      	sbcs	r0, r3
 800229a:	e000      	b.n	800229e <__eqdf2+0x56>
 800229c:	2001      	movs	r0, #1
 800229e:	bcf0      	pop	{r4, r5, r6, r7}
 80022a0:	46bb      	mov	fp, r7
 80022a2:	46b2      	mov	sl, r6
 80022a4:	46a9      	mov	r9, r5
 80022a6:	46a0      	mov	r8, r4
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022aa:	2001      	movs	r0, #1
 80022ac:	428e      	cmp	r6, r1
 80022ae:	d1f6      	bne.n	800229e <__eqdf2+0x56>
 80022b0:	4661      	mov	r1, ip
 80022b2:	4339      	orrs	r1, r7
 80022b4:	000f      	movs	r7, r1
 80022b6:	4317      	orrs	r7, r2
 80022b8:	4327      	orrs	r7, r4
 80022ba:	d1f0      	bne.n	800229e <__eqdf2+0x56>
 80022bc:	465b      	mov	r3, fp
 80022be:	4652      	mov	r2, sl
 80022c0:	1a98      	subs	r0, r3, r2
 80022c2:	1e43      	subs	r3, r0, #1
 80022c4:	4198      	sbcs	r0, r3
 80022c6:	e7ea      	b.n	800229e <__eqdf2+0x56>
 80022c8:	2000      	movs	r0, #0
 80022ca:	e7e8      	b.n	800229e <__eqdf2+0x56>
 80022cc:	000007ff 	.word	0x000007ff

080022d0 <__gedf2>:
 80022d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d2:	4657      	mov	r7, sl
 80022d4:	464e      	mov	r6, r9
 80022d6:	4645      	mov	r5, r8
 80022d8:	46de      	mov	lr, fp
 80022da:	b5e0      	push	{r5, r6, r7, lr}
 80022dc:	000d      	movs	r5, r1
 80022de:	030f      	lsls	r7, r1, #12
 80022e0:	0b39      	lsrs	r1, r7, #12
 80022e2:	b083      	sub	sp, #12
 80022e4:	0004      	movs	r4, r0
 80022e6:	4680      	mov	r8, r0
 80022e8:	9101      	str	r1, [sp, #4]
 80022ea:	0058      	lsls	r0, r3, #1
 80022ec:	0fe9      	lsrs	r1, r5, #31
 80022ee:	4f31      	ldr	r7, [pc, #196]	@ (80023b4 <__gedf2+0xe4>)
 80022f0:	0d40      	lsrs	r0, r0, #21
 80022f2:	468c      	mov	ip, r1
 80022f4:	006e      	lsls	r6, r5, #1
 80022f6:	0319      	lsls	r1, r3, #12
 80022f8:	4682      	mov	sl, r0
 80022fa:	4691      	mov	r9, r2
 80022fc:	0d76      	lsrs	r6, r6, #21
 80022fe:	0b09      	lsrs	r1, r1, #12
 8002300:	0fd8      	lsrs	r0, r3, #31
 8002302:	42be      	cmp	r6, r7
 8002304:	d01f      	beq.n	8002346 <__gedf2+0x76>
 8002306:	45ba      	cmp	sl, r7
 8002308:	d00f      	beq.n	800232a <__gedf2+0x5a>
 800230a:	2e00      	cmp	r6, #0
 800230c:	d12f      	bne.n	800236e <__gedf2+0x9e>
 800230e:	4655      	mov	r5, sl
 8002310:	9e01      	ldr	r6, [sp, #4]
 8002312:	4334      	orrs	r4, r6
 8002314:	2d00      	cmp	r5, #0
 8002316:	d127      	bne.n	8002368 <__gedf2+0x98>
 8002318:	430a      	orrs	r2, r1
 800231a:	d03a      	beq.n	8002392 <__gedf2+0xc2>
 800231c:	2c00      	cmp	r4, #0
 800231e:	d145      	bne.n	80023ac <__gedf2+0xdc>
 8002320:	2800      	cmp	r0, #0
 8002322:	d11a      	bne.n	800235a <__gedf2+0x8a>
 8002324:	2001      	movs	r0, #1
 8002326:	4240      	negs	r0, r0
 8002328:	e017      	b.n	800235a <__gedf2+0x8a>
 800232a:	4311      	orrs	r1, r2
 800232c:	d13b      	bne.n	80023a6 <__gedf2+0xd6>
 800232e:	2e00      	cmp	r6, #0
 8002330:	d102      	bne.n	8002338 <__gedf2+0x68>
 8002332:	9f01      	ldr	r7, [sp, #4]
 8002334:	4327      	orrs	r7, r4
 8002336:	d0f3      	beq.n	8002320 <__gedf2+0x50>
 8002338:	4584      	cmp	ip, r0
 800233a:	d109      	bne.n	8002350 <__gedf2+0x80>
 800233c:	4663      	mov	r3, ip
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0f0      	beq.n	8002324 <__gedf2+0x54>
 8002342:	4660      	mov	r0, ip
 8002344:	e009      	b.n	800235a <__gedf2+0x8a>
 8002346:	9f01      	ldr	r7, [sp, #4]
 8002348:	4327      	orrs	r7, r4
 800234a:	d12c      	bne.n	80023a6 <__gedf2+0xd6>
 800234c:	45b2      	cmp	sl, r6
 800234e:	d024      	beq.n	800239a <__gedf2+0xca>
 8002350:	4663      	mov	r3, ip
 8002352:	2002      	movs	r0, #2
 8002354:	3b01      	subs	r3, #1
 8002356:	4018      	ands	r0, r3
 8002358:	3801      	subs	r0, #1
 800235a:	b003      	add	sp, #12
 800235c:	bcf0      	pop	{r4, r5, r6, r7}
 800235e:	46bb      	mov	fp, r7
 8002360:	46b2      	mov	sl, r6
 8002362:	46a9      	mov	r9, r5
 8002364:	46a0      	mov	r8, r4
 8002366:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002368:	2c00      	cmp	r4, #0
 800236a:	d0d9      	beq.n	8002320 <__gedf2+0x50>
 800236c:	e7e4      	b.n	8002338 <__gedf2+0x68>
 800236e:	4654      	mov	r4, sl
 8002370:	2c00      	cmp	r4, #0
 8002372:	d0ed      	beq.n	8002350 <__gedf2+0x80>
 8002374:	4584      	cmp	ip, r0
 8002376:	d1eb      	bne.n	8002350 <__gedf2+0x80>
 8002378:	4556      	cmp	r6, sl
 800237a:	dce9      	bgt.n	8002350 <__gedf2+0x80>
 800237c:	dbde      	blt.n	800233c <__gedf2+0x6c>
 800237e:	9b01      	ldr	r3, [sp, #4]
 8002380:	428b      	cmp	r3, r1
 8002382:	d8e5      	bhi.n	8002350 <__gedf2+0x80>
 8002384:	d1da      	bne.n	800233c <__gedf2+0x6c>
 8002386:	45c8      	cmp	r8, r9
 8002388:	d8e2      	bhi.n	8002350 <__gedf2+0x80>
 800238a:	2000      	movs	r0, #0
 800238c:	45c8      	cmp	r8, r9
 800238e:	d2e4      	bcs.n	800235a <__gedf2+0x8a>
 8002390:	e7d4      	b.n	800233c <__gedf2+0x6c>
 8002392:	2000      	movs	r0, #0
 8002394:	2c00      	cmp	r4, #0
 8002396:	d0e0      	beq.n	800235a <__gedf2+0x8a>
 8002398:	e7da      	b.n	8002350 <__gedf2+0x80>
 800239a:	4311      	orrs	r1, r2
 800239c:	d103      	bne.n	80023a6 <__gedf2+0xd6>
 800239e:	4584      	cmp	ip, r0
 80023a0:	d1d6      	bne.n	8002350 <__gedf2+0x80>
 80023a2:	2000      	movs	r0, #0
 80023a4:	e7d9      	b.n	800235a <__gedf2+0x8a>
 80023a6:	2002      	movs	r0, #2
 80023a8:	4240      	negs	r0, r0
 80023aa:	e7d6      	b.n	800235a <__gedf2+0x8a>
 80023ac:	4584      	cmp	ip, r0
 80023ae:	d0e6      	beq.n	800237e <__gedf2+0xae>
 80023b0:	e7ce      	b.n	8002350 <__gedf2+0x80>
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	000007ff 	.word	0x000007ff

080023b8 <__ledf2>:
 80023b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ba:	4657      	mov	r7, sl
 80023bc:	464e      	mov	r6, r9
 80023be:	4645      	mov	r5, r8
 80023c0:	46de      	mov	lr, fp
 80023c2:	b5e0      	push	{r5, r6, r7, lr}
 80023c4:	000d      	movs	r5, r1
 80023c6:	030f      	lsls	r7, r1, #12
 80023c8:	0004      	movs	r4, r0
 80023ca:	4680      	mov	r8, r0
 80023cc:	0fe8      	lsrs	r0, r5, #31
 80023ce:	0b39      	lsrs	r1, r7, #12
 80023d0:	4684      	mov	ip, r0
 80023d2:	b083      	sub	sp, #12
 80023d4:	0058      	lsls	r0, r3, #1
 80023d6:	4f30      	ldr	r7, [pc, #192]	@ (8002498 <__ledf2+0xe0>)
 80023d8:	0d40      	lsrs	r0, r0, #21
 80023da:	9101      	str	r1, [sp, #4]
 80023dc:	031e      	lsls	r6, r3, #12
 80023de:	0069      	lsls	r1, r5, #1
 80023e0:	4682      	mov	sl, r0
 80023e2:	4691      	mov	r9, r2
 80023e4:	0d49      	lsrs	r1, r1, #21
 80023e6:	0b36      	lsrs	r6, r6, #12
 80023e8:	0fd8      	lsrs	r0, r3, #31
 80023ea:	42b9      	cmp	r1, r7
 80023ec:	d020      	beq.n	8002430 <__ledf2+0x78>
 80023ee:	45ba      	cmp	sl, r7
 80023f0:	d00f      	beq.n	8002412 <__ledf2+0x5a>
 80023f2:	2900      	cmp	r1, #0
 80023f4:	d12b      	bne.n	800244e <__ledf2+0x96>
 80023f6:	9901      	ldr	r1, [sp, #4]
 80023f8:	430c      	orrs	r4, r1
 80023fa:	4651      	mov	r1, sl
 80023fc:	2900      	cmp	r1, #0
 80023fe:	d137      	bne.n	8002470 <__ledf2+0xb8>
 8002400:	4332      	orrs	r2, r6
 8002402:	d038      	beq.n	8002476 <__ledf2+0xbe>
 8002404:	2c00      	cmp	r4, #0
 8002406:	d144      	bne.n	8002492 <__ledf2+0xda>
 8002408:	2800      	cmp	r0, #0
 800240a:	d119      	bne.n	8002440 <__ledf2+0x88>
 800240c:	2001      	movs	r0, #1
 800240e:	4240      	negs	r0, r0
 8002410:	e016      	b.n	8002440 <__ledf2+0x88>
 8002412:	4316      	orrs	r6, r2
 8002414:	d113      	bne.n	800243e <__ledf2+0x86>
 8002416:	2900      	cmp	r1, #0
 8002418:	d102      	bne.n	8002420 <__ledf2+0x68>
 800241a:	9f01      	ldr	r7, [sp, #4]
 800241c:	4327      	orrs	r7, r4
 800241e:	d0f3      	beq.n	8002408 <__ledf2+0x50>
 8002420:	4584      	cmp	ip, r0
 8002422:	d020      	beq.n	8002466 <__ledf2+0xae>
 8002424:	4663      	mov	r3, ip
 8002426:	2002      	movs	r0, #2
 8002428:	3b01      	subs	r3, #1
 800242a:	4018      	ands	r0, r3
 800242c:	3801      	subs	r0, #1
 800242e:	e007      	b.n	8002440 <__ledf2+0x88>
 8002430:	9f01      	ldr	r7, [sp, #4]
 8002432:	4327      	orrs	r7, r4
 8002434:	d103      	bne.n	800243e <__ledf2+0x86>
 8002436:	458a      	cmp	sl, r1
 8002438:	d1f4      	bne.n	8002424 <__ledf2+0x6c>
 800243a:	4316      	orrs	r6, r2
 800243c:	d01f      	beq.n	800247e <__ledf2+0xc6>
 800243e:	2002      	movs	r0, #2
 8002440:	b003      	add	sp, #12
 8002442:	bcf0      	pop	{r4, r5, r6, r7}
 8002444:	46bb      	mov	fp, r7
 8002446:	46b2      	mov	sl, r6
 8002448:	46a9      	mov	r9, r5
 800244a:	46a0      	mov	r8, r4
 800244c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800244e:	4654      	mov	r4, sl
 8002450:	2c00      	cmp	r4, #0
 8002452:	d0e7      	beq.n	8002424 <__ledf2+0x6c>
 8002454:	4584      	cmp	ip, r0
 8002456:	d1e5      	bne.n	8002424 <__ledf2+0x6c>
 8002458:	4551      	cmp	r1, sl
 800245a:	dce3      	bgt.n	8002424 <__ledf2+0x6c>
 800245c:	db03      	blt.n	8002466 <__ledf2+0xae>
 800245e:	9b01      	ldr	r3, [sp, #4]
 8002460:	42b3      	cmp	r3, r6
 8002462:	d8df      	bhi.n	8002424 <__ledf2+0x6c>
 8002464:	d00f      	beq.n	8002486 <__ledf2+0xce>
 8002466:	4663      	mov	r3, ip
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0cf      	beq.n	800240c <__ledf2+0x54>
 800246c:	4660      	mov	r0, ip
 800246e:	e7e7      	b.n	8002440 <__ledf2+0x88>
 8002470:	2c00      	cmp	r4, #0
 8002472:	d0c9      	beq.n	8002408 <__ledf2+0x50>
 8002474:	e7d4      	b.n	8002420 <__ledf2+0x68>
 8002476:	2000      	movs	r0, #0
 8002478:	2c00      	cmp	r4, #0
 800247a:	d0e1      	beq.n	8002440 <__ledf2+0x88>
 800247c:	e7d2      	b.n	8002424 <__ledf2+0x6c>
 800247e:	4584      	cmp	ip, r0
 8002480:	d1d0      	bne.n	8002424 <__ledf2+0x6c>
 8002482:	2000      	movs	r0, #0
 8002484:	e7dc      	b.n	8002440 <__ledf2+0x88>
 8002486:	45c8      	cmp	r8, r9
 8002488:	d8cc      	bhi.n	8002424 <__ledf2+0x6c>
 800248a:	2000      	movs	r0, #0
 800248c:	45c8      	cmp	r8, r9
 800248e:	d2d7      	bcs.n	8002440 <__ledf2+0x88>
 8002490:	e7e9      	b.n	8002466 <__ledf2+0xae>
 8002492:	4584      	cmp	ip, r0
 8002494:	d0e3      	beq.n	800245e <__ledf2+0xa6>
 8002496:	e7c5      	b.n	8002424 <__ledf2+0x6c>
 8002498:	000007ff 	.word	0x000007ff

0800249c <__aeabi_dmul>:
 800249c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800249e:	4657      	mov	r7, sl
 80024a0:	46de      	mov	lr, fp
 80024a2:	464e      	mov	r6, r9
 80024a4:	4645      	mov	r5, r8
 80024a6:	b5e0      	push	{r5, r6, r7, lr}
 80024a8:	001f      	movs	r7, r3
 80024aa:	030b      	lsls	r3, r1, #12
 80024ac:	0b1b      	lsrs	r3, r3, #12
 80024ae:	0016      	movs	r6, r2
 80024b0:	469a      	mov	sl, r3
 80024b2:	0fca      	lsrs	r2, r1, #31
 80024b4:	004b      	lsls	r3, r1, #1
 80024b6:	0004      	movs	r4, r0
 80024b8:	4693      	mov	fp, r2
 80024ba:	b087      	sub	sp, #28
 80024bc:	0d5b      	lsrs	r3, r3, #21
 80024be:	d100      	bne.n	80024c2 <__aeabi_dmul+0x26>
 80024c0:	e0d5      	b.n	800266e <__aeabi_dmul+0x1d2>
 80024c2:	4abb      	ldr	r2, [pc, #748]	@ (80027b0 <__aeabi_dmul+0x314>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d100      	bne.n	80024ca <__aeabi_dmul+0x2e>
 80024c8:	e0f8      	b.n	80026bc <__aeabi_dmul+0x220>
 80024ca:	4651      	mov	r1, sl
 80024cc:	0f42      	lsrs	r2, r0, #29
 80024ce:	00c9      	lsls	r1, r1, #3
 80024d0:	430a      	orrs	r2, r1
 80024d2:	2180      	movs	r1, #128	@ 0x80
 80024d4:	0409      	lsls	r1, r1, #16
 80024d6:	4311      	orrs	r1, r2
 80024d8:	00c2      	lsls	r2, r0, #3
 80024da:	4691      	mov	r9, r2
 80024dc:	4ab5      	ldr	r2, [pc, #724]	@ (80027b4 <__aeabi_dmul+0x318>)
 80024de:	468a      	mov	sl, r1
 80024e0:	189d      	adds	r5, r3, r2
 80024e2:	2300      	movs	r3, #0
 80024e4:	4698      	mov	r8, r3
 80024e6:	9302      	str	r3, [sp, #8]
 80024e8:	033c      	lsls	r4, r7, #12
 80024ea:	007b      	lsls	r3, r7, #1
 80024ec:	0ffa      	lsrs	r2, r7, #31
 80024ee:	0030      	movs	r0, r6
 80024f0:	0b24      	lsrs	r4, r4, #12
 80024f2:	0d5b      	lsrs	r3, r3, #21
 80024f4:	9200      	str	r2, [sp, #0]
 80024f6:	d100      	bne.n	80024fa <__aeabi_dmul+0x5e>
 80024f8:	e096      	b.n	8002628 <__aeabi_dmul+0x18c>
 80024fa:	4aad      	ldr	r2, [pc, #692]	@ (80027b0 <__aeabi_dmul+0x314>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d031      	beq.n	8002564 <__aeabi_dmul+0xc8>
 8002500:	0f72      	lsrs	r2, r6, #29
 8002502:	00e4      	lsls	r4, r4, #3
 8002504:	4322      	orrs	r2, r4
 8002506:	2480      	movs	r4, #128	@ 0x80
 8002508:	0424      	lsls	r4, r4, #16
 800250a:	4314      	orrs	r4, r2
 800250c:	4aa9      	ldr	r2, [pc, #676]	@ (80027b4 <__aeabi_dmul+0x318>)
 800250e:	00f0      	lsls	r0, r6, #3
 8002510:	4694      	mov	ip, r2
 8002512:	4463      	add	r3, ip
 8002514:	195b      	adds	r3, r3, r5
 8002516:	1c5a      	adds	r2, r3, #1
 8002518:	9201      	str	r2, [sp, #4]
 800251a:	4642      	mov	r2, r8
 800251c:	2600      	movs	r6, #0
 800251e:	2a0a      	cmp	r2, #10
 8002520:	dc42      	bgt.n	80025a8 <__aeabi_dmul+0x10c>
 8002522:	465a      	mov	r2, fp
 8002524:	9900      	ldr	r1, [sp, #0]
 8002526:	404a      	eors	r2, r1
 8002528:	4693      	mov	fp, r2
 800252a:	4642      	mov	r2, r8
 800252c:	2a02      	cmp	r2, #2
 800252e:	dc32      	bgt.n	8002596 <__aeabi_dmul+0xfa>
 8002530:	3a01      	subs	r2, #1
 8002532:	2a01      	cmp	r2, #1
 8002534:	d900      	bls.n	8002538 <__aeabi_dmul+0x9c>
 8002536:	e149      	b.n	80027cc <__aeabi_dmul+0x330>
 8002538:	2e02      	cmp	r6, #2
 800253a:	d100      	bne.n	800253e <__aeabi_dmul+0xa2>
 800253c:	e0ca      	b.n	80026d4 <__aeabi_dmul+0x238>
 800253e:	2e01      	cmp	r6, #1
 8002540:	d13d      	bne.n	80025be <__aeabi_dmul+0x122>
 8002542:	2300      	movs	r3, #0
 8002544:	2400      	movs	r4, #0
 8002546:	2200      	movs	r2, #0
 8002548:	0010      	movs	r0, r2
 800254a:	465a      	mov	r2, fp
 800254c:	051b      	lsls	r3, r3, #20
 800254e:	4323      	orrs	r3, r4
 8002550:	07d2      	lsls	r2, r2, #31
 8002552:	4313      	orrs	r3, r2
 8002554:	0019      	movs	r1, r3
 8002556:	b007      	add	sp, #28
 8002558:	bcf0      	pop	{r4, r5, r6, r7}
 800255a:	46bb      	mov	fp, r7
 800255c:	46b2      	mov	sl, r6
 800255e:	46a9      	mov	r9, r5
 8002560:	46a0      	mov	r8, r4
 8002562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002564:	4b92      	ldr	r3, [pc, #584]	@ (80027b0 <__aeabi_dmul+0x314>)
 8002566:	4326      	orrs	r6, r4
 8002568:	18eb      	adds	r3, r5, r3
 800256a:	2e00      	cmp	r6, #0
 800256c:	d100      	bne.n	8002570 <__aeabi_dmul+0xd4>
 800256e:	e0bb      	b.n	80026e8 <__aeabi_dmul+0x24c>
 8002570:	2203      	movs	r2, #3
 8002572:	4641      	mov	r1, r8
 8002574:	4311      	orrs	r1, r2
 8002576:	465a      	mov	r2, fp
 8002578:	4688      	mov	r8, r1
 800257a:	9900      	ldr	r1, [sp, #0]
 800257c:	404a      	eors	r2, r1
 800257e:	2180      	movs	r1, #128	@ 0x80
 8002580:	0109      	lsls	r1, r1, #4
 8002582:	468c      	mov	ip, r1
 8002584:	0029      	movs	r1, r5
 8002586:	4461      	add	r1, ip
 8002588:	9101      	str	r1, [sp, #4]
 800258a:	4641      	mov	r1, r8
 800258c:	290a      	cmp	r1, #10
 800258e:	dd00      	ble.n	8002592 <__aeabi_dmul+0xf6>
 8002590:	e233      	b.n	80029fa <__aeabi_dmul+0x55e>
 8002592:	4693      	mov	fp, r2
 8002594:	2603      	movs	r6, #3
 8002596:	4642      	mov	r2, r8
 8002598:	2701      	movs	r7, #1
 800259a:	4097      	lsls	r7, r2
 800259c:	21a6      	movs	r1, #166	@ 0xa6
 800259e:	003a      	movs	r2, r7
 80025a0:	00c9      	lsls	r1, r1, #3
 80025a2:	400a      	ands	r2, r1
 80025a4:	420f      	tst	r7, r1
 80025a6:	d031      	beq.n	800260c <__aeabi_dmul+0x170>
 80025a8:	9e02      	ldr	r6, [sp, #8]
 80025aa:	2e02      	cmp	r6, #2
 80025ac:	d100      	bne.n	80025b0 <__aeabi_dmul+0x114>
 80025ae:	e235      	b.n	8002a1c <__aeabi_dmul+0x580>
 80025b0:	2e03      	cmp	r6, #3
 80025b2:	d100      	bne.n	80025b6 <__aeabi_dmul+0x11a>
 80025b4:	e1d2      	b.n	800295c <__aeabi_dmul+0x4c0>
 80025b6:	4654      	mov	r4, sl
 80025b8:	4648      	mov	r0, r9
 80025ba:	2e01      	cmp	r6, #1
 80025bc:	d0c1      	beq.n	8002542 <__aeabi_dmul+0xa6>
 80025be:	9a01      	ldr	r2, [sp, #4]
 80025c0:	4b7d      	ldr	r3, [pc, #500]	@ (80027b8 <__aeabi_dmul+0x31c>)
 80025c2:	4694      	mov	ip, r2
 80025c4:	4463      	add	r3, ip
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	dc00      	bgt.n	80025cc <__aeabi_dmul+0x130>
 80025ca:	e0c0      	b.n	800274e <__aeabi_dmul+0x2b2>
 80025cc:	0742      	lsls	r2, r0, #29
 80025ce:	d009      	beq.n	80025e4 <__aeabi_dmul+0x148>
 80025d0:	220f      	movs	r2, #15
 80025d2:	4002      	ands	r2, r0
 80025d4:	2a04      	cmp	r2, #4
 80025d6:	d005      	beq.n	80025e4 <__aeabi_dmul+0x148>
 80025d8:	1d02      	adds	r2, r0, #4
 80025da:	4282      	cmp	r2, r0
 80025dc:	4180      	sbcs	r0, r0
 80025de:	4240      	negs	r0, r0
 80025e0:	1824      	adds	r4, r4, r0
 80025e2:	0010      	movs	r0, r2
 80025e4:	01e2      	lsls	r2, r4, #7
 80025e6:	d506      	bpl.n	80025f6 <__aeabi_dmul+0x15a>
 80025e8:	4b74      	ldr	r3, [pc, #464]	@ (80027bc <__aeabi_dmul+0x320>)
 80025ea:	9a01      	ldr	r2, [sp, #4]
 80025ec:	401c      	ands	r4, r3
 80025ee:	2380      	movs	r3, #128	@ 0x80
 80025f0:	4694      	mov	ip, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	4463      	add	r3, ip
 80025f6:	4a72      	ldr	r2, [pc, #456]	@ (80027c0 <__aeabi_dmul+0x324>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	dc6b      	bgt.n	80026d4 <__aeabi_dmul+0x238>
 80025fc:	0762      	lsls	r2, r4, #29
 80025fe:	08c0      	lsrs	r0, r0, #3
 8002600:	0264      	lsls	r4, r4, #9
 8002602:	055b      	lsls	r3, r3, #21
 8002604:	4302      	orrs	r2, r0
 8002606:	0b24      	lsrs	r4, r4, #12
 8002608:	0d5b      	lsrs	r3, r3, #21
 800260a:	e79d      	b.n	8002548 <__aeabi_dmul+0xac>
 800260c:	2190      	movs	r1, #144	@ 0x90
 800260e:	0089      	lsls	r1, r1, #2
 8002610:	420f      	tst	r7, r1
 8002612:	d163      	bne.n	80026dc <__aeabi_dmul+0x240>
 8002614:	2288      	movs	r2, #136	@ 0x88
 8002616:	423a      	tst	r2, r7
 8002618:	d100      	bne.n	800261c <__aeabi_dmul+0x180>
 800261a:	e0d7      	b.n	80027cc <__aeabi_dmul+0x330>
 800261c:	9b00      	ldr	r3, [sp, #0]
 800261e:	46a2      	mov	sl, r4
 8002620:	469b      	mov	fp, r3
 8002622:	4681      	mov	r9, r0
 8002624:	9602      	str	r6, [sp, #8]
 8002626:	e7bf      	b.n	80025a8 <__aeabi_dmul+0x10c>
 8002628:	0023      	movs	r3, r4
 800262a:	4333      	orrs	r3, r6
 800262c:	d100      	bne.n	8002630 <__aeabi_dmul+0x194>
 800262e:	e07f      	b.n	8002730 <__aeabi_dmul+0x294>
 8002630:	2c00      	cmp	r4, #0
 8002632:	d100      	bne.n	8002636 <__aeabi_dmul+0x19a>
 8002634:	e1ad      	b.n	8002992 <__aeabi_dmul+0x4f6>
 8002636:	0020      	movs	r0, r4
 8002638:	f000 ff10 	bl	800345c <__clzsi2>
 800263c:	0002      	movs	r2, r0
 800263e:	0003      	movs	r3, r0
 8002640:	3a0b      	subs	r2, #11
 8002642:	201d      	movs	r0, #29
 8002644:	0019      	movs	r1, r3
 8002646:	1a82      	subs	r2, r0, r2
 8002648:	0030      	movs	r0, r6
 800264a:	3908      	subs	r1, #8
 800264c:	40d0      	lsrs	r0, r2
 800264e:	408c      	lsls	r4, r1
 8002650:	4304      	orrs	r4, r0
 8002652:	0030      	movs	r0, r6
 8002654:	4088      	lsls	r0, r1
 8002656:	4a5b      	ldr	r2, [pc, #364]	@ (80027c4 <__aeabi_dmul+0x328>)
 8002658:	1aeb      	subs	r3, r5, r3
 800265a:	4694      	mov	ip, r2
 800265c:	4463      	add	r3, ip
 800265e:	1c5a      	adds	r2, r3, #1
 8002660:	9201      	str	r2, [sp, #4]
 8002662:	4642      	mov	r2, r8
 8002664:	2600      	movs	r6, #0
 8002666:	2a0a      	cmp	r2, #10
 8002668:	dc00      	bgt.n	800266c <__aeabi_dmul+0x1d0>
 800266a:	e75a      	b.n	8002522 <__aeabi_dmul+0x86>
 800266c:	e79c      	b.n	80025a8 <__aeabi_dmul+0x10c>
 800266e:	4653      	mov	r3, sl
 8002670:	4303      	orrs	r3, r0
 8002672:	4699      	mov	r9, r3
 8002674:	d054      	beq.n	8002720 <__aeabi_dmul+0x284>
 8002676:	4653      	mov	r3, sl
 8002678:	2b00      	cmp	r3, #0
 800267a:	d100      	bne.n	800267e <__aeabi_dmul+0x1e2>
 800267c:	e177      	b.n	800296e <__aeabi_dmul+0x4d2>
 800267e:	4650      	mov	r0, sl
 8002680:	f000 feec 	bl	800345c <__clzsi2>
 8002684:	230b      	movs	r3, #11
 8002686:	425b      	negs	r3, r3
 8002688:	469c      	mov	ip, r3
 800268a:	0002      	movs	r2, r0
 800268c:	4484      	add	ip, r0
 800268e:	0011      	movs	r1, r2
 8002690:	4650      	mov	r0, sl
 8002692:	3908      	subs	r1, #8
 8002694:	4088      	lsls	r0, r1
 8002696:	231d      	movs	r3, #29
 8002698:	4680      	mov	r8, r0
 800269a:	4660      	mov	r0, ip
 800269c:	1a1b      	subs	r3, r3, r0
 800269e:	0020      	movs	r0, r4
 80026a0:	40d8      	lsrs	r0, r3
 80026a2:	0003      	movs	r3, r0
 80026a4:	4640      	mov	r0, r8
 80026a6:	4303      	orrs	r3, r0
 80026a8:	469a      	mov	sl, r3
 80026aa:	0023      	movs	r3, r4
 80026ac:	408b      	lsls	r3, r1
 80026ae:	4699      	mov	r9, r3
 80026b0:	2300      	movs	r3, #0
 80026b2:	4d44      	ldr	r5, [pc, #272]	@ (80027c4 <__aeabi_dmul+0x328>)
 80026b4:	4698      	mov	r8, r3
 80026b6:	1aad      	subs	r5, r5, r2
 80026b8:	9302      	str	r3, [sp, #8]
 80026ba:	e715      	b.n	80024e8 <__aeabi_dmul+0x4c>
 80026bc:	4652      	mov	r2, sl
 80026be:	4302      	orrs	r2, r0
 80026c0:	4691      	mov	r9, r2
 80026c2:	d126      	bne.n	8002712 <__aeabi_dmul+0x276>
 80026c4:	2200      	movs	r2, #0
 80026c6:	001d      	movs	r5, r3
 80026c8:	2302      	movs	r3, #2
 80026ca:	4692      	mov	sl, r2
 80026cc:	3208      	adds	r2, #8
 80026ce:	4690      	mov	r8, r2
 80026d0:	9302      	str	r3, [sp, #8]
 80026d2:	e709      	b.n	80024e8 <__aeabi_dmul+0x4c>
 80026d4:	2400      	movs	r4, #0
 80026d6:	2200      	movs	r2, #0
 80026d8:	4b35      	ldr	r3, [pc, #212]	@ (80027b0 <__aeabi_dmul+0x314>)
 80026da:	e735      	b.n	8002548 <__aeabi_dmul+0xac>
 80026dc:	2300      	movs	r3, #0
 80026de:	2480      	movs	r4, #128	@ 0x80
 80026e0:	469b      	mov	fp, r3
 80026e2:	0324      	lsls	r4, r4, #12
 80026e4:	4b32      	ldr	r3, [pc, #200]	@ (80027b0 <__aeabi_dmul+0x314>)
 80026e6:	e72f      	b.n	8002548 <__aeabi_dmul+0xac>
 80026e8:	2202      	movs	r2, #2
 80026ea:	4641      	mov	r1, r8
 80026ec:	4311      	orrs	r1, r2
 80026ee:	2280      	movs	r2, #128	@ 0x80
 80026f0:	0112      	lsls	r2, r2, #4
 80026f2:	4694      	mov	ip, r2
 80026f4:	002a      	movs	r2, r5
 80026f6:	4462      	add	r2, ip
 80026f8:	4688      	mov	r8, r1
 80026fa:	9201      	str	r2, [sp, #4]
 80026fc:	290a      	cmp	r1, #10
 80026fe:	dd00      	ble.n	8002702 <__aeabi_dmul+0x266>
 8002700:	e752      	b.n	80025a8 <__aeabi_dmul+0x10c>
 8002702:	465a      	mov	r2, fp
 8002704:	2000      	movs	r0, #0
 8002706:	9900      	ldr	r1, [sp, #0]
 8002708:	0004      	movs	r4, r0
 800270a:	404a      	eors	r2, r1
 800270c:	4693      	mov	fp, r2
 800270e:	2602      	movs	r6, #2
 8002710:	e70b      	b.n	800252a <__aeabi_dmul+0x8e>
 8002712:	220c      	movs	r2, #12
 8002714:	001d      	movs	r5, r3
 8002716:	2303      	movs	r3, #3
 8002718:	4681      	mov	r9, r0
 800271a:	4690      	mov	r8, r2
 800271c:	9302      	str	r3, [sp, #8]
 800271e:	e6e3      	b.n	80024e8 <__aeabi_dmul+0x4c>
 8002720:	2300      	movs	r3, #0
 8002722:	469a      	mov	sl, r3
 8002724:	3304      	adds	r3, #4
 8002726:	4698      	mov	r8, r3
 8002728:	3b03      	subs	r3, #3
 800272a:	2500      	movs	r5, #0
 800272c:	9302      	str	r3, [sp, #8]
 800272e:	e6db      	b.n	80024e8 <__aeabi_dmul+0x4c>
 8002730:	4642      	mov	r2, r8
 8002732:	3301      	adds	r3, #1
 8002734:	431a      	orrs	r2, r3
 8002736:	002b      	movs	r3, r5
 8002738:	4690      	mov	r8, r2
 800273a:	1c5a      	adds	r2, r3, #1
 800273c:	9201      	str	r2, [sp, #4]
 800273e:	4642      	mov	r2, r8
 8002740:	2400      	movs	r4, #0
 8002742:	2000      	movs	r0, #0
 8002744:	2601      	movs	r6, #1
 8002746:	2a0a      	cmp	r2, #10
 8002748:	dc00      	bgt.n	800274c <__aeabi_dmul+0x2b0>
 800274a:	e6ea      	b.n	8002522 <__aeabi_dmul+0x86>
 800274c:	e72c      	b.n	80025a8 <__aeabi_dmul+0x10c>
 800274e:	2201      	movs	r2, #1
 8002750:	1ad2      	subs	r2, r2, r3
 8002752:	2a38      	cmp	r2, #56	@ 0x38
 8002754:	dd00      	ble.n	8002758 <__aeabi_dmul+0x2bc>
 8002756:	e6f4      	b.n	8002542 <__aeabi_dmul+0xa6>
 8002758:	2a1f      	cmp	r2, #31
 800275a:	dc00      	bgt.n	800275e <__aeabi_dmul+0x2c2>
 800275c:	e12a      	b.n	80029b4 <__aeabi_dmul+0x518>
 800275e:	211f      	movs	r1, #31
 8002760:	4249      	negs	r1, r1
 8002762:	1acb      	subs	r3, r1, r3
 8002764:	0021      	movs	r1, r4
 8002766:	40d9      	lsrs	r1, r3
 8002768:	000b      	movs	r3, r1
 800276a:	2a20      	cmp	r2, #32
 800276c:	d005      	beq.n	800277a <__aeabi_dmul+0x2de>
 800276e:	4a16      	ldr	r2, [pc, #88]	@ (80027c8 <__aeabi_dmul+0x32c>)
 8002770:	9d01      	ldr	r5, [sp, #4]
 8002772:	4694      	mov	ip, r2
 8002774:	4465      	add	r5, ip
 8002776:	40ac      	lsls	r4, r5
 8002778:	4320      	orrs	r0, r4
 800277a:	1e42      	subs	r2, r0, #1
 800277c:	4190      	sbcs	r0, r2
 800277e:	4318      	orrs	r0, r3
 8002780:	2307      	movs	r3, #7
 8002782:	0019      	movs	r1, r3
 8002784:	2400      	movs	r4, #0
 8002786:	4001      	ands	r1, r0
 8002788:	4203      	tst	r3, r0
 800278a:	d00c      	beq.n	80027a6 <__aeabi_dmul+0x30a>
 800278c:	230f      	movs	r3, #15
 800278e:	4003      	ands	r3, r0
 8002790:	2b04      	cmp	r3, #4
 8002792:	d100      	bne.n	8002796 <__aeabi_dmul+0x2fa>
 8002794:	e140      	b.n	8002a18 <__aeabi_dmul+0x57c>
 8002796:	1d03      	adds	r3, r0, #4
 8002798:	4283      	cmp	r3, r0
 800279a:	41a4      	sbcs	r4, r4
 800279c:	0018      	movs	r0, r3
 800279e:	4264      	negs	r4, r4
 80027a0:	0761      	lsls	r1, r4, #29
 80027a2:	0264      	lsls	r4, r4, #9
 80027a4:	0b24      	lsrs	r4, r4, #12
 80027a6:	08c2      	lsrs	r2, r0, #3
 80027a8:	2300      	movs	r3, #0
 80027aa:	430a      	orrs	r2, r1
 80027ac:	e6cc      	b.n	8002548 <__aeabi_dmul+0xac>
 80027ae:	46c0      	nop			@ (mov r8, r8)
 80027b0:	000007ff 	.word	0x000007ff
 80027b4:	fffffc01 	.word	0xfffffc01
 80027b8:	000003ff 	.word	0x000003ff
 80027bc:	feffffff 	.word	0xfeffffff
 80027c0:	000007fe 	.word	0x000007fe
 80027c4:	fffffc0d 	.word	0xfffffc0d
 80027c8:	0000043e 	.word	0x0000043e
 80027cc:	4649      	mov	r1, r9
 80027ce:	464a      	mov	r2, r9
 80027d0:	0409      	lsls	r1, r1, #16
 80027d2:	0c09      	lsrs	r1, r1, #16
 80027d4:	000d      	movs	r5, r1
 80027d6:	0c16      	lsrs	r6, r2, #16
 80027d8:	0c02      	lsrs	r2, r0, #16
 80027da:	0400      	lsls	r0, r0, #16
 80027dc:	0c00      	lsrs	r0, r0, #16
 80027de:	4345      	muls	r5, r0
 80027e0:	46ac      	mov	ip, r5
 80027e2:	0005      	movs	r5, r0
 80027e4:	4375      	muls	r5, r6
 80027e6:	46a8      	mov	r8, r5
 80027e8:	0015      	movs	r5, r2
 80027ea:	000f      	movs	r7, r1
 80027ec:	4375      	muls	r5, r6
 80027ee:	9200      	str	r2, [sp, #0]
 80027f0:	9502      	str	r5, [sp, #8]
 80027f2:	002a      	movs	r2, r5
 80027f4:	9d00      	ldr	r5, [sp, #0]
 80027f6:	436f      	muls	r7, r5
 80027f8:	4665      	mov	r5, ip
 80027fa:	0c2d      	lsrs	r5, r5, #16
 80027fc:	46a9      	mov	r9, r5
 80027fe:	4447      	add	r7, r8
 8002800:	444f      	add	r7, r9
 8002802:	45b8      	cmp	r8, r7
 8002804:	d905      	bls.n	8002812 <__aeabi_dmul+0x376>
 8002806:	0015      	movs	r5, r2
 8002808:	2280      	movs	r2, #128	@ 0x80
 800280a:	0252      	lsls	r2, r2, #9
 800280c:	4690      	mov	r8, r2
 800280e:	4445      	add	r5, r8
 8002810:	9502      	str	r5, [sp, #8]
 8002812:	0c3d      	lsrs	r5, r7, #16
 8002814:	9503      	str	r5, [sp, #12]
 8002816:	4665      	mov	r5, ip
 8002818:	042d      	lsls	r5, r5, #16
 800281a:	043f      	lsls	r7, r7, #16
 800281c:	0c2d      	lsrs	r5, r5, #16
 800281e:	46ac      	mov	ip, r5
 8002820:	003d      	movs	r5, r7
 8002822:	4465      	add	r5, ip
 8002824:	9504      	str	r5, [sp, #16]
 8002826:	0c25      	lsrs	r5, r4, #16
 8002828:	0424      	lsls	r4, r4, #16
 800282a:	0c24      	lsrs	r4, r4, #16
 800282c:	46ac      	mov	ip, r5
 800282e:	0025      	movs	r5, r4
 8002830:	4375      	muls	r5, r6
 8002832:	46a8      	mov	r8, r5
 8002834:	4665      	mov	r5, ip
 8002836:	000f      	movs	r7, r1
 8002838:	4369      	muls	r1, r5
 800283a:	4441      	add	r1, r8
 800283c:	4689      	mov	r9, r1
 800283e:	4367      	muls	r7, r4
 8002840:	0c39      	lsrs	r1, r7, #16
 8002842:	4449      	add	r1, r9
 8002844:	436e      	muls	r6, r5
 8002846:	4588      	cmp	r8, r1
 8002848:	d903      	bls.n	8002852 <__aeabi_dmul+0x3b6>
 800284a:	2280      	movs	r2, #128	@ 0x80
 800284c:	0252      	lsls	r2, r2, #9
 800284e:	4690      	mov	r8, r2
 8002850:	4446      	add	r6, r8
 8002852:	0c0d      	lsrs	r5, r1, #16
 8002854:	46a8      	mov	r8, r5
 8002856:	0035      	movs	r5, r6
 8002858:	4445      	add	r5, r8
 800285a:	9505      	str	r5, [sp, #20]
 800285c:	9d03      	ldr	r5, [sp, #12]
 800285e:	043f      	lsls	r7, r7, #16
 8002860:	46a8      	mov	r8, r5
 8002862:	0c3f      	lsrs	r7, r7, #16
 8002864:	0409      	lsls	r1, r1, #16
 8002866:	19c9      	adds	r1, r1, r7
 8002868:	4488      	add	r8, r1
 800286a:	4645      	mov	r5, r8
 800286c:	9503      	str	r5, [sp, #12]
 800286e:	4655      	mov	r5, sl
 8002870:	042e      	lsls	r6, r5, #16
 8002872:	0c36      	lsrs	r6, r6, #16
 8002874:	0c2f      	lsrs	r7, r5, #16
 8002876:	0035      	movs	r5, r6
 8002878:	4345      	muls	r5, r0
 800287a:	4378      	muls	r0, r7
 800287c:	4681      	mov	r9, r0
 800287e:	0038      	movs	r0, r7
 8002880:	46a8      	mov	r8, r5
 8002882:	0c2d      	lsrs	r5, r5, #16
 8002884:	46aa      	mov	sl, r5
 8002886:	9a00      	ldr	r2, [sp, #0]
 8002888:	4350      	muls	r0, r2
 800288a:	4372      	muls	r2, r6
 800288c:	444a      	add	r2, r9
 800288e:	4452      	add	r2, sl
 8002890:	4591      	cmp	r9, r2
 8002892:	d903      	bls.n	800289c <__aeabi_dmul+0x400>
 8002894:	2580      	movs	r5, #128	@ 0x80
 8002896:	026d      	lsls	r5, r5, #9
 8002898:	46a9      	mov	r9, r5
 800289a:	4448      	add	r0, r9
 800289c:	0c15      	lsrs	r5, r2, #16
 800289e:	46a9      	mov	r9, r5
 80028a0:	4645      	mov	r5, r8
 80028a2:	042d      	lsls	r5, r5, #16
 80028a4:	0c2d      	lsrs	r5, r5, #16
 80028a6:	46a8      	mov	r8, r5
 80028a8:	4665      	mov	r5, ip
 80028aa:	437d      	muls	r5, r7
 80028ac:	0412      	lsls	r2, r2, #16
 80028ae:	4448      	add	r0, r9
 80028b0:	4490      	add	r8, r2
 80028b2:	46a9      	mov	r9, r5
 80028b4:	0032      	movs	r2, r6
 80028b6:	4665      	mov	r5, ip
 80028b8:	4362      	muls	r2, r4
 80028ba:	436e      	muls	r6, r5
 80028bc:	437c      	muls	r4, r7
 80028be:	0c17      	lsrs	r7, r2, #16
 80028c0:	1936      	adds	r6, r6, r4
 80028c2:	19bf      	adds	r7, r7, r6
 80028c4:	42bc      	cmp	r4, r7
 80028c6:	d903      	bls.n	80028d0 <__aeabi_dmul+0x434>
 80028c8:	2480      	movs	r4, #128	@ 0x80
 80028ca:	0264      	lsls	r4, r4, #9
 80028cc:	46a4      	mov	ip, r4
 80028ce:	44e1      	add	r9, ip
 80028d0:	9c02      	ldr	r4, [sp, #8]
 80028d2:	9e03      	ldr	r6, [sp, #12]
 80028d4:	46a4      	mov	ip, r4
 80028d6:	9d05      	ldr	r5, [sp, #20]
 80028d8:	4466      	add	r6, ip
 80028da:	428e      	cmp	r6, r1
 80028dc:	4189      	sbcs	r1, r1
 80028de:	46ac      	mov	ip, r5
 80028e0:	0412      	lsls	r2, r2, #16
 80028e2:	043c      	lsls	r4, r7, #16
 80028e4:	0c12      	lsrs	r2, r2, #16
 80028e6:	18a2      	adds	r2, r4, r2
 80028e8:	4462      	add	r2, ip
 80028ea:	4249      	negs	r1, r1
 80028ec:	1854      	adds	r4, r2, r1
 80028ee:	4446      	add	r6, r8
 80028f0:	46a4      	mov	ip, r4
 80028f2:	4546      	cmp	r6, r8
 80028f4:	41a4      	sbcs	r4, r4
 80028f6:	4682      	mov	sl, r0
 80028f8:	4264      	negs	r4, r4
 80028fa:	46a0      	mov	r8, r4
 80028fc:	42aa      	cmp	r2, r5
 80028fe:	4192      	sbcs	r2, r2
 8002900:	458c      	cmp	ip, r1
 8002902:	4189      	sbcs	r1, r1
 8002904:	44e2      	add	sl, ip
 8002906:	44d0      	add	r8, sl
 8002908:	4249      	negs	r1, r1
 800290a:	4252      	negs	r2, r2
 800290c:	430a      	orrs	r2, r1
 800290e:	45a0      	cmp	r8, r4
 8002910:	41a4      	sbcs	r4, r4
 8002912:	4582      	cmp	sl, r0
 8002914:	4189      	sbcs	r1, r1
 8002916:	4264      	negs	r4, r4
 8002918:	4249      	negs	r1, r1
 800291a:	430c      	orrs	r4, r1
 800291c:	4641      	mov	r1, r8
 800291e:	0c3f      	lsrs	r7, r7, #16
 8002920:	19d2      	adds	r2, r2, r7
 8002922:	1912      	adds	r2, r2, r4
 8002924:	0dcc      	lsrs	r4, r1, #23
 8002926:	9904      	ldr	r1, [sp, #16]
 8002928:	0270      	lsls	r0, r6, #9
 800292a:	4308      	orrs	r0, r1
 800292c:	1e41      	subs	r1, r0, #1
 800292e:	4188      	sbcs	r0, r1
 8002930:	4641      	mov	r1, r8
 8002932:	444a      	add	r2, r9
 8002934:	0df6      	lsrs	r6, r6, #23
 8002936:	0252      	lsls	r2, r2, #9
 8002938:	4330      	orrs	r0, r6
 800293a:	0249      	lsls	r1, r1, #9
 800293c:	4314      	orrs	r4, r2
 800293e:	4308      	orrs	r0, r1
 8002940:	01d2      	lsls	r2, r2, #7
 8002942:	d535      	bpl.n	80029b0 <__aeabi_dmul+0x514>
 8002944:	2201      	movs	r2, #1
 8002946:	0843      	lsrs	r3, r0, #1
 8002948:	4002      	ands	r2, r0
 800294a:	4313      	orrs	r3, r2
 800294c:	07e0      	lsls	r0, r4, #31
 800294e:	4318      	orrs	r0, r3
 8002950:	0864      	lsrs	r4, r4, #1
 8002952:	e634      	b.n	80025be <__aeabi_dmul+0x122>
 8002954:	9b00      	ldr	r3, [sp, #0]
 8002956:	46a2      	mov	sl, r4
 8002958:	469b      	mov	fp, r3
 800295a:	4681      	mov	r9, r0
 800295c:	2480      	movs	r4, #128	@ 0x80
 800295e:	4653      	mov	r3, sl
 8002960:	0324      	lsls	r4, r4, #12
 8002962:	431c      	orrs	r4, r3
 8002964:	0324      	lsls	r4, r4, #12
 8002966:	464a      	mov	r2, r9
 8002968:	4b2e      	ldr	r3, [pc, #184]	@ (8002a24 <__aeabi_dmul+0x588>)
 800296a:	0b24      	lsrs	r4, r4, #12
 800296c:	e5ec      	b.n	8002548 <__aeabi_dmul+0xac>
 800296e:	f000 fd75 	bl	800345c <__clzsi2>
 8002972:	2315      	movs	r3, #21
 8002974:	469c      	mov	ip, r3
 8002976:	4484      	add	ip, r0
 8002978:	0002      	movs	r2, r0
 800297a:	4663      	mov	r3, ip
 800297c:	3220      	adds	r2, #32
 800297e:	2b1c      	cmp	r3, #28
 8002980:	dc00      	bgt.n	8002984 <__aeabi_dmul+0x4e8>
 8002982:	e684      	b.n	800268e <__aeabi_dmul+0x1f2>
 8002984:	2300      	movs	r3, #0
 8002986:	4699      	mov	r9, r3
 8002988:	0023      	movs	r3, r4
 800298a:	3808      	subs	r0, #8
 800298c:	4083      	lsls	r3, r0
 800298e:	469a      	mov	sl, r3
 8002990:	e68e      	b.n	80026b0 <__aeabi_dmul+0x214>
 8002992:	f000 fd63 	bl	800345c <__clzsi2>
 8002996:	0002      	movs	r2, r0
 8002998:	0003      	movs	r3, r0
 800299a:	3215      	adds	r2, #21
 800299c:	3320      	adds	r3, #32
 800299e:	2a1c      	cmp	r2, #28
 80029a0:	dc00      	bgt.n	80029a4 <__aeabi_dmul+0x508>
 80029a2:	e64e      	b.n	8002642 <__aeabi_dmul+0x1a6>
 80029a4:	0002      	movs	r2, r0
 80029a6:	0034      	movs	r4, r6
 80029a8:	3a08      	subs	r2, #8
 80029aa:	2000      	movs	r0, #0
 80029ac:	4094      	lsls	r4, r2
 80029ae:	e652      	b.n	8002656 <__aeabi_dmul+0x1ba>
 80029b0:	9301      	str	r3, [sp, #4]
 80029b2:	e604      	b.n	80025be <__aeabi_dmul+0x122>
 80029b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a28 <__aeabi_dmul+0x58c>)
 80029b6:	0021      	movs	r1, r4
 80029b8:	469c      	mov	ip, r3
 80029ba:	0003      	movs	r3, r0
 80029bc:	9d01      	ldr	r5, [sp, #4]
 80029be:	40d3      	lsrs	r3, r2
 80029c0:	4465      	add	r5, ip
 80029c2:	40a9      	lsls	r1, r5
 80029c4:	4319      	orrs	r1, r3
 80029c6:	0003      	movs	r3, r0
 80029c8:	40ab      	lsls	r3, r5
 80029ca:	1e58      	subs	r0, r3, #1
 80029cc:	4183      	sbcs	r3, r0
 80029ce:	4319      	orrs	r1, r3
 80029d0:	0008      	movs	r0, r1
 80029d2:	40d4      	lsrs	r4, r2
 80029d4:	074b      	lsls	r3, r1, #29
 80029d6:	d009      	beq.n	80029ec <__aeabi_dmul+0x550>
 80029d8:	230f      	movs	r3, #15
 80029da:	400b      	ands	r3, r1
 80029dc:	2b04      	cmp	r3, #4
 80029de:	d005      	beq.n	80029ec <__aeabi_dmul+0x550>
 80029e0:	1d0b      	adds	r3, r1, #4
 80029e2:	428b      	cmp	r3, r1
 80029e4:	4180      	sbcs	r0, r0
 80029e6:	4240      	negs	r0, r0
 80029e8:	1824      	adds	r4, r4, r0
 80029ea:	0018      	movs	r0, r3
 80029ec:	0223      	lsls	r3, r4, #8
 80029ee:	d400      	bmi.n	80029f2 <__aeabi_dmul+0x556>
 80029f0:	e6d6      	b.n	80027a0 <__aeabi_dmul+0x304>
 80029f2:	2301      	movs	r3, #1
 80029f4:	2400      	movs	r4, #0
 80029f6:	2200      	movs	r2, #0
 80029f8:	e5a6      	b.n	8002548 <__aeabi_dmul+0xac>
 80029fa:	290f      	cmp	r1, #15
 80029fc:	d1aa      	bne.n	8002954 <__aeabi_dmul+0x4b8>
 80029fe:	2380      	movs	r3, #128	@ 0x80
 8002a00:	4652      	mov	r2, sl
 8002a02:	031b      	lsls	r3, r3, #12
 8002a04:	421a      	tst	r2, r3
 8002a06:	d0a9      	beq.n	800295c <__aeabi_dmul+0x4c0>
 8002a08:	421c      	tst	r4, r3
 8002a0a:	d1a7      	bne.n	800295c <__aeabi_dmul+0x4c0>
 8002a0c:	431c      	orrs	r4, r3
 8002a0e:	9b00      	ldr	r3, [sp, #0]
 8002a10:	0002      	movs	r2, r0
 8002a12:	469b      	mov	fp, r3
 8002a14:	4b03      	ldr	r3, [pc, #12]	@ (8002a24 <__aeabi_dmul+0x588>)
 8002a16:	e597      	b.n	8002548 <__aeabi_dmul+0xac>
 8002a18:	2400      	movs	r4, #0
 8002a1a:	e6c1      	b.n	80027a0 <__aeabi_dmul+0x304>
 8002a1c:	2400      	movs	r4, #0
 8002a1e:	4b01      	ldr	r3, [pc, #4]	@ (8002a24 <__aeabi_dmul+0x588>)
 8002a20:	0022      	movs	r2, r4
 8002a22:	e591      	b.n	8002548 <__aeabi_dmul+0xac>
 8002a24:	000007ff 	.word	0x000007ff
 8002a28:	0000041e 	.word	0x0000041e

08002a2c <__aeabi_dsub>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	464e      	mov	r6, r9
 8002a30:	4645      	mov	r5, r8
 8002a32:	46de      	mov	lr, fp
 8002a34:	4657      	mov	r7, sl
 8002a36:	b5e0      	push	{r5, r6, r7, lr}
 8002a38:	b085      	sub	sp, #20
 8002a3a:	9000      	str	r0, [sp, #0]
 8002a3c:	9101      	str	r1, [sp, #4]
 8002a3e:	030c      	lsls	r4, r1, #12
 8002a40:	004f      	lsls	r7, r1, #1
 8002a42:	0fce      	lsrs	r6, r1, #31
 8002a44:	0a61      	lsrs	r1, r4, #9
 8002a46:	9c00      	ldr	r4, [sp, #0]
 8002a48:	46b0      	mov	r8, r6
 8002a4a:	0f64      	lsrs	r4, r4, #29
 8002a4c:	430c      	orrs	r4, r1
 8002a4e:	9900      	ldr	r1, [sp, #0]
 8002a50:	0d7f      	lsrs	r7, r7, #21
 8002a52:	00c8      	lsls	r0, r1, #3
 8002a54:	0011      	movs	r1, r2
 8002a56:	001a      	movs	r2, r3
 8002a58:	031b      	lsls	r3, r3, #12
 8002a5a:	469c      	mov	ip, r3
 8002a5c:	9100      	str	r1, [sp, #0]
 8002a5e:	9201      	str	r2, [sp, #4]
 8002a60:	0051      	lsls	r1, r2, #1
 8002a62:	0d4b      	lsrs	r3, r1, #21
 8002a64:	4699      	mov	r9, r3
 8002a66:	9b01      	ldr	r3, [sp, #4]
 8002a68:	9d00      	ldr	r5, [sp, #0]
 8002a6a:	0fd9      	lsrs	r1, r3, #31
 8002a6c:	4663      	mov	r3, ip
 8002a6e:	0f6a      	lsrs	r2, r5, #29
 8002a70:	0a5b      	lsrs	r3, r3, #9
 8002a72:	4313      	orrs	r3, r2
 8002a74:	00ea      	lsls	r2, r5, #3
 8002a76:	4694      	mov	ip, r2
 8002a78:	4693      	mov	fp, r2
 8002a7a:	4ac1      	ldr	r2, [pc, #772]	@ (8002d80 <__aeabi_dsub+0x354>)
 8002a7c:	9003      	str	r0, [sp, #12]
 8002a7e:	9302      	str	r3, [sp, #8]
 8002a80:	4591      	cmp	r9, r2
 8002a82:	d100      	bne.n	8002a86 <__aeabi_dsub+0x5a>
 8002a84:	e0cd      	b.n	8002c22 <__aeabi_dsub+0x1f6>
 8002a86:	2501      	movs	r5, #1
 8002a88:	4069      	eors	r1, r5
 8002a8a:	464d      	mov	r5, r9
 8002a8c:	1b7d      	subs	r5, r7, r5
 8002a8e:	46aa      	mov	sl, r5
 8002a90:	428e      	cmp	r6, r1
 8002a92:	d100      	bne.n	8002a96 <__aeabi_dsub+0x6a>
 8002a94:	e080      	b.n	8002b98 <__aeabi_dsub+0x16c>
 8002a96:	2d00      	cmp	r5, #0
 8002a98:	dc00      	bgt.n	8002a9c <__aeabi_dsub+0x70>
 8002a9a:	e335      	b.n	8003108 <__aeabi_dsub+0x6dc>
 8002a9c:	4649      	mov	r1, r9
 8002a9e:	2900      	cmp	r1, #0
 8002aa0:	d100      	bne.n	8002aa4 <__aeabi_dsub+0x78>
 8002aa2:	e0df      	b.n	8002c64 <__aeabi_dsub+0x238>
 8002aa4:	4297      	cmp	r7, r2
 8002aa6:	d100      	bne.n	8002aaa <__aeabi_dsub+0x7e>
 8002aa8:	e194      	b.n	8002dd4 <__aeabi_dsub+0x3a8>
 8002aaa:	4652      	mov	r2, sl
 8002aac:	2501      	movs	r5, #1
 8002aae:	2a38      	cmp	r2, #56	@ 0x38
 8002ab0:	dc19      	bgt.n	8002ae6 <__aeabi_dsub+0xba>
 8002ab2:	2280      	movs	r2, #128	@ 0x80
 8002ab4:	9b02      	ldr	r3, [sp, #8]
 8002ab6:	0412      	lsls	r2, r2, #16
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	9302      	str	r3, [sp, #8]
 8002abc:	4652      	mov	r2, sl
 8002abe:	2a1f      	cmp	r2, #31
 8002ac0:	dd00      	ble.n	8002ac4 <__aeabi_dsub+0x98>
 8002ac2:	e1e3      	b.n	8002e8c <__aeabi_dsub+0x460>
 8002ac4:	4653      	mov	r3, sl
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	4661      	mov	r1, ip
 8002aca:	9d02      	ldr	r5, [sp, #8]
 8002acc:	1ad2      	subs	r2, r2, r3
 8002ace:	4095      	lsls	r5, r2
 8002ad0:	40d9      	lsrs	r1, r3
 8002ad2:	430d      	orrs	r5, r1
 8002ad4:	4661      	mov	r1, ip
 8002ad6:	4091      	lsls	r1, r2
 8002ad8:	000a      	movs	r2, r1
 8002ada:	1e51      	subs	r1, r2, #1
 8002adc:	418a      	sbcs	r2, r1
 8002ade:	4315      	orrs	r5, r2
 8002ae0:	9a02      	ldr	r2, [sp, #8]
 8002ae2:	40da      	lsrs	r2, r3
 8002ae4:	1aa4      	subs	r4, r4, r2
 8002ae6:	1b45      	subs	r5, r0, r5
 8002ae8:	42a8      	cmp	r0, r5
 8002aea:	4180      	sbcs	r0, r0
 8002aec:	4240      	negs	r0, r0
 8002aee:	1a24      	subs	r4, r4, r0
 8002af0:	0223      	lsls	r3, r4, #8
 8002af2:	d400      	bmi.n	8002af6 <__aeabi_dsub+0xca>
 8002af4:	e13d      	b.n	8002d72 <__aeabi_dsub+0x346>
 8002af6:	0264      	lsls	r4, r4, #9
 8002af8:	0a64      	lsrs	r4, r4, #9
 8002afa:	2c00      	cmp	r4, #0
 8002afc:	d100      	bne.n	8002b00 <__aeabi_dsub+0xd4>
 8002afe:	e147      	b.n	8002d90 <__aeabi_dsub+0x364>
 8002b00:	0020      	movs	r0, r4
 8002b02:	f000 fcab 	bl	800345c <__clzsi2>
 8002b06:	0003      	movs	r3, r0
 8002b08:	3b08      	subs	r3, #8
 8002b0a:	2120      	movs	r1, #32
 8002b0c:	0028      	movs	r0, r5
 8002b0e:	1aca      	subs	r2, r1, r3
 8002b10:	40d0      	lsrs	r0, r2
 8002b12:	409c      	lsls	r4, r3
 8002b14:	0002      	movs	r2, r0
 8002b16:	409d      	lsls	r5, r3
 8002b18:	4322      	orrs	r2, r4
 8002b1a:	429f      	cmp	r7, r3
 8002b1c:	dd00      	ble.n	8002b20 <__aeabi_dsub+0xf4>
 8002b1e:	e177      	b.n	8002e10 <__aeabi_dsub+0x3e4>
 8002b20:	1bd8      	subs	r0, r3, r7
 8002b22:	3001      	adds	r0, #1
 8002b24:	1a09      	subs	r1, r1, r0
 8002b26:	002c      	movs	r4, r5
 8002b28:	408d      	lsls	r5, r1
 8002b2a:	40c4      	lsrs	r4, r0
 8002b2c:	1e6b      	subs	r3, r5, #1
 8002b2e:	419d      	sbcs	r5, r3
 8002b30:	0013      	movs	r3, r2
 8002b32:	40c2      	lsrs	r2, r0
 8002b34:	408b      	lsls	r3, r1
 8002b36:	4325      	orrs	r5, r4
 8002b38:	2700      	movs	r7, #0
 8002b3a:	0014      	movs	r4, r2
 8002b3c:	431d      	orrs	r5, r3
 8002b3e:	076b      	lsls	r3, r5, #29
 8002b40:	d009      	beq.n	8002b56 <__aeabi_dsub+0x12a>
 8002b42:	230f      	movs	r3, #15
 8002b44:	402b      	ands	r3, r5
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d005      	beq.n	8002b56 <__aeabi_dsub+0x12a>
 8002b4a:	1d2b      	adds	r3, r5, #4
 8002b4c:	42ab      	cmp	r3, r5
 8002b4e:	41ad      	sbcs	r5, r5
 8002b50:	426d      	negs	r5, r5
 8002b52:	1964      	adds	r4, r4, r5
 8002b54:	001d      	movs	r5, r3
 8002b56:	0223      	lsls	r3, r4, #8
 8002b58:	d400      	bmi.n	8002b5c <__aeabi_dsub+0x130>
 8002b5a:	e140      	b.n	8002dde <__aeabi_dsub+0x3b2>
 8002b5c:	4a88      	ldr	r2, [pc, #544]	@ (8002d80 <__aeabi_dsub+0x354>)
 8002b5e:	3701      	adds	r7, #1
 8002b60:	4297      	cmp	r7, r2
 8002b62:	d100      	bne.n	8002b66 <__aeabi_dsub+0x13a>
 8002b64:	e101      	b.n	8002d6a <__aeabi_dsub+0x33e>
 8002b66:	2601      	movs	r6, #1
 8002b68:	4643      	mov	r3, r8
 8002b6a:	4986      	ldr	r1, [pc, #536]	@ (8002d84 <__aeabi_dsub+0x358>)
 8002b6c:	08ed      	lsrs	r5, r5, #3
 8002b6e:	4021      	ands	r1, r4
 8002b70:	074a      	lsls	r2, r1, #29
 8002b72:	432a      	orrs	r2, r5
 8002b74:	057c      	lsls	r4, r7, #21
 8002b76:	024d      	lsls	r5, r1, #9
 8002b78:	0b2d      	lsrs	r5, r5, #12
 8002b7a:	0d64      	lsrs	r4, r4, #21
 8002b7c:	401e      	ands	r6, r3
 8002b7e:	0524      	lsls	r4, r4, #20
 8002b80:	432c      	orrs	r4, r5
 8002b82:	07f6      	lsls	r6, r6, #31
 8002b84:	4334      	orrs	r4, r6
 8002b86:	0010      	movs	r0, r2
 8002b88:	0021      	movs	r1, r4
 8002b8a:	b005      	add	sp, #20
 8002b8c:	bcf0      	pop	{r4, r5, r6, r7}
 8002b8e:	46bb      	mov	fp, r7
 8002b90:	46b2      	mov	sl, r6
 8002b92:	46a9      	mov	r9, r5
 8002b94:	46a0      	mov	r8, r4
 8002b96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b98:	2d00      	cmp	r5, #0
 8002b9a:	dc00      	bgt.n	8002b9e <__aeabi_dsub+0x172>
 8002b9c:	e2d0      	b.n	8003140 <__aeabi_dsub+0x714>
 8002b9e:	4649      	mov	r1, r9
 8002ba0:	2900      	cmp	r1, #0
 8002ba2:	d000      	beq.n	8002ba6 <__aeabi_dsub+0x17a>
 8002ba4:	e0d4      	b.n	8002d50 <__aeabi_dsub+0x324>
 8002ba6:	4661      	mov	r1, ip
 8002ba8:	9b02      	ldr	r3, [sp, #8]
 8002baa:	4319      	orrs	r1, r3
 8002bac:	d100      	bne.n	8002bb0 <__aeabi_dsub+0x184>
 8002bae:	e12b      	b.n	8002e08 <__aeabi_dsub+0x3dc>
 8002bb0:	1e69      	subs	r1, r5, #1
 8002bb2:	2d01      	cmp	r5, #1
 8002bb4:	d100      	bne.n	8002bb8 <__aeabi_dsub+0x18c>
 8002bb6:	e1d9      	b.n	8002f6c <__aeabi_dsub+0x540>
 8002bb8:	4295      	cmp	r5, r2
 8002bba:	d100      	bne.n	8002bbe <__aeabi_dsub+0x192>
 8002bbc:	e10a      	b.n	8002dd4 <__aeabi_dsub+0x3a8>
 8002bbe:	2501      	movs	r5, #1
 8002bc0:	2938      	cmp	r1, #56	@ 0x38
 8002bc2:	dc17      	bgt.n	8002bf4 <__aeabi_dsub+0x1c8>
 8002bc4:	468a      	mov	sl, r1
 8002bc6:	4653      	mov	r3, sl
 8002bc8:	2b1f      	cmp	r3, #31
 8002bca:	dd00      	ble.n	8002bce <__aeabi_dsub+0x1a2>
 8002bcc:	e1e7      	b.n	8002f9e <__aeabi_dsub+0x572>
 8002bce:	2220      	movs	r2, #32
 8002bd0:	1ad2      	subs	r2, r2, r3
 8002bd2:	9b02      	ldr	r3, [sp, #8]
 8002bd4:	4661      	mov	r1, ip
 8002bd6:	4093      	lsls	r3, r2
 8002bd8:	001d      	movs	r5, r3
 8002bda:	4653      	mov	r3, sl
 8002bdc:	40d9      	lsrs	r1, r3
 8002bde:	4663      	mov	r3, ip
 8002be0:	4093      	lsls	r3, r2
 8002be2:	001a      	movs	r2, r3
 8002be4:	430d      	orrs	r5, r1
 8002be6:	1e51      	subs	r1, r2, #1
 8002be8:	418a      	sbcs	r2, r1
 8002bea:	4653      	mov	r3, sl
 8002bec:	4315      	orrs	r5, r2
 8002bee:	9a02      	ldr	r2, [sp, #8]
 8002bf0:	40da      	lsrs	r2, r3
 8002bf2:	18a4      	adds	r4, r4, r2
 8002bf4:	182d      	adds	r5, r5, r0
 8002bf6:	4285      	cmp	r5, r0
 8002bf8:	4180      	sbcs	r0, r0
 8002bfa:	4240      	negs	r0, r0
 8002bfc:	1824      	adds	r4, r4, r0
 8002bfe:	0223      	lsls	r3, r4, #8
 8002c00:	d400      	bmi.n	8002c04 <__aeabi_dsub+0x1d8>
 8002c02:	e0b6      	b.n	8002d72 <__aeabi_dsub+0x346>
 8002c04:	4b5e      	ldr	r3, [pc, #376]	@ (8002d80 <__aeabi_dsub+0x354>)
 8002c06:	3701      	adds	r7, #1
 8002c08:	429f      	cmp	r7, r3
 8002c0a:	d100      	bne.n	8002c0e <__aeabi_dsub+0x1e2>
 8002c0c:	e0ad      	b.n	8002d6a <__aeabi_dsub+0x33e>
 8002c0e:	2101      	movs	r1, #1
 8002c10:	4b5c      	ldr	r3, [pc, #368]	@ (8002d84 <__aeabi_dsub+0x358>)
 8002c12:	086a      	lsrs	r2, r5, #1
 8002c14:	401c      	ands	r4, r3
 8002c16:	4029      	ands	r1, r5
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	07e5      	lsls	r5, r4, #31
 8002c1c:	4315      	orrs	r5, r2
 8002c1e:	0864      	lsrs	r4, r4, #1
 8002c20:	e78d      	b.n	8002b3e <__aeabi_dsub+0x112>
 8002c22:	4a59      	ldr	r2, [pc, #356]	@ (8002d88 <__aeabi_dsub+0x35c>)
 8002c24:	9b02      	ldr	r3, [sp, #8]
 8002c26:	4692      	mov	sl, r2
 8002c28:	4662      	mov	r2, ip
 8002c2a:	44ba      	add	sl, r7
 8002c2c:	431a      	orrs	r2, r3
 8002c2e:	d02c      	beq.n	8002c8a <__aeabi_dsub+0x25e>
 8002c30:	428e      	cmp	r6, r1
 8002c32:	d02e      	beq.n	8002c92 <__aeabi_dsub+0x266>
 8002c34:	4652      	mov	r2, sl
 8002c36:	2a00      	cmp	r2, #0
 8002c38:	d060      	beq.n	8002cfc <__aeabi_dsub+0x2d0>
 8002c3a:	2f00      	cmp	r7, #0
 8002c3c:	d100      	bne.n	8002c40 <__aeabi_dsub+0x214>
 8002c3e:	e0db      	b.n	8002df8 <__aeabi_dsub+0x3cc>
 8002c40:	4663      	mov	r3, ip
 8002c42:	000e      	movs	r6, r1
 8002c44:	9c02      	ldr	r4, [sp, #8]
 8002c46:	08d8      	lsrs	r0, r3, #3
 8002c48:	0762      	lsls	r2, r4, #29
 8002c4a:	4302      	orrs	r2, r0
 8002c4c:	08e4      	lsrs	r4, r4, #3
 8002c4e:	0013      	movs	r3, r2
 8002c50:	4323      	orrs	r3, r4
 8002c52:	d100      	bne.n	8002c56 <__aeabi_dsub+0x22a>
 8002c54:	e254      	b.n	8003100 <__aeabi_dsub+0x6d4>
 8002c56:	2580      	movs	r5, #128	@ 0x80
 8002c58:	032d      	lsls	r5, r5, #12
 8002c5a:	4325      	orrs	r5, r4
 8002c5c:	032d      	lsls	r5, r5, #12
 8002c5e:	4c48      	ldr	r4, [pc, #288]	@ (8002d80 <__aeabi_dsub+0x354>)
 8002c60:	0b2d      	lsrs	r5, r5, #12
 8002c62:	e78c      	b.n	8002b7e <__aeabi_dsub+0x152>
 8002c64:	4661      	mov	r1, ip
 8002c66:	9b02      	ldr	r3, [sp, #8]
 8002c68:	4319      	orrs	r1, r3
 8002c6a:	d100      	bne.n	8002c6e <__aeabi_dsub+0x242>
 8002c6c:	e0cc      	b.n	8002e08 <__aeabi_dsub+0x3dc>
 8002c6e:	0029      	movs	r1, r5
 8002c70:	3901      	subs	r1, #1
 8002c72:	2d01      	cmp	r5, #1
 8002c74:	d100      	bne.n	8002c78 <__aeabi_dsub+0x24c>
 8002c76:	e188      	b.n	8002f8a <__aeabi_dsub+0x55e>
 8002c78:	4295      	cmp	r5, r2
 8002c7a:	d100      	bne.n	8002c7e <__aeabi_dsub+0x252>
 8002c7c:	e0aa      	b.n	8002dd4 <__aeabi_dsub+0x3a8>
 8002c7e:	2501      	movs	r5, #1
 8002c80:	2938      	cmp	r1, #56	@ 0x38
 8002c82:	dd00      	ble.n	8002c86 <__aeabi_dsub+0x25a>
 8002c84:	e72f      	b.n	8002ae6 <__aeabi_dsub+0xba>
 8002c86:	468a      	mov	sl, r1
 8002c88:	e718      	b.n	8002abc <__aeabi_dsub+0x90>
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	4051      	eors	r1, r2
 8002c8e:	428e      	cmp	r6, r1
 8002c90:	d1d0      	bne.n	8002c34 <__aeabi_dsub+0x208>
 8002c92:	4653      	mov	r3, sl
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d100      	bne.n	8002c9a <__aeabi_dsub+0x26e>
 8002c98:	e0be      	b.n	8002e18 <__aeabi_dsub+0x3ec>
 8002c9a:	2f00      	cmp	r7, #0
 8002c9c:	d000      	beq.n	8002ca0 <__aeabi_dsub+0x274>
 8002c9e:	e138      	b.n	8002f12 <__aeabi_dsub+0x4e6>
 8002ca0:	46ca      	mov	sl, r9
 8002ca2:	0022      	movs	r2, r4
 8002ca4:	4302      	orrs	r2, r0
 8002ca6:	d100      	bne.n	8002caa <__aeabi_dsub+0x27e>
 8002ca8:	e1e2      	b.n	8003070 <__aeabi_dsub+0x644>
 8002caa:	4653      	mov	r3, sl
 8002cac:	1e59      	subs	r1, r3, #1
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d100      	bne.n	8002cb4 <__aeabi_dsub+0x288>
 8002cb2:	e20d      	b.n	80030d0 <__aeabi_dsub+0x6a4>
 8002cb4:	4a32      	ldr	r2, [pc, #200]	@ (8002d80 <__aeabi_dsub+0x354>)
 8002cb6:	4592      	cmp	sl, r2
 8002cb8:	d100      	bne.n	8002cbc <__aeabi_dsub+0x290>
 8002cba:	e1d2      	b.n	8003062 <__aeabi_dsub+0x636>
 8002cbc:	2701      	movs	r7, #1
 8002cbe:	2938      	cmp	r1, #56	@ 0x38
 8002cc0:	dc13      	bgt.n	8002cea <__aeabi_dsub+0x2be>
 8002cc2:	291f      	cmp	r1, #31
 8002cc4:	dd00      	ble.n	8002cc8 <__aeabi_dsub+0x29c>
 8002cc6:	e1ee      	b.n	80030a6 <__aeabi_dsub+0x67a>
 8002cc8:	2220      	movs	r2, #32
 8002cca:	9b02      	ldr	r3, [sp, #8]
 8002ccc:	1a52      	subs	r2, r2, r1
 8002cce:	0025      	movs	r5, r4
 8002cd0:	0007      	movs	r7, r0
 8002cd2:	469a      	mov	sl, r3
 8002cd4:	40cc      	lsrs	r4, r1
 8002cd6:	4090      	lsls	r0, r2
 8002cd8:	4095      	lsls	r5, r2
 8002cda:	40cf      	lsrs	r7, r1
 8002cdc:	44a2      	add	sl, r4
 8002cde:	1e42      	subs	r2, r0, #1
 8002ce0:	4190      	sbcs	r0, r2
 8002ce2:	4653      	mov	r3, sl
 8002ce4:	432f      	orrs	r7, r5
 8002ce6:	4307      	orrs	r7, r0
 8002ce8:	9302      	str	r3, [sp, #8]
 8002cea:	003d      	movs	r5, r7
 8002cec:	4465      	add	r5, ip
 8002cee:	4565      	cmp	r5, ip
 8002cf0:	4192      	sbcs	r2, r2
 8002cf2:	9b02      	ldr	r3, [sp, #8]
 8002cf4:	4252      	negs	r2, r2
 8002cf6:	464f      	mov	r7, r9
 8002cf8:	18d4      	adds	r4, r2, r3
 8002cfa:	e780      	b.n	8002bfe <__aeabi_dsub+0x1d2>
 8002cfc:	4a23      	ldr	r2, [pc, #140]	@ (8002d8c <__aeabi_dsub+0x360>)
 8002cfe:	1c7d      	adds	r5, r7, #1
 8002d00:	4215      	tst	r5, r2
 8002d02:	d000      	beq.n	8002d06 <__aeabi_dsub+0x2da>
 8002d04:	e0aa      	b.n	8002e5c <__aeabi_dsub+0x430>
 8002d06:	4662      	mov	r2, ip
 8002d08:	0025      	movs	r5, r4
 8002d0a:	9b02      	ldr	r3, [sp, #8]
 8002d0c:	4305      	orrs	r5, r0
 8002d0e:	431a      	orrs	r2, r3
 8002d10:	2f00      	cmp	r7, #0
 8002d12:	d000      	beq.n	8002d16 <__aeabi_dsub+0x2ea>
 8002d14:	e0f5      	b.n	8002f02 <__aeabi_dsub+0x4d6>
 8002d16:	2d00      	cmp	r5, #0
 8002d18:	d100      	bne.n	8002d1c <__aeabi_dsub+0x2f0>
 8002d1a:	e16b      	b.n	8002ff4 <__aeabi_dsub+0x5c8>
 8002d1c:	2a00      	cmp	r2, #0
 8002d1e:	d100      	bne.n	8002d22 <__aeabi_dsub+0x2f6>
 8002d20:	e152      	b.n	8002fc8 <__aeabi_dsub+0x59c>
 8002d22:	4663      	mov	r3, ip
 8002d24:	1ac5      	subs	r5, r0, r3
 8002d26:	9b02      	ldr	r3, [sp, #8]
 8002d28:	1ae2      	subs	r2, r4, r3
 8002d2a:	42a8      	cmp	r0, r5
 8002d2c:	419b      	sbcs	r3, r3
 8002d2e:	425b      	negs	r3, r3
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	021a      	lsls	r2, r3, #8
 8002d34:	d400      	bmi.n	8002d38 <__aeabi_dsub+0x30c>
 8002d36:	e1d5      	b.n	80030e4 <__aeabi_dsub+0x6b8>
 8002d38:	4663      	mov	r3, ip
 8002d3a:	1a1d      	subs	r5, r3, r0
 8002d3c:	45ac      	cmp	ip, r5
 8002d3e:	4192      	sbcs	r2, r2
 8002d40:	2601      	movs	r6, #1
 8002d42:	9b02      	ldr	r3, [sp, #8]
 8002d44:	4252      	negs	r2, r2
 8002d46:	1b1c      	subs	r4, r3, r4
 8002d48:	4688      	mov	r8, r1
 8002d4a:	1aa4      	subs	r4, r4, r2
 8002d4c:	400e      	ands	r6, r1
 8002d4e:	e6f6      	b.n	8002b3e <__aeabi_dsub+0x112>
 8002d50:	4297      	cmp	r7, r2
 8002d52:	d03f      	beq.n	8002dd4 <__aeabi_dsub+0x3a8>
 8002d54:	4652      	mov	r2, sl
 8002d56:	2501      	movs	r5, #1
 8002d58:	2a38      	cmp	r2, #56	@ 0x38
 8002d5a:	dd00      	ble.n	8002d5e <__aeabi_dsub+0x332>
 8002d5c:	e74a      	b.n	8002bf4 <__aeabi_dsub+0x1c8>
 8002d5e:	2280      	movs	r2, #128	@ 0x80
 8002d60:	9b02      	ldr	r3, [sp, #8]
 8002d62:	0412      	lsls	r2, r2, #16
 8002d64:	4313      	orrs	r3, r2
 8002d66:	9302      	str	r3, [sp, #8]
 8002d68:	e72d      	b.n	8002bc6 <__aeabi_dsub+0x19a>
 8002d6a:	003c      	movs	r4, r7
 8002d6c:	2500      	movs	r5, #0
 8002d6e:	2200      	movs	r2, #0
 8002d70:	e705      	b.n	8002b7e <__aeabi_dsub+0x152>
 8002d72:	2307      	movs	r3, #7
 8002d74:	402b      	ands	r3, r5
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d000      	beq.n	8002d7c <__aeabi_dsub+0x350>
 8002d7a:	e6e2      	b.n	8002b42 <__aeabi_dsub+0x116>
 8002d7c:	e06b      	b.n	8002e56 <__aeabi_dsub+0x42a>
 8002d7e:	46c0      	nop			@ (mov r8, r8)
 8002d80:	000007ff 	.word	0x000007ff
 8002d84:	ff7fffff 	.word	0xff7fffff
 8002d88:	fffff801 	.word	0xfffff801
 8002d8c:	000007fe 	.word	0x000007fe
 8002d90:	0028      	movs	r0, r5
 8002d92:	f000 fb63 	bl	800345c <__clzsi2>
 8002d96:	0003      	movs	r3, r0
 8002d98:	3318      	adds	r3, #24
 8002d9a:	2b1f      	cmp	r3, #31
 8002d9c:	dc00      	bgt.n	8002da0 <__aeabi_dsub+0x374>
 8002d9e:	e6b4      	b.n	8002b0a <__aeabi_dsub+0xde>
 8002da0:	002a      	movs	r2, r5
 8002da2:	3808      	subs	r0, #8
 8002da4:	4082      	lsls	r2, r0
 8002da6:	429f      	cmp	r7, r3
 8002da8:	dd00      	ble.n	8002dac <__aeabi_dsub+0x380>
 8002daa:	e0b9      	b.n	8002f20 <__aeabi_dsub+0x4f4>
 8002dac:	1bdb      	subs	r3, r3, r7
 8002dae:	1c58      	adds	r0, r3, #1
 8002db0:	281f      	cmp	r0, #31
 8002db2:	dc00      	bgt.n	8002db6 <__aeabi_dsub+0x38a>
 8002db4:	e1a0      	b.n	80030f8 <__aeabi_dsub+0x6cc>
 8002db6:	0015      	movs	r5, r2
 8002db8:	3b1f      	subs	r3, #31
 8002dba:	40dd      	lsrs	r5, r3
 8002dbc:	2820      	cmp	r0, #32
 8002dbe:	d005      	beq.n	8002dcc <__aeabi_dsub+0x3a0>
 8002dc0:	2340      	movs	r3, #64	@ 0x40
 8002dc2:	1a1b      	subs	r3, r3, r0
 8002dc4:	409a      	lsls	r2, r3
 8002dc6:	1e53      	subs	r3, r2, #1
 8002dc8:	419a      	sbcs	r2, r3
 8002dca:	4315      	orrs	r5, r2
 8002dcc:	2307      	movs	r3, #7
 8002dce:	2700      	movs	r7, #0
 8002dd0:	402b      	ands	r3, r5
 8002dd2:	e7d0      	b.n	8002d76 <__aeabi_dsub+0x34a>
 8002dd4:	08c0      	lsrs	r0, r0, #3
 8002dd6:	0762      	lsls	r2, r4, #29
 8002dd8:	4302      	orrs	r2, r0
 8002dda:	08e4      	lsrs	r4, r4, #3
 8002ddc:	e737      	b.n	8002c4e <__aeabi_dsub+0x222>
 8002dde:	08ea      	lsrs	r2, r5, #3
 8002de0:	0763      	lsls	r3, r4, #29
 8002de2:	431a      	orrs	r2, r3
 8002de4:	4bd3      	ldr	r3, [pc, #844]	@ (8003134 <__aeabi_dsub+0x708>)
 8002de6:	08e4      	lsrs	r4, r4, #3
 8002de8:	429f      	cmp	r7, r3
 8002dea:	d100      	bne.n	8002dee <__aeabi_dsub+0x3c2>
 8002dec:	e72f      	b.n	8002c4e <__aeabi_dsub+0x222>
 8002dee:	0324      	lsls	r4, r4, #12
 8002df0:	0b25      	lsrs	r5, r4, #12
 8002df2:	057c      	lsls	r4, r7, #21
 8002df4:	0d64      	lsrs	r4, r4, #21
 8002df6:	e6c2      	b.n	8002b7e <__aeabi_dsub+0x152>
 8002df8:	46ca      	mov	sl, r9
 8002dfa:	0022      	movs	r2, r4
 8002dfc:	4302      	orrs	r2, r0
 8002dfe:	d158      	bne.n	8002eb2 <__aeabi_dsub+0x486>
 8002e00:	4663      	mov	r3, ip
 8002e02:	000e      	movs	r6, r1
 8002e04:	9c02      	ldr	r4, [sp, #8]
 8002e06:	9303      	str	r3, [sp, #12]
 8002e08:	9b03      	ldr	r3, [sp, #12]
 8002e0a:	4657      	mov	r7, sl
 8002e0c:	08da      	lsrs	r2, r3, #3
 8002e0e:	e7e7      	b.n	8002de0 <__aeabi_dsub+0x3b4>
 8002e10:	4cc9      	ldr	r4, [pc, #804]	@ (8003138 <__aeabi_dsub+0x70c>)
 8002e12:	1aff      	subs	r7, r7, r3
 8002e14:	4014      	ands	r4, r2
 8002e16:	e692      	b.n	8002b3e <__aeabi_dsub+0x112>
 8002e18:	4dc8      	ldr	r5, [pc, #800]	@ (800313c <__aeabi_dsub+0x710>)
 8002e1a:	1c7a      	adds	r2, r7, #1
 8002e1c:	422a      	tst	r2, r5
 8002e1e:	d000      	beq.n	8002e22 <__aeabi_dsub+0x3f6>
 8002e20:	e084      	b.n	8002f2c <__aeabi_dsub+0x500>
 8002e22:	0022      	movs	r2, r4
 8002e24:	4302      	orrs	r2, r0
 8002e26:	2f00      	cmp	r7, #0
 8002e28:	d000      	beq.n	8002e2c <__aeabi_dsub+0x400>
 8002e2a:	e0ef      	b.n	800300c <__aeabi_dsub+0x5e0>
 8002e2c:	2a00      	cmp	r2, #0
 8002e2e:	d100      	bne.n	8002e32 <__aeabi_dsub+0x406>
 8002e30:	e0e5      	b.n	8002ffe <__aeabi_dsub+0x5d2>
 8002e32:	4662      	mov	r2, ip
 8002e34:	9902      	ldr	r1, [sp, #8]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	d100      	bne.n	8002e3c <__aeabi_dsub+0x410>
 8002e3a:	e0c5      	b.n	8002fc8 <__aeabi_dsub+0x59c>
 8002e3c:	4663      	mov	r3, ip
 8002e3e:	18c5      	adds	r5, r0, r3
 8002e40:	468c      	mov	ip, r1
 8002e42:	4285      	cmp	r5, r0
 8002e44:	4180      	sbcs	r0, r0
 8002e46:	4464      	add	r4, ip
 8002e48:	4240      	negs	r0, r0
 8002e4a:	1824      	adds	r4, r4, r0
 8002e4c:	0223      	lsls	r3, r4, #8
 8002e4e:	d502      	bpl.n	8002e56 <__aeabi_dsub+0x42a>
 8002e50:	4bb9      	ldr	r3, [pc, #740]	@ (8003138 <__aeabi_dsub+0x70c>)
 8002e52:	3701      	adds	r7, #1
 8002e54:	401c      	ands	r4, r3
 8002e56:	46ba      	mov	sl, r7
 8002e58:	9503      	str	r5, [sp, #12]
 8002e5a:	e7d5      	b.n	8002e08 <__aeabi_dsub+0x3dc>
 8002e5c:	4662      	mov	r2, ip
 8002e5e:	1a85      	subs	r5, r0, r2
 8002e60:	42a8      	cmp	r0, r5
 8002e62:	4192      	sbcs	r2, r2
 8002e64:	4252      	negs	r2, r2
 8002e66:	4691      	mov	r9, r2
 8002e68:	9b02      	ldr	r3, [sp, #8]
 8002e6a:	1ae3      	subs	r3, r4, r3
 8002e6c:	001a      	movs	r2, r3
 8002e6e:	464b      	mov	r3, r9
 8002e70:	1ad2      	subs	r2, r2, r3
 8002e72:	0013      	movs	r3, r2
 8002e74:	4691      	mov	r9, r2
 8002e76:	021a      	lsls	r2, r3, #8
 8002e78:	d46c      	bmi.n	8002f54 <__aeabi_dsub+0x528>
 8002e7a:	464a      	mov	r2, r9
 8002e7c:	464c      	mov	r4, r9
 8002e7e:	432a      	orrs	r2, r5
 8002e80:	d000      	beq.n	8002e84 <__aeabi_dsub+0x458>
 8002e82:	e63a      	b.n	8002afa <__aeabi_dsub+0xce>
 8002e84:	2600      	movs	r6, #0
 8002e86:	2400      	movs	r4, #0
 8002e88:	2500      	movs	r5, #0
 8002e8a:	e678      	b.n	8002b7e <__aeabi_dsub+0x152>
 8002e8c:	9902      	ldr	r1, [sp, #8]
 8002e8e:	4653      	mov	r3, sl
 8002e90:	000d      	movs	r5, r1
 8002e92:	3a20      	subs	r2, #32
 8002e94:	40d5      	lsrs	r5, r2
 8002e96:	2b20      	cmp	r3, #32
 8002e98:	d006      	beq.n	8002ea8 <__aeabi_dsub+0x47c>
 8002e9a:	2240      	movs	r2, #64	@ 0x40
 8002e9c:	1ad2      	subs	r2, r2, r3
 8002e9e:	000b      	movs	r3, r1
 8002ea0:	4093      	lsls	r3, r2
 8002ea2:	4662      	mov	r2, ip
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	4693      	mov	fp, r2
 8002ea8:	465b      	mov	r3, fp
 8002eaa:	1e5a      	subs	r2, r3, #1
 8002eac:	4193      	sbcs	r3, r2
 8002eae:	431d      	orrs	r5, r3
 8002eb0:	e619      	b.n	8002ae6 <__aeabi_dsub+0xba>
 8002eb2:	4653      	mov	r3, sl
 8002eb4:	1e5a      	subs	r2, r3, #1
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d100      	bne.n	8002ebc <__aeabi_dsub+0x490>
 8002eba:	e0c6      	b.n	800304a <__aeabi_dsub+0x61e>
 8002ebc:	4e9d      	ldr	r6, [pc, #628]	@ (8003134 <__aeabi_dsub+0x708>)
 8002ebe:	45b2      	cmp	sl, r6
 8002ec0:	d100      	bne.n	8002ec4 <__aeabi_dsub+0x498>
 8002ec2:	e6bd      	b.n	8002c40 <__aeabi_dsub+0x214>
 8002ec4:	4688      	mov	r8, r1
 8002ec6:	000e      	movs	r6, r1
 8002ec8:	2501      	movs	r5, #1
 8002eca:	2a38      	cmp	r2, #56	@ 0x38
 8002ecc:	dc10      	bgt.n	8002ef0 <__aeabi_dsub+0x4c4>
 8002ece:	2a1f      	cmp	r2, #31
 8002ed0:	dc7f      	bgt.n	8002fd2 <__aeabi_dsub+0x5a6>
 8002ed2:	2120      	movs	r1, #32
 8002ed4:	0025      	movs	r5, r4
 8002ed6:	1a89      	subs	r1, r1, r2
 8002ed8:	0007      	movs	r7, r0
 8002eda:	4088      	lsls	r0, r1
 8002edc:	408d      	lsls	r5, r1
 8002ede:	40d7      	lsrs	r7, r2
 8002ee0:	40d4      	lsrs	r4, r2
 8002ee2:	1e41      	subs	r1, r0, #1
 8002ee4:	4188      	sbcs	r0, r1
 8002ee6:	9b02      	ldr	r3, [sp, #8]
 8002ee8:	433d      	orrs	r5, r7
 8002eea:	1b1b      	subs	r3, r3, r4
 8002eec:	4305      	orrs	r5, r0
 8002eee:	9302      	str	r3, [sp, #8]
 8002ef0:	4662      	mov	r2, ip
 8002ef2:	1b55      	subs	r5, r2, r5
 8002ef4:	45ac      	cmp	ip, r5
 8002ef6:	4192      	sbcs	r2, r2
 8002ef8:	9b02      	ldr	r3, [sp, #8]
 8002efa:	4252      	negs	r2, r2
 8002efc:	464f      	mov	r7, r9
 8002efe:	1a9c      	subs	r4, r3, r2
 8002f00:	e5f6      	b.n	8002af0 <__aeabi_dsub+0xc4>
 8002f02:	2d00      	cmp	r5, #0
 8002f04:	d000      	beq.n	8002f08 <__aeabi_dsub+0x4dc>
 8002f06:	e0b7      	b.n	8003078 <__aeabi_dsub+0x64c>
 8002f08:	2a00      	cmp	r2, #0
 8002f0a:	d100      	bne.n	8002f0e <__aeabi_dsub+0x4e2>
 8002f0c:	e0f0      	b.n	80030f0 <__aeabi_dsub+0x6c4>
 8002f0e:	2601      	movs	r6, #1
 8002f10:	400e      	ands	r6, r1
 8002f12:	4663      	mov	r3, ip
 8002f14:	9802      	ldr	r0, [sp, #8]
 8002f16:	08d9      	lsrs	r1, r3, #3
 8002f18:	0742      	lsls	r2, r0, #29
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	08c4      	lsrs	r4, r0, #3
 8002f1e:	e696      	b.n	8002c4e <__aeabi_dsub+0x222>
 8002f20:	4c85      	ldr	r4, [pc, #532]	@ (8003138 <__aeabi_dsub+0x70c>)
 8002f22:	1aff      	subs	r7, r7, r3
 8002f24:	4014      	ands	r4, r2
 8002f26:	0762      	lsls	r2, r4, #29
 8002f28:	08e4      	lsrs	r4, r4, #3
 8002f2a:	e760      	b.n	8002dee <__aeabi_dsub+0x3c2>
 8002f2c:	4981      	ldr	r1, [pc, #516]	@ (8003134 <__aeabi_dsub+0x708>)
 8002f2e:	428a      	cmp	r2, r1
 8002f30:	d100      	bne.n	8002f34 <__aeabi_dsub+0x508>
 8002f32:	e0c9      	b.n	80030c8 <__aeabi_dsub+0x69c>
 8002f34:	4663      	mov	r3, ip
 8002f36:	18c1      	adds	r1, r0, r3
 8002f38:	4281      	cmp	r1, r0
 8002f3a:	4180      	sbcs	r0, r0
 8002f3c:	9b02      	ldr	r3, [sp, #8]
 8002f3e:	4240      	negs	r0, r0
 8002f40:	18e3      	adds	r3, r4, r3
 8002f42:	181b      	adds	r3, r3, r0
 8002f44:	07dd      	lsls	r5, r3, #31
 8002f46:	085c      	lsrs	r4, r3, #1
 8002f48:	2307      	movs	r3, #7
 8002f4a:	0849      	lsrs	r1, r1, #1
 8002f4c:	430d      	orrs	r5, r1
 8002f4e:	0017      	movs	r7, r2
 8002f50:	402b      	ands	r3, r5
 8002f52:	e710      	b.n	8002d76 <__aeabi_dsub+0x34a>
 8002f54:	4663      	mov	r3, ip
 8002f56:	1a1d      	subs	r5, r3, r0
 8002f58:	45ac      	cmp	ip, r5
 8002f5a:	4192      	sbcs	r2, r2
 8002f5c:	2601      	movs	r6, #1
 8002f5e:	9b02      	ldr	r3, [sp, #8]
 8002f60:	4252      	negs	r2, r2
 8002f62:	1b1c      	subs	r4, r3, r4
 8002f64:	4688      	mov	r8, r1
 8002f66:	1aa4      	subs	r4, r4, r2
 8002f68:	400e      	ands	r6, r1
 8002f6a:	e5c6      	b.n	8002afa <__aeabi_dsub+0xce>
 8002f6c:	4663      	mov	r3, ip
 8002f6e:	18c5      	adds	r5, r0, r3
 8002f70:	9b02      	ldr	r3, [sp, #8]
 8002f72:	4285      	cmp	r5, r0
 8002f74:	4180      	sbcs	r0, r0
 8002f76:	469c      	mov	ip, r3
 8002f78:	4240      	negs	r0, r0
 8002f7a:	4464      	add	r4, ip
 8002f7c:	1824      	adds	r4, r4, r0
 8002f7e:	2701      	movs	r7, #1
 8002f80:	0223      	lsls	r3, r4, #8
 8002f82:	d400      	bmi.n	8002f86 <__aeabi_dsub+0x55a>
 8002f84:	e6f5      	b.n	8002d72 <__aeabi_dsub+0x346>
 8002f86:	2702      	movs	r7, #2
 8002f88:	e641      	b.n	8002c0e <__aeabi_dsub+0x1e2>
 8002f8a:	4663      	mov	r3, ip
 8002f8c:	1ac5      	subs	r5, r0, r3
 8002f8e:	42a8      	cmp	r0, r5
 8002f90:	4180      	sbcs	r0, r0
 8002f92:	9b02      	ldr	r3, [sp, #8]
 8002f94:	4240      	negs	r0, r0
 8002f96:	1ae4      	subs	r4, r4, r3
 8002f98:	2701      	movs	r7, #1
 8002f9a:	1a24      	subs	r4, r4, r0
 8002f9c:	e5a8      	b.n	8002af0 <__aeabi_dsub+0xc4>
 8002f9e:	9d02      	ldr	r5, [sp, #8]
 8002fa0:	4652      	mov	r2, sl
 8002fa2:	002b      	movs	r3, r5
 8002fa4:	3a20      	subs	r2, #32
 8002fa6:	40d3      	lsrs	r3, r2
 8002fa8:	0019      	movs	r1, r3
 8002faa:	4653      	mov	r3, sl
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d006      	beq.n	8002fbe <__aeabi_dsub+0x592>
 8002fb0:	2240      	movs	r2, #64	@ 0x40
 8002fb2:	1ad2      	subs	r2, r2, r3
 8002fb4:	002b      	movs	r3, r5
 8002fb6:	4093      	lsls	r3, r2
 8002fb8:	4662      	mov	r2, ip
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	4693      	mov	fp, r2
 8002fbe:	465d      	mov	r5, fp
 8002fc0:	1e6b      	subs	r3, r5, #1
 8002fc2:	419d      	sbcs	r5, r3
 8002fc4:	430d      	orrs	r5, r1
 8002fc6:	e615      	b.n	8002bf4 <__aeabi_dsub+0x1c8>
 8002fc8:	0762      	lsls	r2, r4, #29
 8002fca:	08c0      	lsrs	r0, r0, #3
 8002fcc:	4302      	orrs	r2, r0
 8002fce:	08e4      	lsrs	r4, r4, #3
 8002fd0:	e70d      	b.n	8002dee <__aeabi_dsub+0x3c2>
 8002fd2:	0011      	movs	r1, r2
 8002fd4:	0027      	movs	r7, r4
 8002fd6:	3920      	subs	r1, #32
 8002fd8:	40cf      	lsrs	r7, r1
 8002fda:	2a20      	cmp	r2, #32
 8002fdc:	d005      	beq.n	8002fea <__aeabi_dsub+0x5be>
 8002fde:	2140      	movs	r1, #64	@ 0x40
 8002fe0:	1a8a      	subs	r2, r1, r2
 8002fe2:	4094      	lsls	r4, r2
 8002fe4:	0025      	movs	r5, r4
 8002fe6:	4305      	orrs	r5, r0
 8002fe8:	9503      	str	r5, [sp, #12]
 8002fea:	9d03      	ldr	r5, [sp, #12]
 8002fec:	1e6a      	subs	r2, r5, #1
 8002fee:	4195      	sbcs	r5, r2
 8002ff0:	433d      	orrs	r5, r7
 8002ff2:	e77d      	b.n	8002ef0 <__aeabi_dsub+0x4c4>
 8002ff4:	2a00      	cmp	r2, #0
 8002ff6:	d100      	bne.n	8002ffa <__aeabi_dsub+0x5ce>
 8002ff8:	e744      	b.n	8002e84 <__aeabi_dsub+0x458>
 8002ffa:	2601      	movs	r6, #1
 8002ffc:	400e      	ands	r6, r1
 8002ffe:	4663      	mov	r3, ip
 8003000:	08d9      	lsrs	r1, r3, #3
 8003002:	9b02      	ldr	r3, [sp, #8]
 8003004:	075a      	lsls	r2, r3, #29
 8003006:	430a      	orrs	r2, r1
 8003008:	08dc      	lsrs	r4, r3, #3
 800300a:	e6f0      	b.n	8002dee <__aeabi_dsub+0x3c2>
 800300c:	2a00      	cmp	r2, #0
 800300e:	d028      	beq.n	8003062 <__aeabi_dsub+0x636>
 8003010:	4662      	mov	r2, ip
 8003012:	9f02      	ldr	r7, [sp, #8]
 8003014:	08c0      	lsrs	r0, r0, #3
 8003016:	433a      	orrs	r2, r7
 8003018:	d100      	bne.n	800301c <__aeabi_dsub+0x5f0>
 800301a:	e6dc      	b.n	8002dd6 <__aeabi_dsub+0x3aa>
 800301c:	0762      	lsls	r2, r4, #29
 800301e:	4310      	orrs	r0, r2
 8003020:	2280      	movs	r2, #128	@ 0x80
 8003022:	08e4      	lsrs	r4, r4, #3
 8003024:	0312      	lsls	r2, r2, #12
 8003026:	4214      	tst	r4, r2
 8003028:	d009      	beq.n	800303e <__aeabi_dsub+0x612>
 800302a:	08fd      	lsrs	r5, r7, #3
 800302c:	4215      	tst	r5, r2
 800302e:	d106      	bne.n	800303e <__aeabi_dsub+0x612>
 8003030:	4663      	mov	r3, ip
 8003032:	2601      	movs	r6, #1
 8003034:	002c      	movs	r4, r5
 8003036:	08d8      	lsrs	r0, r3, #3
 8003038:	077b      	lsls	r3, r7, #29
 800303a:	4318      	orrs	r0, r3
 800303c:	400e      	ands	r6, r1
 800303e:	0f42      	lsrs	r2, r0, #29
 8003040:	00c0      	lsls	r0, r0, #3
 8003042:	08c0      	lsrs	r0, r0, #3
 8003044:	0752      	lsls	r2, r2, #29
 8003046:	4302      	orrs	r2, r0
 8003048:	e601      	b.n	8002c4e <__aeabi_dsub+0x222>
 800304a:	4663      	mov	r3, ip
 800304c:	1a1d      	subs	r5, r3, r0
 800304e:	45ac      	cmp	ip, r5
 8003050:	4192      	sbcs	r2, r2
 8003052:	9b02      	ldr	r3, [sp, #8]
 8003054:	4252      	negs	r2, r2
 8003056:	1b1c      	subs	r4, r3, r4
 8003058:	000e      	movs	r6, r1
 800305a:	4688      	mov	r8, r1
 800305c:	2701      	movs	r7, #1
 800305e:	1aa4      	subs	r4, r4, r2
 8003060:	e546      	b.n	8002af0 <__aeabi_dsub+0xc4>
 8003062:	4663      	mov	r3, ip
 8003064:	08d9      	lsrs	r1, r3, #3
 8003066:	9b02      	ldr	r3, [sp, #8]
 8003068:	075a      	lsls	r2, r3, #29
 800306a:	430a      	orrs	r2, r1
 800306c:	08dc      	lsrs	r4, r3, #3
 800306e:	e5ee      	b.n	8002c4e <__aeabi_dsub+0x222>
 8003070:	4663      	mov	r3, ip
 8003072:	9c02      	ldr	r4, [sp, #8]
 8003074:	9303      	str	r3, [sp, #12]
 8003076:	e6c7      	b.n	8002e08 <__aeabi_dsub+0x3dc>
 8003078:	08c0      	lsrs	r0, r0, #3
 800307a:	2a00      	cmp	r2, #0
 800307c:	d100      	bne.n	8003080 <__aeabi_dsub+0x654>
 800307e:	e6aa      	b.n	8002dd6 <__aeabi_dsub+0x3aa>
 8003080:	0762      	lsls	r2, r4, #29
 8003082:	4310      	orrs	r0, r2
 8003084:	2280      	movs	r2, #128	@ 0x80
 8003086:	08e4      	lsrs	r4, r4, #3
 8003088:	0312      	lsls	r2, r2, #12
 800308a:	4214      	tst	r4, r2
 800308c:	d0d7      	beq.n	800303e <__aeabi_dsub+0x612>
 800308e:	9f02      	ldr	r7, [sp, #8]
 8003090:	08fd      	lsrs	r5, r7, #3
 8003092:	4215      	tst	r5, r2
 8003094:	d1d3      	bne.n	800303e <__aeabi_dsub+0x612>
 8003096:	4663      	mov	r3, ip
 8003098:	2601      	movs	r6, #1
 800309a:	08d8      	lsrs	r0, r3, #3
 800309c:	077b      	lsls	r3, r7, #29
 800309e:	002c      	movs	r4, r5
 80030a0:	4318      	orrs	r0, r3
 80030a2:	400e      	ands	r6, r1
 80030a4:	e7cb      	b.n	800303e <__aeabi_dsub+0x612>
 80030a6:	000a      	movs	r2, r1
 80030a8:	0027      	movs	r7, r4
 80030aa:	3a20      	subs	r2, #32
 80030ac:	40d7      	lsrs	r7, r2
 80030ae:	2920      	cmp	r1, #32
 80030b0:	d005      	beq.n	80030be <__aeabi_dsub+0x692>
 80030b2:	2240      	movs	r2, #64	@ 0x40
 80030b4:	1a52      	subs	r2, r2, r1
 80030b6:	4094      	lsls	r4, r2
 80030b8:	0025      	movs	r5, r4
 80030ba:	4305      	orrs	r5, r0
 80030bc:	9503      	str	r5, [sp, #12]
 80030be:	9d03      	ldr	r5, [sp, #12]
 80030c0:	1e6a      	subs	r2, r5, #1
 80030c2:	4195      	sbcs	r5, r2
 80030c4:	432f      	orrs	r7, r5
 80030c6:	e610      	b.n	8002cea <__aeabi_dsub+0x2be>
 80030c8:	0014      	movs	r4, r2
 80030ca:	2500      	movs	r5, #0
 80030cc:	2200      	movs	r2, #0
 80030ce:	e556      	b.n	8002b7e <__aeabi_dsub+0x152>
 80030d0:	9b02      	ldr	r3, [sp, #8]
 80030d2:	4460      	add	r0, ip
 80030d4:	4699      	mov	r9, r3
 80030d6:	4560      	cmp	r0, ip
 80030d8:	4192      	sbcs	r2, r2
 80030da:	444c      	add	r4, r9
 80030dc:	4252      	negs	r2, r2
 80030de:	0005      	movs	r5, r0
 80030e0:	18a4      	adds	r4, r4, r2
 80030e2:	e74c      	b.n	8002f7e <__aeabi_dsub+0x552>
 80030e4:	001a      	movs	r2, r3
 80030e6:	001c      	movs	r4, r3
 80030e8:	432a      	orrs	r2, r5
 80030ea:	d000      	beq.n	80030ee <__aeabi_dsub+0x6c2>
 80030ec:	e6b3      	b.n	8002e56 <__aeabi_dsub+0x42a>
 80030ee:	e6c9      	b.n	8002e84 <__aeabi_dsub+0x458>
 80030f0:	2480      	movs	r4, #128	@ 0x80
 80030f2:	2600      	movs	r6, #0
 80030f4:	0324      	lsls	r4, r4, #12
 80030f6:	e5ae      	b.n	8002c56 <__aeabi_dsub+0x22a>
 80030f8:	2120      	movs	r1, #32
 80030fa:	2500      	movs	r5, #0
 80030fc:	1a09      	subs	r1, r1, r0
 80030fe:	e517      	b.n	8002b30 <__aeabi_dsub+0x104>
 8003100:	2200      	movs	r2, #0
 8003102:	2500      	movs	r5, #0
 8003104:	4c0b      	ldr	r4, [pc, #44]	@ (8003134 <__aeabi_dsub+0x708>)
 8003106:	e53a      	b.n	8002b7e <__aeabi_dsub+0x152>
 8003108:	2d00      	cmp	r5, #0
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x6e2>
 800310c:	e5f6      	b.n	8002cfc <__aeabi_dsub+0x2d0>
 800310e:	464b      	mov	r3, r9
 8003110:	1bda      	subs	r2, r3, r7
 8003112:	4692      	mov	sl, r2
 8003114:	2f00      	cmp	r7, #0
 8003116:	d100      	bne.n	800311a <__aeabi_dsub+0x6ee>
 8003118:	e66f      	b.n	8002dfa <__aeabi_dsub+0x3ce>
 800311a:	2a38      	cmp	r2, #56	@ 0x38
 800311c:	dc05      	bgt.n	800312a <__aeabi_dsub+0x6fe>
 800311e:	2680      	movs	r6, #128	@ 0x80
 8003120:	0436      	lsls	r6, r6, #16
 8003122:	4334      	orrs	r4, r6
 8003124:	4688      	mov	r8, r1
 8003126:	000e      	movs	r6, r1
 8003128:	e6d1      	b.n	8002ece <__aeabi_dsub+0x4a2>
 800312a:	4688      	mov	r8, r1
 800312c:	000e      	movs	r6, r1
 800312e:	2501      	movs	r5, #1
 8003130:	e6de      	b.n	8002ef0 <__aeabi_dsub+0x4c4>
 8003132:	46c0      	nop			@ (mov r8, r8)
 8003134:	000007ff 	.word	0x000007ff
 8003138:	ff7fffff 	.word	0xff7fffff
 800313c:	000007fe 	.word	0x000007fe
 8003140:	2d00      	cmp	r5, #0
 8003142:	d100      	bne.n	8003146 <__aeabi_dsub+0x71a>
 8003144:	e668      	b.n	8002e18 <__aeabi_dsub+0x3ec>
 8003146:	464b      	mov	r3, r9
 8003148:	1bd9      	subs	r1, r3, r7
 800314a:	2f00      	cmp	r7, #0
 800314c:	d101      	bne.n	8003152 <__aeabi_dsub+0x726>
 800314e:	468a      	mov	sl, r1
 8003150:	e5a7      	b.n	8002ca2 <__aeabi_dsub+0x276>
 8003152:	2701      	movs	r7, #1
 8003154:	2938      	cmp	r1, #56	@ 0x38
 8003156:	dd00      	ble.n	800315a <__aeabi_dsub+0x72e>
 8003158:	e5c7      	b.n	8002cea <__aeabi_dsub+0x2be>
 800315a:	2280      	movs	r2, #128	@ 0x80
 800315c:	0412      	lsls	r2, r2, #16
 800315e:	4314      	orrs	r4, r2
 8003160:	e5af      	b.n	8002cc2 <__aeabi_dsub+0x296>
 8003162:	46c0      	nop			@ (mov r8, r8)

08003164 <__aeabi_dcmpun>:
 8003164:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003166:	46c6      	mov	lr, r8
 8003168:	031e      	lsls	r6, r3, #12
 800316a:	0b36      	lsrs	r6, r6, #12
 800316c:	46b0      	mov	r8, r6
 800316e:	4e0d      	ldr	r6, [pc, #52]	@ (80031a4 <__aeabi_dcmpun+0x40>)
 8003170:	030c      	lsls	r4, r1, #12
 8003172:	004d      	lsls	r5, r1, #1
 8003174:	005f      	lsls	r7, r3, #1
 8003176:	b500      	push	{lr}
 8003178:	0b24      	lsrs	r4, r4, #12
 800317a:	0d6d      	lsrs	r5, r5, #21
 800317c:	0d7f      	lsrs	r7, r7, #21
 800317e:	42b5      	cmp	r5, r6
 8003180:	d00b      	beq.n	800319a <__aeabi_dcmpun+0x36>
 8003182:	4908      	ldr	r1, [pc, #32]	@ (80031a4 <__aeabi_dcmpun+0x40>)
 8003184:	2000      	movs	r0, #0
 8003186:	428f      	cmp	r7, r1
 8003188:	d104      	bne.n	8003194 <__aeabi_dcmpun+0x30>
 800318a:	4646      	mov	r6, r8
 800318c:	4316      	orrs	r6, r2
 800318e:	0030      	movs	r0, r6
 8003190:	1e43      	subs	r3, r0, #1
 8003192:	4198      	sbcs	r0, r3
 8003194:	bc80      	pop	{r7}
 8003196:	46b8      	mov	r8, r7
 8003198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800319a:	4304      	orrs	r4, r0
 800319c:	2001      	movs	r0, #1
 800319e:	2c00      	cmp	r4, #0
 80031a0:	d1f8      	bne.n	8003194 <__aeabi_dcmpun+0x30>
 80031a2:	e7ee      	b.n	8003182 <__aeabi_dcmpun+0x1e>
 80031a4:	000007ff 	.word	0x000007ff

080031a8 <__aeabi_d2iz>:
 80031a8:	000b      	movs	r3, r1
 80031aa:	0002      	movs	r2, r0
 80031ac:	b570      	push	{r4, r5, r6, lr}
 80031ae:	4d16      	ldr	r5, [pc, #88]	@ (8003208 <__aeabi_d2iz+0x60>)
 80031b0:	030c      	lsls	r4, r1, #12
 80031b2:	b082      	sub	sp, #8
 80031b4:	0049      	lsls	r1, r1, #1
 80031b6:	2000      	movs	r0, #0
 80031b8:	9200      	str	r2, [sp, #0]
 80031ba:	9301      	str	r3, [sp, #4]
 80031bc:	0b24      	lsrs	r4, r4, #12
 80031be:	0d49      	lsrs	r1, r1, #21
 80031c0:	0fde      	lsrs	r6, r3, #31
 80031c2:	42a9      	cmp	r1, r5
 80031c4:	dd04      	ble.n	80031d0 <__aeabi_d2iz+0x28>
 80031c6:	4811      	ldr	r0, [pc, #68]	@ (800320c <__aeabi_d2iz+0x64>)
 80031c8:	4281      	cmp	r1, r0
 80031ca:	dd03      	ble.n	80031d4 <__aeabi_d2iz+0x2c>
 80031cc:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <__aeabi_d2iz+0x68>)
 80031ce:	18f0      	adds	r0, r6, r3
 80031d0:	b002      	add	sp, #8
 80031d2:	bd70      	pop	{r4, r5, r6, pc}
 80031d4:	2080      	movs	r0, #128	@ 0x80
 80031d6:	0340      	lsls	r0, r0, #13
 80031d8:	4320      	orrs	r0, r4
 80031da:	4c0e      	ldr	r4, [pc, #56]	@ (8003214 <__aeabi_d2iz+0x6c>)
 80031dc:	1a64      	subs	r4, r4, r1
 80031de:	2c1f      	cmp	r4, #31
 80031e0:	dd08      	ble.n	80031f4 <__aeabi_d2iz+0x4c>
 80031e2:	4b0d      	ldr	r3, [pc, #52]	@ (8003218 <__aeabi_d2iz+0x70>)
 80031e4:	1a5b      	subs	r3, r3, r1
 80031e6:	40d8      	lsrs	r0, r3
 80031e8:	0003      	movs	r3, r0
 80031ea:	4258      	negs	r0, r3
 80031ec:	2e00      	cmp	r6, #0
 80031ee:	d1ef      	bne.n	80031d0 <__aeabi_d2iz+0x28>
 80031f0:	0018      	movs	r0, r3
 80031f2:	e7ed      	b.n	80031d0 <__aeabi_d2iz+0x28>
 80031f4:	4b09      	ldr	r3, [pc, #36]	@ (800321c <__aeabi_d2iz+0x74>)
 80031f6:	9a00      	ldr	r2, [sp, #0]
 80031f8:	469c      	mov	ip, r3
 80031fa:	0003      	movs	r3, r0
 80031fc:	4461      	add	r1, ip
 80031fe:	408b      	lsls	r3, r1
 8003200:	40e2      	lsrs	r2, r4
 8003202:	4313      	orrs	r3, r2
 8003204:	e7f1      	b.n	80031ea <__aeabi_d2iz+0x42>
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	000003fe 	.word	0x000003fe
 800320c:	0000041d 	.word	0x0000041d
 8003210:	7fffffff 	.word	0x7fffffff
 8003214:	00000433 	.word	0x00000433
 8003218:	00000413 	.word	0x00000413
 800321c:	fffffbed 	.word	0xfffffbed

08003220 <__aeabi_i2d>:
 8003220:	b570      	push	{r4, r5, r6, lr}
 8003222:	2800      	cmp	r0, #0
 8003224:	d016      	beq.n	8003254 <__aeabi_i2d+0x34>
 8003226:	17c3      	asrs	r3, r0, #31
 8003228:	18c5      	adds	r5, r0, r3
 800322a:	405d      	eors	r5, r3
 800322c:	0fc4      	lsrs	r4, r0, #31
 800322e:	0028      	movs	r0, r5
 8003230:	f000 f914 	bl	800345c <__clzsi2>
 8003234:	4b10      	ldr	r3, [pc, #64]	@ (8003278 <__aeabi_i2d+0x58>)
 8003236:	1a1b      	subs	r3, r3, r0
 8003238:	055b      	lsls	r3, r3, #21
 800323a:	0d5b      	lsrs	r3, r3, #21
 800323c:	280a      	cmp	r0, #10
 800323e:	dc14      	bgt.n	800326a <__aeabi_i2d+0x4a>
 8003240:	0002      	movs	r2, r0
 8003242:	002e      	movs	r6, r5
 8003244:	3215      	adds	r2, #21
 8003246:	4096      	lsls	r6, r2
 8003248:	220b      	movs	r2, #11
 800324a:	1a12      	subs	r2, r2, r0
 800324c:	40d5      	lsrs	r5, r2
 800324e:	032d      	lsls	r5, r5, #12
 8003250:	0b2d      	lsrs	r5, r5, #12
 8003252:	e003      	b.n	800325c <__aeabi_i2d+0x3c>
 8003254:	2400      	movs	r4, #0
 8003256:	2300      	movs	r3, #0
 8003258:	2500      	movs	r5, #0
 800325a:	2600      	movs	r6, #0
 800325c:	051b      	lsls	r3, r3, #20
 800325e:	432b      	orrs	r3, r5
 8003260:	07e4      	lsls	r4, r4, #31
 8003262:	4323      	orrs	r3, r4
 8003264:	0030      	movs	r0, r6
 8003266:	0019      	movs	r1, r3
 8003268:	bd70      	pop	{r4, r5, r6, pc}
 800326a:	380b      	subs	r0, #11
 800326c:	4085      	lsls	r5, r0
 800326e:	032d      	lsls	r5, r5, #12
 8003270:	2600      	movs	r6, #0
 8003272:	0b2d      	lsrs	r5, r5, #12
 8003274:	e7f2      	b.n	800325c <__aeabi_i2d+0x3c>
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	0000041e 	.word	0x0000041e

0800327c <__aeabi_ui2d>:
 800327c:	b510      	push	{r4, lr}
 800327e:	1e04      	subs	r4, r0, #0
 8003280:	d010      	beq.n	80032a4 <__aeabi_ui2d+0x28>
 8003282:	f000 f8eb 	bl	800345c <__clzsi2>
 8003286:	4b0e      	ldr	r3, [pc, #56]	@ (80032c0 <__aeabi_ui2d+0x44>)
 8003288:	1a1b      	subs	r3, r3, r0
 800328a:	055b      	lsls	r3, r3, #21
 800328c:	0d5b      	lsrs	r3, r3, #21
 800328e:	280a      	cmp	r0, #10
 8003290:	dc0f      	bgt.n	80032b2 <__aeabi_ui2d+0x36>
 8003292:	220b      	movs	r2, #11
 8003294:	0021      	movs	r1, r4
 8003296:	1a12      	subs	r2, r2, r0
 8003298:	40d1      	lsrs	r1, r2
 800329a:	3015      	adds	r0, #21
 800329c:	030a      	lsls	r2, r1, #12
 800329e:	4084      	lsls	r4, r0
 80032a0:	0b12      	lsrs	r2, r2, #12
 80032a2:	e001      	b.n	80032a8 <__aeabi_ui2d+0x2c>
 80032a4:	2300      	movs	r3, #0
 80032a6:	2200      	movs	r2, #0
 80032a8:	051b      	lsls	r3, r3, #20
 80032aa:	4313      	orrs	r3, r2
 80032ac:	0020      	movs	r0, r4
 80032ae:	0019      	movs	r1, r3
 80032b0:	bd10      	pop	{r4, pc}
 80032b2:	0022      	movs	r2, r4
 80032b4:	380b      	subs	r0, #11
 80032b6:	4082      	lsls	r2, r0
 80032b8:	0312      	lsls	r2, r2, #12
 80032ba:	2400      	movs	r4, #0
 80032bc:	0b12      	lsrs	r2, r2, #12
 80032be:	e7f3      	b.n	80032a8 <__aeabi_ui2d+0x2c>
 80032c0:	0000041e 	.word	0x0000041e

080032c4 <__aeabi_f2d>:
 80032c4:	b570      	push	{r4, r5, r6, lr}
 80032c6:	0242      	lsls	r2, r0, #9
 80032c8:	0043      	lsls	r3, r0, #1
 80032ca:	0fc4      	lsrs	r4, r0, #31
 80032cc:	20fe      	movs	r0, #254	@ 0xfe
 80032ce:	0e1b      	lsrs	r3, r3, #24
 80032d0:	1c59      	adds	r1, r3, #1
 80032d2:	0a55      	lsrs	r5, r2, #9
 80032d4:	4208      	tst	r0, r1
 80032d6:	d00c      	beq.n	80032f2 <__aeabi_f2d+0x2e>
 80032d8:	21e0      	movs	r1, #224	@ 0xe0
 80032da:	0089      	lsls	r1, r1, #2
 80032dc:	468c      	mov	ip, r1
 80032de:	076d      	lsls	r5, r5, #29
 80032e0:	0b12      	lsrs	r2, r2, #12
 80032e2:	4463      	add	r3, ip
 80032e4:	051b      	lsls	r3, r3, #20
 80032e6:	4313      	orrs	r3, r2
 80032e8:	07e4      	lsls	r4, r4, #31
 80032ea:	4323      	orrs	r3, r4
 80032ec:	0028      	movs	r0, r5
 80032ee:	0019      	movs	r1, r3
 80032f0:	bd70      	pop	{r4, r5, r6, pc}
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d114      	bne.n	8003320 <__aeabi_f2d+0x5c>
 80032f6:	2d00      	cmp	r5, #0
 80032f8:	d01b      	beq.n	8003332 <__aeabi_f2d+0x6e>
 80032fa:	0028      	movs	r0, r5
 80032fc:	f000 f8ae 	bl	800345c <__clzsi2>
 8003300:	280a      	cmp	r0, #10
 8003302:	dc1c      	bgt.n	800333e <__aeabi_f2d+0x7a>
 8003304:	230b      	movs	r3, #11
 8003306:	002a      	movs	r2, r5
 8003308:	1a1b      	subs	r3, r3, r0
 800330a:	40da      	lsrs	r2, r3
 800330c:	0003      	movs	r3, r0
 800330e:	3315      	adds	r3, #21
 8003310:	409d      	lsls	r5, r3
 8003312:	4b0e      	ldr	r3, [pc, #56]	@ (800334c <__aeabi_f2d+0x88>)
 8003314:	0312      	lsls	r2, r2, #12
 8003316:	1a1b      	subs	r3, r3, r0
 8003318:	055b      	lsls	r3, r3, #21
 800331a:	0b12      	lsrs	r2, r2, #12
 800331c:	0d5b      	lsrs	r3, r3, #21
 800331e:	e7e1      	b.n	80032e4 <__aeabi_f2d+0x20>
 8003320:	2d00      	cmp	r5, #0
 8003322:	d009      	beq.n	8003338 <__aeabi_f2d+0x74>
 8003324:	0b13      	lsrs	r3, r2, #12
 8003326:	2280      	movs	r2, #128	@ 0x80
 8003328:	0312      	lsls	r2, r2, #12
 800332a:	431a      	orrs	r2, r3
 800332c:	076d      	lsls	r5, r5, #29
 800332e:	4b08      	ldr	r3, [pc, #32]	@ (8003350 <__aeabi_f2d+0x8c>)
 8003330:	e7d8      	b.n	80032e4 <__aeabi_f2d+0x20>
 8003332:	2300      	movs	r3, #0
 8003334:	2200      	movs	r2, #0
 8003336:	e7d5      	b.n	80032e4 <__aeabi_f2d+0x20>
 8003338:	2200      	movs	r2, #0
 800333a:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <__aeabi_f2d+0x8c>)
 800333c:	e7d2      	b.n	80032e4 <__aeabi_f2d+0x20>
 800333e:	0003      	movs	r3, r0
 8003340:	002a      	movs	r2, r5
 8003342:	3b0b      	subs	r3, #11
 8003344:	409a      	lsls	r2, r3
 8003346:	2500      	movs	r5, #0
 8003348:	e7e3      	b.n	8003312 <__aeabi_f2d+0x4e>
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	00000389 	.word	0x00000389
 8003350:	000007ff 	.word	0x000007ff

08003354 <__aeabi_d2f>:
 8003354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003356:	004b      	lsls	r3, r1, #1
 8003358:	030f      	lsls	r7, r1, #12
 800335a:	0d5b      	lsrs	r3, r3, #21
 800335c:	4c3b      	ldr	r4, [pc, #236]	@ (800344c <__aeabi_d2f+0xf8>)
 800335e:	0f45      	lsrs	r5, r0, #29
 8003360:	b083      	sub	sp, #12
 8003362:	0a7f      	lsrs	r7, r7, #9
 8003364:	1c5e      	adds	r6, r3, #1
 8003366:	432f      	orrs	r7, r5
 8003368:	9000      	str	r0, [sp, #0]
 800336a:	9101      	str	r1, [sp, #4]
 800336c:	0fca      	lsrs	r2, r1, #31
 800336e:	00c5      	lsls	r5, r0, #3
 8003370:	4226      	tst	r6, r4
 8003372:	d00b      	beq.n	800338c <__aeabi_d2f+0x38>
 8003374:	4936      	ldr	r1, [pc, #216]	@ (8003450 <__aeabi_d2f+0xfc>)
 8003376:	185c      	adds	r4, r3, r1
 8003378:	2cfe      	cmp	r4, #254	@ 0xfe
 800337a:	dd13      	ble.n	80033a4 <__aeabi_d2f+0x50>
 800337c:	20ff      	movs	r0, #255	@ 0xff
 800337e:	2300      	movs	r3, #0
 8003380:	05c0      	lsls	r0, r0, #23
 8003382:	4318      	orrs	r0, r3
 8003384:	07d2      	lsls	r2, r2, #31
 8003386:	4310      	orrs	r0, r2
 8003388:	b003      	add	sp, #12
 800338a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800338c:	2b00      	cmp	r3, #0
 800338e:	d102      	bne.n	8003396 <__aeabi_d2f+0x42>
 8003390:	2000      	movs	r0, #0
 8003392:	2300      	movs	r3, #0
 8003394:	e7f4      	b.n	8003380 <__aeabi_d2f+0x2c>
 8003396:	433d      	orrs	r5, r7
 8003398:	d0f0      	beq.n	800337c <__aeabi_d2f+0x28>
 800339a:	2380      	movs	r3, #128	@ 0x80
 800339c:	03db      	lsls	r3, r3, #15
 800339e:	20ff      	movs	r0, #255	@ 0xff
 80033a0:	433b      	orrs	r3, r7
 80033a2:	e7ed      	b.n	8003380 <__aeabi_d2f+0x2c>
 80033a4:	2c00      	cmp	r4, #0
 80033a6:	dd14      	ble.n	80033d2 <__aeabi_d2f+0x7e>
 80033a8:	9b00      	ldr	r3, [sp, #0]
 80033aa:	00ff      	lsls	r7, r7, #3
 80033ac:	019b      	lsls	r3, r3, #6
 80033ae:	1e58      	subs	r0, r3, #1
 80033b0:	4183      	sbcs	r3, r0
 80033b2:	0f69      	lsrs	r1, r5, #29
 80033b4:	433b      	orrs	r3, r7
 80033b6:	430b      	orrs	r3, r1
 80033b8:	0759      	lsls	r1, r3, #29
 80033ba:	d041      	beq.n	8003440 <__aeabi_d2f+0xec>
 80033bc:	210f      	movs	r1, #15
 80033be:	4019      	ands	r1, r3
 80033c0:	2904      	cmp	r1, #4
 80033c2:	d028      	beq.n	8003416 <__aeabi_d2f+0xc2>
 80033c4:	3304      	adds	r3, #4
 80033c6:	0159      	lsls	r1, r3, #5
 80033c8:	d525      	bpl.n	8003416 <__aeabi_d2f+0xc2>
 80033ca:	3401      	adds	r4, #1
 80033cc:	2300      	movs	r3, #0
 80033ce:	b2e0      	uxtb	r0, r4
 80033d0:	e7d6      	b.n	8003380 <__aeabi_d2f+0x2c>
 80033d2:	0021      	movs	r1, r4
 80033d4:	3117      	adds	r1, #23
 80033d6:	dbdb      	blt.n	8003390 <__aeabi_d2f+0x3c>
 80033d8:	2180      	movs	r1, #128	@ 0x80
 80033da:	201e      	movs	r0, #30
 80033dc:	0409      	lsls	r1, r1, #16
 80033de:	4339      	orrs	r1, r7
 80033e0:	1b00      	subs	r0, r0, r4
 80033e2:	281f      	cmp	r0, #31
 80033e4:	dd1b      	ble.n	800341e <__aeabi_d2f+0xca>
 80033e6:	2602      	movs	r6, #2
 80033e8:	4276      	negs	r6, r6
 80033ea:	1b34      	subs	r4, r6, r4
 80033ec:	000e      	movs	r6, r1
 80033ee:	40e6      	lsrs	r6, r4
 80033f0:	0034      	movs	r4, r6
 80033f2:	2820      	cmp	r0, #32
 80033f4:	d004      	beq.n	8003400 <__aeabi_d2f+0xac>
 80033f6:	4817      	ldr	r0, [pc, #92]	@ (8003454 <__aeabi_d2f+0x100>)
 80033f8:	4684      	mov	ip, r0
 80033fa:	4463      	add	r3, ip
 80033fc:	4099      	lsls	r1, r3
 80033fe:	430d      	orrs	r5, r1
 8003400:	002b      	movs	r3, r5
 8003402:	1e59      	subs	r1, r3, #1
 8003404:	418b      	sbcs	r3, r1
 8003406:	4323      	orrs	r3, r4
 8003408:	0759      	lsls	r1, r3, #29
 800340a:	d015      	beq.n	8003438 <__aeabi_d2f+0xe4>
 800340c:	210f      	movs	r1, #15
 800340e:	2400      	movs	r4, #0
 8003410:	4019      	ands	r1, r3
 8003412:	2904      	cmp	r1, #4
 8003414:	d117      	bne.n	8003446 <__aeabi_d2f+0xf2>
 8003416:	019b      	lsls	r3, r3, #6
 8003418:	0a5b      	lsrs	r3, r3, #9
 800341a:	b2e0      	uxtb	r0, r4
 800341c:	e7b0      	b.n	8003380 <__aeabi_d2f+0x2c>
 800341e:	4c0e      	ldr	r4, [pc, #56]	@ (8003458 <__aeabi_d2f+0x104>)
 8003420:	191c      	adds	r4, r3, r4
 8003422:	002b      	movs	r3, r5
 8003424:	40a5      	lsls	r5, r4
 8003426:	40c3      	lsrs	r3, r0
 8003428:	40a1      	lsls	r1, r4
 800342a:	1e68      	subs	r0, r5, #1
 800342c:	4185      	sbcs	r5, r0
 800342e:	4329      	orrs	r1, r5
 8003430:	430b      	orrs	r3, r1
 8003432:	2400      	movs	r4, #0
 8003434:	0759      	lsls	r1, r3, #29
 8003436:	d1c1      	bne.n	80033bc <__aeabi_d2f+0x68>
 8003438:	019b      	lsls	r3, r3, #6
 800343a:	2000      	movs	r0, #0
 800343c:	0a5b      	lsrs	r3, r3, #9
 800343e:	e79f      	b.n	8003380 <__aeabi_d2f+0x2c>
 8003440:	08db      	lsrs	r3, r3, #3
 8003442:	b2e0      	uxtb	r0, r4
 8003444:	e79c      	b.n	8003380 <__aeabi_d2f+0x2c>
 8003446:	3304      	adds	r3, #4
 8003448:	e7e5      	b.n	8003416 <__aeabi_d2f+0xc2>
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	000007fe 	.word	0x000007fe
 8003450:	fffffc80 	.word	0xfffffc80
 8003454:	fffffca2 	.word	0xfffffca2
 8003458:	fffffc82 	.word	0xfffffc82

0800345c <__clzsi2>:
 800345c:	211c      	movs	r1, #28
 800345e:	2301      	movs	r3, #1
 8003460:	041b      	lsls	r3, r3, #16
 8003462:	4298      	cmp	r0, r3
 8003464:	d301      	bcc.n	800346a <__clzsi2+0xe>
 8003466:	0c00      	lsrs	r0, r0, #16
 8003468:	3910      	subs	r1, #16
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	4298      	cmp	r0, r3
 800346e:	d301      	bcc.n	8003474 <__clzsi2+0x18>
 8003470:	0a00      	lsrs	r0, r0, #8
 8003472:	3908      	subs	r1, #8
 8003474:	091b      	lsrs	r3, r3, #4
 8003476:	4298      	cmp	r0, r3
 8003478:	d301      	bcc.n	800347e <__clzsi2+0x22>
 800347a:	0900      	lsrs	r0, r0, #4
 800347c:	3904      	subs	r1, #4
 800347e:	a202      	add	r2, pc, #8	@ (adr r2, 8003488 <__clzsi2+0x2c>)
 8003480:	5c10      	ldrb	r0, [r2, r0]
 8003482:	1840      	adds	r0, r0, r1
 8003484:	4770      	bx	lr
 8003486:	46c0      	nop			@ (mov r8, r8)
 8003488:	02020304 	.word	0x02020304
 800348c:	01010101 	.word	0x01010101
	...

08003498 <__clzdi2>:
 8003498:	b510      	push	{r4, lr}
 800349a:	2900      	cmp	r1, #0
 800349c:	d103      	bne.n	80034a6 <__clzdi2+0xe>
 800349e:	f7ff ffdd 	bl	800345c <__clzsi2>
 80034a2:	3020      	adds	r0, #32
 80034a4:	e002      	b.n	80034ac <__clzdi2+0x14>
 80034a6:	0008      	movs	r0, r1
 80034a8:	f7ff ffd8 	bl	800345c <__clzsi2>
 80034ac:	bd10      	pop	{r4, pc}
 80034ae:	46c0      	nop			@ (mov r8, r8)

080034b0 <_write>:
        output[i] = sqrtf(real * real + imag * imag);
    }
}

int _write(int file, char *ptr, int len)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	60b9      	str	r1, [r7, #8]
 80034ba:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)ptr,len,HAL_MAX_DELAY);  //If you need to use "printf" for displaying output
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	b29a      	uxth	r2, r3
 80034c0:	2301      	movs	r3, #1
 80034c2:	425b      	negs	r3, r3
 80034c4:	68b9      	ldr	r1, [r7, #8]
 80034c6:	4804      	ldr	r0, [pc, #16]	@ (80034d8 <_write+0x28>)
 80034c8:	f001 fca0 	bl	8004e0c <HAL_UART_Transmit>
	return len;													   //If you need to use 'Transmit', you don't need to have..
 80034cc:	687b      	ldr	r3, [r7, #4]
}
 80034ce:	0018      	movs	r0, r3
 80034d0:	46bd      	mov	sp, r7
 80034d2:	b004      	add	sp, #16
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	200001f8 	.word	0x200001f8

080034dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	arm_cfft_radix4_init_f32(&FFThandler, FFT_SIZE , 0, 1);
 80034e2:	2380      	movs	r3, #128	@ 0x80
 80034e4:	00d9      	lsls	r1, r3, #3
 80034e6:	4846      	ldr	r0, [pc, #280]	@ (8003600 <main+0x124>)
 80034e8:	2301      	movs	r3, #1
 80034ea:	2200      	movs	r2, #0
 80034ec:	f002 fb3e 	bl	8005b6c <arm_cfft_radix4_init_f32>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80034f0:	f000 fad0 	bl	8003a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80034f4:	f000 f896 	bl	8003624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80034f8:	f000 f940 	bl	800377c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80034fc:	f000 f8f0 	bl	80036e0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  for(int i = 0 ; i < FFT_SIZE ; i++){
 8003500:	2300      	movs	r3, #0
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	e026      	b.n	8003554 <main+0x78>
	  FFT_input_z[i] = 2 * arm_sin_f32(2 * M_PI * 20 * i * 0.003125);
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f7ff fe8a 	bl	8003220 <__aeabi_i2d>
 800350c:	4a3d      	ldr	r2, [pc, #244]	@ (8003604 <main+0x128>)
 800350e:	4b3e      	ldr	r3, [pc, #248]	@ (8003608 <main+0x12c>)
 8003510:	f7fe ffc4 	bl	800249c <__aeabi_dmul>
 8003514:	0002      	movs	r2, r0
 8003516:	000b      	movs	r3, r1
 8003518:	0010      	movs	r0, r2
 800351a:	0019      	movs	r1, r3
 800351c:	4a3b      	ldr	r2, [pc, #236]	@ (800360c <main+0x130>)
 800351e:	4b3c      	ldr	r3, [pc, #240]	@ (8003610 <main+0x134>)
 8003520:	f7fe ffbc 	bl	800249c <__aeabi_dmul>
 8003524:	0002      	movs	r2, r0
 8003526:	000b      	movs	r3, r1
 8003528:	0010      	movs	r0, r2
 800352a:	0019      	movs	r1, r3
 800352c:	f7ff ff12 	bl	8003354 <__aeabi_d2f>
 8003530:	1c03      	adds	r3, r0, #0
 8003532:	1c18      	adds	r0, r3, #0
 8003534:	f003 f958 	bl	80067e8 <arm_sin_f32>
 8003538:	1c03      	adds	r3, r0, #0
 800353a:	1c19      	adds	r1, r3, #0
 800353c:	1c18      	adds	r0, r3, #0
 800353e:	f7fd f8ef 	bl	8000720 <__aeabi_fadd>
 8003542:	1c03      	adds	r3, r0, #0
 8003544:	1c19      	adds	r1, r3, #0
 8003546:	4b33      	ldr	r3, [pc, #204]	@ (8003614 <main+0x138>)
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	0092      	lsls	r2, r2, #2
 800354c:	50d1      	str	r1, [r2, r3]
  for(int i = 0 ; i < FFT_SIZE ; i++){
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	3301      	adds	r3, #1
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	2380      	movs	r3, #128	@ 0x80
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	429a      	cmp	r2, r3
 800355c:	dbd3      	blt.n	8003506 <main+0x2a>
  }

	for (int i = 0; i < FFT_SIZE; i++) {
 800355e:	2300      	movs	r3, #0
 8003560:	60bb      	str	r3, [r7, #8]
 8003562:	e012      	b.n	800358a <main+0xae>

		FFT_output_z[2 * i] = FFT_input_z[i] ;   // real
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	005a      	lsls	r2, r3, #1
 8003568:	4b2a      	ldr	r3, [pc, #168]	@ (8003614 <main+0x138>)
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	0089      	lsls	r1, r1, #2
 800356e:	58c9      	ldr	r1, [r1, r3]
 8003570:	4b29      	ldr	r3, [pc, #164]	@ (8003618 <main+0x13c>)
 8003572:	0092      	lsls	r2, r2, #2
 8003574:	50d1      	str	r1, [r2, r3]
		FFT_output_z[2 * i + 1] = 0.0f;          // imag
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	1c5a      	adds	r2, r3, #1
 800357c:	4b26      	ldr	r3, [pc, #152]	@ (8003618 <main+0x13c>)
 800357e:	0092      	lsls	r2, r2, #2
 8003580:	2100      	movs	r1, #0
 8003582:	50d1      	str	r1, [r2, r3]
	for (int i = 0; i < FFT_SIZE; i++) {
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	3301      	adds	r3, #1
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	2380      	movs	r3, #128	@ 0x80
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	429a      	cmp	r2, r3
 8003592:	dbe7      	blt.n	8003564 <main+0x88>

	}

  arm_cfft_radix4_f32(&FFThandler, FFT_output_z);
 8003594:	4a20      	ldr	r2, [pc, #128]	@ (8003618 <main+0x13c>)
 8003596:	4b1a      	ldr	r3, [pc, #104]	@ (8003600 <main+0x124>)
 8003598:	0011      	movs	r1, r2
 800359a:	0018      	movs	r0, r3
 800359c:	f003 f8cc 	bl	8006738 <arm_cfft_radix4_f32>
  arm_cmplx_mag_f32(FFT_output_z, magnitude_z, FFT_SIZE);
 80035a0:	2380      	movs	r3, #128	@ 0x80
 80035a2:	00da      	lsls	r2, r3, #3
 80035a4:	491d      	ldr	r1, [pc, #116]	@ (800361c <main+0x140>)
 80035a6:	4b1c      	ldr	r3, [pc, #112]	@ (8003618 <main+0x13c>)
 80035a8:	0018      	movs	r0, r3
 80035aa:	f003 f8e9 	bl	8006780 <arm_cmplx_mag_f32>

     for (int i = 1; i < FFT_SIZE / 2  ; i++) {
 80035ae:	2301      	movs	r3, #1
 80035b0:	607b      	str	r3, [r7, #4]
 80035b2:	e01e      	b.n	80035f2 <main+0x116>
    	 magnitude_z[i] *=  2.0f / FFT_SIZE ;
 80035b4:	4b19      	ldr	r3, [pc, #100]	@ (800361c <main+0x140>)
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	0092      	lsls	r2, r2, #2
 80035ba:	58d3      	ldr	r3, [r2, r3]
 80035bc:	21ec      	movs	r1, #236	@ 0xec
 80035be:	0589      	lsls	r1, r1, #22
 80035c0:	1c18      	adds	r0, r3, #0
 80035c2:	f7fd fc1d 	bl	8000e00 <__aeabi_fmul>
 80035c6:	1c03      	adds	r3, r0, #0
 80035c8:	1c19      	adds	r1, r3, #0
 80035ca:	4b14      	ldr	r3, [pc, #80]	@ (800361c <main+0x140>)
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	0092      	lsls	r2, r2, #2
 80035d0:	50d1      	str	r1, [r2, r3]
    	 printf(" %.6f \r\n" ,  magnitude_z[i] );
 80035d2:	4b12      	ldr	r3, [pc, #72]	@ (800361c <main+0x140>)
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	0092      	lsls	r2, r2, #2
 80035d8:	58d3      	ldr	r3, [r2, r3]
 80035da:	1c18      	adds	r0, r3, #0
 80035dc:	f7ff fe72 	bl	80032c4 <__aeabi_f2d>
 80035e0:	0002      	movs	r2, r0
 80035e2:	000b      	movs	r3, r1
 80035e4:	490e      	ldr	r1, [pc, #56]	@ (8003620 <main+0x144>)
 80035e6:	0008      	movs	r0, r1
 80035e8:	f003 fee2 	bl	80073b0 <iprintf>
     for (int i = 1; i < FFT_SIZE / 2  ; i++) {
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3301      	adds	r3, #1
 80035f0:	607b      	str	r3, [r7, #4]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	2380      	movs	r3, #128	@ 0x80
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	429a      	cmp	r2, r3
 80035fa:	dbdb      	blt.n	80035b4 <main+0xd8>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80035fc:	46c0      	nop			@ (mov r8, r8)
 80035fe:	e7fd      	b.n	80035fc <main+0x120>
 8003600:	2000528c 	.word	0x2000528c
 8003604:	2955385e 	.word	0x2955385e
 8003608:	405f6a7a 	.word	0x405f6a7a
 800360c:	9999999a 	.word	0x9999999a
 8003610:	3f699999 	.word	0x3f699999
 8003614:	2000128c 	.word	0x2000128c
 8003618:	2000328c 	.word	0x2000328c
 800361c:	2000028c 	.word	0x2000028c
 8003620:	08009540 	.word	0x08009540

08003624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003624:	b590      	push	{r4, r7, lr}
 8003626:	b093      	sub	sp, #76	@ 0x4c
 8003628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800362a:	2410      	movs	r4, #16
 800362c:	193b      	adds	r3, r7, r4
 800362e:	0018      	movs	r0, r3
 8003630:	2338      	movs	r3, #56	@ 0x38
 8003632:	001a      	movs	r2, r3
 8003634:	2100      	movs	r1, #0
 8003636:	f003 ff17 	bl	8007468 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800363a:	003b      	movs	r3, r7
 800363c:	0018      	movs	r0, r3
 800363e:	2310      	movs	r3, #16
 8003640:	001a      	movs	r2, r3
 8003642:	2100      	movs	r1, #0
 8003644:	f003 ff10 	bl	8007468 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003648:	2380      	movs	r3, #128	@ 0x80
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	0018      	movs	r0, r3
 800364e:	f000 fcbf 	bl	8003fd0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003652:	193b      	adds	r3, r7, r4
 8003654:	2202      	movs	r2, #2
 8003656:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003658:	193b      	adds	r3, r7, r4
 800365a:	2280      	movs	r2, #128	@ 0x80
 800365c:	0052      	lsls	r2, r2, #1
 800365e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003660:	0021      	movs	r1, r4
 8003662:	187b      	adds	r3, r7, r1
 8003664:	2200      	movs	r2, #0
 8003666:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003668:	187b      	adds	r3, r7, r1
 800366a:	2240      	movs	r2, #64	@ 0x40
 800366c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800366e:	187b      	adds	r3, r7, r1
 8003670:	2202      	movs	r2, #2
 8003672:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003674:	187b      	adds	r3, r7, r1
 8003676:	2202      	movs	r2, #2
 8003678:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800367a:	187b      	adds	r3, r7, r1
 800367c:	2200      	movs	r2, #0
 800367e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003680:	187b      	adds	r3, r7, r1
 8003682:	2208      	movs	r2, #8
 8003684:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003686:	187b      	adds	r3, r7, r1
 8003688:	2280      	movs	r2, #128	@ 0x80
 800368a:	0292      	lsls	r2, r2, #10
 800368c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800368e:	187b      	adds	r3, r7, r1
 8003690:	2280      	movs	r2, #128	@ 0x80
 8003692:	0492      	lsls	r2, r2, #18
 8003694:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003696:	187b      	adds	r3, r7, r1
 8003698:	2280      	movs	r2, #128	@ 0x80
 800369a:	0592      	lsls	r2, r2, #22
 800369c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800369e:	187b      	adds	r3, r7, r1
 80036a0:	0018      	movs	r0, r3
 80036a2:	f000 fce1 	bl	8004068 <HAL_RCC_OscConfig>
 80036a6:	1e03      	subs	r3, r0, #0
 80036a8:	d001      	beq.n	80036ae <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80036aa:	f000 f87d 	bl	80037a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036ae:	003b      	movs	r3, r7
 80036b0:	2207      	movs	r2, #7
 80036b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036b4:	003b      	movs	r3, r7
 80036b6:	2202      	movs	r2, #2
 80036b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036ba:	003b      	movs	r3, r7
 80036bc:	2200      	movs	r2, #0
 80036be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036c0:	003b      	movs	r3, r7
 80036c2:	2200      	movs	r2, #0
 80036c4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036c6:	003b      	movs	r3, r7
 80036c8:	2102      	movs	r1, #2
 80036ca:	0018      	movs	r0, r3
 80036cc:	f000 ffe6 	bl	800469c <HAL_RCC_ClockConfig>
 80036d0:	1e03      	subs	r3, r0, #0
 80036d2:	d001      	beq.n	80036d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80036d4:	f000 f868 	bl	80037a8 <Error_Handler>
  }
}
 80036d8:	46c0      	nop			@ (mov r8, r8)
 80036da:	46bd      	mov	sp, r7
 80036dc:	b013      	add	sp, #76	@ 0x4c
 80036de:	bd90      	pop	{r4, r7, pc}

080036e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036e4:	4b23      	ldr	r3, [pc, #140]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 80036e6:	4a24      	ldr	r2, [pc, #144]	@ (8003778 <MX_USART2_UART_Init+0x98>)
 80036e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80036ea:	4b22      	ldr	r3, [pc, #136]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 80036ec:	22e1      	movs	r2, #225	@ 0xe1
 80036ee:	0252      	lsls	r2, r2, #9
 80036f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80036f2:	4b20      	ldr	r3, [pc, #128]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80036f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80036fe:	4b1d      	ldr	r3, [pc, #116]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 8003700:	2200      	movs	r2, #0
 8003702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003704:	4b1b      	ldr	r3, [pc, #108]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 8003706:	220c      	movs	r2, #12
 8003708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800370a:	4b1a      	ldr	r3, [pc, #104]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 800370c:	2200      	movs	r2, #0
 800370e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003710:	4b18      	ldr	r3, [pc, #96]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 8003712:	2200      	movs	r2, #0
 8003714:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003716:	4b17      	ldr	r3, [pc, #92]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 8003718:	2200      	movs	r2, #0
 800371a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800371c:	4b15      	ldr	r3, [pc, #84]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 800371e:	2200      	movs	r2, #0
 8003720:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003722:	4b14      	ldr	r3, [pc, #80]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 8003724:	2200      	movs	r2, #0
 8003726:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003728:	4b12      	ldr	r3, [pc, #72]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 800372a:	0018      	movs	r0, r3
 800372c:	f001 fb18 	bl	8004d60 <HAL_UART_Init>
 8003730:	1e03      	subs	r3, r0, #0
 8003732:	d001      	beq.n	8003738 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003734:	f000 f838 	bl	80037a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003738:	4b0e      	ldr	r3, [pc, #56]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 800373a:	2100      	movs	r1, #0
 800373c:	0018      	movs	r0, r3
 800373e:	f002 f935 	bl	80059ac <HAL_UARTEx_SetTxFifoThreshold>
 8003742:	1e03      	subs	r3, r0, #0
 8003744:	d001      	beq.n	800374a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003746:	f000 f82f 	bl	80037a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800374a:	4b0a      	ldr	r3, [pc, #40]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 800374c:	2100      	movs	r1, #0
 800374e:	0018      	movs	r0, r3
 8003750:	f002 f96c 	bl	8005a2c <HAL_UARTEx_SetRxFifoThreshold>
 8003754:	1e03      	subs	r3, r0, #0
 8003756:	d001      	beq.n	800375c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003758:	f000 f826 	bl	80037a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800375c:	4b05      	ldr	r3, [pc, #20]	@ (8003774 <MX_USART2_UART_Init+0x94>)
 800375e:	0018      	movs	r0, r3
 8003760:	f002 f8ea 	bl	8005938 <HAL_UARTEx_DisableFifoMode>
 8003764:	1e03      	subs	r3, r0, #0
 8003766:	d001      	beq.n	800376c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003768:	f000 f81e 	bl	80037a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800376c:	46c0      	nop			@ (mov r8, r8)
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			@ (mov r8, r8)
 8003774:	200001f8 	.word	0x200001f8
 8003778:	40004400 	.word	0x40004400

0800377c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b082      	sub	sp, #8
 8003780:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003782:	4b08      	ldr	r3, [pc, #32]	@ (80037a4 <MX_GPIO_Init+0x28>)
 8003784:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003786:	4b07      	ldr	r3, [pc, #28]	@ (80037a4 <MX_GPIO_Init+0x28>)
 8003788:	2101      	movs	r1, #1
 800378a:	430a      	orrs	r2, r1
 800378c:	635a      	str	r2, [r3, #52]	@ 0x34
 800378e:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <MX_GPIO_Init+0x28>)
 8003790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003792:	2201      	movs	r2, #1
 8003794:	4013      	ands	r3, r2
 8003796:	607b      	str	r3, [r7, #4]
 8003798:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800379a:	46c0      	nop			@ (mov r8, r8)
 800379c:	46bd      	mov	sp, r7
 800379e:	b002      	add	sp, #8
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	46c0      	nop			@ (mov r8, r8)
 80037a4:	40021000 	.word	0x40021000

080037a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037ac:	b672      	cpsid	i
}
 80037ae:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80037b0:	46c0      	nop			@ (mov r8, r8)
 80037b2:	e7fd      	b.n	80037b0 <Error_Handler+0x8>

080037b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037ba:	4b0f      	ldr	r3, [pc, #60]	@ (80037f8 <HAL_MspInit+0x44>)
 80037bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80037be:	4b0e      	ldr	r3, [pc, #56]	@ (80037f8 <HAL_MspInit+0x44>)
 80037c0:	2101      	movs	r1, #1
 80037c2:	430a      	orrs	r2, r1
 80037c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80037c6:	4b0c      	ldr	r3, [pc, #48]	@ (80037f8 <HAL_MspInit+0x44>)
 80037c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ca:	2201      	movs	r2, #1
 80037cc:	4013      	ands	r3, r2
 80037ce:	607b      	str	r3, [r7, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	4b09      	ldr	r3, [pc, #36]	@ (80037f8 <HAL_MspInit+0x44>)
 80037d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037d6:	4b08      	ldr	r3, [pc, #32]	@ (80037f8 <HAL_MspInit+0x44>)
 80037d8:	2180      	movs	r1, #128	@ 0x80
 80037da:	0549      	lsls	r1, r1, #21
 80037dc:	430a      	orrs	r2, r1
 80037de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80037e0:	4b05      	ldr	r3, [pc, #20]	@ (80037f8 <HAL_MspInit+0x44>)
 80037e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037e4:	2380      	movs	r3, #128	@ 0x80
 80037e6:	055b      	lsls	r3, r3, #21
 80037e8:	4013      	ands	r3, r2
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037ee:	46c0      	nop			@ (mov r8, r8)
 80037f0:	46bd      	mov	sp, r7
 80037f2:	b002      	add	sp, #8
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	46c0      	nop			@ (mov r8, r8)
 80037f8:	40021000 	.word	0x40021000

080037fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037fc:	b590      	push	{r4, r7, lr}
 80037fe:	b097      	sub	sp, #92	@ 0x5c
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003804:	2344      	movs	r3, #68	@ 0x44
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	0018      	movs	r0, r3
 800380a:	2314      	movs	r3, #20
 800380c:	001a      	movs	r2, r3
 800380e:	2100      	movs	r1, #0
 8003810:	f003 fe2a 	bl	8007468 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003814:	2410      	movs	r4, #16
 8003816:	193b      	adds	r3, r7, r4
 8003818:	0018      	movs	r0, r3
 800381a:	2334      	movs	r3, #52	@ 0x34
 800381c:	001a      	movs	r2, r3
 800381e:	2100      	movs	r1, #0
 8003820:	f003 fe22 	bl	8007468 <memset>
  if(huart->Instance==USART2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a22      	ldr	r2, [pc, #136]	@ (80038b4 <HAL_UART_MspInit+0xb8>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d13e      	bne.n	80038ac <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800382e:	193b      	adds	r3, r7, r4
 8003830:	2202      	movs	r2, #2
 8003832:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003834:	193b      	adds	r3, r7, r4
 8003836:	2200      	movs	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800383a:	193b      	adds	r3, r7, r4
 800383c:	0018      	movs	r0, r3
 800383e:	f001 f8d7 	bl	80049f0 <HAL_RCCEx_PeriphCLKConfig>
 8003842:	1e03      	subs	r3, r0, #0
 8003844:	d001      	beq.n	800384a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003846:	f7ff ffaf 	bl	80037a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800384a:	4b1b      	ldr	r3, [pc, #108]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 800384c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800384e:	4b1a      	ldr	r3, [pc, #104]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 8003850:	2180      	movs	r1, #128	@ 0x80
 8003852:	0289      	lsls	r1, r1, #10
 8003854:	430a      	orrs	r2, r1
 8003856:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003858:	4b17      	ldr	r3, [pc, #92]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 800385a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800385c:	2380      	movs	r3, #128	@ 0x80
 800385e:	029b      	lsls	r3, r3, #10
 8003860:	4013      	ands	r3, r2
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003866:	4b14      	ldr	r3, [pc, #80]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 8003868:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800386a:	4b13      	ldr	r3, [pc, #76]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 800386c:	2101      	movs	r1, #1
 800386e:	430a      	orrs	r2, r1
 8003870:	635a      	str	r2, [r3, #52]	@ 0x34
 8003872:	4b11      	ldr	r3, [pc, #68]	@ (80038b8 <HAL_UART_MspInit+0xbc>)
 8003874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003876:	2201      	movs	r2, #1
 8003878:	4013      	ands	r3, r2
 800387a:	60bb      	str	r3, [r7, #8]
 800387c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800387e:	2144      	movs	r1, #68	@ 0x44
 8003880:	187b      	adds	r3, r7, r1
 8003882:	220c      	movs	r2, #12
 8003884:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003886:	187b      	adds	r3, r7, r1
 8003888:	2202      	movs	r2, #2
 800388a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388c:	187b      	adds	r3, r7, r1
 800388e:	2200      	movs	r2, #0
 8003890:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003892:	187b      	adds	r3, r7, r1
 8003894:	2200      	movs	r2, #0
 8003896:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003898:	187b      	adds	r3, r7, r1
 800389a:	2201      	movs	r2, #1
 800389c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389e:	187a      	adds	r2, r7, r1
 80038a0:	23a0      	movs	r3, #160	@ 0xa0
 80038a2:	05db      	lsls	r3, r3, #23
 80038a4:	0011      	movs	r1, r2
 80038a6:	0018      	movs	r0, r3
 80038a8:	f000 fa2e 	bl	8003d08 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80038ac:	46c0      	nop			@ (mov r8, r8)
 80038ae:	46bd      	mov	sp, r7
 80038b0:	b017      	add	sp, #92	@ 0x5c
 80038b2:	bd90      	pop	{r4, r7, pc}
 80038b4:	40004400 	.word	0x40004400
 80038b8:	40021000 	.word	0x40021000

080038bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038c0:	46c0      	nop			@ (mov r8, r8)
 80038c2:	e7fd      	b.n	80038c0 <NMI_Handler+0x4>

080038c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038c8:	46c0      	nop			@ (mov r8, r8)
 80038ca:	e7fd      	b.n	80038c8 <HardFault_Handler+0x4>

080038cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80038d0:	46c0      	nop			@ (mov r8, r8)
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038da:	46c0      	nop			@ (mov r8, r8)
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038e4:	f000 f940 	bl	8003b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038e8:	46c0      	nop			@ (mov r8, r8)
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	af00      	add	r7, sp, #0
  return 1;
 80038f2:	2301      	movs	r3, #1
}
 80038f4:	0018      	movs	r0, r3
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <_kill>:

int _kill(int pid, int sig)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
 8003902:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003904:	f003 fe0a 	bl	800751c <__errno>
 8003908:	0003      	movs	r3, r0
 800390a:	2216      	movs	r2, #22
 800390c:	601a      	str	r2, [r3, #0]
  return -1;
 800390e:	2301      	movs	r3, #1
 8003910:	425b      	negs	r3, r3
}
 8003912:	0018      	movs	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	b002      	add	sp, #8
 8003918:	bd80      	pop	{r7, pc}

0800391a <_exit>:

void _exit (int status)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003922:	2301      	movs	r3, #1
 8003924:	425a      	negs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	0011      	movs	r1, r2
 800392a:	0018      	movs	r0, r3
 800392c:	f7ff ffe5 	bl	80038fa <_kill>
  while (1) {}    /* Make sure we hang here */
 8003930:	46c0      	nop			@ (mov r8, r8)
 8003932:	e7fd      	b.n	8003930 <_exit+0x16>

08003934 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	e00a      	b.n	800395c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003946:	e000      	b.n	800394a <_read+0x16>
 8003948:	bf00      	nop
 800394a:	0001      	movs	r1, r0
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	1c5a      	adds	r2, r3, #1
 8003950:	60ba      	str	r2, [r7, #8]
 8003952:	b2ca      	uxtb	r2, r1
 8003954:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	3301      	adds	r3, #1
 800395a:	617b      	str	r3, [r7, #20]
 800395c:	697a      	ldr	r2, [r7, #20]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	429a      	cmp	r2, r3
 8003962:	dbf0      	blt.n	8003946 <_read+0x12>
  }

  return len;
 8003964:	687b      	ldr	r3, [r7, #4]
}
 8003966:	0018      	movs	r0, r3
 8003968:	46bd      	mov	sp, r7
 800396a:	b006      	add	sp, #24
 800396c:	bd80      	pop	{r7, pc}

0800396e <_close>:
  }
  return len;
}

int _close(int file)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003976:	2301      	movs	r3, #1
 8003978:	425b      	negs	r3, r3
}
 800397a:	0018      	movs	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	b002      	add	sp, #8
 8003980:	bd80      	pop	{r7, pc}

08003982 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b082      	sub	sp, #8
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
 800398a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	2280      	movs	r2, #128	@ 0x80
 8003990:	0192      	lsls	r2, r2, #6
 8003992:	605a      	str	r2, [r3, #4]
  return 0;
 8003994:	2300      	movs	r3, #0
}
 8003996:	0018      	movs	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	b002      	add	sp, #8
 800399c:	bd80      	pop	{r7, pc}

0800399e <_isatty>:

int _isatty(int file)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b082      	sub	sp, #8
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80039a6:	2301      	movs	r3, #1
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b002      	add	sp, #8
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	0018      	movs	r0, r3
 80039c0:	46bd      	mov	sp, r7
 80039c2:	b004      	add	sp, #16
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039d0:	4a14      	ldr	r2, [pc, #80]	@ (8003a24 <_sbrk+0x5c>)
 80039d2:	4b15      	ldr	r3, [pc, #84]	@ (8003a28 <_sbrk+0x60>)
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039dc:	4b13      	ldr	r3, [pc, #76]	@ (8003a2c <_sbrk+0x64>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d102      	bne.n	80039ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039e4:	4b11      	ldr	r3, [pc, #68]	@ (8003a2c <_sbrk+0x64>)
 80039e6:	4a12      	ldr	r2, [pc, #72]	@ (8003a30 <_sbrk+0x68>)
 80039e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039ea:	4b10      	ldr	r3, [pc, #64]	@ (8003a2c <_sbrk+0x64>)
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	18d3      	adds	r3, r2, r3
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d207      	bcs.n	8003a08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039f8:	f003 fd90 	bl	800751c <__errno>
 80039fc:	0003      	movs	r3, r0
 80039fe:	220c      	movs	r2, #12
 8003a00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a02:	2301      	movs	r3, #1
 8003a04:	425b      	negs	r3, r3
 8003a06:	e009      	b.n	8003a1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <_sbrk+0x64>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a0e:	4b07      	ldr	r3, [pc, #28]	@ (8003a2c <_sbrk+0x64>)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	18d2      	adds	r2, r2, r3
 8003a16:	4b05      	ldr	r3, [pc, #20]	@ (8003a2c <_sbrk+0x64>)
 8003a18:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
}
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	b006      	add	sp, #24
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	20009000 	.word	0x20009000
 8003a28:	00000400 	.word	0x00000400
 8003a2c:	200052a0 	.word	0x200052a0
 8003a30:	200053f8 	.word	0x200053f8

08003a34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a38:	46c0      	nop			@ (mov r8, r8)
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
	...

08003a40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003a40:	480d      	ldr	r0, [pc, #52]	@ (8003a78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003a42:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003a44:	f7ff fff6 	bl	8003a34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a48:	480c      	ldr	r0, [pc, #48]	@ (8003a7c <LoopForever+0x6>)
  ldr r1, =_edata
 8003a4a:	490d      	ldr	r1, [pc, #52]	@ (8003a80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003a84 <LoopForever+0xe>)
  movs r3, #0
 8003a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a50:	e002      	b.n	8003a58 <LoopCopyDataInit>

08003a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a56:	3304      	adds	r3, #4

08003a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a5c:	d3f9      	bcc.n	8003a52 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a60:	4c0a      	ldr	r4, [pc, #40]	@ (8003a8c <LoopForever+0x16>)
  movs r3, #0
 8003a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a64:	e001      	b.n	8003a6a <LoopFillZerobss>

08003a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a68:	3204      	adds	r2, #4

08003a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a6c:	d3fb      	bcc.n	8003a66 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003a6e:	f003 fd5b 	bl	8007528 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003a72:	f7ff fd33 	bl	80034dc <main>

08003a76 <LoopForever>:

LoopForever:
  b LoopForever
 8003a76:	e7fe      	b.n	8003a76 <LoopForever>
  ldr   r0, =_estack
 8003a78:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8003a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a80:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8003a84:	08012a18 	.word	0x08012a18
  ldr r2, =_sbss
 8003a88:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8003a8c:	200053f4 	.word	0x200053f4

08003a90 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003a90:	e7fe      	b.n	8003a90 <ADC1_COMP_IRQHandler>
	...

08003a94 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a9a:	1dfb      	adds	r3, r7, #7
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad0 <HAL_Init+0x3c>)
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad0 <HAL_Init+0x3c>)
 8003aa6:	2180      	movs	r1, #128	@ 0x80
 8003aa8:	0049      	lsls	r1, r1, #1
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003aae:	2000      	movs	r0, #0
 8003ab0:	f000 f810 	bl	8003ad4 <HAL_InitTick>
 8003ab4:	1e03      	subs	r3, r0, #0
 8003ab6:	d003      	beq.n	8003ac0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003ab8:	1dfb      	adds	r3, r7, #7
 8003aba:	2201      	movs	r2, #1
 8003abc:	701a      	strb	r2, [r3, #0]
 8003abe:	e001      	b.n	8003ac4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003ac0:	f7ff fe78 	bl	80037b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ac4:	1dfb      	adds	r3, r7, #7
 8003ac6:	781b      	ldrb	r3, [r3, #0]
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b002      	add	sp, #8
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40022000 	.word	0x40022000

08003ad4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ad4:	b590      	push	{r4, r7, lr}
 8003ad6:	b085      	sub	sp, #20
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003adc:	230f      	movs	r3, #15
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003ae4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b5c <HAL_InitTick+0x88>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d02b      	beq.n	8003b44 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003aec:	4b1c      	ldr	r3, [pc, #112]	@ (8003b60 <HAL_InitTick+0x8c>)
 8003aee:	681c      	ldr	r4, [r3, #0]
 8003af0:	4b1a      	ldr	r3, [pc, #104]	@ (8003b5c <HAL_InitTick+0x88>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	0019      	movs	r1, r3
 8003af6:	23fa      	movs	r3, #250	@ 0xfa
 8003af8:	0098      	lsls	r0, r3, #2
 8003afa:	f7fc fb1f 	bl	800013c <__udivsi3>
 8003afe:	0003      	movs	r3, r0
 8003b00:	0019      	movs	r1, r3
 8003b02:	0020      	movs	r0, r4
 8003b04:	f7fc fb1a 	bl	800013c <__udivsi3>
 8003b08:	0003      	movs	r3, r0
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f000 f8ef 	bl	8003cee <HAL_SYSTICK_Config>
 8003b10:	1e03      	subs	r3, r0, #0
 8003b12:	d112      	bne.n	8003b3a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b03      	cmp	r3, #3
 8003b18:	d80a      	bhi.n	8003b30 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	425b      	negs	r3, r3
 8003b20:	2200      	movs	r2, #0
 8003b22:	0018      	movs	r0, r3
 8003b24:	f000 f8ce 	bl	8003cc4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b28:	4b0e      	ldr	r3, [pc, #56]	@ (8003b64 <HAL_InitTick+0x90>)
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	e00d      	b.n	8003b4c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003b30:	230f      	movs	r3, #15
 8003b32:	18fb      	adds	r3, r7, r3
 8003b34:	2201      	movs	r2, #1
 8003b36:	701a      	strb	r2, [r3, #0]
 8003b38:	e008      	b.n	8003b4c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003b3a:	230f      	movs	r3, #15
 8003b3c:	18fb      	adds	r3, r7, r3
 8003b3e:	2201      	movs	r2, #1
 8003b40:	701a      	strb	r2, [r3, #0]
 8003b42:	e003      	b.n	8003b4c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003b44:	230f      	movs	r3, #15
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	2201      	movs	r2, #1
 8003b4a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003b4c:	230f      	movs	r3, #15
 8003b4e:	18fb      	adds	r3, r7, r3
 8003b50:	781b      	ldrb	r3, [r3, #0]
}
 8003b52:	0018      	movs	r0, r3
 8003b54:	46bd      	mov	sp, r7
 8003b56:	b005      	add	sp, #20
 8003b58:	bd90      	pop	{r4, r7, pc}
 8003b5a:	46c0      	nop			@ (mov r8, r8)
 8003b5c:	20000008 	.word	0x20000008
 8003b60:	20000000 	.word	0x20000000
 8003b64:	20000004 	.word	0x20000004

08003b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003b6c:	4b05      	ldr	r3, [pc, #20]	@ (8003b84 <HAL_IncTick+0x1c>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	001a      	movs	r2, r3
 8003b72:	4b05      	ldr	r3, [pc, #20]	@ (8003b88 <HAL_IncTick+0x20>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	18d2      	adds	r2, r2, r3
 8003b78:	4b03      	ldr	r3, [pc, #12]	@ (8003b88 <HAL_IncTick+0x20>)
 8003b7a:	601a      	str	r2, [r3, #0]
}
 8003b7c:	46c0      	nop			@ (mov r8, r8)
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	46c0      	nop			@ (mov r8, r8)
 8003b84:	20000008 	.word	0x20000008
 8003b88:	200052a4 	.word	0x200052a4

08003b8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b90:	4b02      	ldr	r3, [pc, #8]	@ (8003b9c <HAL_GetTick+0x10>)
 8003b92:	681b      	ldr	r3, [r3, #0]
}
 8003b94:	0018      	movs	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	46c0      	nop			@ (mov r8, r8)
 8003b9c:	200052a4 	.word	0x200052a4

08003ba0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ba0:	b590      	push	{r4, r7, lr}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	0002      	movs	r2, r0
 8003ba8:	6039      	str	r1, [r7, #0]
 8003baa:	1dfb      	adds	r3, r7, #7
 8003bac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003bae:	1dfb      	adds	r3, r7, #7
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bb4:	d828      	bhi.n	8003c08 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bb6:	4a2f      	ldr	r2, [pc, #188]	@ (8003c74 <__NVIC_SetPriority+0xd4>)
 8003bb8:	1dfb      	adds	r3, r7, #7
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	b25b      	sxtb	r3, r3
 8003bbe:	089b      	lsrs	r3, r3, #2
 8003bc0:	33c0      	adds	r3, #192	@ 0xc0
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	589b      	ldr	r3, [r3, r2]
 8003bc6:	1dfa      	adds	r2, r7, #7
 8003bc8:	7812      	ldrb	r2, [r2, #0]
 8003bca:	0011      	movs	r1, r2
 8003bcc:	2203      	movs	r2, #3
 8003bce:	400a      	ands	r2, r1
 8003bd0:	00d2      	lsls	r2, r2, #3
 8003bd2:	21ff      	movs	r1, #255	@ 0xff
 8003bd4:	4091      	lsls	r1, r2
 8003bd6:	000a      	movs	r2, r1
 8003bd8:	43d2      	mvns	r2, r2
 8003bda:	401a      	ands	r2, r3
 8003bdc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	019b      	lsls	r3, r3, #6
 8003be2:	22ff      	movs	r2, #255	@ 0xff
 8003be4:	401a      	ands	r2, r3
 8003be6:	1dfb      	adds	r3, r7, #7
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	0018      	movs	r0, r3
 8003bec:	2303      	movs	r3, #3
 8003bee:	4003      	ands	r3, r0
 8003bf0:	00db      	lsls	r3, r3, #3
 8003bf2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bf4:	481f      	ldr	r0, [pc, #124]	@ (8003c74 <__NVIC_SetPriority+0xd4>)
 8003bf6:	1dfb      	adds	r3, r7, #7
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	b25b      	sxtb	r3, r3
 8003bfc:	089b      	lsrs	r3, r3, #2
 8003bfe:	430a      	orrs	r2, r1
 8003c00:	33c0      	adds	r3, #192	@ 0xc0
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003c06:	e031      	b.n	8003c6c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c08:	4a1b      	ldr	r2, [pc, #108]	@ (8003c78 <__NVIC_SetPriority+0xd8>)
 8003c0a:	1dfb      	adds	r3, r7, #7
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	0019      	movs	r1, r3
 8003c10:	230f      	movs	r3, #15
 8003c12:	400b      	ands	r3, r1
 8003c14:	3b08      	subs	r3, #8
 8003c16:	089b      	lsrs	r3, r3, #2
 8003c18:	3306      	adds	r3, #6
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	18d3      	adds	r3, r2, r3
 8003c1e:	3304      	adds	r3, #4
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	1dfa      	adds	r2, r7, #7
 8003c24:	7812      	ldrb	r2, [r2, #0]
 8003c26:	0011      	movs	r1, r2
 8003c28:	2203      	movs	r2, #3
 8003c2a:	400a      	ands	r2, r1
 8003c2c:	00d2      	lsls	r2, r2, #3
 8003c2e:	21ff      	movs	r1, #255	@ 0xff
 8003c30:	4091      	lsls	r1, r2
 8003c32:	000a      	movs	r2, r1
 8003c34:	43d2      	mvns	r2, r2
 8003c36:	401a      	ands	r2, r3
 8003c38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	019b      	lsls	r3, r3, #6
 8003c3e:	22ff      	movs	r2, #255	@ 0xff
 8003c40:	401a      	ands	r2, r3
 8003c42:	1dfb      	adds	r3, r7, #7
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	0018      	movs	r0, r3
 8003c48:	2303      	movs	r3, #3
 8003c4a:	4003      	ands	r3, r0
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003c50:	4809      	ldr	r0, [pc, #36]	@ (8003c78 <__NVIC_SetPriority+0xd8>)
 8003c52:	1dfb      	adds	r3, r7, #7
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	001c      	movs	r4, r3
 8003c58:	230f      	movs	r3, #15
 8003c5a:	4023      	ands	r3, r4
 8003c5c:	3b08      	subs	r3, #8
 8003c5e:	089b      	lsrs	r3, r3, #2
 8003c60:	430a      	orrs	r2, r1
 8003c62:	3306      	adds	r3, #6
 8003c64:	009b      	lsls	r3, r3, #2
 8003c66:	18c3      	adds	r3, r0, r3
 8003c68:	3304      	adds	r3, #4
 8003c6a:	601a      	str	r2, [r3, #0]
}
 8003c6c:	46c0      	nop			@ (mov r8, r8)
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	b003      	add	sp, #12
 8003c72:	bd90      	pop	{r4, r7, pc}
 8003c74:	e000e100 	.word	0xe000e100
 8003c78:	e000ed00 	.word	0xe000ed00

08003c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	1e5a      	subs	r2, r3, #1
 8003c88:	2380      	movs	r3, #128	@ 0x80
 8003c8a:	045b      	lsls	r3, r3, #17
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d301      	bcc.n	8003c94 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c90:	2301      	movs	r3, #1
 8003c92:	e010      	b.n	8003cb6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c94:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc0 <SysTick_Config+0x44>)
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	3a01      	subs	r2, #1
 8003c9a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	425b      	negs	r3, r3
 8003ca0:	2103      	movs	r1, #3
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7ff ff7c 	bl	8003ba0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ca8:	4b05      	ldr	r3, [pc, #20]	@ (8003cc0 <SysTick_Config+0x44>)
 8003caa:	2200      	movs	r2, #0
 8003cac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cae:	4b04      	ldr	r3, [pc, #16]	@ (8003cc0 <SysTick_Config+0x44>)
 8003cb0:	2207      	movs	r2, #7
 8003cb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	0018      	movs	r0, r3
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	b002      	add	sp, #8
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	46c0      	nop			@ (mov r8, r8)
 8003cc0:	e000e010 	.word	0xe000e010

08003cc4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b084      	sub	sp, #16
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60b9      	str	r1, [r7, #8]
 8003ccc:	607a      	str	r2, [r7, #4]
 8003cce:	210f      	movs	r1, #15
 8003cd0:	187b      	adds	r3, r7, r1
 8003cd2:	1c02      	adds	r2, r0, #0
 8003cd4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003cd6:	68ba      	ldr	r2, [r7, #8]
 8003cd8:	187b      	adds	r3, r7, r1
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	b25b      	sxtb	r3, r3
 8003cde:	0011      	movs	r1, r2
 8003ce0:	0018      	movs	r0, r3
 8003ce2:	f7ff ff5d 	bl	8003ba0 <__NVIC_SetPriority>
}
 8003ce6:	46c0      	nop			@ (mov r8, r8)
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	b004      	add	sp, #16
 8003cec:	bd80      	pop	{r7, pc}

08003cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	b082      	sub	sp, #8
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7ff ffbf 	bl	8003c7c <SysTick_Config>
 8003cfe:	0003      	movs	r3, r0
}
 8003d00:	0018      	movs	r0, r3
 8003d02:	46bd      	mov	sp, r7
 8003d04:	b002      	add	sp, #8
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d12:	2300      	movs	r3, #0
 8003d14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d16:	e147      	b.n	8003fa8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	4091      	lsls	r1, r2
 8003d22:	000a      	movs	r2, r1
 8003d24:	4013      	ands	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d100      	bne.n	8003d30 <HAL_GPIO_Init+0x28>
 8003d2e:	e138      	b.n	8003fa2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2203      	movs	r2, #3
 8003d36:	4013      	ands	r3, r2
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d005      	beq.n	8003d48 <HAL_GPIO_Init+0x40>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	2203      	movs	r2, #3
 8003d42:	4013      	ands	r3, r2
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d130      	bne.n	8003daa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	2203      	movs	r2, #3
 8003d54:	409a      	lsls	r2, r3
 8003d56:	0013      	movs	r3, r2
 8003d58:	43da      	mvns	r2, r3
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	68da      	ldr	r2, [r3, #12]
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	409a      	lsls	r2, r3
 8003d6a:	0013      	movs	r3, r2
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d7e:	2201      	movs	r2, #1
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	409a      	lsls	r2, r3
 8003d84:	0013      	movs	r3, r2
 8003d86:	43da      	mvns	r2, r3
 8003d88:	693b      	ldr	r3, [r7, #16]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	091b      	lsrs	r3, r3, #4
 8003d94:	2201      	movs	r2, #1
 8003d96:	401a      	ands	r2, r3
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	409a      	lsls	r2, r3
 8003d9c:	0013      	movs	r3, r2
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	2203      	movs	r2, #3
 8003db0:	4013      	ands	r3, r2
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d017      	beq.n	8003de6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	2203      	movs	r2, #3
 8003dc2:	409a      	lsls	r2, r3
 8003dc4:	0013      	movs	r3, r2
 8003dc6:	43da      	mvns	r2, r3
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	689a      	ldr	r2, [r3, #8]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	409a      	lsls	r2, r3
 8003dd8:	0013      	movs	r3, r2
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2203      	movs	r2, #3
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d123      	bne.n	8003e3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	08da      	lsrs	r2, r3, #3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3208      	adds	r2, #8
 8003dfa:	0092      	lsls	r2, r2, #2
 8003dfc:	58d3      	ldr	r3, [r2, r3]
 8003dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	2207      	movs	r2, #7
 8003e04:	4013      	ands	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	220f      	movs	r2, #15
 8003e0a:	409a      	lsls	r2, r3
 8003e0c:	0013      	movs	r3, r2
 8003e0e:	43da      	mvns	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	4013      	ands	r3, r2
 8003e14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	691a      	ldr	r2, [r3, #16]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2107      	movs	r1, #7
 8003e1e:	400b      	ands	r3, r1
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	409a      	lsls	r2, r3
 8003e24:	0013      	movs	r3, r2
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	08da      	lsrs	r2, r3, #3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	3208      	adds	r2, #8
 8003e34:	0092      	lsls	r2, r2, #2
 8003e36:	6939      	ldr	r1, [r7, #16]
 8003e38:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	2203      	movs	r2, #3
 8003e46:	409a      	lsls	r2, r3
 8003e48:	0013      	movs	r3, r2
 8003e4a:	43da      	mvns	r2, r3
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2203      	movs	r2, #3
 8003e58:	401a      	ands	r2, r3
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	005b      	lsls	r3, r3, #1
 8003e5e:	409a      	lsls	r2, r3
 8003e60:	0013      	movs	r3, r2
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	23c0      	movs	r3, #192	@ 0xc0
 8003e74:	029b      	lsls	r3, r3, #10
 8003e76:	4013      	ands	r3, r2
 8003e78:	d100      	bne.n	8003e7c <HAL_GPIO_Init+0x174>
 8003e7a:	e092      	b.n	8003fa2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003e7c:	4a50      	ldr	r2, [pc, #320]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	089b      	lsrs	r3, r3, #2
 8003e82:	3318      	adds	r3, #24
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	589b      	ldr	r3, [r3, r2]
 8003e88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	4013      	ands	r3, r2
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	220f      	movs	r2, #15
 8003e94:	409a      	lsls	r2, r3
 8003e96:	0013      	movs	r3, r2
 8003e98:	43da      	mvns	r2, r3
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	23a0      	movs	r3, #160	@ 0xa0
 8003ea4:	05db      	lsls	r3, r3, #23
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d013      	beq.n	8003ed2 <HAL_GPIO_Init+0x1ca>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a45      	ldr	r2, [pc, #276]	@ (8003fc4 <HAL_GPIO_Init+0x2bc>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d00d      	beq.n	8003ece <HAL_GPIO_Init+0x1c6>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a44      	ldr	r2, [pc, #272]	@ (8003fc8 <HAL_GPIO_Init+0x2c0>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d007      	beq.n	8003eca <HAL_GPIO_Init+0x1c2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a43      	ldr	r2, [pc, #268]	@ (8003fcc <HAL_GPIO_Init+0x2c4>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d101      	bne.n	8003ec6 <HAL_GPIO_Init+0x1be>
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e006      	b.n	8003ed4 <HAL_GPIO_Init+0x1cc>
 8003ec6:	2305      	movs	r3, #5
 8003ec8:	e004      	b.n	8003ed4 <HAL_GPIO_Init+0x1cc>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e002      	b.n	8003ed4 <HAL_GPIO_Init+0x1cc>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <HAL_GPIO_Init+0x1cc>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	2103      	movs	r1, #3
 8003ed8:	400a      	ands	r2, r1
 8003eda:	00d2      	lsls	r2, r2, #3
 8003edc:	4093      	lsls	r3, r2
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003ee4:	4936      	ldr	r1, [pc, #216]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	089b      	lsrs	r3, r3, #2
 8003eea:	3318      	adds	r3, #24
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ef2:	4b33      	ldr	r3, [pc, #204]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	43da      	mvns	r2, r3
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	4013      	ands	r3, r2
 8003f00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685a      	ldr	r2, [r3, #4]
 8003f06:	2380      	movs	r3, #128	@ 0x80
 8003f08:	035b      	lsls	r3, r3, #13
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d003      	beq.n	8003f16 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f16:	4b2a      	ldr	r3, [pc, #168]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003f1c:	4b28      	ldr	r3, [pc, #160]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	43da      	mvns	r2, r3
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	2380      	movs	r3, #128	@ 0x80
 8003f32:	039b      	lsls	r3, r3, #14
 8003f34:	4013      	ands	r3, r2
 8003f36:	d003      	beq.n	8003f40 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f40:	4b1f      	ldr	r3, [pc, #124]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f46:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f48:	2384      	movs	r3, #132	@ 0x84
 8003f4a:	58d3      	ldr	r3, [r2, r3]
 8003f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	43da      	mvns	r2, r3
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	4013      	ands	r3, r2
 8003f56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	2380      	movs	r3, #128	@ 0x80
 8003f5e:	029b      	lsls	r3, r3, #10
 8003f60:	4013      	ands	r3, r2
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f6c:	4914      	ldr	r1, [pc, #80]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f6e:	2284      	movs	r2, #132	@ 0x84
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003f74:	4a12      	ldr	r2, [pc, #72]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f76:	2380      	movs	r3, #128	@ 0x80
 8003f78:	58d3      	ldr	r3, [r2, r3]
 8003f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	43da      	mvns	r2, r3
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	4013      	ands	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685a      	ldr	r2, [r3, #4]
 8003f8a:	2380      	movs	r3, #128	@ 0x80
 8003f8c:	025b      	lsls	r3, r3, #9
 8003f8e:	4013      	ands	r3, r2
 8003f90:	d003      	beq.n	8003f9a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003f92:	693a      	ldr	r2, [r7, #16]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f9a:	4909      	ldr	r1, [pc, #36]	@ (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003f9c:	2280      	movs	r2, #128	@ 0x80
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	40da      	lsrs	r2, r3
 8003fb0:	1e13      	subs	r3, r2, #0
 8003fb2:	d000      	beq.n	8003fb6 <HAL_GPIO_Init+0x2ae>
 8003fb4:	e6b0      	b.n	8003d18 <HAL_GPIO_Init+0x10>
  }
}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	46c0      	nop			@ (mov r8, r8)
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	b006      	add	sp, #24
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	40021800 	.word	0x40021800
 8003fc4:	50000400 	.word	0x50000400
 8003fc8:	50000800 	.word	0x50000800
 8003fcc:	50000c00 	.word	0x50000c00

08003fd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003fd8:	4b19      	ldr	r3, [pc, #100]	@ (8004040 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a19      	ldr	r2, [pc, #100]	@ (8004044 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003fde:	4013      	ands	r3, r2
 8003fe0:	0019      	movs	r1, r3
 8003fe2:	4b17      	ldr	r3, [pc, #92]	@ (8004040 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	2380      	movs	r3, #128	@ 0x80
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d11f      	bne.n	8004034 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003ff4:	4b14      	ldr	r3, [pc, #80]	@ (8004048 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003ff6:	681a      	ldr	r2, [r3, #0]
 8003ff8:	0013      	movs	r3, r2
 8003ffa:	005b      	lsls	r3, r3, #1
 8003ffc:	189b      	adds	r3, r3, r2
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	4912      	ldr	r1, [pc, #72]	@ (800404c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004002:	0018      	movs	r0, r3
 8004004:	f7fc f89a 	bl	800013c <__udivsi3>
 8004008:	0003      	movs	r3, r0
 800400a:	3301      	adds	r3, #1
 800400c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800400e:	e008      	b.n	8004022 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	3b01      	subs	r3, #1
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	e001      	b.n	8004022 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e009      	b.n	8004036 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004022:	4b07      	ldr	r3, [pc, #28]	@ (8004040 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004024:	695a      	ldr	r2, [r3, #20]
 8004026:	2380      	movs	r3, #128	@ 0x80
 8004028:	00db      	lsls	r3, r3, #3
 800402a:	401a      	ands	r2, r3
 800402c:	2380      	movs	r3, #128	@ 0x80
 800402e:	00db      	lsls	r3, r3, #3
 8004030:	429a      	cmp	r2, r3
 8004032:	d0ed      	beq.n	8004010 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	0018      	movs	r0, r3
 8004038:	46bd      	mov	sp, r7
 800403a:	b004      	add	sp, #16
 800403c:	bd80      	pop	{r7, pc}
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	40007000 	.word	0x40007000
 8004044:	fffff9ff 	.word	0xfffff9ff
 8004048:	20000000 	.word	0x20000000
 800404c:	000f4240 	.word	0x000f4240

08004050 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004054:	4b03      	ldr	r3, [pc, #12]	@ (8004064 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	23e0      	movs	r3, #224	@ 0xe0
 800405a:	01db      	lsls	r3, r3, #7
 800405c:	4013      	ands	r3, r2
}
 800405e:	0018      	movs	r0, r3
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40021000 	.word	0x40021000

08004068 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b088      	sub	sp, #32
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d101      	bne.n	800407a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e2fe      	b.n	8004678 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2201      	movs	r2, #1
 8004080:	4013      	ands	r3, r2
 8004082:	d100      	bne.n	8004086 <HAL_RCC_OscConfig+0x1e>
 8004084:	e07c      	b.n	8004180 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004086:	4bc3      	ldr	r3, [pc, #780]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2238      	movs	r2, #56	@ 0x38
 800408c:	4013      	ands	r3, r2
 800408e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004090:	4bc0      	ldr	r3, [pc, #768]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	2203      	movs	r2, #3
 8004096:	4013      	ands	r3, r2
 8004098:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	2b10      	cmp	r3, #16
 800409e:	d102      	bne.n	80040a6 <HAL_RCC_OscConfig+0x3e>
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	2b03      	cmp	r3, #3
 80040a4:	d002      	beq.n	80040ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80040a6:	69bb      	ldr	r3, [r7, #24]
 80040a8:	2b08      	cmp	r3, #8
 80040aa:	d10b      	bne.n	80040c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ac:	4bb9      	ldr	r3, [pc, #740]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	2380      	movs	r3, #128	@ 0x80
 80040b2:	029b      	lsls	r3, r3, #10
 80040b4:	4013      	ands	r3, r2
 80040b6:	d062      	beq.n	800417e <HAL_RCC_OscConfig+0x116>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d15e      	bne.n	800417e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e2d9      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685a      	ldr	r2, [r3, #4]
 80040c8:	2380      	movs	r3, #128	@ 0x80
 80040ca:	025b      	lsls	r3, r3, #9
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d107      	bne.n	80040e0 <HAL_RCC_OscConfig+0x78>
 80040d0:	4bb0      	ldr	r3, [pc, #704]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	4baf      	ldr	r3, [pc, #700]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80040d6:	2180      	movs	r1, #128	@ 0x80
 80040d8:	0249      	lsls	r1, r1, #9
 80040da:	430a      	orrs	r2, r1
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e020      	b.n	8004122 <HAL_RCC_OscConfig+0xba>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	23a0      	movs	r3, #160	@ 0xa0
 80040e6:	02db      	lsls	r3, r3, #11
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d10e      	bne.n	800410a <HAL_RCC_OscConfig+0xa2>
 80040ec:	4ba9      	ldr	r3, [pc, #676]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	4ba8      	ldr	r3, [pc, #672]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80040f2:	2180      	movs	r1, #128	@ 0x80
 80040f4:	02c9      	lsls	r1, r1, #11
 80040f6:	430a      	orrs	r2, r1
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	4ba6      	ldr	r3, [pc, #664]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	4ba5      	ldr	r3, [pc, #660]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004100:	2180      	movs	r1, #128	@ 0x80
 8004102:	0249      	lsls	r1, r1, #9
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]
 8004108:	e00b      	b.n	8004122 <HAL_RCC_OscConfig+0xba>
 800410a:	4ba2      	ldr	r3, [pc, #648]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	4ba1      	ldr	r3, [pc, #644]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004110:	49a1      	ldr	r1, [pc, #644]	@ (8004398 <HAL_RCC_OscConfig+0x330>)
 8004112:	400a      	ands	r2, r1
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	4b9f      	ldr	r3, [pc, #636]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	4b9e      	ldr	r3, [pc, #632]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800411c:	499f      	ldr	r1, [pc, #636]	@ (800439c <HAL_RCC_OscConfig+0x334>)
 800411e:	400a      	ands	r2, r1
 8004120:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d014      	beq.n	8004154 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412a:	f7ff fd2f 	bl	8003b8c <HAL_GetTick>
 800412e:	0003      	movs	r3, r0
 8004130:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004132:	e008      	b.n	8004146 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004134:	f7ff fd2a 	bl	8003b8c <HAL_GetTick>
 8004138:	0002      	movs	r2, r0
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b64      	cmp	r3, #100	@ 0x64
 8004140:	d901      	bls.n	8004146 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e298      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004146:	4b93      	ldr	r3, [pc, #588]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	2380      	movs	r3, #128	@ 0x80
 800414c:	029b      	lsls	r3, r3, #10
 800414e:	4013      	ands	r3, r2
 8004150:	d0f0      	beq.n	8004134 <HAL_RCC_OscConfig+0xcc>
 8004152:	e015      	b.n	8004180 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7ff fd1a 	bl	8003b8c <HAL_GetTick>
 8004158:	0003      	movs	r3, r0
 800415a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800415c:	e008      	b.n	8004170 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800415e:	f7ff fd15 	bl	8003b8c <HAL_GetTick>
 8004162:	0002      	movs	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b64      	cmp	r3, #100	@ 0x64
 800416a:	d901      	bls.n	8004170 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e283      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004170:	4b88      	ldr	r3, [pc, #544]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	2380      	movs	r3, #128	@ 0x80
 8004176:	029b      	lsls	r3, r3, #10
 8004178:	4013      	ands	r3, r2
 800417a:	d1f0      	bne.n	800415e <HAL_RCC_OscConfig+0xf6>
 800417c:	e000      	b.n	8004180 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800417e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2202      	movs	r2, #2
 8004186:	4013      	ands	r3, r2
 8004188:	d100      	bne.n	800418c <HAL_RCC_OscConfig+0x124>
 800418a:	e099      	b.n	80042c0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418c:	4b81      	ldr	r3, [pc, #516]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2238      	movs	r2, #56	@ 0x38
 8004192:	4013      	ands	r3, r2
 8004194:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004196:	4b7f      	ldr	r3, [pc, #508]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	2203      	movs	r2, #3
 800419c:	4013      	ands	r3, r2
 800419e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	2b10      	cmp	r3, #16
 80041a4:	d102      	bne.n	80041ac <HAL_RCC_OscConfig+0x144>
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d002      	beq.n	80041b2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d135      	bne.n	800421e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041b2:	4b78      	ldr	r3, [pc, #480]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	2380      	movs	r3, #128	@ 0x80
 80041b8:	00db      	lsls	r3, r3, #3
 80041ba:	4013      	ands	r3, r2
 80041bc:	d005      	beq.n	80041ca <HAL_RCC_OscConfig+0x162>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d101      	bne.n	80041ca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e256      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ca:	4b72      	ldr	r3, [pc, #456]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	4a74      	ldr	r2, [pc, #464]	@ (80043a0 <HAL_RCC_OscConfig+0x338>)
 80041d0:	4013      	ands	r3, r2
 80041d2:	0019      	movs	r1, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	021a      	lsls	r2, r3, #8
 80041da:	4b6e      	ldr	r3, [pc, #440]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80041dc:	430a      	orrs	r2, r1
 80041de:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041e0:	69bb      	ldr	r3, [r7, #24]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d112      	bne.n	800420c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80041e6:	4b6b      	ldr	r3, [pc, #428]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a6e      	ldr	r2, [pc, #440]	@ (80043a4 <HAL_RCC_OscConfig+0x33c>)
 80041ec:	4013      	ands	r3, r2
 80041ee:	0019      	movs	r1, r3
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691a      	ldr	r2, [r3, #16]
 80041f4:	4b67      	ldr	r3, [pc, #412]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80041f6:	430a      	orrs	r2, r1
 80041f8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80041fa:	4b66      	ldr	r3, [pc, #408]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	0adb      	lsrs	r3, r3, #11
 8004200:	2207      	movs	r2, #7
 8004202:	4013      	ands	r3, r2
 8004204:	4a68      	ldr	r2, [pc, #416]	@ (80043a8 <HAL_RCC_OscConfig+0x340>)
 8004206:	40da      	lsrs	r2, r3
 8004208:	4b68      	ldr	r3, [pc, #416]	@ (80043ac <HAL_RCC_OscConfig+0x344>)
 800420a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800420c:	4b68      	ldr	r3, [pc, #416]	@ (80043b0 <HAL_RCC_OscConfig+0x348>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	0018      	movs	r0, r3
 8004212:	f7ff fc5f 	bl	8003ad4 <HAL_InitTick>
 8004216:	1e03      	subs	r3, r0, #0
 8004218:	d051      	beq.n	80042be <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e22c      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d030      	beq.n	8004288 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004226:	4b5b      	ldr	r3, [pc, #364]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a5e      	ldr	r2, [pc, #376]	@ (80043a4 <HAL_RCC_OscConfig+0x33c>)
 800422c:	4013      	ands	r3, r2
 800422e:	0019      	movs	r1, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691a      	ldr	r2, [r3, #16]
 8004234:	4b57      	ldr	r3, [pc, #348]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004236:	430a      	orrs	r2, r1
 8004238:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800423a:	4b56      	ldr	r3, [pc, #344]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4b55      	ldr	r3, [pc, #340]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004240:	2180      	movs	r1, #128	@ 0x80
 8004242:	0049      	lsls	r1, r1, #1
 8004244:	430a      	orrs	r2, r1
 8004246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004248:	f7ff fca0 	bl	8003b8c <HAL_GetTick>
 800424c:	0003      	movs	r3, r0
 800424e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004252:	f7ff fc9b 	bl	8003b8c <HAL_GetTick>
 8004256:	0002      	movs	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e209      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004264:	4b4b      	ldr	r3, [pc, #300]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	2380      	movs	r3, #128	@ 0x80
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4013      	ands	r3, r2
 800426e:	d0f0      	beq.n	8004252 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004270:	4b48      	ldr	r3, [pc, #288]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	4a4a      	ldr	r2, [pc, #296]	@ (80043a0 <HAL_RCC_OscConfig+0x338>)
 8004276:	4013      	ands	r3, r2
 8004278:	0019      	movs	r1, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	695b      	ldr	r3, [r3, #20]
 800427e:	021a      	lsls	r2, r3, #8
 8004280:	4b44      	ldr	r3, [pc, #272]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004282:	430a      	orrs	r2, r1
 8004284:	605a      	str	r2, [r3, #4]
 8004286:	e01b      	b.n	80042c0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004288:	4b42      	ldr	r3, [pc, #264]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	4b41      	ldr	r3, [pc, #260]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800428e:	4949      	ldr	r1, [pc, #292]	@ (80043b4 <HAL_RCC_OscConfig+0x34c>)
 8004290:	400a      	ands	r2, r1
 8004292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004294:	f7ff fc7a 	bl	8003b8c <HAL_GetTick>
 8004298:	0003      	movs	r3, r0
 800429a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800429e:	f7ff fc75 	bl	8003b8c <HAL_GetTick>
 80042a2:	0002      	movs	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e1e3      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042b0:	4b38      	ldr	r3, [pc, #224]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	2380      	movs	r3, #128	@ 0x80
 80042b6:	00db      	lsls	r3, r3, #3
 80042b8:	4013      	ands	r3, r2
 80042ba:	d1f0      	bne.n	800429e <HAL_RCC_OscConfig+0x236>
 80042bc:	e000      	b.n	80042c0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042be:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2208      	movs	r2, #8
 80042c6:	4013      	ands	r3, r2
 80042c8:	d047      	beq.n	800435a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80042ca:	4b32      	ldr	r3, [pc, #200]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	2238      	movs	r2, #56	@ 0x38
 80042d0:	4013      	ands	r3, r2
 80042d2:	2b18      	cmp	r3, #24
 80042d4:	d10a      	bne.n	80042ec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80042d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80042d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042da:	2202      	movs	r2, #2
 80042dc:	4013      	ands	r3, r2
 80042de:	d03c      	beq.n	800435a <HAL_RCC_OscConfig+0x2f2>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d138      	bne.n	800435a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e1c5      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d019      	beq.n	8004328 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80042f4:	4b27      	ldr	r3, [pc, #156]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80042f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80042f8:	4b26      	ldr	r3, [pc, #152]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 80042fa:	2101      	movs	r1, #1
 80042fc:	430a      	orrs	r2, r1
 80042fe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004300:	f7ff fc44 	bl	8003b8c <HAL_GetTick>
 8004304:	0003      	movs	r3, r0
 8004306:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800430a:	f7ff fc3f 	bl	8003b8c <HAL_GetTick>
 800430e:	0002      	movs	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e1ad      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800431c:	4b1d      	ldr	r3, [pc, #116]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800431e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004320:	2202      	movs	r2, #2
 8004322:	4013      	ands	r3, r2
 8004324:	d0f1      	beq.n	800430a <HAL_RCC_OscConfig+0x2a2>
 8004326:	e018      	b.n	800435a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004328:	4b1a      	ldr	r3, [pc, #104]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800432a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800432c:	4b19      	ldr	r3, [pc, #100]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800432e:	2101      	movs	r1, #1
 8004330:	438a      	bics	r2, r1
 8004332:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004334:	f7ff fc2a 	bl	8003b8c <HAL_GetTick>
 8004338:	0003      	movs	r3, r0
 800433a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800433c:	e008      	b.n	8004350 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800433e:	f7ff fc25 	bl	8003b8c <HAL_GetTick>
 8004342:	0002      	movs	r2, r0
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	2b02      	cmp	r3, #2
 800434a:	d901      	bls.n	8004350 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	e193      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004350:	4b10      	ldr	r3, [pc, #64]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004354:	2202      	movs	r2, #2
 8004356:	4013      	ands	r3, r2
 8004358:	d1f1      	bne.n	800433e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2204      	movs	r2, #4
 8004360:	4013      	ands	r3, r2
 8004362:	d100      	bne.n	8004366 <HAL_RCC_OscConfig+0x2fe>
 8004364:	e0c6      	b.n	80044f4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004366:	231f      	movs	r3, #31
 8004368:	18fb      	adds	r3, r7, r3
 800436a:	2200      	movs	r2, #0
 800436c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800436e:	4b09      	ldr	r3, [pc, #36]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	2238      	movs	r2, #56	@ 0x38
 8004374:	4013      	ands	r3, r2
 8004376:	2b20      	cmp	r3, #32
 8004378:	d11e      	bne.n	80043b8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800437a:	4b06      	ldr	r3, [pc, #24]	@ (8004394 <HAL_RCC_OscConfig+0x32c>)
 800437c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800437e:	2202      	movs	r2, #2
 8004380:	4013      	ands	r3, r2
 8004382:	d100      	bne.n	8004386 <HAL_RCC_OscConfig+0x31e>
 8004384:	e0b6      	b.n	80044f4 <HAL_RCC_OscConfig+0x48c>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d000      	beq.n	8004390 <HAL_RCC_OscConfig+0x328>
 800438e:	e0b1      	b.n	80044f4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e171      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
 8004394:	40021000 	.word	0x40021000
 8004398:	fffeffff 	.word	0xfffeffff
 800439c:	fffbffff 	.word	0xfffbffff
 80043a0:	ffff80ff 	.word	0xffff80ff
 80043a4:	ffffc7ff 	.word	0xffffc7ff
 80043a8:	00f42400 	.word	0x00f42400
 80043ac:	20000000 	.word	0x20000000
 80043b0:	20000004 	.word	0x20000004
 80043b4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043b8:	4bb1      	ldr	r3, [pc, #708]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80043ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043bc:	2380      	movs	r3, #128	@ 0x80
 80043be:	055b      	lsls	r3, r3, #21
 80043c0:	4013      	ands	r3, r2
 80043c2:	d101      	bne.n	80043c8 <HAL_RCC_OscConfig+0x360>
 80043c4:	2301      	movs	r3, #1
 80043c6:	e000      	b.n	80043ca <HAL_RCC_OscConfig+0x362>
 80043c8:	2300      	movs	r3, #0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d011      	beq.n	80043f2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80043ce:	4bac      	ldr	r3, [pc, #688]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80043d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043d2:	4bab      	ldr	r3, [pc, #684]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80043d4:	2180      	movs	r1, #128	@ 0x80
 80043d6:	0549      	lsls	r1, r1, #21
 80043d8:	430a      	orrs	r2, r1
 80043da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80043dc:	4ba8      	ldr	r3, [pc, #672]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80043de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043e0:	2380      	movs	r3, #128	@ 0x80
 80043e2:	055b      	lsls	r3, r3, #21
 80043e4:	4013      	ands	r3, r2
 80043e6:	60fb      	str	r3, [r7, #12]
 80043e8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80043ea:	231f      	movs	r3, #31
 80043ec:	18fb      	adds	r3, r7, r3
 80043ee:	2201      	movs	r2, #1
 80043f0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043f2:	4ba4      	ldr	r3, [pc, #656]	@ (8004684 <HAL_RCC_OscConfig+0x61c>)
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	2380      	movs	r3, #128	@ 0x80
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	4013      	ands	r3, r2
 80043fc:	d11a      	bne.n	8004434 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043fe:	4ba1      	ldr	r3, [pc, #644]	@ (8004684 <HAL_RCC_OscConfig+0x61c>)
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	4ba0      	ldr	r3, [pc, #640]	@ (8004684 <HAL_RCC_OscConfig+0x61c>)
 8004404:	2180      	movs	r1, #128	@ 0x80
 8004406:	0049      	lsls	r1, r1, #1
 8004408:	430a      	orrs	r2, r1
 800440a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800440c:	f7ff fbbe 	bl	8003b8c <HAL_GetTick>
 8004410:	0003      	movs	r3, r0
 8004412:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004414:	e008      	b.n	8004428 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004416:	f7ff fbb9 	bl	8003b8c <HAL_GetTick>
 800441a:	0002      	movs	r2, r0
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	2b02      	cmp	r3, #2
 8004422:	d901      	bls.n	8004428 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e127      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004428:	4b96      	ldr	r3, [pc, #600]	@ (8004684 <HAL_RCC_OscConfig+0x61c>)
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	2380      	movs	r3, #128	@ 0x80
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	4013      	ands	r3, r2
 8004432:	d0f0      	beq.n	8004416 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d106      	bne.n	800444a <HAL_RCC_OscConfig+0x3e2>
 800443c:	4b90      	ldr	r3, [pc, #576]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800443e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004440:	4b8f      	ldr	r3, [pc, #572]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004442:	2101      	movs	r1, #1
 8004444:	430a      	orrs	r2, r1
 8004446:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004448:	e01c      	b.n	8004484 <HAL_RCC_OscConfig+0x41c>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b05      	cmp	r3, #5
 8004450:	d10c      	bne.n	800446c <HAL_RCC_OscConfig+0x404>
 8004452:	4b8b      	ldr	r3, [pc, #556]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004454:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004456:	4b8a      	ldr	r3, [pc, #552]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004458:	2104      	movs	r1, #4
 800445a:	430a      	orrs	r2, r1
 800445c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800445e:	4b88      	ldr	r3, [pc, #544]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004460:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004462:	4b87      	ldr	r3, [pc, #540]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004464:	2101      	movs	r1, #1
 8004466:	430a      	orrs	r2, r1
 8004468:	65da      	str	r2, [r3, #92]	@ 0x5c
 800446a:	e00b      	b.n	8004484 <HAL_RCC_OscConfig+0x41c>
 800446c:	4b84      	ldr	r3, [pc, #528]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800446e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004470:	4b83      	ldr	r3, [pc, #524]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004472:	2101      	movs	r1, #1
 8004474:	438a      	bics	r2, r1
 8004476:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004478:	4b81      	ldr	r3, [pc, #516]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800447a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800447c:	4b80      	ldr	r3, [pc, #512]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800447e:	2104      	movs	r1, #4
 8004480:	438a      	bics	r2, r1
 8004482:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d014      	beq.n	80044b6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448c:	f7ff fb7e 	bl	8003b8c <HAL_GetTick>
 8004490:	0003      	movs	r3, r0
 8004492:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004494:	e009      	b.n	80044aa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004496:	f7ff fb79 	bl	8003b8c <HAL_GetTick>
 800449a:	0002      	movs	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	4a79      	ldr	r2, [pc, #484]	@ (8004688 <HAL_RCC_OscConfig+0x620>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e0e6      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044aa:	4b75      	ldr	r3, [pc, #468]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80044ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ae:	2202      	movs	r2, #2
 80044b0:	4013      	ands	r3, r2
 80044b2:	d0f0      	beq.n	8004496 <HAL_RCC_OscConfig+0x42e>
 80044b4:	e013      	b.n	80044de <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b6:	f7ff fb69 	bl	8003b8c <HAL_GetTick>
 80044ba:	0003      	movs	r3, r0
 80044bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044be:	e009      	b.n	80044d4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c0:	f7ff fb64 	bl	8003b8c <HAL_GetTick>
 80044c4:	0002      	movs	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	4a6f      	ldr	r2, [pc, #444]	@ (8004688 <HAL_RCC_OscConfig+0x620>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e0d1      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80044d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044d8:	2202      	movs	r2, #2
 80044da:	4013      	ands	r3, r2
 80044dc:	d1f0      	bne.n	80044c0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80044de:	231f      	movs	r3, #31
 80044e0:	18fb      	adds	r3, r7, r3
 80044e2:	781b      	ldrb	r3, [r3, #0]
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d105      	bne.n	80044f4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80044e8:	4b65      	ldr	r3, [pc, #404]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80044ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044ec:	4b64      	ldr	r3, [pc, #400]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80044ee:	4967      	ldr	r1, [pc, #412]	@ (800468c <HAL_RCC_OscConfig+0x624>)
 80044f0:	400a      	ands	r2, r1
 80044f2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d100      	bne.n	80044fe <HAL_RCC_OscConfig+0x496>
 80044fc:	e0bb      	b.n	8004676 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044fe:	4b60      	ldr	r3, [pc, #384]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	2238      	movs	r2, #56	@ 0x38
 8004504:	4013      	ands	r3, r2
 8004506:	2b10      	cmp	r3, #16
 8004508:	d100      	bne.n	800450c <HAL_RCC_OscConfig+0x4a4>
 800450a:	e07b      	b.n	8004604 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	2b02      	cmp	r3, #2
 8004512:	d156      	bne.n	80045c2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004514:	4b5a      	ldr	r3, [pc, #360]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	4b59      	ldr	r3, [pc, #356]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800451a:	495d      	ldr	r1, [pc, #372]	@ (8004690 <HAL_RCC_OscConfig+0x628>)
 800451c:	400a      	ands	r2, r1
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7ff fb34 	bl	8003b8c <HAL_GetTick>
 8004524:	0003      	movs	r3, r0
 8004526:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004528:	e008      	b.n	800453c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800452a:	f7ff fb2f 	bl	8003b8c <HAL_GetTick>
 800452e:	0002      	movs	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	2b02      	cmp	r3, #2
 8004536:	d901      	bls.n	800453c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e09d      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800453c:	4b50      	ldr	r3, [pc, #320]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	2380      	movs	r3, #128	@ 0x80
 8004542:	049b      	lsls	r3, r3, #18
 8004544:	4013      	ands	r3, r2
 8004546:	d1f0      	bne.n	800452a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004548:	4b4d      	ldr	r3, [pc, #308]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	4a51      	ldr	r2, [pc, #324]	@ (8004694 <HAL_RCC_OscConfig+0x62c>)
 800454e:	4013      	ands	r3, r2
 8004550:	0019      	movs	r1, r3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1a      	ldr	r2, [r3, #32]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004568:	431a      	orrs	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456e:	431a      	orrs	r2, r3
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004574:	431a      	orrs	r2, r3
 8004576:	4b42      	ldr	r3, [pc, #264]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004578:	430a      	orrs	r2, r1
 800457a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800457c:	4b40      	ldr	r3, [pc, #256]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b3f      	ldr	r3, [pc, #252]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004582:	2180      	movs	r1, #128	@ 0x80
 8004584:	0449      	lsls	r1, r1, #17
 8004586:	430a      	orrs	r2, r1
 8004588:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800458a:	4b3d      	ldr	r3, [pc, #244]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	4b3c      	ldr	r3, [pc, #240]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004590:	2180      	movs	r1, #128	@ 0x80
 8004592:	0549      	lsls	r1, r1, #21
 8004594:	430a      	orrs	r2, r1
 8004596:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004598:	f7ff faf8 	bl	8003b8c <HAL_GetTick>
 800459c:	0003      	movs	r3, r0
 800459e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045a0:	e008      	b.n	80045b4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045a2:	f7ff faf3 	bl	8003b8c <HAL_GetTick>
 80045a6:	0002      	movs	r2, r0
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d901      	bls.n	80045b4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	e061      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045b4:	4b32      	ldr	r3, [pc, #200]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	2380      	movs	r3, #128	@ 0x80
 80045ba:	049b      	lsls	r3, r3, #18
 80045bc:	4013      	ands	r3, r2
 80045be:	d0f0      	beq.n	80045a2 <HAL_RCC_OscConfig+0x53a>
 80045c0:	e059      	b.n	8004676 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045c2:	4b2f      	ldr	r3, [pc, #188]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	4b2e      	ldr	r3, [pc, #184]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80045c8:	4931      	ldr	r1, [pc, #196]	@ (8004690 <HAL_RCC_OscConfig+0x628>)
 80045ca:	400a      	ands	r2, r1
 80045cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ce:	f7ff fadd 	bl	8003b8c <HAL_GetTick>
 80045d2:	0003      	movs	r3, r0
 80045d4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045d8:	f7ff fad8 	bl	8003b8c <HAL_GetTick>
 80045dc:	0002      	movs	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e046      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045ea:	4b25      	ldr	r3, [pc, #148]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	2380      	movs	r3, #128	@ 0x80
 80045f0:	049b      	lsls	r3, r3, #18
 80045f2:	4013      	ands	r3, r2
 80045f4:	d1f0      	bne.n	80045d8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80045f6:	4b22      	ldr	r3, [pc, #136]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	4b21      	ldr	r3, [pc, #132]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 80045fc:	4926      	ldr	r1, [pc, #152]	@ (8004698 <HAL_RCC_OscConfig+0x630>)
 80045fe:	400a      	ands	r2, r1
 8004600:	60da      	str	r2, [r3, #12]
 8004602:	e038      	b.n	8004676 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	69db      	ldr	r3, [r3, #28]
 8004608:	2b01      	cmp	r3, #1
 800460a:	d101      	bne.n	8004610 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e033      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004610:	4b1b      	ldr	r3, [pc, #108]	@ (8004680 <HAL_RCC_OscConfig+0x618>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	2203      	movs	r2, #3
 800461a:	401a      	ands	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a1b      	ldr	r3, [r3, #32]
 8004620:	429a      	cmp	r2, r3
 8004622:	d126      	bne.n	8004672 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	2270      	movs	r2, #112	@ 0x70
 8004628:	401a      	ands	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800462e:	429a      	cmp	r2, r3
 8004630:	d11f      	bne.n	8004672 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004632:	697a      	ldr	r2, [r7, #20]
 8004634:	23fe      	movs	r3, #254	@ 0xfe
 8004636:	01db      	lsls	r3, r3, #7
 8004638:	401a      	ands	r2, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d116      	bne.n	8004672 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	23f8      	movs	r3, #248	@ 0xf8
 8004648:	039b      	lsls	r3, r3, #14
 800464a:	401a      	ands	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004650:	429a      	cmp	r2, r3
 8004652:	d10e      	bne.n	8004672 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	23e0      	movs	r3, #224	@ 0xe0
 8004658:	051b      	lsls	r3, r3, #20
 800465a:	401a      	ands	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004660:	429a      	cmp	r2, r3
 8004662:	d106      	bne.n	8004672 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	0f5b      	lsrs	r3, r3, #29
 8004668:	075a      	lsls	r2, r3, #29
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800466e:	429a      	cmp	r2, r3
 8004670:	d001      	beq.n	8004676 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e000      	b.n	8004678 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004676:	2300      	movs	r3, #0
}
 8004678:	0018      	movs	r0, r3
 800467a:	46bd      	mov	sp, r7
 800467c:	b008      	add	sp, #32
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40021000 	.word	0x40021000
 8004684:	40007000 	.word	0x40007000
 8004688:	00001388 	.word	0x00001388
 800468c:	efffffff 	.word	0xefffffff
 8004690:	feffffff 	.word	0xfeffffff
 8004694:	11c1808c 	.word	0x11c1808c
 8004698:	eefefffc 	.word	0xeefefffc

0800469c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0e9      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046b0:	4b76      	ldr	r3, [pc, #472]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2207      	movs	r2, #7
 80046b6:	4013      	ands	r3, r2
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d91e      	bls.n	80046fc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046be:	4b73      	ldr	r3, [pc, #460]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2207      	movs	r2, #7
 80046c4:	4393      	bics	r3, r2
 80046c6:	0019      	movs	r1, r3
 80046c8:	4b70      	ldr	r3, [pc, #448]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80046d0:	f7ff fa5c 	bl	8003b8c <HAL_GetTick>
 80046d4:	0003      	movs	r3, r0
 80046d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046d8:	e009      	b.n	80046ee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046da:	f7ff fa57 	bl	8003b8c <HAL_GetTick>
 80046de:	0002      	movs	r2, r0
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	4a6a      	ldr	r2, [pc, #424]	@ (8004890 <HAL_RCC_ClockConfig+0x1f4>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e0ca      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80046ee:	4b67      	ldr	r3, [pc, #412]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2207      	movs	r2, #7
 80046f4:	4013      	ands	r3, r2
 80046f6:	683a      	ldr	r2, [r7, #0]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d1ee      	bne.n	80046da <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2202      	movs	r2, #2
 8004702:	4013      	ands	r3, r2
 8004704:	d015      	beq.n	8004732 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2204      	movs	r2, #4
 800470c:	4013      	ands	r3, r2
 800470e:	d006      	beq.n	800471e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004710:	4b60      	ldr	r3, [pc, #384]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	4b5f      	ldr	r3, [pc, #380]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004716:	21e0      	movs	r1, #224	@ 0xe0
 8004718:	01c9      	lsls	r1, r1, #7
 800471a:	430a      	orrs	r2, r1
 800471c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800471e:	4b5d      	ldr	r3, [pc, #372]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	4a5d      	ldr	r2, [pc, #372]	@ (8004898 <HAL_RCC_ClockConfig+0x1fc>)
 8004724:	4013      	ands	r3, r2
 8004726:	0019      	movs	r1, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689a      	ldr	r2, [r3, #8]
 800472c:	4b59      	ldr	r3, [pc, #356]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 800472e:	430a      	orrs	r2, r1
 8004730:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2201      	movs	r2, #1
 8004738:	4013      	ands	r3, r2
 800473a:	d057      	beq.n	80047ec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d107      	bne.n	8004754 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004744:	4b53      	ldr	r3, [pc, #332]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	2380      	movs	r3, #128	@ 0x80
 800474a:	029b      	lsls	r3, r3, #10
 800474c:	4013      	ands	r3, r2
 800474e:	d12b      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e097      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b02      	cmp	r3, #2
 800475a:	d107      	bne.n	800476c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800475c:	4b4d      	ldr	r3, [pc, #308]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	2380      	movs	r3, #128	@ 0x80
 8004762:	049b      	lsls	r3, r3, #18
 8004764:	4013      	ands	r3, r2
 8004766:	d11f      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e08b      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d107      	bne.n	8004784 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004774:	4b47      	ldr	r3, [pc, #284]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	2380      	movs	r3, #128	@ 0x80
 800477a:	00db      	lsls	r3, r3, #3
 800477c:	4013      	ands	r3, r2
 800477e:	d113      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e07f      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	2b03      	cmp	r3, #3
 800478a:	d106      	bne.n	800479a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800478c:	4b41      	ldr	r3, [pc, #260]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 800478e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004790:	2202      	movs	r2, #2
 8004792:	4013      	ands	r3, r2
 8004794:	d108      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e074      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800479a:	4b3e      	ldr	r3, [pc, #248]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 800479c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800479e:	2202      	movs	r2, #2
 80047a0:	4013      	ands	r3, r2
 80047a2:	d101      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e06d      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2207      	movs	r2, #7
 80047ae:	4393      	bics	r3, r2
 80047b0:	0019      	movs	r1, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	685a      	ldr	r2, [r3, #4]
 80047b6:	4b37      	ldr	r3, [pc, #220]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 80047b8:	430a      	orrs	r2, r1
 80047ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047bc:	f7ff f9e6 	bl	8003b8c <HAL_GetTick>
 80047c0:	0003      	movs	r3, r0
 80047c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047c4:	e009      	b.n	80047da <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047c6:	f7ff f9e1 	bl	8003b8c <HAL_GetTick>
 80047ca:	0002      	movs	r2, r0
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	4a2f      	ldr	r2, [pc, #188]	@ (8004890 <HAL_RCC_ClockConfig+0x1f4>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d901      	bls.n	80047da <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e054      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047da:	4b2e      	ldr	r3, [pc, #184]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2238      	movs	r2, #56	@ 0x38
 80047e0:	401a      	ands	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	00db      	lsls	r3, r3, #3
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d1ec      	bne.n	80047c6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047ec:	4b27      	ldr	r3, [pc, #156]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2207      	movs	r2, #7
 80047f2:	4013      	ands	r3, r2
 80047f4:	683a      	ldr	r2, [r7, #0]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d21e      	bcs.n	8004838 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047fa:	4b24      	ldr	r3, [pc, #144]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2207      	movs	r2, #7
 8004800:	4393      	bics	r3, r2
 8004802:	0019      	movs	r1, r3
 8004804:	4b21      	ldr	r3, [pc, #132]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	430a      	orrs	r2, r1
 800480a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800480c:	f7ff f9be 	bl	8003b8c <HAL_GetTick>
 8004810:	0003      	movs	r3, r0
 8004812:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004814:	e009      	b.n	800482a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004816:	f7ff f9b9 	bl	8003b8c <HAL_GetTick>
 800481a:	0002      	movs	r2, r0
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	4a1b      	ldr	r2, [pc, #108]	@ (8004890 <HAL_RCC_ClockConfig+0x1f4>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d901      	bls.n	800482a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e02c      	b.n	8004884 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800482a:	4b18      	ldr	r3, [pc, #96]	@ (800488c <HAL_RCC_ClockConfig+0x1f0>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2207      	movs	r2, #7
 8004830:	4013      	ands	r3, r2
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	429a      	cmp	r2, r3
 8004836:	d1ee      	bne.n	8004816 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2204      	movs	r2, #4
 800483e:	4013      	ands	r3, r2
 8004840:	d009      	beq.n	8004856 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004842:	4b14      	ldr	r3, [pc, #80]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	4a15      	ldr	r2, [pc, #84]	@ (800489c <HAL_RCC_ClockConfig+0x200>)
 8004848:	4013      	ands	r3, r2
 800484a:	0019      	movs	r1, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68da      	ldr	r2, [r3, #12]
 8004850:	4b10      	ldr	r3, [pc, #64]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 8004852:	430a      	orrs	r2, r1
 8004854:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004856:	f000 f829 	bl	80048ac <HAL_RCC_GetSysClockFreq>
 800485a:	0001      	movs	r1, r0
 800485c:	4b0d      	ldr	r3, [pc, #52]	@ (8004894 <HAL_RCC_ClockConfig+0x1f8>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	0a1b      	lsrs	r3, r3, #8
 8004862:	220f      	movs	r2, #15
 8004864:	401a      	ands	r2, r3
 8004866:	4b0e      	ldr	r3, [pc, #56]	@ (80048a0 <HAL_RCC_ClockConfig+0x204>)
 8004868:	0092      	lsls	r2, r2, #2
 800486a:	58d3      	ldr	r3, [r2, r3]
 800486c:	221f      	movs	r2, #31
 800486e:	4013      	ands	r3, r2
 8004870:	000a      	movs	r2, r1
 8004872:	40da      	lsrs	r2, r3
 8004874:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <HAL_RCC_ClockConfig+0x208>)
 8004876:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004878:	4b0b      	ldr	r3, [pc, #44]	@ (80048a8 <HAL_RCC_ClockConfig+0x20c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	0018      	movs	r0, r3
 800487e:	f7ff f929 	bl	8003ad4 <HAL_InitTick>
 8004882:	0003      	movs	r3, r0
}
 8004884:	0018      	movs	r0, r3
 8004886:	46bd      	mov	sp, r7
 8004888:	b004      	add	sp, #16
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40022000 	.word	0x40022000
 8004890:	00001388 	.word	0x00001388
 8004894:	40021000 	.word	0x40021000
 8004898:	fffff0ff 	.word	0xfffff0ff
 800489c:	ffff8fff 	.word	0xffff8fff
 80048a0:	08009608 	.word	0x08009608
 80048a4:	20000000 	.word	0x20000000
 80048a8:	20000004 	.word	0x20000004

080048ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048b2:	4b3c      	ldr	r3, [pc, #240]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	2238      	movs	r2, #56	@ 0x38
 80048b8:	4013      	ands	r3, r2
 80048ba:	d10f      	bne.n	80048dc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80048bc:	4b39      	ldr	r3, [pc, #228]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	0adb      	lsrs	r3, r3, #11
 80048c2:	2207      	movs	r2, #7
 80048c4:	4013      	ands	r3, r2
 80048c6:	2201      	movs	r2, #1
 80048c8:	409a      	lsls	r2, r3
 80048ca:	0013      	movs	r3, r2
 80048cc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80048ce:	6839      	ldr	r1, [r7, #0]
 80048d0:	4835      	ldr	r0, [pc, #212]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80048d2:	f7fb fc33 	bl	800013c <__udivsi3>
 80048d6:	0003      	movs	r3, r0
 80048d8:	613b      	str	r3, [r7, #16]
 80048da:	e05d      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048dc:	4b31      	ldr	r3, [pc, #196]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	2238      	movs	r2, #56	@ 0x38
 80048e2:	4013      	ands	r3, r2
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d102      	bne.n	80048ee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048e8:	4b30      	ldr	r3, [pc, #192]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x100>)
 80048ea:	613b      	str	r3, [r7, #16]
 80048ec:	e054      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048ee:	4b2d      	ldr	r3, [pc, #180]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2238      	movs	r2, #56	@ 0x38
 80048f4:	4013      	ands	r3, r2
 80048f6:	2b10      	cmp	r3, #16
 80048f8:	d138      	bne.n	800496c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80048fa:	4b2a      	ldr	r3, [pc, #168]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	2203      	movs	r2, #3
 8004900:	4013      	ands	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004904:	4b27      	ldr	r3, [pc, #156]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	091b      	lsrs	r3, r3, #4
 800490a:	2207      	movs	r2, #7
 800490c:	4013      	ands	r3, r2
 800490e:	3301      	adds	r3, #1
 8004910:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b03      	cmp	r3, #3
 8004916:	d10d      	bne.n	8004934 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004918:	68b9      	ldr	r1, [r7, #8]
 800491a:	4824      	ldr	r0, [pc, #144]	@ (80049ac <HAL_RCC_GetSysClockFreq+0x100>)
 800491c:	f7fb fc0e 	bl	800013c <__udivsi3>
 8004920:	0003      	movs	r3, r0
 8004922:	0019      	movs	r1, r3
 8004924:	4b1f      	ldr	r3, [pc, #124]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	0a1b      	lsrs	r3, r3, #8
 800492a:	227f      	movs	r2, #127	@ 0x7f
 800492c:	4013      	ands	r3, r2
 800492e:	434b      	muls	r3, r1
 8004930:	617b      	str	r3, [r7, #20]
        break;
 8004932:	e00d      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	481c      	ldr	r0, [pc, #112]	@ (80049a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004938:	f7fb fc00 	bl	800013c <__udivsi3>
 800493c:	0003      	movs	r3, r0
 800493e:	0019      	movs	r1, r3
 8004940:	4b18      	ldr	r3, [pc, #96]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004942:	68db      	ldr	r3, [r3, #12]
 8004944:	0a1b      	lsrs	r3, r3, #8
 8004946:	227f      	movs	r2, #127	@ 0x7f
 8004948:	4013      	ands	r3, r2
 800494a:	434b      	muls	r3, r1
 800494c:	617b      	str	r3, [r7, #20]
        break;
 800494e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004950:	4b14      	ldr	r3, [pc, #80]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	0f5b      	lsrs	r3, r3, #29
 8004956:	2207      	movs	r2, #7
 8004958:	4013      	ands	r3, r2
 800495a:	3301      	adds	r3, #1
 800495c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800495e:	6879      	ldr	r1, [r7, #4]
 8004960:	6978      	ldr	r0, [r7, #20]
 8004962:	f7fb fbeb 	bl	800013c <__udivsi3>
 8004966:	0003      	movs	r3, r0
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	e015      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800496c:	4b0d      	ldr	r3, [pc, #52]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2238      	movs	r2, #56	@ 0x38
 8004972:	4013      	ands	r3, r2
 8004974:	2b20      	cmp	r3, #32
 8004976:	d103      	bne.n	8004980 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	021b      	lsls	r3, r3, #8
 800497c:	613b      	str	r3, [r7, #16]
 800497e:	e00b      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004980:	4b08      	ldr	r3, [pc, #32]	@ (80049a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	2238      	movs	r2, #56	@ 0x38
 8004986:	4013      	ands	r3, r2
 8004988:	2b18      	cmp	r3, #24
 800498a:	d103      	bne.n	8004994 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800498c:	23fa      	movs	r3, #250	@ 0xfa
 800498e:	01db      	lsls	r3, r3, #7
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	e001      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004998:	693b      	ldr	r3, [r7, #16]
}
 800499a:	0018      	movs	r0, r3
 800499c:	46bd      	mov	sp, r7
 800499e:	b006      	add	sp, #24
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	46c0      	nop			@ (mov r8, r8)
 80049a4:	40021000 	.word	0x40021000
 80049a8:	00f42400 	.word	0x00f42400
 80049ac:	007a1200 	.word	0x007a1200

080049b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049b4:	4b02      	ldr	r3, [pc, #8]	@ (80049c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80049b6:	681b      	ldr	r3, [r3, #0]
}
 80049b8:	0018      	movs	r0, r3
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	46c0      	nop			@ (mov r8, r8)
 80049c0:	20000000 	.word	0x20000000

080049c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049c4:	b5b0      	push	{r4, r5, r7, lr}
 80049c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80049c8:	f7ff fff2 	bl	80049b0 <HAL_RCC_GetHCLKFreq>
 80049cc:	0004      	movs	r4, r0
 80049ce:	f7ff fb3f 	bl	8004050 <LL_RCC_GetAPB1Prescaler>
 80049d2:	0003      	movs	r3, r0
 80049d4:	0b1a      	lsrs	r2, r3, #12
 80049d6:	4b05      	ldr	r3, [pc, #20]	@ (80049ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80049d8:	0092      	lsls	r2, r2, #2
 80049da:	58d3      	ldr	r3, [r2, r3]
 80049dc:	221f      	movs	r2, #31
 80049de:	4013      	ands	r3, r2
 80049e0:	40dc      	lsrs	r4, r3
 80049e2:	0023      	movs	r3, r4
}
 80049e4:	0018      	movs	r0, r3
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bdb0      	pop	{r4, r5, r7, pc}
 80049ea:	46c0      	nop			@ (mov r8, r8)
 80049ec:	08009648 	.word	0x08009648

080049f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80049f8:	2313      	movs	r3, #19
 80049fa:	18fb      	adds	r3, r7, r3
 80049fc:	2200      	movs	r2, #0
 80049fe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a00:	2312      	movs	r3, #18
 8004a02:	18fb      	adds	r3, r7, r3
 8004a04:	2200      	movs	r2, #0
 8004a06:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	029b      	lsls	r3, r3, #10
 8004a10:	4013      	ands	r3, r2
 8004a12:	d100      	bne.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004a14:	e0a3      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a16:	2011      	movs	r0, #17
 8004a18:	183b      	adds	r3, r7, r0
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a1e:	4bc3      	ldr	r3, [pc, #780]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a22:	2380      	movs	r3, #128	@ 0x80
 8004a24:	055b      	lsls	r3, r3, #21
 8004a26:	4013      	ands	r3, r2
 8004a28:	d110      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a2a:	4bc0      	ldr	r3, [pc, #768]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a2c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a2e:	4bbf      	ldr	r3, [pc, #764]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a30:	2180      	movs	r1, #128	@ 0x80
 8004a32:	0549      	lsls	r1, r1, #21
 8004a34:	430a      	orrs	r2, r1
 8004a36:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004a38:	4bbc      	ldr	r3, [pc, #752]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a3c:	2380      	movs	r3, #128	@ 0x80
 8004a3e:	055b      	lsls	r3, r3, #21
 8004a40:	4013      	ands	r3, r2
 8004a42:	60bb      	str	r3, [r7, #8]
 8004a44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a46:	183b      	adds	r3, r7, r0
 8004a48:	2201      	movs	r2, #1
 8004a4a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a4c:	4bb8      	ldr	r3, [pc, #736]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	4bb7      	ldr	r3, [pc, #732]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004a52:	2180      	movs	r1, #128	@ 0x80
 8004a54:	0049      	lsls	r1, r1, #1
 8004a56:	430a      	orrs	r2, r1
 8004a58:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a5a:	f7ff f897 	bl	8003b8c <HAL_GetTick>
 8004a5e:	0003      	movs	r3, r0
 8004a60:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a62:	e00b      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a64:	f7ff f892 	bl	8003b8c <HAL_GetTick>
 8004a68:	0002      	movs	r2, r0
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d904      	bls.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004a72:	2313      	movs	r3, #19
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	2203      	movs	r2, #3
 8004a78:	701a      	strb	r2, [r3, #0]
        break;
 8004a7a:	e005      	b.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004a7c:	4bac      	ldr	r3, [pc, #688]	@ (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	2380      	movs	r3, #128	@ 0x80
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	4013      	ands	r3, r2
 8004a86:	d0ed      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004a88:	2313      	movs	r3, #19
 8004a8a:	18fb      	adds	r3, r7, r3
 8004a8c:	781b      	ldrb	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d154      	bne.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a92:	4ba6      	ldr	r3, [pc, #664]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004a94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004a96:	23c0      	movs	r3, #192	@ 0xc0
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d019      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d014      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004aae:	4b9f      	ldr	r3, [pc, #636]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab2:	4aa0      	ldr	r2, [pc, #640]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ab8:	4b9c      	ldr	r3, [pc, #624]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004aba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004abc:	4b9b      	ldr	r3, [pc, #620]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004abe:	2180      	movs	r1, #128	@ 0x80
 8004ac0:	0249      	lsls	r1, r1, #9
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ac6:	4b99      	ldr	r3, [pc, #612]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ac8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004aca:	4b98      	ldr	r3, [pc, #608]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004acc:	499a      	ldr	r1, [pc, #616]	@ (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004ace:	400a      	ands	r2, r1
 8004ad0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ad2:	4b96      	ldr	r3, [pc, #600]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	2201      	movs	r2, #1
 8004adc:	4013      	ands	r3, r2
 8004ade:	d016      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ae0:	f7ff f854 	bl	8003b8c <HAL_GetTick>
 8004ae4:	0003      	movs	r3, r0
 8004ae6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ae8:	e00c      	b.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aea:	f7ff f84f 	bl	8003b8c <HAL_GetTick>
 8004aee:	0002      	movs	r2, r0
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	4a91      	ldr	r2, [pc, #580]	@ (8004d3c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d904      	bls.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004afa:	2313      	movs	r3, #19
 8004afc:	18fb      	adds	r3, r7, r3
 8004afe:	2203      	movs	r2, #3
 8004b00:	701a      	strb	r2, [r3, #0]
            break;
 8004b02:	e004      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b04:	4b89      	ldr	r3, [pc, #548]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b08:	2202      	movs	r2, #2
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	d0ed      	beq.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004b0e:	2313      	movs	r3, #19
 8004b10:	18fb      	adds	r3, r7, r3
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10a      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b18:	4b84      	ldr	r3, [pc, #528]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b1c:	4a85      	ldr	r2, [pc, #532]	@ (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	0019      	movs	r1, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b26:	4b81      	ldr	r3, [pc, #516]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b2c:	e00c      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b2e:	2312      	movs	r3, #18
 8004b30:	18fb      	adds	r3, r7, r3
 8004b32:	2213      	movs	r2, #19
 8004b34:	18ba      	adds	r2, r7, r2
 8004b36:	7812      	ldrb	r2, [r2, #0]
 8004b38:	701a      	strb	r2, [r3, #0]
 8004b3a:	e005      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b3c:	2312      	movs	r3, #18
 8004b3e:	18fb      	adds	r3, r7, r3
 8004b40:	2213      	movs	r2, #19
 8004b42:	18ba      	adds	r2, r7, r2
 8004b44:	7812      	ldrb	r2, [r2, #0]
 8004b46:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004b48:	2311      	movs	r3, #17
 8004b4a:	18fb      	adds	r3, r7, r3
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d105      	bne.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b52:	4b76      	ldr	r3, [pc, #472]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b56:	4b75      	ldr	r3, [pc, #468]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b58:	4979      	ldr	r1, [pc, #484]	@ (8004d40 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004b5a:	400a      	ands	r2, r1
 8004b5c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2201      	movs	r2, #1
 8004b64:	4013      	ands	r3, r2
 8004b66:	d009      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b68:	4b70      	ldr	r3, [pc, #448]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6c:	2203      	movs	r2, #3
 8004b6e:	4393      	bics	r3, r2
 8004b70:	0019      	movs	r1, r3
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	4b6d      	ldr	r3, [pc, #436]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b78:	430a      	orrs	r2, r1
 8004b7a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2202      	movs	r2, #2
 8004b82:	4013      	ands	r3, r2
 8004b84:	d009      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b86:	4b69      	ldr	r3, [pc, #420]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b8a:	220c      	movs	r2, #12
 8004b8c:	4393      	bics	r3, r2
 8004b8e:	0019      	movs	r1, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	4b65      	ldr	r3, [pc, #404]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004b96:	430a      	orrs	r2, r1
 8004b98:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2210      	movs	r2, #16
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	d009      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ba4:	4b61      	ldr	r3, [pc, #388]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ba6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba8:	4a66      	ldr	r2, [pc, #408]	@ (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004baa:	4013      	ands	r3, r2
 8004bac:	0019      	movs	r1, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	4b5e      	ldr	r3, [pc, #376]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	2380      	movs	r3, #128	@ 0x80
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	d009      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bc4:	4b59      	ldr	r3, [pc, #356]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc8:	4a5f      	ldr	r2, [pc, #380]	@ (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004bca:	4013      	ands	r3, r2
 8004bcc:	0019      	movs	r1, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	699a      	ldr	r2, [r3, #24]
 8004bd2:	4b56      	ldr	r3, [pc, #344]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	2380      	movs	r3, #128	@ 0x80
 8004bde:	00db      	lsls	r3, r3, #3
 8004be0:	4013      	ands	r3, r2
 8004be2:	d009      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004be4:	4b51      	ldr	r3, [pc, #324]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be8:	4a58      	ldr	r2, [pc, #352]	@ (8004d4c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004bea:	4013      	ands	r3, r2
 8004bec:	0019      	movs	r1, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	69da      	ldr	r2, [r3, #28]
 8004bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2220      	movs	r2, #32
 8004bfe:	4013      	ands	r3, r2
 8004c00:	d009      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c02:	4b4a      	ldr	r3, [pc, #296]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c06:	4a52      	ldr	r2, [pc, #328]	@ (8004d50 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004c08:	4013      	ands	r3, r2
 8004c0a:	0019      	movs	r1, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	4b46      	ldr	r3, [pc, #280]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c12:	430a      	orrs	r2, r1
 8004c14:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	2380      	movs	r3, #128	@ 0x80
 8004c1c:	01db      	lsls	r3, r3, #7
 8004c1e:	4013      	ands	r3, r2
 8004c20:	d015      	beq.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c22:	4b42      	ldr	r3, [pc, #264]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	0899      	lsrs	r1, r3, #2
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1a      	ldr	r2, [r3, #32]
 8004c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c30:	430a      	orrs	r2, r1
 8004c32:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6a1a      	ldr	r2, [r3, #32]
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	05db      	lsls	r3, r3, #23
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d106      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004c40:	4b3a      	ldr	r3, [pc, #232]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c42:	68da      	ldr	r2, [r3, #12]
 8004c44:	4b39      	ldr	r3, [pc, #228]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c46:	2180      	movs	r1, #128	@ 0x80
 8004c48:	0249      	lsls	r1, r1, #9
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	2380      	movs	r3, #128	@ 0x80
 8004c54:	031b      	lsls	r3, r3, #12
 8004c56:	4013      	ands	r3, r2
 8004c58:	d009      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c5a:	4b34      	ldr	r3, [pc, #208]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c5e:	2240      	movs	r2, #64	@ 0x40
 8004c60:	4393      	bics	r3, r2
 8004c62:	0019      	movs	r1, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c68:	4b30      	ldr	r3, [pc, #192]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	2380      	movs	r3, #128	@ 0x80
 8004c74:	039b      	lsls	r3, r3, #14
 8004c76:	4013      	ands	r3, r2
 8004c78:	d016      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7e:	4a35      	ldr	r2, [pc, #212]	@ (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004c80:	4013      	ands	r3, r2
 8004c82:	0019      	movs	r1, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c88:	4b28      	ldr	r3, [pc, #160]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c92:	2380      	movs	r3, #128	@ 0x80
 8004c94:	03db      	lsls	r3, r3, #15
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d106      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004c9a:	4b24      	ldr	r3, [pc, #144]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	4b23      	ldr	r3, [pc, #140]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ca0:	2180      	movs	r1, #128	@ 0x80
 8004ca2:	0449      	lsls	r1, r1, #17
 8004ca4:	430a      	orrs	r2, r1
 8004ca6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	2380      	movs	r3, #128	@ 0x80
 8004cae:	03db      	lsls	r3, r3, #15
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	d016      	beq.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cb8:	4a27      	ldr	r2, [pc, #156]	@ (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004cba:	4013      	ands	r3, r2
 8004cbc:	0019      	movs	r1, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cc4:	430a      	orrs	r2, r1
 8004cc6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ccc:	2380      	movs	r3, #128	@ 0x80
 8004cce:	045b      	lsls	r3, r3, #17
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d106      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004cd4:	4b15      	ldr	r3, [pc, #84]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cd6:	68da      	ldr	r2, [r3, #12]
 8004cd8:	4b14      	ldr	r3, [pc, #80]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cda:	2180      	movs	r1, #128	@ 0x80
 8004cdc:	0449      	lsls	r1, r1, #17
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	2380      	movs	r3, #128	@ 0x80
 8004ce8:	011b      	lsls	r3, r3, #4
 8004cea:	4013      	ands	r3, r2
 8004cec:	d016      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004cee:	4b0f      	ldr	r3, [pc, #60]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	0019      	movs	r1, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695a      	ldr	r2, [r3, #20]
 8004cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	695a      	ldr	r2, [r3, #20]
 8004d06:	2380      	movs	r3, #128	@ 0x80
 8004d08:	01db      	lsls	r3, r3, #7
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d106      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004d0e:	4b07      	ldr	r3, [pc, #28]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d10:	68da      	ldr	r2, [r3, #12]
 8004d12:	4b06      	ldr	r3, [pc, #24]	@ (8004d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d14:	2180      	movs	r1, #128	@ 0x80
 8004d16:	0249      	lsls	r1, r1, #9
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004d1c:	2312      	movs	r3, #18
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	781b      	ldrb	r3, [r3, #0]
}
 8004d22:	0018      	movs	r0, r3
 8004d24:	46bd      	mov	sp, r7
 8004d26:	b006      	add	sp, #24
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	46c0      	nop			@ (mov r8, r8)
 8004d2c:	40021000 	.word	0x40021000
 8004d30:	40007000 	.word	0x40007000
 8004d34:	fffffcff 	.word	0xfffffcff
 8004d38:	fffeffff 	.word	0xfffeffff
 8004d3c:	00001388 	.word	0x00001388
 8004d40:	efffffff 	.word	0xefffffff
 8004d44:	fffff3ff 	.word	0xfffff3ff
 8004d48:	fff3ffff 	.word	0xfff3ffff
 8004d4c:	ffcfffff 	.word	0xffcfffff
 8004d50:	ffffcfff 	.word	0xffffcfff
 8004d54:	ffbfffff 	.word	0xffbfffff
 8004d58:	feffffff 	.word	0xfeffffff
 8004d5c:	ffff3fff 	.word	0xffff3fff

08004d60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e046      	b.n	8004e00 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2288      	movs	r2, #136	@ 0x88
 8004d76:	589b      	ldr	r3, [r3, r2]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d107      	bne.n	8004d8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2284      	movs	r2, #132	@ 0x84
 8004d80:	2100      	movs	r1, #0
 8004d82:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	0018      	movs	r0, r3
 8004d88:	f7fe fd38 	bl	80037fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2288      	movs	r2, #136	@ 0x88
 8004d90:	2124      	movs	r1, #36	@ 0x24
 8004d92:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2101      	movs	r1, #1
 8004da0:	438a      	bics	r2, r1
 8004da2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d003      	beq.n	8004db4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	0018      	movs	r0, r3
 8004db0:	f000 fb8e 	bl	80054d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	0018      	movs	r0, r3
 8004db8:	f000 f8cc 	bl	8004f54 <UART_SetConfig>
 8004dbc:	0003      	movs	r3, r0
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d101      	bne.n	8004dc6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e01c      	b.n	8004e00 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685a      	ldr	r2, [r3, #4]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	490d      	ldr	r1, [pc, #52]	@ (8004e08 <HAL_UART_Init+0xa8>)
 8004dd2:	400a      	ands	r2, r1
 8004dd4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	212a      	movs	r1, #42	@ 0x2a
 8004de2:	438a      	bics	r2, r1
 8004de4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2101      	movs	r1, #1
 8004df2:	430a      	orrs	r2, r1
 8004df4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	0018      	movs	r0, r3
 8004dfa:	f000 fc1d 	bl	8005638 <UART_CheckIdleState>
 8004dfe:	0003      	movs	r3, r0
}
 8004e00:	0018      	movs	r0, r3
 8004e02:	46bd      	mov	sp, r7
 8004e04:	b002      	add	sp, #8
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	ffffb7ff 	.word	0xffffb7ff

08004e0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b08a      	sub	sp, #40	@ 0x28
 8004e10:	af02      	add	r7, sp, #8
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	1dbb      	adds	r3, r7, #6
 8004e1a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2288      	movs	r2, #136	@ 0x88
 8004e20:	589b      	ldr	r3, [r3, r2]
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d000      	beq.n	8004e28 <HAL_UART_Transmit+0x1c>
 8004e26:	e090      	b.n	8004f4a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_UART_Transmit+0x2a>
 8004e2e:	1dbb      	adds	r3, r7, #6
 8004e30:	881b      	ldrh	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e088      	b.n	8004f4c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	2380      	movs	r3, #128	@ 0x80
 8004e40:	015b      	lsls	r3, r3, #5
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d109      	bne.n	8004e5a <HAL_UART_Transmit+0x4e>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d105      	bne.n	8004e5a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	2201      	movs	r2, #1
 8004e52:	4013      	ands	r3, r2
 8004e54:	d001      	beq.n	8004e5a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e078      	b.n	8004f4c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2290      	movs	r2, #144	@ 0x90
 8004e5e:	2100      	movs	r1, #0
 8004e60:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2288      	movs	r2, #136	@ 0x88
 8004e66:	2121      	movs	r1, #33	@ 0x21
 8004e68:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e6a:	f7fe fe8f 	bl	8003b8c <HAL_GetTick>
 8004e6e:	0003      	movs	r3, r0
 8004e70:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	1dba      	adds	r2, r7, #6
 8004e76:	2154      	movs	r1, #84	@ 0x54
 8004e78:	8812      	ldrh	r2, [r2, #0]
 8004e7a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	1dba      	adds	r2, r7, #6
 8004e80:	2156      	movs	r1, #86	@ 0x56
 8004e82:	8812      	ldrh	r2, [r2, #0]
 8004e84:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	2380      	movs	r3, #128	@ 0x80
 8004e8c:	015b      	lsls	r3, r3, #5
 8004e8e:	429a      	cmp	r2, r3
 8004e90:	d108      	bne.n	8004ea4 <HAL_UART_Transmit+0x98>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d104      	bne.n	8004ea4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	e003      	b.n	8004eac <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004eac:	e030      	b.n	8004f10 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	0013      	movs	r3, r2
 8004eb8:	2200      	movs	r2, #0
 8004eba:	2180      	movs	r1, #128	@ 0x80
 8004ebc:	f000 fc66 	bl	800578c <UART_WaitOnFlagUntilTimeout>
 8004ec0:	1e03      	subs	r3, r0, #0
 8004ec2:	d005      	beq.n	8004ed0 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2288      	movs	r2, #136	@ 0x88
 8004ec8:	2120      	movs	r1, #32
 8004eca:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e03d      	b.n	8004f4c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10b      	bne.n	8004eee <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	001a      	movs	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	05d2      	lsls	r2, r2, #23
 8004ee2:	0dd2      	lsrs	r2, r2, #23
 8004ee4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	3302      	adds	r3, #2
 8004eea:	61bb      	str	r3, [r7, #24]
 8004eec:	e007      	b.n	8004efe <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	781a      	ldrb	r2, [r3, #0]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	3301      	adds	r3, #1
 8004efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2256      	movs	r2, #86	@ 0x56
 8004f02:	5a9b      	ldrh	r3, [r3, r2]
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b299      	uxth	r1, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2256      	movs	r2, #86	@ 0x56
 8004f0e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2256      	movs	r2, #86	@ 0x56
 8004f14:	5a9b      	ldrh	r3, [r3, r2]
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d1c8      	bne.n	8004eae <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f1c:	697a      	ldr	r2, [r7, #20]
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	9300      	str	r3, [sp, #0]
 8004f24:	0013      	movs	r3, r2
 8004f26:	2200      	movs	r2, #0
 8004f28:	2140      	movs	r1, #64	@ 0x40
 8004f2a:	f000 fc2f 	bl	800578c <UART_WaitOnFlagUntilTimeout>
 8004f2e:	1e03      	subs	r3, r0, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2288      	movs	r2, #136	@ 0x88
 8004f36:	2120      	movs	r1, #32
 8004f38:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e006      	b.n	8004f4c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2288      	movs	r2, #136	@ 0x88
 8004f42:	2120      	movs	r1, #32
 8004f44:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	e000      	b.n	8004f4c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8004f4a:	2302      	movs	r3, #2
  }
}
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	b008      	add	sp, #32
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f54:	b5b0      	push	{r4, r5, r7, lr}
 8004f56:	b090      	sub	sp, #64	@ 0x40
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f5c:	231a      	movs	r3, #26
 8004f5e:	2220      	movs	r2, #32
 8004f60:	189b      	adds	r3, r3, r2
 8004f62:	19db      	adds	r3, r3, r7
 8004f64:	2200      	movs	r2, #0
 8004f66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	431a      	orrs	r2, r3
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	431a      	orrs	r2, r3
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4aaf      	ldr	r2, [pc, #700]	@ (8005244 <UART_SetConfig+0x2f0>)
 8004f88:	4013      	ands	r3, r2
 8004f8a:	0019      	movs	r1, r3
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f92:	430b      	orrs	r3, r1
 8004f94:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	4aaa      	ldr	r2, [pc, #680]	@ (8005248 <UART_SetConfig+0x2f4>)
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa4:	68d9      	ldr	r1, [r3, #12]
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	0003      	movs	r3, r0
 8004fac:	430b      	orrs	r3, r1
 8004fae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4aa4      	ldr	r2, [pc, #656]	@ (800524c <UART_SetConfig+0x2f8>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d004      	beq.n	8004fca <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc2:	6a1b      	ldr	r3, [r3, #32]
 8004fc4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	4a9f      	ldr	r2, [pc, #636]	@ (8005250 <UART_SetConfig+0x2fc>)
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	0019      	movs	r1, r3
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	220f      	movs	r2, #15
 8004fe8:	4393      	bics	r3, r2
 8004fea:	0018      	movs	r0, r3
 8004fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fee:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	0003      	movs	r3, r0
 8004ff6:	430b      	orrs	r3, r1
 8004ff8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a95      	ldr	r2, [pc, #596]	@ (8005254 <UART_SetConfig+0x300>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d131      	bne.n	8005068 <UART_SetConfig+0x114>
 8005004:	4b94      	ldr	r3, [pc, #592]	@ (8005258 <UART_SetConfig+0x304>)
 8005006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005008:	2203      	movs	r2, #3
 800500a:	4013      	ands	r3, r2
 800500c:	2b03      	cmp	r3, #3
 800500e:	d01d      	beq.n	800504c <UART_SetConfig+0xf8>
 8005010:	d823      	bhi.n	800505a <UART_SetConfig+0x106>
 8005012:	2b02      	cmp	r3, #2
 8005014:	d00c      	beq.n	8005030 <UART_SetConfig+0xdc>
 8005016:	d820      	bhi.n	800505a <UART_SetConfig+0x106>
 8005018:	2b00      	cmp	r3, #0
 800501a:	d002      	beq.n	8005022 <UART_SetConfig+0xce>
 800501c:	2b01      	cmp	r3, #1
 800501e:	d00e      	beq.n	800503e <UART_SetConfig+0xea>
 8005020:	e01b      	b.n	800505a <UART_SetConfig+0x106>
 8005022:	231b      	movs	r3, #27
 8005024:	2220      	movs	r2, #32
 8005026:	189b      	adds	r3, r3, r2
 8005028:	19db      	adds	r3, r3, r7
 800502a:	2200      	movs	r2, #0
 800502c:	701a      	strb	r2, [r3, #0]
 800502e:	e0b4      	b.n	800519a <UART_SetConfig+0x246>
 8005030:	231b      	movs	r3, #27
 8005032:	2220      	movs	r2, #32
 8005034:	189b      	adds	r3, r3, r2
 8005036:	19db      	adds	r3, r3, r7
 8005038:	2202      	movs	r2, #2
 800503a:	701a      	strb	r2, [r3, #0]
 800503c:	e0ad      	b.n	800519a <UART_SetConfig+0x246>
 800503e:	231b      	movs	r3, #27
 8005040:	2220      	movs	r2, #32
 8005042:	189b      	adds	r3, r3, r2
 8005044:	19db      	adds	r3, r3, r7
 8005046:	2204      	movs	r2, #4
 8005048:	701a      	strb	r2, [r3, #0]
 800504a:	e0a6      	b.n	800519a <UART_SetConfig+0x246>
 800504c:	231b      	movs	r3, #27
 800504e:	2220      	movs	r2, #32
 8005050:	189b      	adds	r3, r3, r2
 8005052:	19db      	adds	r3, r3, r7
 8005054:	2208      	movs	r2, #8
 8005056:	701a      	strb	r2, [r3, #0]
 8005058:	e09f      	b.n	800519a <UART_SetConfig+0x246>
 800505a:	231b      	movs	r3, #27
 800505c:	2220      	movs	r2, #32
 800505e:	189b      	adds	r3, r3, r2
 8005060:	19db      	adds	r3, r3, r7
 8005062:	2210      	movs	r2, #16
 8005064:	701a      	strb	r2, [r3, #0]
 8005066:	e098      	b.n	800519a <UART_SetConfig+0x246>
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a7b      	ldr	r2, [pc, #492]	@ (800525c <UART_SetConfig+0x308>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d131      	bne.n	80050d6 <UART_SetConfig+0x182>
 8005072:	4b79      	ldr	r3, [pc, #484]	@ (8005258 <UART_SetConfig+0x304>)
 8005074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005076:	220c      	movs	r2, #12
 8005078:	4013      	ands	r3, r2
 800507a:	2b0c      	cmp	r3, #12
 800507c:	d01d      	beq.n	80050ba <UART_SetConfig+0x166>
 800507e:	d823      	bhi.n	80050c8 <UART_SetConfig+0x174>
 8005080:	2b08      	cmp	r3, #8
 8005082:	d00c      	beq.n	800509e <UART_SetConfig+0x14a>
 8005084:	d820      	bhi.n	80050c8 <UART_SetConfig+0x174>
 8005086:	2b00      	cmp	r3, #0
 8005088:	d002      	beq.n	8005090 <UART_SetConfig+0x13c>
 800508a:	2b04      	cmp	r3, #4
 800508c:	d00e      	beq.n	80050ac <UART_SetConfig+0x158>
 800508e:	e01b      	b.n	80050c8 <UART_SetConfig+0x174>
 8005090:	231b      	movs	r3, #27
 8005092:	2220      	movs	r2, #32
 8005094:	189b      	adds	r3, r3, r2
 8005096:	19db      	adds	r3, r3, r7
 8005098:	2200      	movs	r2, #0
 800509a:	701a      	strb	r2, [r3, #0]
 800509c:	e07d      	b.n	800519a <UART_SetConfig+0x246>
 800509e:	231b      	movs	r3, #27
 80050a0:	2220      	movs	r2, #32
 80050a2:	189b      	adds	r3, r3, r2
 80050a4:	19db      	adds	r3, r3, r7
 80050a6:	2202      	movs	r2, #2
 80050a8:	701a      	strb	r2, [r3, #0]
 80050aa:	e076      	b.n	800519a <UART_SetConfig+0x246>
 80050ac:	231b      	movs	r3, #27
 80050ae:	2220      	movs	r2, #32
 80050b0:	189b      	adds	r3, r3, r2
 80050b2:	19db      	adds	r3, r3, r7
 80050b4:	2204      	movs	r2, #4
 80050b6:	701a      	strb	r2, [r3, #0]
 80050b8:	e06f      	b.n	800519a <UART_SetConfig+0x246>
 80050ba:	231b      	movs	r3, #27
 80050bc:	2220      	movs	r2, #32
 80050be:	189b      	adds	r3, r3, r2
 80050c0:	19db      	adds	r3, r3, r7
 80050c2:	2208      	movs	r2, #8
 80050c4:	701a      	strb	r2, [r3, #0]
 80050c6:	e068      	b.n	800519a <UART_SetConfig+0x246>
 80050c8:	231b      	movs	r3, #27
 80050ca:	2220      	movs	r2, #32
 80050cc:	189b      	adds	r3, r3, r2
 80050ce:	19db      	adds	r3, r3, r7
 80050d0:	2210      	movs	r2, #16
 80050d2:	701a      	strb	r2, [r3, #0]
 80050d4:	e061      	b.n	800519a <UART_SetConfig+0x246>
 80050d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a61      	ldr	r2, [pc, #388]	@ (8005260 <UART_SetConfig+0x30c>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d106      	bne.n	80050ee <UART_SetConfig+0x19a>
 80050e0:	231b      	movs	r3, #27
 80050e2:	2220      	movs	r2, #32
 80050e4:	189b      	adds	r3, r3, r2
 80050e6:	19db      	adds	r3, r3, r7
 80050e8:	2200      	movs	r2, #0
 80050ea:	701a      	strb	r2, [r3, #0]
 80050ec:	e055      	b.n	800519a <UART_SetConfig+0x246>
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a5c      	ldr	r2, [pc, #368]	@ (8005264 <UART_SetConfig+0x310>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d106      	bne.n	8005106 <UART_SetConfig+0x1b2>
 80050f8:	231b      	movs	r3, #27
 80050fa:	2220      	movs	r2, #32
 80050fc:	189b      	adds	r3, r3, r2
 80050fe:	19db      	adds	r3, r3, r7
 8005100:	2200      	movs	r2, #0
 8005102:	701a      	strb	r2, [r3, #0]
 8005104:	e049      	b.n	800519a <UART_SetConfig+0x246>
 8005106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a50      	ldr	r2, [pc, #320]	@ (800524c <UART_SetConfig+0x2f8>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d13e      	bne.n	800518e <UART_SetConfig+0x23a>
 8005110:	4b51      	ldr	r3, [pc, #324]	@ (8005258 <UART_SetConfig+0x304>)
 8005112:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005114:	23c0      	movs	r3, #192	@ 0xc0
 8005116:	011b      	lsls	r3, r3, #4
 8005118:	4013      	ands	r3, r2
 800511a:	22c0      	movs	r2, #192	@ 0xc0
 800511c:	0112      	lsls	r2, r2, #4
 800511e:	4293      	cmp	r3, r2
 8005120:	d027      	beq.n	8005172 <UART_SetConfig+0x21e>
 8005122:	22c0      	movs	r2, #192	@ 0xc0
 8005124:	0112      	lsls	r2, r2, #4
 8005126:	4293      	cmp	r3, r2
 8005128:	d82a      	bhi.n	8005180 <UART_SetConfig+0x22c>
 800512a:	2280      	movs	r2, #128	@ 0x80
 800512c:	0112      	lsls	r2, r2, #4
 800512e:	4293      	cmp	r3, r2
 8005130:	d011      	beq.n	8005156 <UART_SetConfig+0x202>
 8005132:	2280      	movs	r2, #128	@ 0x80
 8005134:	0112      	lsls	r2, r2, #4
 8005136:	4293      	cmp	r3, r2
 8005138:	d822      	bhi.n	8005180 <UART_SetConfig+0x22c>
 800513a:	2b00      	cmp	r3, #0
 800513c:	d004      	beq.n	8005148 <UART_SetConfig+0x1f4>
 800513e:	2280      	movs	r2, #128	@ 0x80
 8005140:	00d2      	lsls	r2, r2, #3
 8005142:	4293      	cmp	r3, r2
 8005144:	d00e      	beq.n	8005164 <UART_SetConfig+0x210>
 8005146:	e01b      	b.n	8005180 <UART_SetConfig+0x22c>
 8005148:	231b      	movs	r3, #27
 800514a:	2220      	movs	r2, #32
 800514c:	189b      	adds	r3, r3, r2
 800514e:	19db      	adds	r3, r3, r7
 8005150:	2200      	movs	r2, #0
 8005152:	701a      	strb	r2, [r3, #0]
 8005154:	e021      	b.n	800519a <UART_SetConfig+0x246>
 8005156:	231b      	movs	r3, #27
 8005158:	2220      	movs	r2, #32
 800515a:	189b      	adds	r3, r3, r2
 800515c:	19db      	adds	r3, r3, r7
 800515e:	2202      	movs	r2, #2
 8005160:	701a      	strb	r2, [r3, #0]
 8005162:	e01a      	b.n	800519a <UART_SetConfig+0x246>
 8005164:	231b      	movs	r3, #27
 8005166:	2220      	movs	r2, #32
 8005168:	189b      	adds	r3, r3, r2
 800516a:	19db      	adds	r3, r3, r7
 800516c:	2204      	movs	r2, #4
 800516e:	701a      	strb	r2, [r3, #0]
 8005170:	e013      	b.n	800519a <UART_SetConfig+0x246>
 8005172:	231b      	movs	r3, #27
 8005174:	2220      	movs	r2, #32
 8005176:	189b      	adds	r3, r3, r2
 8005178:	19db      	adds	r3, r3, r7
 800517a:	2208      	movs	r2, #8
 800517c:	701a      	strb	r2, [r3, #0]
 800517e:	e00c      	b.n	800519a <UART_SetConfig+0x246>
 8005180:	231b      	movs	r3, #27
 8005182:	2220      	movs	r2, #32
 8005184:	189b      	adds	r3, r3, r2
 8005186:	19db      	adds	r3, r3, r7
 8005188:	2210      	movs	r2, #16
 800518a:	701a      	strb	r2, [r3, #0]
 800518c:	e005      	b.n	800519a <UART_SetConfig+0x246>
 800518e:	231b      	movs	r3, #27
 8005190:	2220      	movs	r2, #32
 8005192:	189b      	adds	r3, r3, r2
 8005194:	19db      	adds	r3, r3, r7
 8005196:	2210      	movs	r2, #16
 8005198:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a2b      	ldr	r2, [pc, #172]	@ (800524c <UART_SetConfig+0x2f8>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d000      	beq.n	80051a6 <UART_SetConfig+0x252>
 80051a4:	e0a9      	b.n	80052fa <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051a6:	231b      	movs	r3, #27
 80051a8:	2220      	movs	r2, #32
 80051aa:	189b      	adds	r3, r3, r2
 80051ac:	19db      	adds	r3, r3, r7
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d015      	beq.n	80051e0 <UART_SetConfig+0x28c>
 80051b4:	dc18      	bgt.n	80051e8 <UART_SetConfig+0x294>
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d00d      	beq.n	80051d6 <UART_SetConfig+0x282>
 80051ba:	dc15      	bgt.n	80051e8 <UART_SetConfig+0x294>
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d002      	beq.n	80051c6 <UART_SetConfig+0x272>
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d005      	beq.n	80051d0 <UART_SetConfig+0x27c>
 80051c4:	e010      	b.n	80051e8 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c6:	f7ff fbfd 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 80051ca:	0003      	movs	r3, r0
 80051cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051ce:	e014      	b.n	80051fa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d0:	4b25      	ldr	r3, [pc, #148]	@ (8005268 <UART_SetConfig+0x314>)
 80051d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051d4:	e011      	b.n	80051fa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051d6:	f7ff fb69 	bl	80048ac <HAL_RCC_GetSysClockFreq>
 80051da:	0003      	movs	r3, r0
 80051dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051de:	e00c      	b.n	80051fa <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051e0:	2380      	movs	r3, #128	@ 0x80
 80051e2:	021b      	lsls	r3, r3, #8
 80051e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80051e6:	e008      	b.n	80051fa <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80051ec:	231a      	movs	r3, #26
 80051ee:	2220      	movs	r2, #32
 80051f0:	189b      	adds	r3, r3, r2
 80051f2:	19db      	adds	r3, r3, r7
 80051f4:	2201      	movs	r2, #1
 80051f6:	701a      	strb	r2, [r3, #0]
        break;
 80051f8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d100      	bne.n	8005202 <UART_SetConfig+0x2ae>
 8005200:	e14b      	b.n	800549a <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005206:	4b19      	ldr	r3, [pc, #100]	@ (800526c <UART_SetConfig+0x318>)
 8005208:	0052      	lsls	r2, r2, #1
 800520a:	5ad3      	ldrh	r3, [r2, r3]
 800520c:	0019      	movs	r1, r3
 800520e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005210:	f7fa ff94 	bl	800013c <__udivsi3>
 8005214:	0003      	movs	r3, r0
 8005216:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	0013      	movs	r3, r2
 800521e:	005b      	lsls	r3, r3, #1
 8005220:	189b      	adds	r3, r3, r2
 8005222:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005224:	429a      	cmp	r2, r3
 8005226:	d305      	bcc.n	8005234 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800522e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005230:	429a      	cmp	r2, r3
 8005232:	d91d      	bls.n	8005270 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005234:	231a      	movs	r3, #26
 8005236:	2220      	movs	r2, #32
 8005238:	189b      	adds	r3, r3, r2
 800523a:	19db      	adds	r3, r3, r7
 800523c:	2201      	movs	r2, #1
 800523e:	701a      	strb	r2, [r3, #0]
 8005240:	e12b      	b.n	800549a <UART_SetConfig+0x546>
 8005242:	46c0      	nop			@ (mov r8, r8)
 8005244:	cfff69f3 	.word	0xcfff69f3
 8005248:	ffffcfff 	.word	0xffffcfff
 800524c:	40008000 	.word	0x40008000
 8005250:	11fff4ff 	.word	0x11fff4ff
 8005254:	40013800 	.word	0x40013800
 8005258:	40021000 	.word	0x40021000
 800525c:	40004400 	.word	0x40004400
 8005260:	40004800 	.word	0x40004800
 8005264:	40004c00 	.word	0x40004c00
 8005268:	00f42400 	.word	0x00f42400
 800526c:	08009668 	.word	0x08009668
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005272:	61bb      	str	r3, [r7, #24]
 8005274:	2300      	movs	r3, #0
 8005276:	61fb      	str	r3, [r7, #28]
 8005278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800527c:	4b92      	ldr	r3, [pc, #584]	@ (80054c8 <UART_SetConfig+0x574>)
 800527e:	0052      	lsls	r2, r2, #1
 8005280:	5ad3      	ldrh	r3, [r2, r3]
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	2300      	movs	r3, #0
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	69b8      	ldr	r0, [r7, #24]
 800528e:	69f9      	ldr	r1, [r7, #28]
 8005290:	f7fb f942 	bl	8000518 <__aeabi_uldivmod>
 8005294:	0002      	movs	r2, r0
 8005296:	000b      	movs	r3, r1
 8005298:	0e11      	lsrs	r1, r2, #24
 800529a:	021d      	lsls	r5, r3, #8
 800529c:	430d      	orrs	r5, r1
 800529e:	0214      	lsls	r4, r2, #8
 80052a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	085b      	lsrs	r3, r3, #1
 80052a6:	60bb      	str	r3, [r7, #8]
 80052a8:	2300      	movs	r3, #0
 80052aa:	60fb      	str	r3, [r7, #12]
 80052ac:	68b8      	ldr	r0, [r7, #8]
 80052ae:	68f9      	ldr	r1, [r7, #12]
 80052b0:	1900      	adds	r0, r0, r4
 80052b2:	4169      	adcs	r1, r5
 80052b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	603b      	str	r3, [r7, #0]
 80052ba:	2300      	movs	r3, #0
 80052bc:	607b      	str	r3, [r7, #4]
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f7fb f929 	bl	8000518 <__aeabi_uldivmod>
 80052c6:	0002      	movs	r2, r0
 80052c8:	000b      	movs	r3, r1
 80052ca:	0013      	movs	r3, r2
 80052cc:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052d0:	23c0      	movs	r3, #192	@ 0xc0
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d309      	bcc.n	80052ec <UART_SetConfig+0x398>
 80052d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052da:	2380      	movs	r3, #128	@ 0x80
 80052dc:	035b      	lsls	r3, r3, #13
 80052de:	429a      	cmp	r2, r3
 80052e0:	d204      	bcs.n	80052ec <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80052e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e8:	60da      	str	r2, [r3, #12]
 80052ea:	e0d6      	b.n	800549a <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80052ec:	231a      	movs	r3, #26
 80052ee:	2220      	movs	r2, #32
 80052f0:	189b      	adds	r3, r3, r2
 80052f2:	19db      	adds	r3, r3, r7
 80052f4:	2201      	movs	r2, #1
 80052f6:	701a      	strb	r2, [r3, #0]
 80052f8:	e0cf      	b.n	800549a <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fc:	69da      	ldr	r2, [r3, #28]
 80052fe:	2380      	movs	r3, #128	@ 0x80
 8005300:	021b      	lsls	r3, r3, #8
 8005302:	429a      	cmp	r2, r3
 8005304:	d000      	beq.n	8005308 <UART_SetConfig+0x3b4>
 8005306:	e070      	b.n	80053ea <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8005308:	231b      	movs	r3, #27
 800530a:	2220      	movs	r2, #32
 800530c:	189b      	adds	r3, r3, r2
 800530e:	19db      	adds	r3, r3, r7
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	2b08      	cmp	r3, #8
 8005314:	d015      	beq.n	8005342 <UART_SetConfig+0x3ee>
 8005316:	dc18      	bgt.n	800534a <UART_SetConfig+0x3f6>
 8005318:	2b04      	cmp	r3, #4
 800531a:	d00d      	beq.n	8005338 <UART_SetConfig+0x3e4>
 800531c:	dc15      	bgt.n	800534a <UART_SetConfig+0x3f6>
 800531e:	2b00      	cmp	r3, #0
 8005320:	d002      	beq.n	8005328 <UART_SetConfig+0x3d4>
 8005322:	2b02      	cmp	r3, #2
 8005324:	d005      	beq.n	8005332 <UART_SetConfig+0x3de>
 8005326:	e010      	b.n	800534a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005328:	f7ff fb4c 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 800532c:	0003      	movs	r3, r0
 800532e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005330:	e014      	b.n	800535c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005332:	4b66      	ldr	r3, [pc, #408]	@ (80054cc <UART_SetConfig+0x578>)
 8005334:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005336:	e011      	b.n	800535c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005338:	f7ff fab8 	bl	80048ac <HAL_RCC_GetSysClockFreq>
 800533c:	0003      	movs	r3, r0
 800533e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005340:	e00c      	b.n	800535c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005342:	2380      	movs	r3, #128	@ 0x80
 8005344:	021b      	lsls	r3, r3, #8
 8005346:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005348:	e008      	b.n	800535c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800534e:	231a      	movs	r3, #26
 8005350:	2220      	movs	r2, #32
 8005352:	189b      	adds	r3, r3, r2
 8005354:	19db      	adds	r3, r3, r7
 8005356:	2201      	movs	r2, #1
 8005358:	701a      	strb	r2, [r3, #0]
        break;
 800535a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800535c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800535e:	2b00      	cmp	r3, #0
 8005360:	d100      	bne.n	8005364 <UART_SetConfig+0x410>
 8005362:	e09a      	b.n	800549a <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005366:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005368:	4b57      	ldr	r3, [pc, #348]	@ (80054c8 <UART_SetConfig+0x574>)
 800536a:	0052      	lsls	r2, r2, #1
 800536c:	5ad3      	ldrh	r3, [r2, r3]
 800536e:	0019      	movs	r1, r3
 8005370:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005372:	f7fa fee3 	bl	800013c <__udivsi3>
 8005376:	0003      	movs	r3, r0
 8005378:	005a      	lsls	r2, r3, #1
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	085b      	lsrs	r3, r3, #1
 8005380:	18d2      	adds	r2, r2, r3
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	0019      	movs	r1, r3
 8005388:	0010      	movs	r0, r2
 800538a:	f7fa fed7 	bl	800013c <__udivsi3>
 800538e:	0003      	movs	r3, r0
 8005390:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005394:	2b0f      	cmp	r3, #15
 8005396:	d921      	bls.n	80053dc <UART_SetConfig+0x488>
 8005398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800539a:	2380      	movs	r3, #128	@ 0x80
 800539c:	025b      	lsls	r3, r3, #9
 800539e:	429a      	cmp	r2, r3
 80053a0:	d21c      	bcs.n	80053dc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a4:	b29a      	uxth	r2, r3
 80053a6:	200e      	movs	r0, #14
 80053a8:	2420      	movs	r4, #32
 80053aa:	1903      	adds	r3, r0, r4
 80053ac:	19db      	adds	r3, r3, r7
 80053ae:	210f      	movs	r1, #15
 80053b0:	438a      	bics	r2, r1
 80053b2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b6:	085b      	lsrs	r3, r3, #1
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	2207      	movs	r2, #7
 80053bc:	4013      	ands	r3, r2
 80053be:	b299      	uxth	r1, r3
 80053c0:	1903      	adds	r3, r0, r4
 80053c2:	19db      	adds	r3, r3, r7
 80053c4:	1902      	adds	r2, r0, r4
 80053c6:	19d2      	adds	r2, r2, r7
 80053c8:	8812      	ldrh	r2, [r2, #0]
 80053ca:	430a      	orrs	r2, r1
 80053cc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80053ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	1902      	adds	r2, r0, r4
 80053d4:	19d2      	adds	r2, r2, r7
 80053d6:	8812      	ldrh	r2, [r2, #0]
 80053d8:	60da      	str	r2, [r3, #12]
 80053da:	e05e      	b.n	800549a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80053dc:	231a      	movs	r3, #26
 80053de:	2220      	movs	r2, #32
 80053e0:	189b      	adds	r3, r3, r2
 80053e2:	19db      	adds	r3, r3, r7
 80053e4:	2201      	movs	r2, #1
 80053e6:	701a      	strb	r2, [r3, #0]
 80053e8:	e057      	b.n	800549a <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053ea:	231b      	movs	r3, #27
 80053ec:	2220      	movs	r2, #32
 80053ee:	189b      	adds	r3, r3, r2
 80053f0:	19db      	adds	r3, r3, r7
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	2b08      	cmp	r3, #8
 80053f6:	d015      	beq.n	8005424 <UART_SetConfig+0x4d0>
 80053f8:	dc18      	bgt.n	800542c <UART_SetConfig+0x4d8>
 80053fa:	2b04      	cmp	r3, #4
 80053fc:	d00d      	beq.n	800541a <UART_SetConfig+0x4c6>
 80053fe:	dc15      	bgt.n	800542c <UART_SetConfig+0x4d8>
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <UART_SetConfig+0x4b6>
 8005404:	2b02      	cmp	r3, #2
 8005406:	d005      	beq.n	8005414 <UART_SetConfig+0x4c0>
 8005408:	e010      	b.n	800542c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800540a:	f7ff fadb 	bl	80049c4 <HAL_RCC_GetPCLK1Freq>
 800540e:	0003      	movs	r3, r0
 8005410:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005412:	e014      	b.n	800543e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005414:	4b2d      	ldr	r3, [pc, #180]	@ (80054cc <UART_SetConfig+0x578>)
 8005416:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005418:	e011      	b.n	800543e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800541a:	f7ff fa47 	bl	80048ac <HAL_RCC_GetSysClockFreq>
 800541e:	0003      	movs	r3, r0
 8005420:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005422:	e00c      	b.n	800543e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005424:	2380      	movs	r3, #128	@ 0x80
 8005426:	021b      	lsls	r3, r3, #8
 8005428:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800542a:	e008      	b.n	800543e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800542c:	2300      	movs	r3, #0
 800542e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005430:	231a      	movs	r3, #26
 8005432:	2220      	movs	r2, #32
 8005434:	189b      	adds	r3, r3, r2
 8005436:	19db      	adds	r3, r3, r7
 8005438:	2201      	movs	r2, #1
 800543a:	701a      	strb	r2, [r3, #0]
        break;
 800543c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800543e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005440:	2b00      	cmp	r3, #0
 8005442:	d02a      	beq.n	800549a <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005446:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005448:	4b1f      	ldr	r3, [pc, #124]	@ (80054c8 <UART_SetConfig+0x574>)
 800544a:	0052      	lsls	r2, r2, #1
 800544c:	5ad3      	ldrh	r3, [r2, r3]
 800544e:	0019      	movs	r1, r3
 8005450:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005452:	f7fa fe73 	bl	800013c <__udivsi3>
 8005456:	0003      	movs	r3, r0
 8005458:	001a      	movs	r2, r3
 800545a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	085b      	lsrs	r3, r3, #1
 8005460:	18d2      	adds	r2, r2, r3
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	0019      	movs	r1, r3
 8005468:	0010      	movs	r0, r2
 800546a:	f7fa fe67 	bl	800013c <__udivsi3>
 800546e:	0003      	movs	r3, r0
 8005470:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005474:	2b0f      	cmp	r3, #15
 8005476:	d90a      	bls.n	800548e <UART_SetConfig+0x53a>
 8005478:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800547a:	2380      	movs	r3, #128	@ 0x80
 800547c:	025b      	lsls	r3, r3, #9
 800547e:	429a      	cmp	r2, r3
 8005480:	d205      	bcs.n	800548e <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005484:	b29a      	uxth	r2, r3
 8005486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	60da      	str	r2, [r3, #12]
 800548c:	e005      	b.n	800549a <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800548e:	231a      	movs	r3, #26
 8005490:	2220      	movs	r2, #32
 8005492:	189b      	adds	r3, r3, r2
 8005494:	19db      	adds	r3, r3, r7
 8005496:	2201      	movs	r2, #1
 8005498:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	226a      	movs	r2, #106	@ 0x6a
 800549e:	2101      	movs	r1, #1
 80054a0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	2268      	movs	r2, #104	@ 0x68
 80054a6:	2101      	movs	r1, #1
 80054a8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	2200      	movs	r2, #0
 80054ae:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80054b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b2:	2200      	movs	r2, #0
 80054b4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80054b6:	231a      	movs	r3, #26
 80054b8:	2220      	movs	r2, #32
 80054ba:	189b      	adds	r3, r3, r2
 80054bc:	19db      	adds	r3, r3, r7
 80054be:	781b      	ldrb	r3, [r3, #0]
}
 80054c0:	0018      	movs	r0, r3
 80054c2:	46bd      	mov	sp, r7
 80054c4:	b010      	add	sp, #64	@ 0x40
 80054c6:	bdb0      	pop	{r4, r5, r7, pc}
 80054c8:	08009668 	.word	0x08009668
 80054cc:	00f42400 	.word	0x00f42400

080054d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054dc:	2208      	movs	r2, #8
 80054de:	4013      	ands	r3, r2
 80054e0:	d00b      	beq.n	80054fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005614 <UART_AdvFeatureConfig+0x144>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	0019      	movs	r1, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054fe:	2201      	movs	r2, #1
 8005500:	4013      	ands	r3, r2
 8005502:	d00b      	beq.n	800551c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	4a43      	ldr	r2, [pc, #268]	@ (8005618 <UART_AdvFeatureConfig+0x148>)
 800550c:	4013      	ands	r3, r2
 800550e:	0019      	movs	r1, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005520:	2202      	movs	r2, #2
 8005522:	4013      	ands	r3, r2
 8005524:	d00b      	beq.n	800553e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	4a3b      	ldr	r2, [pc, #236]	@ (800561c <UART_AdvFeatureConfig+0x14c>)
 800552e:	4013      	ands	r3, r2
 8005530:	0019      	movs	r1, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005542:	2204      	movs	r2, #4
 8005544:	4013      	ands	r3, r2
 8005546:	d00b      	beq.n	8005560 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4a34      	ldr	r2, [pc, #208]	@ (8005620 <UART_AdvFeatureConfig+0x150>)
 8005550:	4013      	ands	r3, r2
 8005552:	0019      	movs	r1, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005564:	2210      	movs	r2, #16
 8005566:	4013      	ands	r3, r2
 8005568:	d00b      	beq.n	8005582 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	4a2c      	ldr	r2, [pc, #176]	@ (8005624 <UART_AdvFeatureConfig+0x154>)
 8005572:	4013      	ands	r3, r2
 8005574:	0019      	movs	r1, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005586:	2220      	movs	r2, #32
 8005588:	4013      	ands	r3, r2
 800558a:	d00b      	beq.n	80055a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	4a25      	ldr	r2, [pc, #148]	@ (8005628 <UART_AdvFeatureConfig+0x158>)
 8005594:	4013      	ands	r3, r2
 8005596:	0019      	movs	r1, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a8:	2240      	movs	r2, #64	@ 0x40
 80055aa:	4013      	ands	r3, r2
 80055ac:	d01d      	beq.n	80055ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	4a1d      	ldr	r2, [pc, #116]	@ (800562c <UART_AdvFeatureConfig+0x15c>)
 80055b6:	4013      	ands	r3, r2
 80055b8:	0019      	movs	r1, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	430a      	orrs	r2, r1
 80055c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ca:	2380      	movs	r3, #128	@ 0x80
 80055cc:	035b      	lsls	r3, r3, #13
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d10b      	bne.n	80055ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	4a15      	ldr	r2, [pc, #84]	@ (8005630 <UART_AdvFeatureConfig+0x160>)
 80055da:	4013      	ands	r3, r2
 80055dc:	0019      	movs	r1, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	430a      	orrs	r2, r1
 80055e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ee:	2280      	movs	r2, #128	@ 0x80
 80055f0:	4013      	ands	r3, r2
 80055f2:	d00b      	beq.n	800560c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005634 <UART_AdvFeatureConfig+0x164>)
 80055fc:	4013      	ands	r3, r2
 80055fe:	0019      	movs	r1, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	605a      	str	r2, [r3, #4]
  }
}
 800560c:	46c0      	nop			@ (mov r8, r8)
 800560e:	46bd      	mov	sp, r7
 8005610:	b002      	add	sp, #8
 8005612:	bd80      	pop	{r7, pc}
 8005614:	ffff7fff 	.word	0xffff7fff
 8005618:	fffdffff 	.word	0xfffdffff
 800561c:	fffeffff 	.word	0xfffeffff
 8005620:	fffbffff 	.word	0xfffbffff
 8005624:	ffffefff 	.word	0xffffefff
 8005628:	ffffdfff 	.word	0xffffdfff
 800562c:	ffefffff 	.word	0xffefffff
 8005630:	ff9fffff 	.word	0xff9fffff
 8005634:	fff7ffff 	.word	0xfff7ffff

08005638 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b092      	sub	sp, #72	@ 0x48
 800563c:	af02      	add	r7, sp, #8
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2290      	movs	r2, #144	@ 0x90
 8005644:	2100      	movs	r1, #0
 8005646:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005648:	f7fe faa0 	bl	8003b8c <HAL_GetTick>
 800564c:	0003      	movs	r3, r0
 800564e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2208      	movs	r2, #8
 8005658:	4013      	ands	r3, r2
 800565a:	2b08      	cmp	r3, #8
 800565c:	d12d      	bne.n	80056ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800565e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005660:	2280      	movs	r2, #128	@ 0x80
 8005662:	0391      	lsls	r1, r2, #14
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	4a47      	ldr	r2, [pc, #284]	@ (8005784 <UART_CheckIdleState+0x14c>)
 8005668:	9200      	str	r2, [sp, #0]
 800566a:	2200      	movs	r2, #0
 800566c:	f000 f88e 	bl	800578c <UART_WaitOnFlagUntilTimeout>
 8005670:	1e03      	subs	r3, r0, #0
 8005672:	d022      	beq.n	80056ba <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005674:	f3ef 8310 	mrs	r3, PRIMASK
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800567a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800567c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800567e:	2301      	movs	r3, #1
 8005680:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	f383 8810 	msr	PRIMASK, r3
}
 8005688:	46c0      	nop			@ (mov r8, r8)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2180      	movs	r1, #128	@ 0x80
 8005696:	438a      	bics	r2, r1
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800569e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a0:	f383 8810 	msr	PRIMASK, r3
}
 80056a4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2288      	movs	r2, #136	@ 0x88
 80056aa:	2120      	movs	r1, #32
 80056ac:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2284      	movs	r2, #132	@ 0x84
 80056b2:	2100      	movs	r1, #0
 80056b4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e060      	b.n	800577c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2204      	movs	r2, #4
 80056c2:	4013      	ands	r3, r2
 80056c4:	2b04      	cmp	r3, #4
 80056c6:	d146      	bne.n	8005756 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ca:	2280      	movs	r2, #128	@ 0x80
 80056cc:	03d1      	lsls	r1, r2, #15
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	4a2c      	ldr	r2, [pc, #176]	@ (8005784 <UART_CheckIdleState+0x14c>)
 80056d2:	9200      	str	r2, [sp, #0]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f000 f859 	bl	800578c <UART_WaitOnFlagUntilTimeout>
 80056da:	1e03      	subs	r3, r0, #0
 80056dc:	d03b      	beq.n	8005756 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056de:	f3ef 8310 	mrs	r3, PRIMASK
 80056e2:	60fb      	str	r3, [r7, #12]
  return(result);
 80056e4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80056e8:	2301      	movs	r3, #1
 80056ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f383 8810 	msr	PRIMASK, r3
}
 80056f2:	46c0      	nop			@ (mov r8, r8)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4922      	ldr	r1, [pc, #136]	@ (8005788 <UART_CheckIdleState+0x150>)
 8005700:	400a      	ands	r2, r1
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005706:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f383 8810 	msr	PRIMASK, r3
}
 800570e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005710:	f3ef 8310 	mrs	r3, PRIMASK
 8005714:	61bb      	str	r3, [r7, #24]
  return(result);
 8005716:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005718:	633b      	str	r3, [r7, #48]	@ 0x30
 800571a:	2301      	movs	r3, #1
 800571c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	f383 8810 	msr	PRIMASK, r3
}
 8005724:	46c0      	nop			@ (mov r8, r8)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2101      	movs	r1, #1
 8005732:	438a      	bics	r2, r1
 8005734:	609a      	str	r2, [r3, #8]
 8005736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005738:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800573a:	6a3b      	ldr	r3, [r7, #32]
 800573c:	f383 8810 	msr	PRIMASK, r3
}
 8005740:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	228c      	movs	r2, #140	@ 0x8c
 8005746:	2120      	movs	r1, #32
 8005748:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2284      	movs	r2, #132	@ 0x84
 800574e:	2100      	movs	r1, #0
 8005750:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e012      	b.n	800577c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2288      	movs	r2, #136	@ 0x88
 800575a:	2120      	movs	r1, #32
 800575c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	228c      	movs	r2, #140	@ 0x8c
 8005762:	2120      	movs	r1, #32
 8005764:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2284      	movs	r2, #132	@ 0x84
 8005776:	2100      	movs	r1, #0
 8005778:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	0018      	movs	r0, r3
 800577e:	46bd      	mov	sp, r7
 8005780:	b010      	add	sp, #64	@ 0x40
 8005782:	bd80      	pop	{r7, pc}
 8005784:	01ffffff 	.word	0x01ffffff
 8005788:	fffffedf 	.word	0xfffffedf

0800578c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	603b      	str	r3, [r7, #0]
 8005798:	1dfb      	adds	r3, r7, #7
 800579a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800579c:	e051      	b.n	8005842 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	3301      	adds	r3, #1
 80057a2:	d04e      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057a4:	f7fe f9f2 	bl	8003b8c <HAL_GetTick>
 80057a8:	0002      	movs	r2, r0
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d302      	bcc.n	80057ba <UART_WaitOnFlagUntilTimeout+0x2e>
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d101      	bne.n	80057be <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e051      	b.n	8005862 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2204      	movs	r2, #4
 80057c6:	4013      	ands	r3, r2
 80057c8:	d03b      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0xb6>
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	2b80      	cmp	r3, #128	@ 0x80
 80057ce:	d038      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0xb6>
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	2b40      	cmp	r3, #64	@ 0x40
 80057d4:	d035      	beq.n	8005842 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	69db      	ldr	r3, [r3, #28]
 80057dc:	2208      	movs	r2, #8
 80057de:	4013      	ands	r3, r2
 80057e0:	2b08      	cmp	r3, #8
 80057e2:	d111      	bne.n	8005808 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2208      	movs	r2, #8
 80057ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	0018      	movs	r0, r3
 80057f0:	f000 f83c 	bl	800586c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2290      	movs	r2, #144	@ 0x90
 80057f8:	2108      	movs	r1, #8
 80057fa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2284      	movs	r2, #132	@ 0x84
 8005800:	2100      	movs	r1, #0
 8005802:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e02c      	b.n	8005862 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	69da      	ldr	r2, [r3, #28]
 800580e:	2380      	movs	r3, #128	@ 0x80
 8005810:	011b      	lsls	r3, r3, #4
 8005812:	401a      	ands	r2, r3
 8005814:	2380      	movs	r3, #128	@ 0x80
 8005816:	011b      	lsls	r3, r3, #4
 8005818:	429a      	cmp	r2, r3
 800581a:	d112      	bne.n	8005842 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2280      	movs	r2, #128	@ 0x80
 8005822:	0112      	lsls	r2, r2, #4
 8005824:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	0018      	movs	r0, r3
 800582a:	f000 f81f 	bl	800586c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2290      	movs	r2, #144	@ 0x90
 8005832:	2120      	movs	r1, #32
 8005834:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2284      	movs	r2, #132	@ 0x84
 800583a:	2100      	movs	r1, #0
 800583c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e00f      	b.n	8005862 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	68ba      	ldr	r2, [r7, #8]
 800584a:	4013      	ands	r3, r2
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	425a      	negs	r2, r3
 8005852:	4153      	adcs	r3, r2
 8005854:	b2db      	uxtb	r3, r3
 8005856:	001a      	movs	r2, r3
 8005858:	1dfb      	adds	r3, r7, #7
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d09e      	beq.n	800579e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	0018      	movs	r0, r3
 8005864:	46bd      	mov	sp, r7
 8005866:	b004      	add	sp, #16
 8005868:	bd80      	pop	{r7, pc}
	...

0800586c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b08e      	sub	sp, #56	@ 0x38
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005874:	f3ef 8310 	mrs	r3, PRIMASK
 8005878:	617b      	str	r3, [r7, #20]
  return(result);
 800587a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800587c:	637b      	str	r3, [r7, #52]	@ 0x34
 800587e:	2301      	movs	r3, #1
 8005880:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	f383 8810 	msr	PRIMASK, r3
}
 8005888:	46c0      	nop			@ (mov r8, r8)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4926      	ldr	r1, [pc, #152]	@ (8005930 <UART_EndRxTransfer+0xc4>)
 8005896:	400a      	ands	r2, r1
 8005898:	601a      	str	r2, [r3, #0]
 800589a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800589c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	f383 8810 	msr	PRIMASK, r3
}
 80058a4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058a6:	f3ef 8310 	mrs	r3, PRIMASK
 80058aa:	623b      	str	r3, [r7, #32]
  return(result);
 80058ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80058ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80058b0:	2301      	movs	r3, #1
 80058b2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b6:	f383 8810 	msr	PRIMASK, r3
}
 80058ba:	46c0      	nop			@ (mov r8, r8)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689a      	ldr	r2, [r3, #8]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	491b      	ldr	r1, [pc, #108]	@ (8005934 <UART_EndRxTransfer+0xc8>)
 80058c8:	400a      	ands	r2, r1
 80058ca:	609a      	str	r2, [r3, #8]
 80058cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058d2:	f383 8810 	msr	PRIMASK, r3
}
 80058d6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d118      	bne.n	8005912 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058e0:	f3ef 8310 	mrs	r3, PRIMASK
 80058e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80058e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058ea:	2301      	movs	r3, #1
 80058ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f383 8810 	msr	PRIMASK, r3
}
 80058f4:	46c0      	nop			@ (mov r8, r8)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2110      	movs	r1, #16
 8005902:	438a      	bics	r2, r1
 8005904:	601a      	str	r2, [r3, #0]
 8005906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005908:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	f383 8810 	msr	PRIMASK, r3
}
 8005910:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	228c      	movs	r2, #140	@ 0x8c
 8005916:	2120      	movs	r1, #32
 8005918:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2200      	movs	r2, #0
 8005924:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005926:	46c0      	nop			@ (mov r8, r8)
 8005928:	46bd      	mov	sp, r7
 800592a:	b00e      	add	sp, #56	@ 0x38
 800592c:	bd80      	pop	{r7, pc}
 800592e:	46c0      	nop			@ (mov r8, r8)
 8005930:	fffffedf 	.word	0xfffffedf
 8005934:	effffffe 	.word	0xeffffffe

08005938 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2284      	movs	r2, #132	@ 0x84
 8005944:	5c9b      	ldrb	r3, [r3, r2]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d101      	bne.n	800594e <HAL_UARTEx_DisableFifoMode+0x16>
 800594a:	2302      	movs	r3, #2
 800594c:	e027      	b.n	800599e <HAL_UARTEx_DisableFifoMode+0x66>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2284      	movs	r2, #132	@ 0x84
 8005952:	2101      	movs	r1, #1
 8005954:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2288      	movs	r2, #136	@ 0x88
 800595a:	2124      	movs	r1, #36	@ 0x24
 800595c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2101      	movs	r1, #1
 8005972:	438a      	bics	r2, r1
 8005974:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	4a0b      	ldr	r2, [pc, #44]	@ (80059a8 <HAL_UARTEx_DisableFifoMode+0x70>)
 800597a:	4013      	ands	r3, r2
 800597c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2288      	movs	r2, #136	@ 0x88
 8005990:	2120      	movs	r1, #32
 8005992:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2284      	movs	r2, #132	@ 0x84
 8005998:	2100      	movs	r1, #0
 800599a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	0018      	movs	r0, r3
 80059a0:	46bd      	mov	sp, r7
 80059a2:	b004      	add	sp, #16
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	46c0      	nop			@ (mov r8, r8)
 80059a8:	dfffffff 	.word	0xdfffffff

080059ac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2284      	movs	r2, #132	@ 0x84
 80059ba:	5c9b      	ldrb	r3, [r3, r2]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d101      	bne.n	80059c4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80059c0:	2302      	movs	r3, #2
 80059c2:	e02e      	b.n	8005a22 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2284      	movs	r2, #132	@ 0x84
 80059c8:	2101      	movs	r1, #1
 80059ca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2288      	movs	r2, #136	@ 0x88
 80059d0:	2124      	movs	r1, #36	@ 0x24
 80059d2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	2101      	movs	r1, #1
 80059e8:	438a      	bics	r2, r1
 80059ea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	00db      	lsls	r3, r3, #3
 80059f4:	08d9      	lsrs	r1, r3, #3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	0018      	movs	r0, r3
 8005a04:	f000 f854 	bl	8005ab0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2288      	movs	r2, #136	@ 0x88
 8005a14:	2120      	movs	r1, #32
 8005a16:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2284      	movs	r2, #132	@ 0x84
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	0018      	movs	r0, r3
 8005a24:	46bd      	mov	sp, r7
 8005a26:	b004      	add	sp, #16
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2284      	movs	r2, #132	@ 0x84
 8005a3a:	5c9b      	ldrb	r3, [r3, r2]
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d101      	bne.n	8005a44 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005a40:	2302      	movs	r3, #2
 8005a42:	e02f      	b.n	8005aa4 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2284      	movs	r2, #132	@ 0x84
 8005a48:	2101      	movs	r1, #1
 8005a4a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2288      	movs	r2, #136	@ 0x88
 8005a50:	2124      	movs	r1, #36	@ 0x24
 8005a52:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2101      	movs	r1, #1
 8005a68:	438a      	bics	r2, r1
 8005a6a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	4a0e      	ldr	r2, [pc, #56]	@ (8005aac <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	0019      	movs	r1, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	683a      	ldr	r2, [r7, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	0018      	movs	r0, r3
 8005a86:	f000 f813 	bl	8005ab0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68fa      	ldr	r2, [r7, #12]
 8005a90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2288      	movs	r2, #136	@ 0x88
 8005a96:	2120      	movs	r1, #32
 8005a98:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2284      	movs	r2, #132	@ 0x84
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	b004      	add	sp, #16
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	f1ffffff 	.word	0xf1ffffff

08005ab0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d108      	bne.n	8005ad2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	226a      	movs	r2, #106	@ 0x6a
 8005ac4:	2101      	movs	r1, #1
 8005ac6:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2268      	movs	r2, #104	@ 0x68
 8005acc:	2101      	movs	r1, #1
 8005ace:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ad0:	e043      	b.n	8005b5a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005ad2:	260f      	movs	r6, #15
 8005ad4:	19bb      	adds	r3, r7, r6
 8005ad6:	2208      	movs	r2, #8
 8005ad8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ada:	200e      	movs	r0, #14
 8005adc:	183b      	adds	r3, r7, r0
 8005ade:	2208      	movs	r2, #8
 8005ae0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	0e5b      	lsrs	r3, r3, #25
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	240d      	movs	r4, #13
 8005aee:	193b      	adds	r3, r7, r4
 8005af0:	2107      	movs	r1, #7
 8005af2:	400a      	ands	r2, r1
 8005af4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	0f5b      	lsrs	r3, r3, #29
 8005afe:	b2da      	uxtb	r2, r3
 8005b00:	250c      	movs	r5, #12
 8005b02:	197b      	adds	r3, r7, r5
 8005b04:	2107      	movs	r1, #7
 8005b06:	400a      	ands	r2, r1
 8005b08:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b0a:	183b      	adds	r3, r7, r0
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	197a      	adds	r2, r7, r5
 8005b10:	7812      	ldrb	r2, [r2, #0]
 8005b12:	4914      	ldr	r1, [pc, #80]	@ (8005b64 <UARTEx_SetNbDataToProcess+0xb4>)
 8005b14:	5c8a      	ldrb	r2, [r1, r2]
 8005b16:	435a      	muls	r2, r3
 8005b18:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b1a:	197b      	adds	r3, r7, r5
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	4a12      	ldr	r2, [pc, #72]	@ (8005b68 <UARTEx_SetNbDataToProcess+0xb8>)
 8005b20:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b22:	0019      	movs	r1, r3
 8005b24:	f7fa fb94 	bl	8000250 <__divsi3>
 8005b28:	0003      	movs	r3, r0
 8005b2a:	b299      	uxth	r1, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	226a      	movs	r2, #106	@ 0x6a
 8005b30:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b32:	19bb      	adds	r3, r7, r6
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	193a      	adds	r2, r7, r4
 8005b38:	7812      	ldrb	r2, [r2, #0]
 8005b3a:	490a      	ldr	r1, [pc, #40]	@ (8005b64 <UARTEx_SetNbDataToProcess+0xb4>)
 8005b3c:	5c8a      	ldrb	r2, [r1, r2]
 8005b3e:	435a      	muls	r2, r3
 8005b40:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b42:	193b      	adds	r3, r7, r4
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	4a08      	ldr	r2, [pc, #32]	@ (8005b68 <UARTEx_SetNbDataToProcess+0xb8>)
 8005b48:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b4a:	0019      	movs	r1, r3
 8005b4c:	f7fa fb80 	bl	8000250 <__divsi3>
 8005b50:	0003      	movs	r3, r0
 8005b52:	b299      	uxth	r1, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2268      	movs	r2, #104	@ 0x68
 8005b58:	5299      	strh	r1, [r3, r2]
}
 8005b5a:	46c0      	nop			@ (mov r8, r8)
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	b005      	add	sp, #20
 8005b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b62:	46c0      	nop			@ (mov r8, r8)
 8005b64:	08009680 	.word	0x08009680
 8005b68:	08009688 	.word	0x08009688

08005b6c <arm_cfft_radix4_init_f32>:
 8005b6c:	b510      	push	{r4, lr}
 8005b6e:	70c3      	strb	r3, [r0, #3]
 8005b70:	2380      	movs	r3, #128	@ 0x80
 8005b72:	4c23      	ldr	r4, [pc, #140]	@ (8005c00 <arm_cfft_radix4_init_f32+0x94>)
 8005b74:	8001      	strh	r1, [r0, #0]
 8005b76:	6044      	str	r4, [r0, #4]
 8005b78:	7082      	strb	r2, [r0, #2]
 8005b7a:	005b      	lsls	r3, r3, #1
 8005b7c:	4299      	cmp	r1, r3
 8005b7e:	d035      	beq.n	8005bec <arm_cfft_radix4_init_f32+0x80>
 8005b80:	d80d      	bhi.n	8005b9e <arm_cfft_radix4_init_f32+0x32>
 8005b82:	2910      	cmp	r1, #16
 8005b84:	d029      	beq.n	8005bda <arm_cfft_radix4_init_f32+0x6e>
 8005b86:	2940      	cmp	r1, #64	@ 0x40
 8005b88:	d11b      	bne.n	8005bc2 <arm_cfft_radix4_init_f32+0x56>
 8005b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8005c04 <arm_cfft_radix4_init_f32+0x98>)
 8005b8c:	8181      	strh	r1, [r0, #12]
 8005b8e:	6083      	str	r3, [r0, #8]
 8005b90:	23f2      	movs	r3, #242	@ 0xf2
 8005b92:	059b      	lsls	r3, r3, #22
 8005b94:	81c1      	strh	r1, [r0, #14]
 8005b96:	6103      	str	r3, [r0, #16]
 8005b98:	2000      	movs	r0, #0
 8005b9a:	b240      	sxtb	r0, r0
 8005b9c:	bd10      	pop	{r4, pc}
 8005b9e:	2380      	movs	r3, #128	@ 0x80
 8005ba0:	00db      	lsls	r3, r3, #3
 8005ba2:	4299      	cmp	r1, r3
 8005ba4:	d00f      	beq.n	8005bc6 <arm_cfft_radix4_init_f32+0x5a>
 8005ba6:	2380      	movs	r3, #128	@ 0x80
 8005ba8:	015b      	lsls	r3, r3, #5
 8005baa:	4299      	cmp	r1, r3
 8005bac:	d109      	bne.n	8005bc2 <arm_cfft_radix4_init_f32+0x56>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	8183      	strh	r3, [r0, #12]
 8005bb2:	81c3      	strh	r3, [r0, #14]
 8005bb4:	4b14      	ldr	r3, [pc, #80]	@ (8005c08 <arm_cfft_radix4_init_f32+0x9c>)
 8005bb6:	6083      	str	r3, [r0, #8]
 8005bb8:	23e6      	movs	r3, #230	@ 0xe6
 8005bba:	059b      	lsls	r3, r3, #22
 8005bbc:	6103      	str	r3, [r0, #16]
 8005bbe:	2000      	movs	r0, #0
 8005bc0:	e7eb      	b.n	8005b9a <arm_cfft_radix4_init_f32+0x2e>
 8005bc2:	20ff      	movs	r0, #255	@ 0xff
 8005bc4:	e7e9      	b.n	8005b9a <arm_cfft_radix4_init_f32+0x2e>
 8005bc6:	2304      	movs	r3, #4
 8005bc8:	8183      	strh	r3, [r0, #12]
 8005bca:	81c3      	strh	r3, [r0, #14]
 8005bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8005c0c <arm_cfft_radix4_init_f32+0xa0>)
 8005bce:	6083      	str	r3, [r0, #8]
 8005bd0:	23ea      	movs	r3, #234	@ 0xea
 8005bd2:	059b      	lsls	r3, r3, #22
 8005bd4:	6103      	str	r3, [r0, #16]
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	e7df      	b.n	8005b9a <arm_cfft_radix4_init_f32+0x2e>
 8005bda:	8183      	strh	r3, [r0, #12]
 8005bdc:	81c3      	strh	r3, [r0, #14]
 8005bde:	4b0c      	ldr	r3, [pc, #48]	@ (8005c10 <arm_cfft_radix4_init_f32+0xa4>)
 8005be0:	6083      	str	r3, [r0, #8]
 8005be2:	23f6      	movs	r3, #246	@ 0xf6
 8005be4:	059b      	lsls	r3, r3, #22
 8005be6:	6103      	str	r3, [r0, #16]
 8005be8:	2000      	movs	r0, #0
 8005bea:	e7d6      	b.n	8005b9a <arm_cfft_radix4_init_f32+0x2e>
 8005bec:	2310      	movs	r3, #16
 8005bee:	8183      	strh	r3, [r0, #12]
 8005bf0:	81c3      	strh	r3, [r0, #14]
 8005bf2:	4b08      	ldr	r3, [pc, #32]	@ (8005c14 <arm_cfft_radix4_init_f32+0xa8>)
 8005bf4:	6083      	str	r3, [r0, #8]
 8005bf6:	23ee      	movs	r3, #238	@ 0xee
 8005bf8:	059b      	lsls	r3, r3, #22
 8005bfa:	6103      	str	r3, [r0, #16]
 8005bfc:	2000      	movs	r0, #0
 8005bfe:	e7cc      	b.n	8005b9a <arm_cfft_radix4_init_f32+0x2e>
 8005c00:	0800a694 	.word	0x0800a694
 8005c04:	0800970e 	.word	0x0800970e
 8005c08:	08009690 	.word	0x08009690
 8005c0c:	08009696 	.word	0x08009696
 8005c10:	0800988e 	.word	0x0800988e
 8005c14:	080096ae 	.word	0x080096ae

08005c18 <arm_radix4_butterfly_f32>:
 8005c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c1a:	465f      	mov	r7, fp
 8005c1c:	464d      	mov	r5, r9
 8005c1e:	4656      	mov	r6, sl
 8005c20:	4644      	mov	r4, r8
 8005c22:	b4f0      	push	{r4, r5, r6, r7}
 8005c24:	b0a5      	sub	sp, #148	@ 0x94
 8005c26:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005c28:	0889      	lsrs	r1, r1, #2
 8005c2a:	00cc      	lsls	r4, r1, #3
 8005c2c:	1c25      	adds	r5, r4, #0
 8005c2e:	1c1f      	adds	r7, r3, #0
 8005c30:	46ac      	mov	ip, r5
 8005c32:	9411      	str	r4, [sp, #68]	@ 0x44
 8005c34:	1c04      	adds	r4, r0, #0
 8005c36:	9022      	str	r0, [sp, #136]	@ 0x88
 8005c38:	9117      	str	r1, [sp, #92]	@ 0x5c
 8005c3a:	4460      	add	r0, ip
 8005c3c:	9112      	str	r1, [sp, #72]	@ 0x48
 8005c3e:	46bc      	mov	ip, r7
 8005c40:	0109      	lsls	r1, r1, #4
 8005c42:	9316      	str	r3, [sp, #88]	@ 0x58
 8005c44:	1d0b      	adds	r3, r1, #4
 8005c46:	18e6      	adds	r6, r4, r3
 8005c48:	9103      	str	r1, [sp, #12]
 8005c4a:	0139      	lsls	r1, r7, #4
 8005c4c:	007b      	lsls	r3, r7, #1
 8005c4e:	9114      	str	r1, [sp, #80]	@ 0x50
 8005c50:	4681      	mov	r9, r0
 8005c52:	00f9      	lsls	r1, r7, #3
 8005c54:	1c25      	adds	r5, r4, #0
 8005c56:	4693      	mov	fp, r2
 8005c58:	1c37      	adds	r7, r6, #0
 8005c5a:	4463      	add	r3, ip
 8005c5c:	9110      	str	r1, [sp, #64]	@ 0x40
 8005c5e:	00d9      	lsls	r1, r3, #3
 8005c60:	9223      	str	r2, [sp, #140]	@ 0x8c
 8005c62:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005c64:	9115      	str	r1, [sp, #84]	@ 0x54
 8005c66:	9202      	str	r2, [sp, #8]
 8005c68:	9201      	str	r2, [sp, #4]
 8005c6a:	682b      	ldr	r3, [r5, #0]
 8005c6c:	464a      	mov	r2, r9
 8005c6e:	1c19      	adds	r1, r3, #0
 8005c70:	686b      	ldr	r3, [r5, #4]
 8005c72:	4648      	mov	r0, r9
 8005c74:	9304      	str	r3, [sp, #16]
 8005c76:	9b03      	ldr	r3, [sp, #12]
 8005c78:	6812      	ldr	r2, [r2, #0]
 8005c7a:	58ec      	ldr	r4, [r5, r3]
 8005c7c:	6840      	ldr	r0, [r0, #4]
 8005c7e:	46a2      	mov	sl, r4
 8005c80:	464c      	mov	r4, r9
 8005c82:	9205      	str	r2, [sp, #20]
 8005c84:	58e4      	ldr	r4, [r4, r3]
 8005c86:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005c88:	9006      	str	r0, [sp, #24]
 8005c8a:	910c      	str	r1, [sp, #48]	@ 0x30
 8005c8c:	1c08      	adds	r0, r1, #0
 8005c8e:	4651      	mov	r1, sl
 8005c90:	46a0      	mov	r8, r4
 8005c92:	58bc      	ldr	r4, [r7, r2]
 8005c94:	f7fa fd44 	bl	8000720 <__aeabi_fadd>
 8005c98:	4641      	mov	r1, r8
 8005c9a:	9008      	str	r0, [sp, #32]
 8005c9c:	9805      	ldr	r0, [sp, #20]
 8005c9e:	f7fa fd3f 	bl	8000720 <__aeabi_fadd>
 8005ca2:	683e      	ldr	r6, [r7, #0]
 8005ca4:	9009      	str	r0, [sp, #36]	@ 0x24
 8005ca6:	1c31      	adds	r1, r6, #0
 8005ca8:	9804      	ldr	r0, [sp, #16]
 8005caa:	f7fa fd39 	bl	8000720 <__aeabi_fadd>
 8005cae:	1c21      	adds	r1, r4, #0
 8005cb0:	900a      	str	r0, [sp, #40]	@ 0x28
 8005cb2:	9806      	ldr	r0, [sp, #24]
 8005cb4:	f7fa fd34 	bl	8000720 <__aeabi_fadd>
 8005cb8:	9a01      	ldr	r2, [sp, #4]
 8005cba:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005cbc:	6811      	ldr	r1, [r2, #0]
 8005cbe:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005cc0:	910d      	str	r1, [sp, #52]	@ 0x34
 8005cc2:	6851      	ldr	r1, [r2, #4]
 8005cc4:	9107      	str	r1, [sp, #28]
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	f7fb f9d8 	bl	800107c <__aeabi_fsub>
 8005ccc:	4641      	mov	r1, r8
 8005cce:	4682      	mov	sl, r0
 8005cd0:	9805      	ldr	r0, [sp, #20]
 8005cd2:	f7fb f9d3 	bl	800107c <__aeabi_fsub>
 8005cd6:	1c31      	adds	r1, r6, #0
 8005cd8:	4680      	mov	r8, r0
 8005cda:	9804      	ldr	r0, [sp, #16]
 8005cdc:	f7fb f9ce 	bl	800107c <__aeabi_fsub>
 8005ce0:	1c21      	adds	r1, r4, #0
 8005ce2:	1c06      	adds	r6, r0, #0
 8005ce4:	9806      	ldr	r0, [sp, #24]
 8005ce6:	f7fb f9c9 	bl	800107c <__aeabi_fsub>
 8005cea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005cec:	1c04      	adds	r4, r0, #0
 8005cee:	9808      	ldr	r0, [sp, #32]
 8005cf0:	f7fa fd16 	bl	8000720 <__aeabi_fadd>
 8005cf4:	6028      	str	r0, [r5, #0]
 8005cf6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005cf8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005cfa:	f7fa fd11 	bl	8000720 <__aeabi_fadd>
 8005cfe:	1c21      	adds	r1, r4, #0
 8005d00:	6068      	str	r0, [r5, #4]
 8005d02:	4650      	mov	r0, sl
 8005d04:	f7fa fd0c 	bl	8000720 <__aeabi_fadd>
 8005d08:	4641      	mov	r1, r8
 8005d0a:	9005      	str	r0, [sp, #20]
 8005d0c:	1c30      	adds	r0, r6, #0
 8005d0e:	f7fb f9b5 	bl	800107c <__aeabi_fsub>
 8005d12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d14:	9006      	str	r0, [sp, #24]
 8005d16:	9808      	ldr	r0, [sp, #32]
 8005d18:	f7fb f9b0 	bl	800107c <__aeabi_fsub>
 8005d1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d1e:	9008      	str	r0, [sp, #32]
 8005d20:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d22:	f7fb f9ab 	bl	800107c <__aeabi_fsub>
 8005d26:	1c21      	adds	r1, r4, #0
 8005d28:	9009      	str	r0, [sp, #36]	@ 0x24
 8005d2a:	4650      	mov	r0, sl
 8005d2c:	f7fb f9a6 	bl	800107c <__aeabi_fsub>
 8005d30:	465c      	mov	r4, fp
 8005d32:	1c31      	adds	r1, r6, #0
 8005d34:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d36:	4640      	mov	r0, r8
 8005d38:	f7fa fcf2 	bl	8000720 <__aeabi_fadd>
 8005d3c:	9902      	ldr	r1, [sp, #8]
 8005d3e:	6826      	ldr	r6, [r4, #0]
 8005d40:	6864      	ldr	r4, [r4, #4]
 8005d42:	684b      	ldr	r3, [r1, #4]
 8005d44:	4682      	mov	sl, r0
 8005d46:	9404      	str	r4, [sp, #16]
 8005d48:	9805      	ldr	r0, [sp, #20]
 8005d4a:	680c      	ldr	r4, [r1, #0]
 8005d4c:	1c31      	adds	r1, r6, #0
 8005d4e:	4698      	mov	r8, r3
 8005d50:	f7fb f856 	bl	8000e00 <__aeabi_fmul>
 8005d54:	1c31      	adds	r1, r6, #0
 8005d56:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005d58:	9806      	ldr	r0, [sp, #24]
 8005d5a:	f7fb f851 	bl	8000e00 <__aeabi_fmul>
 8005d5e:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8005d60:	900c      	str	r0, [sp, #48]	@ 0x30
 8005d62:	1c31      	adds	r1, r6, #0
 8005d64:	9808      	ldr	r0, [sp, #32]
 8005d66:	f7fb f84b 	bl	8000e00 <__aeabi_fmul>
 8005d6a:	1c31      	adds	r1, r6, #0
 8005d6c:	900d      	str	r0, [sp, #52]	@ 0x34
 8005d6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d70:	f7fb f846 	bl	8000e00 <__aeabi_fmul>
 8005d74:	1c21      	adds	r1, r4, #0
 8005d76:	1c06      	adds	r6, r0, #0
 8005d78:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005d7a:	f7fb f841 	bl	8000e00 <__aeabi_fmul>
 8005d7e:	1c21      	adds	r1, r4, #0
 8005d80:	900e      	str	r0, [sp, #56]	@ 0x38
 8005d82:	4650      	mov	r0, sl
 8005d84:	f7fb f83c 	bl	8000e00 <__aeabi_fmul>
 8005d88:	9907      	ldr	r1, [sp, #28]
 8005d8a:	1c04      	adds	r4, r0, #0
 8005d8c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d8e:	f7fb f837 	bl	8000e00 <__aeabi_fmul>
 8005d92:	1c01      	adds	r1, r0, #0
 8005d94:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005d96:	f7fa fcc3 	bl	8000720 <__aeabi_fadd>
 8005d9a:	464b      	mov	r3, r9
 8005d9c:	9907      	ldr	r1, [sp, #28]
 8005d9e:	6018      	str	r0, [r3, #0]
 8005da0:	9808      	ldr	r0, [sp, #32]
 8005da2:	f7fb f82d 	bl	8000e00 <__aeabi_fmul>
 8005da6:	1c01      	adds	r1, r0, #0
 8005da8:	1c30      	adds	r0, r6, #0
 8005daa:	f7fb f967 	bl	800107c <__aeabi_fsub>
 8005dae:	464e      	mov	r6, r9
 8005db0:	9904      	ldr	r1, [sp, #16]
 8005db2:	6070      	str	r0, [r6, #4]
 8005db4:	9806      	ldr	r0, [sp, #24]
 8005db6:	f7fb f823 	bl	8000e00 <__aeabi_fmul>
 8005dba:	1c01      	adds	r1, r0, #0
 8005dbc:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005dbe:	f7fa fcaf 	bl	8000720 <__aeabi_fadd>
 8005dc2:	9e03      	ldr	r6, [sp, #12]
 8005dc4:	9904      	ldr	r1, [sp, #16]
 8005dc6:	51a8      	str	r0, [r5, r6]
 8005dc8:	9805      	ldr	r0, [sp, #20]
 8005dca:	f7fb f819 	bl	8000e00 <__aeabi_fmul>
 8005dce:	1c01      	adds	r1, r0, #0
 8005dd0:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8005dd2:	f7fb f953 	bl	800107c <__aeabi_fsub>
 8005dd6:	4641      	mov	r1, r8
 8005dd8:	6038      	str	r0, [r7, #0]
 8005dda:	4650      	mov	r0, sl
 8005ddc:	f7fb f810 	bl	8000e00 <__aeabi_fmul>
 8005de0:	1c01      	adds	r1, r0, #0
 8005de2:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8005de4:	f7fa fc9c 	bl	8000720 <__aeabi_fadd>
 8005de8:	4649      	mov	r1, r9
 8005dea:	5188      	str	r0, [r1, r6]
 8005dec:	4641      	mov	r1, r8
 8005dee:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005df0:	f7fb f806 	bl	8000e00 <__aeabi_fmul>
 8005df4:	1c01      	adds	r1, r0, #0
 8005df6:	1c20      	adds	r0, r4, #0
 8005df8:	f7fb f940 	bl	800107c <__aeabi_fsub>
 8005dfc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005dfe:	9a01      	ldr	r2, [sp, #4]
 8005e00:	50f8      	str	r0, [r7, r3]
 8005e02:	2308      	movs	r3, #8
 8005e04:	469c      	mov	ip, r3
 8005e06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e08:	44e1      	add	r9, ip
 8005e0a:	469c      	mov	ip, r3
 8005e0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005e0e:	4462      	add	r2, ip
 8005e10:	469c      	mov	ip, r3
 8005e12:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005e14:	44e3      	add	fp, ip
 8005e16:	469c      	mov	ip, r3
 8005e18:	9902      	ldr	r1, [sp, #8]
 8005e1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e1c:	4461      	add	r1, ip
 8005e1e:	3508      	adds	r5, #8
 8005e20:	3708      	adds	r7, #8
 8005e22:	9201      	str	r2, [sp, #4]
 8005e24:	9102      	str	r1, [sp, #8]
 8005e26:	429d      	cmp	r5, r3
 8005e28:	d000      	beq.n	8005e2c <arm_radix4_butterfly_f32+0x214>
 8005e2a:	e71e      	b.n	8005c6a <arm_radix4_butterfly_f32+0x52>
 8005e2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005e2e:	225c      	movs	r2, #92	@ 0x5c
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	931e      	str	r3, [sp, #120]	@ 0x78
 8005e36:	466b      	mov	r3, sp
 8005e38:	189b      	adds	r3, r3, r2
 8005e3a:	881b      	ldrh	r3, [r3, #0]
 8005e3c:	931f      	str	r3, [sp, #124]	@ 0x7c
 8005e3e:	9320      	str	r3, [sp, #128]	@ 0x80
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d800      	bhi.n	8005e46 <arm_radix4_butterfly_f32+0x22e>
 8005e44:	e132      	b.n	80060ac <arm_radix4_butterfly_f32+0x494>
 8005e46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e48:	089b      	lsrs	r3, r3, #2
 8005e4a:	1c1a      	adds	r2, r3, #0
 8005e4c:	9321      	str	r3, [sp, #132]	@ 0x84
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	931c      	str	r3, [sp, #112]	@ 0x70
 8005e52:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005e54:	00d9      	lsls	r1, r3, #3
 8005e56:	9119      	str	r1, [sp, #100]	@ 0x64
 8005e58:	0119      	lsls	r1, r3, #4
 8005e5a:	911a      	str	r1, [sp, #104]	@ 0x68
 8005e5c:	1c19      	adds	r1, r3, #0
 8005e5e:	468c      	mov	ip, r1
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	4463      	add	r3, ip
 8005e64:	00db      	lsls	r3, r3, #3
 8005e66:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005e68:	1c13      	adds	r3, r2, #0
 8005e6a:	00d2      	lsls	r2, r2, #3
 8005e6c:	1c11      	adds	r1, r2, #0
 8005e6e:	9201      	str	r2, [sp, #4]
 8005e70:	011a      	lsls	r2, r3, #4
 8005e72:	9202      	str	r2, [sp, #8]
 8005e74:	1c1a      	adds	r2, r3, #0
 8005e76:	4694      	mov	ip, r2
 8005e78:	005b      	lsls	r3, r3, #1
 8005e7a:	4463      	add	r3, ip
 8005e7c:	00db      	lsls	r3, r3, #3
 8005e7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e80:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005e82:	9318      	str	r3, [sp, #96]	@ 0x60
 8005e84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005e86:	9317      	str	r3, [sp, #92]	@ 0x5c
 8005e88:	9316      	str	r3, [sp, #88]	@ 0x58
 8005e8a:	9315      	str	r3, [sp, #84]	@ 0x54
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	9314      	str	r3, [sp, #80]	@ 0x50
 8005e90:	1d0b      	adds	r3, r1, #4
 8005e92:	931d      	str	r3, [sp, #116]	@ 0x74
 8005e94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005e96:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	920d      	str	r2, [sp, #52]	@ 0x34
 8005e9e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005ea0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ea2:	46a4      	mov	ip, r4
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005eaa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005eb4:	9310      	str	r3, [sp, #64]	@ 0x40
 8005eb6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005eb8:	1c1d      	adds	r5, r3, #0
 8005eba:	4465      	add	r5, ip
 8005ebc:	1c2f      	adds	r7, r5, #0
 8005ebe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005ec0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ec2:	6823      	ldr	r3, [r4, #0]
 8005ec4:	683d      	ldr	r5, [r7, #0]
 8005ec6:	469b      	mov	fp, r3
 8005ec8:	6863      	ldr	r3, [r4, #4]
 8005eca:	9303      	str	r3, [sp, #12]
 8005ecc:	9b01      	ldr	r3, [sp, #4]
 8005ece:	58e2      	ldr	r2, [r4, r3]
 8005ed0:	58fe      	ldr	r6, [r7, r3]
 8005ed2:	4691      	mov	r9, r2
 8005ed4:	9a02      	ldr	r2, [sp, #8]
 8005ed6:	58a1      	ldr	r1, [r4, r2]
 8005ed8:	468a      	mov	sl, r1
 8005eda:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005edc:	5860      	ldr	r0, [r4, r1]
 8005ede:	4651      	mov	r1, sl
 8005ee0:	4680      	mov	r8, r0
 8005ee2:	58b8      	ldr	r0, [r7, r2]
 8005ee4:	9004      	str	r0, [sp, #16]
 8005ee6:	4658      	mov	r0, fp
 8005ee8:	f7fb f8c8 	bl	800107c <__aeabi_fsub>
 8005eec:	4641      	mov	r1, r8
 8005eee:	9005      	str	r0, [sp, #20]
 8005ef0:	4648      	mov	r0, r9
 8005ef2:	f7fb f8c3 	bl	800107c <__aeabi_fsub>
 8005ef6:	1c31      	adds	r1, r6, #0
 8005ef8:	9006      	str	r0, [sp, #24]
 8005efa:	9803      	ldr	r0, [sp, #12]
 8005efc:	f7fb f8be 	bl	800107c <__aeabi_fsub>
 8005f00:	9904      	ldr	r1, [sp, #16]
 8005f02:	9007      	str	r0, [sp, #28]
 8005f04:	1c28      	adds	r0, r5, #0
 8005f06:	f7fb f8b9 	bl	800107c <__aeabi_fsub>
 8005f0a:	4651      	mov	r1, sl
 8005f0c:	9008      	str	r0, [sp, #32]
 8005f0e:	4658      	mov	r0, fp
 8005f10:	f7fa fc06 	bl	8000720 <__aeabi_fadd>
 8005f14:	4641      	mov	r1, r8
 8005f16:	4682      	mov	sl, r0
 8005f18:	4648      	mov	r0, r9
 8005f1a:	f7fa fc01 	bl	8000720 <__aeabi_fadd>
 8005f1e:	1c31      	adds	r1, r6, #0
 8005f20:	4680      	mov	r8, r0
 8005f22:	9803      	ldr	r0, [sp, #12]
 8005f24:	f7fa fbfc 	bl	8000720 <__aeabi_fadd>
 8005f28:	9904      	ldr	r1, [sp, #16]
 8005f2a:	1c06      	adds	r6, r0, #0
 8005f2c:	1c28      	adds	r0, r5, #0
 8005f2e:	f7fa fbf7 	bl	8000720 <__aeabi_fadd>
 8005f32:	9b08      	ldr	r3, [sp, #32]
 8005f34:	1c05      	adds	r5, r0, #0
 8005f36:	1c19      	adds	r1, r3, #0
 8005f38:	9805      	ldr	r0, [sp, #20]
 8005f3a:	4699      	mov	r9, r3
 8005f3c:	f7fa fbf0 	bl	8000720 <__aeabi_fadd>
 8005f40:	9906      	ldr	r1, [sp, #24]
 8005f42:	9003      	str	r0, [sp, #12]
 8005f44:	9807      	ldr	r0, [sp, #28]
 8005f46:	f7fb f899 	bl	800107c <__aeabi_fsub>
 8005f4a:	4641      	mov	r1, r8
 8005f4c:	4683      	mov	fp, r0
 8005f4e:	4650      	mov	r0, sl
 8005f50:	f7fb f894 	bl	800107c <__aeabi_fsub>
 8005f54:	1c29      	adds	r1, r5, #0
 8005f56:	9004      	str	r0, [sp, #16]
 8005f58:	1c30      	adds	r0, r6, #0
 8005f5a:	f7fb f88f 	bl	800107c <__aeabi_fsub>
 8005f5e:	4649      	mov	r1, r9
 8005f60:	9008      	str	r0, [sp, #32]
 8005f62:	9805      	ldr	r0, [sp, #20]
 8005f64:	f7fb f88a 	bl	800107c <__aeabi_fsub>
 8005f68:	9907      	ldr	r1, [sp, #28]
 8005f6a:	4681      	mov	r9, r0
 8005f6c:	9806      	ldr	r0, [sp, #24]
 8005f6e:	f7fa fbd7 	bl	8000720 <__aeabi_fadd>
 8005f72:	4641      	mov	r1, r8
 8005f74:	9005      	str	r0, [sp, #20]
 8005f76:	4650      	mov	r0, sl
 8005f78:	f7fa fbd2 	bl	8000720 <__aeabi_fadd>
 8005f7c:	1c29      	adds	r1, r5, #0
 8005f7e:	6020      	str	r0, [r4, #0]
 8005f80:	1c30      	adds	r0, r6, #0
 8005f82:	f7fa fbcd 	bl	8000720 <__aeabi_fadd>
 8005f86:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8005f88:	6060      	str	r0, [r4, #4]
 8005f8a:	1c29      	adds	r1, r5, #0
 8005f8c:	9803      	ldr	r0, [sp, #12]
 8005f8e:	f7fa ff37 	bl	8000e00 <__aeabi_fmul>
 8005f92:	1c29      	adds	r1, r5, #0
 8005f94:	4680      	mov	r8, r0
 8005f96:	4658      	mov	r0, fp
 8005f98:	f7fa ff32 	bl	8000e00 <__aeabi_fmul>
 8005f9c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8005f9e:	1c06      	adds	r6, r0, #0
 8005fa0:	1c29      	adds	r1, r5, #0
 8005fa2:	9804      	ldr	r0, [sp, #16]
 8005fa4:	f7fa ff2c 	bl	8000e00 <__aeabi_fmul>
 8005fa8:	1c29      	adds	r1, r5, #0
 8005faa:	4682      	mov	sl, r0
 8005fac:	9808      	ldr	r0, [sp, #32]
 8005fae:	f7fa ff27 	bl	8000e00 <__aeabi_fmul>
 8005fb2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005fb4:	9006      	str	r0, [sp, #24]
 8005fb6:	4648      	mov	r0, r9
 8005fb8:	f7fa ff22 	bl	8000e00 <__aeabi_fmul>
 8005fbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005fbe:	1c05      	adds	r5, r0, #0
 8005fc0:	9805      	ldr	r0, [sp, #20]
 8005fc2:	f7fa ff1d 	bl	8000e00 <__aeabi_fmul>
 8005fc6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fc8:	9007      	str	r0, [sp, #28]
 8005fca:	9808      	ldr	r0, [sp, #32]
 8005fcc:	f7fa ff18 	bl	8000e00 <__aeabi_fmul>
 8005fd0:	1c01      	adds	r1, r0, #0
 8005fd2:	4650      	mov	r0, sl
 8005fd4:	f7fa fba4 	bl	8000720 <__aeabi_fadd>
 8005fd8:	9b01      	ldr	r3, [sp, #4]
 8005fda:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fdc:	50e0      	str	r0, [r4, r3]
 8005fde:	9804      	ldr	r0, [sp, #16]
 8005fe0:	f7fa ff0e 	bl	8000e00 <__aeabi_fmul>
 8005fe4:	1c01      	adds	r1, r0, #0
 8005fe6:	9806      	ldr	r0, [sp, #24]
 8005fe8:	f7fb f848 	bl	800107c <__aeabi_fsub>
 8005fec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fee:	6038      	str	r0, [r7, #0]
 8005ff0:	1c19      	adds	r1, r3, #0
 8005ff2:	4658      	mov	r0, fp
 8005ff4:	469a      	mov	sl, r3
 8005ff6:	f7fa ff03 	bl	8000e00 <__aeabi_fmul>
 8005ffa:	1c01      	adds	r1, r0, #0
 8005ffc:	4640      	mov	r0, r8
 8005ffe:	f7fa fb8f 	bl	8000720 <__aeabi_fadd>
 8006002:	9a02      	ldr	r2, [sp, #8]
 8006004:	4651      	mov	r1, sl
 8006006:	50a0      	str	r0, [r4, r2]
 8006008:	9803      	ldr	r0, [sp, #12]
 800600a:	f7fa fef9 	bl	8000e00 <__aeabi_fmul>
 800600e:	1c01      	adds	r1, r0, #0
 8006010:	1c30      	adds	r0, r6, #0
 8006012:	f7fb f833 	bl	800107c <__aeabi_fsub>
 8006016:	9b01      	ldr	r3, [sp, #4]
 8006018:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800601a:	50f8      	str	r0, [r7, r3]
 800601c:	1c31      	adds	r1, r6, #0
 800601e:	9805      	ldr	r0, [sp, #20]
 8006020:	f7fa feee 	bl	8000e00 <__aeabi_fmul>
 8006024:	1c01      	adds	r1, r0, #0
 8006026:	1c28      	adds	r0, r5, #0
 8006028:	f7fa fb7a 	bl	8000720 <__aeabi_fadd>
 800602c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800602e:	1c31      	adds	r1, r6, #0
 8006030:	50e0      	str	r0, [r4, r3]
 8006032:	4648      	mov	r0, r9
 8006034:	f7fa fee4 	bl	8000e00 <__aeabi_fmul>
 8006038:	1c01      	adds	r1, r0, #0
 800603a:	9807      	ldr	r0, [sp, #28]
 800603c:	f7fb f81e 	bl	800107c <__aeabi_fsub>
 8006040:	9a02      	ldr	r2, [sp, #8]
 8006042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006044:	50b8      	str	r0, [r7, r2]
 8006046:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006048:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800604a:	4694      	mov	ip, r2
 800604c:	4463      	add	r3, ip
 800604e:	468c      	mov	ip, r1
 8006050:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006052:	9309      	str	r3, [sp, #36]	@ 0x24
 8006054:	4464      	add	r4, ip
 8006056:	4467      	add	r7, ip
 8006058:	429a      	cmp	r2, r3
 800605a:	d900      	bls.n	800605e <arm_radix4_butterfly_f32+0x446>
 800605c:	e731      	b.n	8005ec2 <arm_radix4_butterfly_f32+0x2aa>
 800605e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8006060:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006062:	468c      	mov	ip, r1
 8006064:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006066:	4462      	add	r2, ip
 8006068:	468c      	mov	ip, r1
 800606a:	9215      	str	r2, [sp, #84]	@ 0x54
 800606c:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 800606e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006070:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006072:	4462      	add	r2, ip
 8006074:	468c      	mov	ip, r1
 8006076:	9216      	str	r2, [sp, #88]	@ 0x58
 8006078:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800607a:	3301      	adds	r3, #1
 800607c:	4462      	add	r2, ip
 800607e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006080:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8006082:	9314      	str	r3, [sp, #80]	@ 0x50
 8006084:	3208      	adds	r2, #8
 8006086:	9218      	str	r2, [sp, #96]	@ 0x60
 8006088:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800608a:	4293      	cmp	r3, r2
 800608c:	d800      	bhi.n	8006090 <arm_radix4_butterfly_f32+0x478>
 800608e:	e701      	b.n	8005e94 <arm_radix4_butterfly_f32+0x27c>
 8006090:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006092:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006094:	009b      	lsls	r3, r3, #2
 8006096:	b29b      	uxth	r3, r3
 8006098:	931e      	str	r3, [sp, #120]	@ 0x78
 800609a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800609c:	9212      	str	r2, [sp, #72]	@ 0x48
 800609e:	089b      	lsrs	r3, r3, #2
 80060a0:	9320      	str	r3, [sp, #128]	@ 0x80
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d902      	bls.n	80060ac <arm_radix4_butterfly_f32+0x494>
 80060a6:	00d3      	lsls	r3, r2, #3
 80060a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80060aa:	e6cc      	b.n	8005e46 <arm_radix4_butterfly_f32+0x22e>
 80060ac:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 80060ae:	6863      	ldr	r3, [r4, #4]
 80060b0:	6962      	ldr	r2, [r4, #20]
 80060b2:	469b      	mov	fp, r3
 80060b4:	4692      	mov	sl, r2
 80060b6:	68a3      	ldr	r3, [r4, #8]
 80060b8:	69a2      	ldr	r2, [r4, #24]
 80060ba:	6826      	ldr	r6, [r4, #0]
 80060bc:	6925      	ldr	r5, [r4, #16]
 80060be:	4699      	mov	r9, r3
 80060c0:	4690      	mov	r8, r2
 80060c2:	68e3      	ldr	r3, [r4, #12]
 80060c4:	69e2      	ldr	r2, [r4, #28]
 80060c6:	1c29      	adds	r1, r5, #0
 80060c8:	1c30      	adds	r0, r6, #0
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	9202      	str	r2, [sp, #8]
 80060ce:	f7fa fb27 	bl	8000720 <__aeabi_fadd>
 80060d2:	1c29      	adds	r1, r5, #0
 80060d4:	1c07      	adds	r7, r0, #0
 80060d6:	1c30      	adds	r0, r6, #0
 80060d8:	f7fa ffd0 	bl	800107c <__aeabi_fsub>
 80060dc:	4651      	mov	r1, sl
 80060de:	1c05      	adds	r5, r0, #0
 80060e0:	4658      	mov	r0, fp
 80060e2:	f7fa fb1d 	bl	8000720 <__aeabi_fadd>
 80060e6:	4651      	mov	r1, sl
 80060e8:	1c06      	adds	r6, r0, #0
 80060ea:	4658      	mov	r0, fp
 80060ec:	f7fa ffc6 	bl	800107c <__aeabi_fsub>
 80060f0:	4641      	mov	r1, r8
 80060f2:	9003      	str	r0, [sp, #12]
 80060f4:	4648      	mov	r0, r9
 80060f6:	f7fa fb13 	bl	8000720 <__aeabi_fadd>
 80060fa:	9902      	ldr	r1, [sp, #8]
 80060fc:	4682      	mov	sl, r0
 80060fe:	9801      	ldr	r0, [sp, #4]
 8006100:	f7fa fb0e 	bl	8000720 <__aeabi_fadd>
 8006104:	4641      	mov	r1, r8
 8006106:	4683      	mov	fp, r0
 8006108:	4648      	mov	r0, r9
 800610a:	f7fa ffb7 	bl	800107c <__aeabi_fsub>
 800610e:	9902      	ldr	r1, [sp, #8]
 8006110:	4680      	mov	r8, r0
 8006112:	9801      	ldr	r0, [sp, #4]
 8006114:	f7fa ffb2 	bl	800107c <__aeabi_fsub>
 8006118:	4651      	mov	r1, sl
 800611a:	4681      	mov	r9, r0
 800611c:	1c38      	adds	r0, r7, #0
 800611e:	f7fa faff 	bl	8000720 <__aeabi_fadd>
 8006122:	4659      	mov	r1, fp
 8006124:	6020      	str	r0, [r4, #0]
 8006126:	1c30      	adds	r0, r6, #0
 8006128:	f7fa fafa 	bl	8000720 <__aeabi_fadd>
 800612c:	4651      	mov	r1, sl
 800612e:	6060      	str	r0, [r4, #4]
 8006130:	1c38      	adds	r0, r7, #0
 8006132:	f7fa ffa3 	bl	800107c <__aeabi_fsub>
 8006136:	4659      	mov	r1, fp
 8006138:	60a0      	str	r0, [r4, #8]
 800613a:	1c30      	adds	r0, r6, #0
 800613c:	f7fa ff9e 	bl	800107c <__aeabi_fsub>
 8006140:	4649      	mov	r1, r9
 8006142:	60e0      	str	r0, [r4, #12]
 8006144:	1c28      	adds	r0, r5, #0
 8006146:	f7fa faeb 	bl	8000720 <__aeabi_fadd>
 800614a:	9e03      	ldr	r6, [sp, #12]
 800614c:	6120      	str	r0, [r4, #16]
 800614e:	4641      	mov	r1, r8
 8006150:	1c30      	adds	r0, r6, #0
 8006152:	f7fa ff93 	bl	800107c <__aeabi_fsub>
 8006156:	4649      	mov	r1, r9
 8006158:	6160      	str	r0, [r4, #20]
 800615a:	1c28      	adds	r0, r5, #0
 800615c:	f7fa ff8e 	bl	800107c <__aeabi_fsub>
 8006160:	1c31      	adds	r1, r6, #0
 8006162:	61a0      	str	r0, [r4, #24]
 8006164:	4640      	mov	r0, r8
 8006166:	f7fa fadb 	bl	8000720 <__aeabi_fadd>
 800616a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800616c:	61e0      	str	r0, [r4, #28]
 800616e:	3b01      	subs	r3, #1
 8006170:	3420      	adds	r4, #32
 8006172:	931f      	str	r3, [sp, #124]	@ 0x7c
 8006174:	2b00      	cmp	r3, #0
 8006176:	d19a      	bne.n	80060ae <arm_radix4_butterfly_f32+0x496>
 8006178:	b025      	add	sp, #148	@ 0x94
 800617a:	bc3c      	pop	{r2, r3, r4, r5}
 800617c:	4690      	mov	r8, r2
 800617e:	4699      	mov	r9, r3
 8006180:	46a2      	mov	sl, r4
 8006182:	46ab      	mov	fp, r5
 8006184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006186:	46c0      	nop			@ (mov r8, r8)

08006188 <arm_radix4_butterfly_inverse_f32>:
 8006188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800618a:	465f      	mov	r7, fp
 800618c:	464d      	mov	r5, r9
 800618e:	4644      	mov	r4, r8
 8006190:	4656      	mov	r6, sl
 8006192:	b4f0      	push	{r4, r5, r6, r7}
 8006194:	b0a5      	sub	sp, #148	@ 0x94
 8006196:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006198:	0889      	lsrs	r1, r1, #2
 800619a:	010c      	lsls	r4, r1, #4
 800619c:	4698      	mov	r8, r3
 800619e:	1c25      	adds	r5, r4, #0
 80061a0:	940b      	str	r4, [sp, #44]	@ 0x2c
 80061a2:	1c04      	adds	r4, r0, #0
 80061a4:	9117      	str	r1, [sp, #92]	@ 0x5c
 80061a6:	9112      	str	r1, [sp, #72]	@ 0x48
 80061a8:	00c9      	lsls	r1, r1, #3
 80061aa:	9316      	str	r3, [sp, #88]	@ 0x58
 80061ac:	1d0b      	adds	r3, r1, #4
 80061ae:	46ac      	mov	ip, r5
 80061b0:	18e5      	adds	r5, r4, r3
 80061b2:	4643      	mov	r3, r8
 80061b4:	1c0e      	adds	r6, r1, #0
 80061b6:	1c07      	adds	r7, r0, #0
 80061b8:	9111      	str	r1, [sp, #68]	@ 0x44
 80061ba:	0119      	lsls	r1, r3, #4
 80061bc:	9110      	str	r1, [sp, #64]	@ 0x40
 80061be:	00d9      	lsls	r1, r3, #3
 80061c0:	005b      	lsls	r3, r3, #1
 80061c2:	4443      	add	r3, r8
 80061c4:	910f      	str	r1, [sp, #60]	@ 0x3c
 80061c6:	00d9      	lsls	r1, r3, #3
 80061c8:	4467      	add	r7, ip
 80061ca:	9115      	str	r1, [sp, #84]	@ 0x54
 80061cc:	46a4      	mov	ip, r4
 80061ce:	1c31      	adds	r1, r6, #0
 80061d0:	46b9      	mov	r9, r7
 80061d2:	4693      	mov	fp, r2
 80061d4:	1c2f      	adds	r7, r5, #0
 80061d6:	1c25      	adds	r5, r4, #0
 80061d8:	4461      	add	r1, ip
 80061da:	9022      	str	r0, [sp, #136]	@ 0x88
 80061dc:	9223      	str	r2, [sp, #140]	@ 0x8c
 80061de:	9114      	str	r1, [sp, #80]	@ 0x50
 80061e0:	9202      	str	r2, [sp, #8]
 80061e2:	9201      	str	r2, [sp, #4]
 80061e4:	464a      	mov	r2, r9
 80061e6:	6812      	ldr	r2, [r2, #0]
 80061e8:	464c      	mov	r4, r9
 80061ea:	4692      	mov	sl, r2
 80061ec:	464a      	mov	r2, r9
 80061ee:	682b      	ldr	r3, [r5, #0]
 80061f0:	6856      	ldr	r6, [r2, #4]
 80061f2:	1c19      	adds	r1, r3, #0
 80061f4:	686b      	ldr	r3, [r5, #4]
 80061f6:	6838      	ldr	r0, [r7, #0]
 80061f8:	9303      	str	r3, [sp, #12]
 80061fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80061fc:	9005      	str	r0, [sp, #20]
 80061fe:	58ea      	ldr	r2, [r5, r3]
 8006200:	58e4      	ldr	r4, [r4, r3]
 8006202:	9204      	str	r2, [sp, #16]
 8006204:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006206:	910c      	str	r1, [sp, #48]	@ 0x30
 8006208:	1c08      	adds	r0, r1, #0
 800620a:	4651      	mov	r1, sl
 800620c:	46a0      	mov	r8, r4
 800620e:	58bc      	ldr	r4, [r7, r2]
 8006210:	f7fa fa86 	bl	8000720 <__aeabi_fadd>
 8006214:	4641      	mov	r1, r8
 8006216:	9007      	str	r0, [sp, #28]
 8006218:	9804      	ldr	r0, [sp, #16]
 800621a:	f7fa fa81 	bl	8000720 <__aeabi_fadd>
 800621e:	1c31      	adds	r1, r6, #0
 8006220:	9008      	str	r0, [sp, #32]
 8006222:	9803      	ldr	r0, [sp, #12]
 8006224:	f7fa fa7c 	bl	8000720 <__aeabi_fadd>
 8006228:	1c21      	adds	r1, r4, #0
 800622a:	9009      	str	r0, [sp, #36]	@ 0x24
 800622c:	9805      	ldr	r0, [sp, #20]
 800622e:	f7fa fa77 	bl	8000720 <__aeabi_fadd>
 8006232:	4659      	mov	r1, fp
 8006234:	465a      	mov	r2, fp
 8006236:	6809      	ldr	r1, [r1, #0]
 8006238:	6852      	ldr	r2, [r2, #4]
 800623a:	900a      	str	r0, [sp, #40]	@ 0x28
 800623c:	910d      	str	r1, [sp, #52]	@ 0x34
 800623e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8006240:	4651      	mov	r1, sl
 8006242:	9206      	str	r2, [sp, #24]
 8006244:	f7fa ff1a 	bl	800107c <__aeabi_fsub>
 8006248:	4641      	mov	r1, r8
 800624a:	4682      	mov	sl, r0
 800624c:	9804      	ldr	r0, [sp, #16]
 800624e:	f7fa ff15 	bl	800107c <__aeabi_fsub>
 8006252:	1c31      	adds	r1, r6, #0
 8006254:	4680      	mov	r8, r0
 8006256:	9803      	ldr	r0, [sp, #12]
 8006258:	f7fa ff10 	bl	800107c <__aeabi_fsub>
 800625c:	1c21      	adds	r1, r4, #0
 800625e:	1c06      	adds	r6, r0, #0
 8006260:	9805      	ldr	r0, [sp, #20]
 8006262:	f7fa ff0b 	bl	800107c <__aeabi_fsub>
 8006266:	9908      	ldr	r1, [sp, #32]
 8006268:	1c04      	adds	r4, r0, #0
 800626a:	9807      	ldr	r0, [sp, #28]
 800626c:	f7fa fa58 	bl	8000720 <__aeabi_fadd>
 8006270:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006272:	6028      	str	r0, [r5, #0]
 8006274:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006276:	f7fa fa53 	bl	8000720 <__aeabi_fadd>
 800627a:	1c21      	adds	r1, r4, #0
 800627c:	6068      	str	r0, [r5, #4]
 800627e:	4650      	mov	r0, sl
 8006280:	f7fa fefc 	bl	800107c <__aeabi_fsub>
 8006284:	4641      	mov	r1, r8
 8006286:	9004      	str	r0, [sp, #16]
 8006288:	1c30      	adds	r0, r6, #0
 800628a:	f7fa fa49 	bl	8000720 <__aeabi_fadd>
 800628e:	9908      	ldr	r1, [sp, #32]
 8006290:	9005      	str	r0, [sp, #20]
 8006292:	9807      	ldr	r0, [sp, #28]
 8006294:	f7fa fef2 	bl	800107c <__aeabi_fsub>
 8006298:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800629a:	9007      	str	r0, [sp, #28]
 800629c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800629e:	f7fa feed 	bl	800107c <__aeabi_fsub>
 80062a2:	1c21      	adds	r1, r4, #0
 80062a4:	9008      	str	r0, [sp, #32]
 80062a6:	4650      	mov	r0, sl
 80062a8:	f7fa fa3a 	bl	8000720 <__aeabi_fadd>
 80062ac:	4641      	mov	r1, r8
 80062ae:	9009      	str	r0, [sp, #36]	@ 0x24
 80062b0:	1c30      	adds	r0, r6, #0
 80062b2:	f7fa fee3 	bl	800107c <__aeabi_fsub>
 80062b6:	9a01      	ldr	r2, [sp, #4]
 80062b8:	9902      	ldr	r1, [sp, #8]
 80062ba:	6816      	ldr	r6, [r2, #0]
 80062bc:	6854      	ldr	r4, [r2, #4]
 80062be:	684b      	ldr	r3, [r1, #4]
 80062c0:	4682      	mov	sl, r0
 80062c2:	9403      	str	r4, [sp, #12]
 80062c4:	9804      	ldr	r0, [sp, #16]
 80062c6:	680c      	ldr	r4, [r1, #0]
 80062c8:	1c31      	adds	r1, r6, #0
 80062ca:	4698      	mov	r8, r3
 80062cc:	f7fa fd98 	bl	8000e00 <__aeabi_fmul>
 80062d0:	1c31      	adds	r1, r6, #0
 80062d2:	900a      	str	r0, [sp, #40]	@ 0x28
 80062d4:	9805      	ldr	r0, [sp, #20]
 80062d6:	f7fa fd93 	bl	8000e00 <__aeabi_fmul>
 80062da:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80062dc:	900c      	str	r0, [sp, #48]	@ 0x30
 80062de:	1c31      	adds	r1, r6, #0
 80062e0:	9807      	ldr	r0, [sp, #28]
 80062e2:	f7fa fd8d 	bl	8000e00 <__aeabi_fmul>
 80062e6:	1c31      	adds	r1, r6, #0
 80062e8:	900d      	str	r0, [sp, #52]	@ 0x34
 80062ea:	9808      	ldr	r0, [sp, #32]
 80062ec:	f7fa fd88 	bl	8000e00 <__aeabi_fmul>
 80062f0:	1c21      	adds	r1, r4, #0
 80062f2:	1c06      	adds	r6, r0, #0
 80062f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062f6:	f7fa fd83 	bl	8000e00 <__aeabi_fmul>
 80062fa:	1c21      	adds	r1, r4, #0
 80062fc:	900e      	str	r0, [sp, #56]	@ 0x38
 80062fe:	4650      	mov	r0, sl
 8006300:	f7fa fd7e 	bl	8000e00 <__aeabi_fmul>
 8006304:	9906      	ldr	r1, [sp, #24]
 8006306:	1c04      	adds	r4, r0, #0
 8006308:	9808      	ldr	r0, [sp, #32]
 800630a:	f7fa fd79 	bl	8000e00 <__aeabi_fmul>
 800630e:	1c01      	adds	r1, r0, #0
 8006310:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8006312:	f7fa feb3 	bl	800107c <__aeabi_fsub>
 8006316:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006318:	9906      	ldr	r1, [sp, #24]
 800631a:	50e8      	str	r0, [r5, r3]
 800631c:	9807      	ldr	r0, [sp, #28]
 800631e:	f7fa fd6f 	bl	8000e00 <__aeabi_fmul>
 8006322:	1c01      	adds	r1, r0, #0
 8006324:	1c30      	adds	r0, r6, #0
 8006326:	f7fa f9fb 	bl	8000720 <__aeabi_fadd>
 800632a:	9903      	ldr	r1, [sp, #12]
 800632c:	6038      	str	r0, [r7, #0]
 800632e:	9805      	ldr	r0, [sp, #20]
 8006330:	f7fa fd66 	bl	8000e00 <__aeabi_fmul>
 8006334:	1c01      	adds	r1, r0, #0
 8006336:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006338:	f7fa fea0 	bl	800107c <__aeabi_fsub>
 800633c:	464e      	mov	r6, r9
 800633e:	9903      	ldr	r1, [sp, #12]
 8006340:	6030      	str	r0, [r6, #0]
 8006342:	9804      	ldr	r0, [sp, #16]
 8006344:	f7fa fd5c 	bl	8000e00 <__aeabi_fmul>
 8006348:	1c01      	adds	r1, r0, #0
 800634a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800634c:	f7fa f9e8 	bl	8000720 <__aeabi_fadd>
 8006350:	4641      	mov	r1, r8
 8006352:	6070      	str	r0, [r6, #4]
 8006354:	4650      	mov	r0, sl
 8006356:	f7fa fd53 	bl	8000e00 <__aeabi_fmul>
 800635a:	1c01      	adds	r1, r0, #0
 800635c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800635e:	f7fa fe8d 	bl	800107c <__aeabi_fsub>
 8006362:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006364:	4641      	mov	r1, r8
 8006366:	50f0      	str	r0, [r6, r3]
 8006368:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800636a:	f7fa fd49 	bl	8000e00 <__aeabi_fmul>
 800636e:	1c01      	adds	r1, r0, #0
 8006370:	1c20      	adds	r0, r4, #0
 8006372:	f7fa f9d5 	bl	8000720 <__aeabi_fadd>
 8006376:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006378:	9a01      	ldr	r2, [sp, #4]
 800637a:	50f8      	str	r0, [r7, r3]
 800637c:	2308      	movs	r3, #8
 800637e:	469c      	mov	ip, r3
 8006380:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006382:	44e1      	add	r9, ip
 8006384:	469c      	mov	ip, r3
 8006386:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006388:	44e3      	add	fp, ip
 800638a:	469c      	mov	ip, r3
 800638c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800638e:	4462      	add	r2, ip
 8006390:	469c      	mov	ip, r3
 8006392:	9902      	ldr	r1, [sp, #8]
 8006394:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006396:	4461      	add	r1, ip
 8006398:	3508      	adds	r5, #8
 800639a:	3708      	adds	r7, #8
 800639c:	9201      	str	r2, [sp, #4]
 800639e:	9102      	str	r1, [sp, #8]
 80063a0:	429d      	cmp	r5, r3
 80063a2:	d000      	beq.n	80063a6 <arm_radix4_butterfly_inverse_f32+0x21e>
 80063a4:	e71e      	b.n	80061e4 <arm_radix4_butterfly_inverse_f32+0x5c>
 80063a6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80063a8:	225c      	movs	r2, #92	@ 0x5c
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	931e      	str	r3, [sp, #120]	@ 0x78
 80063b0:	466b      	mov	r3, sp
 80063b2:	189b      	adds	r3, r3, r2
 80063b4:	881b      	ldrh	r3, [r3, #0]
 80063b6:	931f      	str	r3, [sp, #124]	@ 0x7c
 80063b8:	9320      	str	r3, [sp, #128]	@ 0x80
 80063ba:	2b04      	cmp	r3, #4
 80063bc:	d800      	bhi.n	80063c0 <arm_radix4_butterfly_inverse_f32+0x238>
 80063be:	e132      	b.n	8006626 <arm_radix4_butterfly_inverse_f32+0x49e>
 80063c0:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80063c2:	089b      	lsrs	r3, r3, #2
 80063c4:	1c1a      	adds	r2, r3, #0
 80063c6:	9321      	str	r3, [sp, #132]	@ 0x84
 80063c8:	3b01      	subs	r3, #1
 80063ca:	931c      	str	r3, [sp, #112]	@ 0x70
 80063cc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80063ce:	00d9      	lsls	r1, r3, #3
 80063d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80063d2:	0119      	lsls	r1, r3, #4
 80063d4:	911a      	str	r1, [sp, #104]	@ 0x68
 80063d6:	1c19      	adds	r1, r3, #0
 80063d8:	468c      	mov	ip, r1
 80063da:	005b      	lsls	r3, r3, #1
 80063dc:	4463      	add	r3, ip
 80063de:	00db      	lsls	r3, r3, #3
 80063e0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80063e2:	1c13      	adds	r3, r2, #0
 80063e4:	00d2      	lsls	r2, r2, #3
 80063e6:	1c11      	adds	r1, r2, #0
 80063e8:	9201      	str	r2, [sp, #4]
 80063ea:	011a      	lsls	r2, r3, #4
 80063ec:	9202      	str	r2, [sp, #8]
 80063ee:	1c1a      	adds	r2, r3, #0
 80063f0:	4694      	mov	ip, r2
 80063f2:	005b      	lsls	r3, r3, #1
 80063f4:	4463      	add	r3, ip
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	930c      	str	r3, [sp, #48]	@ 0x30
 80063fa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80063fc:	9318      	str	r3, [sp, #96]	@ 0x60
 80063fe:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006400:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006402:	9316      	str	r3, [sp, #88]	@ 0x58
 8006404:	9315      	str	r3, [sp, #84]	@ 0x54
 8006406:	2300      	movs	r3, #0
 8006408:	9314      	str	r3, [sp, #80]	@ 0x50
 800640a:	1d0b      	adds	r3, r1, #4
 800640c:	931d      	str	r3, [sp, #116]	@ 0x74
 800640e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006410:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	920d      	str	r2, [sp, #52]	@ 0x34
 8006418:	930e      	str	r3, [sp, #56]	@ 0x38
 800641a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800641c:	46a4      	mov	ip, r4
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006424:	930a      	str	r3, [sp, #40]	@ 0x28
 8006426:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800642e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006430:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006432:	1c1d      	adds	r5, r3, #0
 8006434:	4465      	add	r5, ip
 8006436:	1c2f      	adds	r7, r5, #0
 8006438:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800643a:	9309      	str	r3, [sp, #36]	@ 0x24
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	683d      	ldr	r5, [r7, #0]
 8006440:	469b      	mov	fp, r3
 8006442:	6863      	ldr	r3, [r4, #4]
 8006444:	9303      	str	r3, [sp, #12]
 8006446:	9b01      	ldr	r3, [sp, #4]
 8006448:	58e2      	ldr	r2, [r4, r3]
 800644a:	58fe      	ldr	r6, [r7, r3]
 800644c:	4691      	mov	r9, r2
 800644e:	9a02      	ldr	r2, [sp, #8]
 8006450:	58a1      	ldr	r1, [r4, r2]
 8006452:	468a      	mov	sl, r1
 8006454:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006456:	5860      	ldr	r0, [r4, r1]
 8006458:	4651      	mov	r1, sl
 800645a:	4680      	mov	r8, r0
 800645c:	58b8      	ldr	r0, [r7, r2]
 800645e:	9004      	str	r0, [sp, #16]
 8006460:	4658      	mov	r0, fp
 8006462:	f7fa fe0b 	bl	800107c <__aeabi_fsub>
 8006466:	4641      	mov	r1, r8
 8006468:	9005      	str	r0, [sp, #20]
 800646a:	4648      	mov	r0, r9
 800646c:	f7fa fe06 	bl	800107c <__aeabi_fsub>
 8006470:	1c31      	adds	r1, r6, #0
 8006472:	9006      	str	r0, [sp, #24]
 8006474:	9803      	ldr	r0, [sp, #12]
 8006476:	f7fa fe01 	bl	800107c <__aeabi_fsub>
 800647a:	9904      	ldr	r1, [sp, #16]
 800647c:	9007      	str	r0, [sp, #28]
 800647e:	1c28      	adds	r0, r5, #0
 8006480:	f7fa fdfc 	bl	800107c <__aeabi_fsub>
 8006484:	4651      	mov	r1, sl
 8006486:	9008      	str	r0, [sp, #32]
 8006488:	4658      	mov	r0, fp
 800648a:	f7fa f949 	bl	8000720 <__aeabi_fadd>
 800648e:	4641      	mov	r1, r8
 8006490:	4682      	mov	sl, r0
 8006492:	4648      	mov	r0, r9
 8006494:	f7fa f944 	bl	8000720 <__aeabi_fadd>
 8006498:	1c31      	adds	r1, r6, #0
 800649a:	4680      	mov	r8, r0
 800649c:	9803      	ldr	r0, [sp, #12]
 800649e:	f7fa f93f 	bl	8000720 <__aeabi_fadd>
 80064a2:	9904      	ldr	r1, [sp, #16]
 80064a4:	1c06      	adds	r6, r0, #0
 80064a6:	1c28      	adds	r0, r5, #0
 80064a8:	f7fa f93a 	bl	8000720 <__aeabi_fadd>
 80064ac:	9b08      	ldr	r3, [sp, #32]
 80064ae:	1c05      	adds	r5, r0, #0
 80064b0:	1c19      	adds	r1, r3, #0
 80064b2:	9805      	ldr	r0, [sp, #20]
 80064b4:	4699      	mov	r9, r3
 80064b6:	f7fa fde1 	bl	800107c <__aeabi_fsub>
 80064ba:	9906      	ldr	r1, [sp, #24]
 80064bc:	9003      	str	r0, [sp, #12]
 80064be:	9807      	ldr	r0, [sp, #28]
 80064c0:	f7fa f92e 	bl	8000720 <__aeabi_fadd>
 80064c4:	4641      	mov	r1, r8
 80064c6:	4683      	mov	fp, r0
 80064c8:	4650      	mov	r0, sl
 80064ca:	f7fa fdd7 	bl	800107c <__aeabi_fsub>
 80064ce:	1c29      	adds	r1, r5, #0
 80064d0:	9004      	str	r0, [sp, #16]
 80064d2:	1c30      	adds	r0, r6, #0
 80064d4:	f7fa fdd2 	bl	800107c <__aeabi_fsub>
 80064d8:	4649      	mov	r1, r9
 80064da:	9008      	str	r0, [sp, #32]
 80064dc:	9805      	ldr	r0, [sp, #20]
 80064de:	f7fa f91f 	bl	8000720 <__aeabi_fadd>
 80064e2:	9906      	ldr	r1, [sp, #24]
 80064e4:	4681      	mov	r9, r0
 80064e6:	9807      	ldr	r0, [sp, #28]
 80064e8:	f7fa fdc8 	bl	800107c <__aeabi_fsub>
 80064ec:	4641      	mov	r1, r8
 80064ee:	9005      	str	r0, [sp, #20]
 80064f0:	4650      	mov	r0, sl
 80064f2:	f7fa f915 	bl	8000720 <__aeabi_fadd>
 80064f6:	1c29      	adds	r1, r5, #0
 80064f8:	6020      	str	r0, [r4, #0]
 80064fa:	1c30      	adds	r0, r6, #0
 80064fc:	f7fa f910 	bl	8000720 <__aeabi_fadd>
 8006500:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8006502:	6060      	str	r0, [r4, #4]
 8006504:	1c29      	adds	r1, r5, #0
 8006506:	9803      	ldr	r0, [sp, #12]
 8006508:	f7fa fc7a 	bl	8000e00 <__aeabi_fmul>
 800650c:	1c29      	adds	r1, r5, #0
 800650e:	4680      	mov	r8, r0
 8006510:	4658      	mov	r0, fp
 8006512:	f7fa fc75 	bl	8000e00 <__aeabi_fmul>
 8006516:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006518:	1c06      	adds	r6, r0, #0
 800651a:	1c29      	adds	r1, r5, #0
 800651c:	9804      	ldr	r0, [sp, #16]
 800651e:	f7fa fc6f 	bl	8000e00 <__aeabi_fmul>
 8006522:	1c29      	adds	r1, r5, #0
 8006524:	4682      	mov	sl, r0
 8006526:	9808      	ldr	r0, [sp, #32]
 8006528:	f7fa fc6a 	bl	8000e00 <__aeabi_fmul>
 800652c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800652e:	9006      	str	r0, [sp, #24]
 8006530:	4648      	mov	r0, r9
 8006532:	f7fa fc65 	bl	8000e00 <__aeabi_fmul>
 8006536:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006538:	1c05      	adds	r5, r0, #0
 800653a:	9805      	ldr	r0, [sp, #20]
 800653c:	f7fa fc60 	bl	8000e00 <__aeabi_fmul>
 8006540:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006542:	9007      	str	r0, [sp, #28]
 8006544:	9808      	ldr	r0, [sp, #32]
 8006546:	f7fa fc5b 	bl	8000e00 <__aeabi_fmul>
 800654a:	1c01      	adds	r1, r0, #0
 800654c:	4650      	mov	r0, sl
 800654e:	f7fa fd95 	bl	800107c <__aeabi_fsub>
 8006552:	9b01      	ldr	r3, [sp, #4]
 8006554:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006556:	50e0      	str	r0, [r4, r3]
 8006558:	9804      	ldr	r0, [sp, #16]
 800655a:	f7fa fc51 	bl	8000e00 <__aeabi_fmul>
 800655e:	1c01      	adds	r1, r0, #0
 8006560:	9806      	ldr	r0, [sp, #24]
 8006562:	f7fa f8dd 	bl	8000720 <__aeabi_fadd>
 8006566:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006568:	6038      	str	r0, [r7, #0]
 800656a:	1c19      	adds	r1, r3, #0
 800656c:	4658      	mov	r0, fp
 800656e:	469a      	mov	sl, r3
 8006570:	f7fa fc46 	bl	8000e00 <__aeabi_fmul>
 8006574:	1c01      	adds	r1, r0, #0
 8006576:	4640      	mov	r0, r8
 8006578:	f7fa fd80 	bl	800107c <__aeabi_fsub>
 800657c:	9a02      	ldr	r2, [sp, #8]
 800657e:	4651      	mov	r1, sl
 8006580:	50a0      	str	r0, [r4, r2]
 8006582:	9803      	ldr	r0, [sp, #12]
 8006584:	f7fa fc3c 	bl	8000e00 <__aeabi_fmul>
 8006588:	1c01      	adds	r1, r0, #0
 800658a:	1c30      	adds	r0, r6, #0
 800658c:	f7fa f8c8 	bl	8000720 <__aeabi_fadd>
 8006590:	9b01      	ldr	r3, [sp, #4]
 8006592:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006594:	50f8      	str	r0, [r7, r3]
 8006596:	1c31      	adds	r1, r6, #0
 8006598:	9805      	ldr	r0, [sp, #20]
 800659a:	f7fa fc31 	bl	8000e00 <__aeabi_fmul>
 800659e:	1c01      	adds	r1, r0, #0
 80065a0:	1c28      	adds	r0, r5, #0
 80065a2:	f7fa fd6b 	bl	800107c <__aeabi_fsub>
 80065a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065a8:	1c31      	adds	r1, r6, #0
 80065aa:	50e0      	str	r0, [r4, r3]
 80065ac:	4648      	mov	r0, r9
 80065ae:	f7fa fc27 	bl	8000e00 <__aeabi_fmul>
 80065b2:	1c01      	adds	r1, r0, #0
 80065b4:	9807      	ldr	r0, [sp, #28]
 80065b6:	f7fa f8b3 	bl	8000720 <__aeabi_fadd>
 80065ba:	9a02      	ldr	r2, [sp, #8]
 80065bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065be:	50b8      	str	r0, [r7, r2]
 80065c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80065c2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80065c4:	4694      	mov	ip, r2
 80065c6:	4463      	add	r3, ip
 80065c8:	468c      	mov	ip, r1
 80065ca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80065cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80065ce:	4464      	add	r4, ip
 80065d0:	4467      	add	r7, ip
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d900      	bls.n	80065d8 <arm_radix4_butterfly_inverse_f32+0x450>
 80065d6:	e731      	b.n	800643c <arm_radix4_butterfly_inverse_f32+0x2b4>
 80065d8:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80065da:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80065dc:	468c      	mov	ip, r1
 80065de:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065e0:	4462      	add	r2, ip
 80065e2:	468c      	mov	ip, r1
 80065e4:	9215      	str	r2, [sp, #84]	@ 0x54
 80065e6:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80065e8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80065ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065ec:	4462      	add	r2, ip
 80065ee:	468c      	mov	ip, r1
 80065f0:	9216      	str	r2, [sp, #88]	@ 0x58
 80065f2:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80065f4:	3301      	adds	r3, #1
 80065f6:	4462      	add	r2, ip
 80065f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80065fa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80065fc:	9314      	str	r3, [sp, #80]	@ 0x50
 80065fe:	3208      	adds	r2, #8
 8006600:	9218      	str	r2, [sp, #96]	@ 0x60
 8006602:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006604:	4293      	cmp	r3, r2
 8006606:	d800      	bhi.n	800660a <arm_radix4_butterfly_inverse_f32+0x482>
 8006608:	e701      	b.n	800640e <arm_radix4_butterfly_inverse_f32+0x286>
 800660a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800660c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	b29b      	uxth	r3, r3
 8006612:	931e      	str	r3, [sp, #120]	@ 0x78
 8006614:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006616:	9212      	str	r2, [sp, #72]	@ 0x48
 8006618:	089b      	lsrs	r3, r3, #2
 800661a:	9320      	str	r3, [sp, #128]	@ 0x80
 800661c:	2b04      	cmp	r3, #4
 800661e:	d902      	bls.n	8006626 <arm_radix4_butterfly_inverse_f32+0x49e>
 8006620:	00d3      	lsls	r3, r2, #3
 8006622:	9311      	str	r3, [sp, #68]	@ 0x44
 8006624:	e6cc      	b.n	80063c0 <arm_radix4_butterfly_inverse_f32+0x238>
 8006626:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 8006628:	9d2e      	ldr	r5, [sp, #184]	@ 0xb8
 800662a:	6823      	ldr	r3, [r4, #0]
 800662c:	6922      	ldr	r2, [r4, #16]
 800662e:	469a      	mov	sl, r3
 8006630:	4690      	mov	r8, r2
 8006632:	6863      	ldr	r3, [r4, #4]
 8006634:	69e1      	ldr	r1, [r4, #28]
 8006636:	69a2      	ldr	r2, [r4, #24]
 8006638:	4699      	mov	r9, r3
 800663a:	68e3      	ldr	r3, [r4, #12]
 800663c:	9104      	str	r1, [sp, #16]
 800663e:	4650      	mov	r0, sl
 8006640:	4641      	mov	r1, r8
 8006642:	9202      	str	r2, [sp, #8]
 8006644:	9301      	str	r3, [sp, #4]
 8006646:	f7fa f86b 	bl	8000720 <__aeabi_fadd>
 800664a:	4641      	mov	r1, r8
 800664c:	4683      	mov	fp, r0
 800664e:	4650      	mov	r0, sl
 8006650:	f7fa fd14 	bl	800107c <__aeabi_fsub>
 8006654:	6967      	ldr	r7, [r4, #20]
 8006656:	4680      	mov	r8, r0
 8006658:	1c39      	adds	r1, r7, #0
 800665a:	4648      	mov	r0, r9
 800665c:	f7fa f860 	bl	8000720 <__aeabi_fadd>
 8006660:	1c39      	adds	r1, r7, #0
 8006662:	4682      	mov	sl, r0
 8006664:	4648      	mov	r0, r9
 8006666:	f7fa fd09 	bl	800107c <__aeabi_fsub>
 800666a:	68a6      	ldr	r6, [r4, #8]
 800666c:	9902      	ldr	r1, [sp, #8]
 800666e:	9005      	str	r0, [sp, #20]
 8006670:	1c30      	adds	r0, r6, #0
 8006672:	f7fa f855 	bl	8000720 <__aeabi_fadd>
 8006676:	9f04      	ldr	r7, [sp, #16]
 8006678:	9003      	str	r0, [sp, #12]
 800667a:	1c39      	adds	r1, r7, #0
 800667c:	9801      	ldr	r0, [sp, #4]
 800667e:	f7fa f84f 	bl	8000720 <__aeabi_fadd>
 8006682:	9902      	ldr	r1, [sp, #8]
 8006684:	4681      	mov	r9, r0
 8006686:	1c30      	adds	r0, r6, #0
 8006688:	f7fa fcf8 	bl	800107c <__aeabi_fsub>
 800668c:	1c39      	adds	r1, r7, #0
 800668e:	1c06      	adds	r6, r0, #0
 8006690:	9801      	ldr	r0, [sp, #4]
 8006692:	f7fa fcf3 	bl	800107c <__aeabi_fsub>
 8006696:	9903      	ldr	r1, [sp, #12]
 8006698:	1c07      	adds	r7, r0, #0
 800669a:	4658      	mov	r0, fp
 800669c:	f7fa f840 	bl	8000720 <__aeabi_fadd>
 80066a0:	1c29      	adds	r1, r5, #0
 80066a2:	f7fa fbad 	bl	8000e00 <__aeabi_fmul>
 80066a6:	4649      	mov	r1, r9
 80066a8:	6020      	str	r0, [r4, #0]
 80066aa:	4650      	mov	r0, sl
 80066ac:	f7fa f838 	bl	8000720 <__aeabi_fadd>
 80066b0:	1c29      	adds	r1, r5, #0
 80066b2:	f7fa fba5 	bl	8000e00 <__aeabi_fmul>
 80066b6:	9903      	ldr	r1, [sp, #12]
 80066b8:	6060      	str	r0, [r4, #4]
 80066ba:	4658      	mov	r0, fp
 80066bc:	f7fa fcde 	bl	800107c <__aeabi_fsub>
 80066c0:	1c29      	adds	r1, r5, #0
 80066c2:	f7fa fb9d 	bl	8000e00 <__aeabi_fmul>
 80066c6:	4649      	mov	r1, r9
 80066c8:	60a0      	str	r0, [r4, #8]
 80066ca:	4650      	mov	r0, sl
 80066cc:	f7fa fcd6 	bl	800107c <__aeabi_fsub>
 80066d0:	1c29      	adds	r1, r5, #0
 80066d2:	f7fa fb95 	bl	8000e00 <__aeabi_fmul>
 80066d6:	1c39      	adds	r1, r7, #0
 80066d8:	60e0      	str	r0, [r4, #12]
 80066da:	4640      	mov	r0, r8
 80066dc:	f7fa fcce 	bl	800107c <__aeabi_fsub>
 80066e0:	1c29      	adds	r1, r5, #0
 80066e2:	f7fa fb8d 	bl	8000e00 <__aeabi_fmul>
 80066e6:	6120      	str	r0, [r4, #16]
 80066e8:	9b05      	ldr	r3, [sp, #20]
 80066ea:	1c31      	adds	r1, r6, #0
 80066ec:	1c18      	adds	r0, r3, #0
 80066ee:	4699      	mov	r9, r3
 80066f0:	f7fa f816 	bl	8000720 <__aeabi_fadd>
 80066f4:	1c29      	adds	r1, r5, #0
 80066f6:	f7fa fb83 	bl	8000e00 <__aeabi_fmul>
 80066fa:	1c39      	adds	r1, r7, #0
 80066fc:	6160      	str	r0, [r4, #20]
 80066fe:	4640      	mov	r0, r8
 8006700:	f7fa f80e 	bl	8000720 <__aeabi_fadd>
 8006704:	1c29      	adds	r1, r5, #0
 8006706:	f7fa fb7b 	bl	8000e00 <__aeabi_fmul>
 800670a:	1c31      	adds	r1, r6, #0
 800670c:	61a0      	str	r0, [r4, #24]
 800670e:	4648      	mov	r0, r9
 8006710:	f7fa fcb4 	bl	800107c <__aeabi_fsub>
 8006714:	1c29      	adds	r1, r5, #0
 8006716:	f7fa fb73 	bl	8000e00 <__aeabi_fmul>
 800671a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800671c:	61e0      	str	r0, [r4, #28]
 800671e:	3b01      	subs	r3, #1
 8006720:	3420      	adds	r4, #32
 8006722:	931f      	str	r3, [sp, #124]	@ 0x7c
 8006724:	2b00      	cmp	r3, #0
 8006726:	d180      	bne.n	800662a <arm_radix4_butterfly_inverse_f32+0x4a2>
 8006728:	b025      	add	sp, #148	@ 0x94
 800672a:	bc3c      	pop	{r2, r3, r4, r5}
 800672c:	4690      	mov	r8, r2
 800672e:	4699      	mov	r9, r3
 8006730:	46a2      	mov	sl, r4
 8006732:	46ab      	mov	fp, r5
 8006734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006736:	46c0      	nop			@ (mov r8, r8)

08006738 <arm_cfft_radix4_f32>:
 8006738:	b530      	push	{r4, r5, lr}
 800673a:	7883      	ldrb	r3, [r0, #2]
 800673c:	1c0d      	adds	r5, r1, #0
 800673e:	b083      	sub	sp, #12
 8006740:	1c04      	adds	r4, r0, #0
 8006742:	8801      	ldrh	r1, [r0, #0]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d009      	beq.n	800675c <arm_cfft_radix4_f32+0x24>
 8006748:	8983      	ldrh	r3, [r0, #12]
 800674a:	6862      	ldr	r2, [r4, #4]
 800674c:	1c28      	adds	r0, r5, #0
 800674e:	f7ff fa63 	bl	8005c18 <arm_radix4_butterfly_f32>
 8006752:	78e3      	ldrb	r3, [r4, #3]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d00b      	beq.n	8006770 <arm_cfft_radix4_f32+0x38>
 8006758:	b003      	add	sp, #12
 800675a:	bd30      	pop	{r4, r5, pc}
 800675c:	6902      	ldr	r2, [r0, #16]
 800675e:	8983      	ldrh	r3, [r0, #12]
 8006760:	9200      	str	r2, [sp, #0]
 8006762:	1c28      	adds	r0, r5, #0
 8006764:	6862      	ldr	r2, [r4, #4]
 8006766:	f7ff fd0f 	bl	8006188 <arm_radix4_butterfly_inverse_f32>
 800676a:	78e3      	ldrb	r3, [r4, #3]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d1f3      	bne.n	8006758 <arm_cfft_radix4_f32+0x20>
 8006770:	8821      	ldrh	r1, [r4, #0]
 8006772:	89e2      	ldrh	r2, [r4, #14]
 8006774:	68a3      	ldr	r3, [r4, #8]
 8006776:	1c28      	adds	r0, r5, #0
 8006778:	f000 f886 	bl	8006888 <arm_bitreversal_f32>
 800677c:	e7ec      	b.n	8006758 <arm_cfft_radix4_f32+0x20>
 800677e:	46c0      	nop			@ (mov r8, r8)

08006780 <arm_cmplx_mag_f32>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	4646      	mov	r6, r8
 8006784:	464f      	mov	r7, r9
 8006786:	1c04      	adds	r4, r0, #0
 8006788:	b4c0      	push	{r6, r7}
 800678a:	1c0d      	adds	r5, r1, #0
 800678c:	1e16      	subs	r6, r2, #0
 800678e:	d026      	beq.n	80067de <arm_cmplx_mag_f32+0x5e>
 8006790:	2300      	movs	r3, #0
 8006792:	4698      	mov	r8, r3
 8006794:	e008      	b.n	80067a8 <arm_cmplx_mag_f32+0x28>
 8006796:	1c38      	adds	r0, r7, #0
 8006798:	f002 fe30 	bl	80093fc <sqrtf>
 800679c:	3e01      	subs	r6, #1
 800679e:	6028      	str	r0, [r5, #0]
 80067a0:	3408      	adds	r4, #8
 80067a2:	3504      	adds	r5, #4
 80067a4:	2e00      	cmp	r6, #0
 80067a6:	d01a      	beq.n	80067de <arm_cmplx_mag_f32+0x5e>
 80067a8:	6820      	ldr	r0, [r4, #0]
 80067aa:	6867      	ldr	r7, [r4, #4]
 80067ac:	1c01      	adds	r1, r0, #0
 80067ae:	f7fa fb27 	bl	8000e00 <__aeabi_fmul>
 80067b2:	1c39      	adds	r1, r7, #0
 80067b4:	4681      	mov	r9, r0
 80067b6:	1c38      	adds	r0, r7, #0
 80067b8:	f7fa fb22 	bl	8000e00 <__aeabi_fmul>
 80067bc:	1c01      	adds	r1, r0, #0
 80067be:	4648      	mov	r0, r9
 80067c0:	f7f9 ffae 	bl	8000720 <__aeabi_fadd>
 80067c4:	2100      	movs	r1, #0
 80067c6:	1c07      	adds	r7, r0, #0
 80067c8:	f7f9 fe9c 	bl	8000504 <__aeabi_fcmpge>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	d1e2      	bne.n	8006796 <arm_cmplx_mag_f32+0x16>
 80067d0:	4643      	mov	r3, r8
 80067d2:	3e01      	subs	r6, #1
 80067d4:	602b      	str	r3, [r5, #0]
 80067d6:	3408      	adds	r4, #8
 80067d8:	3504      	adds	r5, #4
 80067da:	2e00      	cmp	r6, #0
 80067dc:	d1e4      	bne.n	80067a8 <arm_cmplx_mag_f32+0x28>
 80067de:	bc0c      	pop	{r2, r3}
 80067e0:	4690      	mov	r8, r2
 80067e2:	4699      	mov	r9, r3
 80067e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067e6:	46c0      	nop			@ (mov r8, r8)

080067e8 <arm_sin_f32>:
 80067e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ea:	4925      	ldr	r1, [pc, #148]	@ (8006880 <arm_sin_f32+0x98>)
 80067ec:	1c06      	adds	r6, r0, #0
 80067ee:	f7fa fb07 	bl	8000e00 <__aeabi_fmul>
 80067f2:	1c05      	adds	r5, r0, #0
 80067f4:	f7fa fdfc 	bl	80013f0 <__aeabi_f2iz>
 80067f8:	2100      	movs	r1, #0
 80067fa:	1c04      	adds	r4, r0, #0
 80067fc:	1c30      	adds	r0, r6, #0
 80067fe:	f7f9 fe63 	bl	80004c8 <__aeabi_fcmplt>
 8006802:	1e43      	subs	r3, r0, #1
 8006804:	4198      	sbcs	r0, r3
 8006806:	1a24      	subs	r4, r4, r0
 8006808:	1c20      	adds	r0, r4, #0
 800680a:	f7fa fe11 	bl	8001430 <__aeabi_i2f>
 800680e:	1c01      	adds	r1, r0, #0
 8006810:	1c28      	adds	r0, r5, #0
 8006812:	f7fa fc33 	bl	800107c <__aeabi_fsub>
 8006816:	2188      	movs	r1, #136	@ 0x88
 8006818:	05c9      	lsls	r1, r1, #23
 800681a:	f7fa faf1 	bl	8000e00 <__aeabi_fmul>
 800681e:	2188      	movs	r1, #136	@ 0x88
 8006820:	05c9      	lsls	r1, r1, #23
 8006822:	1c05      	adds	r5, r0, #0
 8006824:	f7f9 fe6e 	bl	8000504 <__aeabi_fcmpge>
 8006828:	2800      	cmp	r0, #0
 800682a:	d005      	beq.n	8006838 <arm_sin_f32+0x50>
 800682c:	2188      	movs	r1, #136	@ 0x88
 800682e:	1c28      	adds	r0, r5, #0
 8006830:	05c9      	lsls	r1, r1, #23
 8006832:	f7fa fc23 	bl	800107c <__aeabi_fsub>
 8006836:	1c05      	adds	r5, r0, #0
 8006838:	1c28      	adds	r0, r5, #0
 800683a:	f7f9 fe8d 	bl	8000558 <__aeabi_f2uiz>
 800683e:	05c4      	lsls	r4, r0, #23
 8006840:	0de4      	lsrs	r4, r4, #23
 8006842:	1c20      	adds	r0, r4, #0
 8006844:	f7fa fe40 	bl	80014c8 <__aeabi_ui2f>
 8006848:	1c01      	adds	r1, r0, #0
 800684a:	1c28      	adds	r0, r5, #0
 800684c:	f7fa fc16 	bl	800107c <__aeabi_fsub>
 8006850:	1c06      	adds	r6, r0, #0
 8006852:	20fe      	movs	r0, #254	@ 0xfe
 8006854:	1c31      	adds	r1, r6, #0
 8006856:	0580      	lsls	r0, r0, #22
 8006858:	f7fa fc10 	bl	800107c <__aeabi_fsub>
 800685c:	4d09      	ldr	r5, [pc, #36]	@ (8006884 <arm_sin_f32+0x9c>)
 800685e:	00a3      	lsls	r3, r4, #2
 8006860:	5959      	ldr	r1, [r3, r5]
 8006862:	f7fa facd 	bl	8000e00 <__aeabi_fmul>
 8006866:	3401      	adds	r4, #1
 8006868:	00a4      	lsls	r4, r4, #2
 800686a:	1c07      	adds	r7, r0, #0
 800686c:	5961      	ldr	r1, [r4, r5]
 800686e:	1c30      	adds	r0, r6, #0
 8006870:	f7fa fac6 	bl	8000e00 <__aeabi_fmul>
 8006874:	1c01      	adds	r1, r0, #0
 8006876:	1c38      	adds	r0, r7, #0
 8006878:	f7f9 ff52 	bl	8000720 <__aeabi_fadd>
 800687c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800687e:	46c0      	nop			@ (mov r8, r8)
 8006880:	3e22f983 	.word	0x3e22f983
 8006884:	08009e90 	.word	0x08009e90

08006888 <arm_bitreversal_f32>:
 8006888:	0849      	lsrs	r1, r1, #1
 800688a:	468c      	mov	ip, r1
 800688c:	2101      	movs	r1, #1
 800688e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006890:	464d      	mov	r5, r9
 8006892:	4644      	mov	r4, r8
 8006894:	465f      	mov	r7, fp
 8006896:	4656      	mov	r6, sl
 8006898:	4461      	add	r1, ip
 800689a:	4689      	mov	r9, r1
 800689c:	2102      	movs	r1, #2
 800689e:	b4f0      	push	{r4, r5, r6, r7}
 80068a0:	4249      	negs	r1, r1
 80068a2:	b085      	sub	sp, #20
 80068a4:	0052      	lsls	r2, r2, #1
 80068a6:	4461      	add	r1, ip
 80068a8:	9202      	str	r2, [sp, #8]
 80068aa:	4688      	mov	r8, r1
 80068ac:	2500      	movs	r5, #0
 80068ae:	2200      	movs	r2, #0
 80068b0:	2400      	movs	r4, #0
 80068b2:	9301      	str	r3, [sp, #4]
 80068b4:	3401      	adds	r4, #1
 80068b6:	4462      	add	r2, ip
 80068b8:	00e4      	lsls	r4, r4, #3
 80068ba:	00d2      	lsls	r2, r2, #3
 80068bc:	1881      	adds	r1, r0, r2
 80068be:	1906      	adds	r6, r0, r4
 80068c0:	680b      	ldr	r3, [r1, #0]
 80068c2:	6837      	ldr	r7, [r6, #0]
 80068c4:	3404      	adds	r4, #4
 80068c6:	3204      	adds	r2, #4
 80068c8:	6033      	str	r3, [r6, #0]
 80068ca:	1904      	adds	r4, r0, r4
 80068cc:	600f      	str	r7, [r1, #0]
 80068ce:	1882      	adds	r2, r0, r2
 80068d0:	6821      	ldr	r1, [r4, #0]
 80068d2:	6813      	ldr	r3, [r2, #0]
 80068d4:	3502      	adds	r5, #2
 80068d6:	6023      	str	r3, [r4, #0]
 80068d8:	6011      	str	r1, [r2, #0]
 80068da:	9b02      	ldr	r3, [sp, #8]
 80068dc:	9901      	ldr	r1, [sp, #4]
 80068de:	469a      	mov	sl, r3
 80068e0:	1c0b      	adds	r3, r1, #0
 80068e2:	b2ad      	uxth	r5, r5
 80068e4:	4453      	add	r3, sl
 80068e6:	880a      	ldrh	r2, [r1, #0]
 80068e8:	9301      	str	r3, [sp, #4]
 80068ea:	1e2c      	subs	r4, r5, #0
 80068ec:	4544      	cmp	r4, r8
 80068ee:	d832      	bhi.n	8006956 <arm_bitreversal_f32+0xce>
 80068f0:	42aa      	cmp	r2, r5
 80068f2:	d9df      	bls.n	80068b4 <arm_bitreversal_f32+0x2c>
 80068f4:	00ee      	lsls	r6, r5, #3
 80068f6:	1983      	adds	r3, r0, r6
 80068f8:	469a      	mov	sl, r3
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	00d1      	lsls	r1, r2, #3
 80068fe:	469b      	mov	fp, r3
 8006900:	4653      	mov	r3, sl
 8006902:	1847      	adds	r7, r0, r1
 8006904:	9103      	str	r1, [sp, #12]
 8006906:	6839      	ldr	r1, [r7, #0]
 8006908:	3604      	adds	r6, #4
 800690a:	6019      	str	r1, [r3, #0]
 800690c:	465b      	mov	r3, fp
 800690e:	9903      	ldr	r1, [sp, #12]
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	3104      	adds	r1, #4
 8006914:	1841      	adds	r1, r0, r1
 8006916:	680b      	ldr	r3, [r1, #0]
 8006918:	1986      	adds	r6, r0, r6
 800691a:	6837      	ldr	r7, [r6, #0]
 800691c:	6033      	str	r3, [r6, #0]
 800691e:	464b      	mov	r3, r9
 8006920:	18ee      	adds	r6, r5, r3
 8006922:	00f6      	lsls	r6, r6, #3
 8006924:	600f      	str	r7, [r1, #0]
 8006926:	1983      	adds	r3, r0, r6
 8006928:	469a      	mov	sl, r3
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	3604      	adds	r6, #4
 800692e:	469b      	mov	fp, r3
 8006930:	464b      	mov	r3, r9
 8006932:	1899      	adds	r1, r3, r2
 8006934:	4653      	mov	r3, sl
 8006936:	00c9      	lsls	r1, r1, #3
 8006938:	1847      	adds	r7, r0, r1
 800693a:	9103      	str	r1, [sp, #12]
 800693c:	6839      	ldr	r1, [r7, #0]
 800693e:	1986      	adds	r6, r0, r6
 8006940:	6019      	str	r1, [r3, #0]
 8006942:	465b      	mov	r3, fp
 8006944:	9903      	ldr	r1, [sp, #12]
 8006946:	603b      	str	r3, [r7, #0]
 8006948:	3104      	adds	r1, #4
 800694a:	1841      	adds	r1, r0, r1
 800694c:	6837      	ldr	r7, [r6, #0]
 800694e:	680b      	ldr	r3, [r1, #0]
 8006950:	6033      	str	r3, [r6, #0]
 8006952:	600f      	str	r7, [r1, #0]
 8006954:	e7ae      	b.n	80068b4 <arm_bitreversal_f32+0x2c>
 8006956:	b005      	add	sp, #20
 8006958:	bc3c      	pop	{r2, r3, r4, r5}
 800695a:	4690      	mov	r8, r2
 800695c:	4699      	mov	r9, r3
 800695e:	46a2      	mov	sl, r4
 8006960:	46ab      	mov	fp, r5
 8006962:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006964 <__cvt>:
 8006964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006966:	001f      	movs	r7, r3
 8006968:	2300      	movs	r3, #0
 800696a:	0016      	movs	r6, r2
 800696c:	b08b      	sub	sp, #44	@ 0x2c
 800696e:	429f      	cmp	r7, r3
 8006970:	da04      	bge.n	800697c <__cvt+0x18>
 8006972:	2180      	movs	r1, #128	@ 0x80
 8006974:	0609      	lsls	r1, r1, #24
 8006976:	187b      	adds	r3, r7, r1
 8006978:	001f      	movs	r7, r3
 800697a:	232d      	movs	r3, #45	@ 0x2d
 800697c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800697e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006980:	7013      	strb	r3, [r2, #0]
 8006982:	2320      	movs	r3, #32
 8006984:	2203      	movs	r2, #3
 8006986:	439d      	bics	r5, r3
 8006988:	2d46      	cmp	r5, #70	@ 0x46
 800698a:	d007      	beq.n	800699c <__cvt+0x38>
 800698c:	002b      	movs	r3, r5
 800698e:	3b45      	subs	r3, #69	@ 0x45
 8006990:	4259      	negs	r1, r3
 8006992:	414b      	adcs	r3, r1
 8006994:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006996:	3a01      	subs	r2, #1
 8006998:	18cb      	adds	r3, r1, r3
 800699a:	9310      	str	r3, [sp, #64]	@ 0x40
 800699c:	ab09      	add	r3, sp, #36	@ 0x24
 800699e:	9304      	str	r3, [sp, #16]
 80069a0:	ab08      	add	r3, sp, #32
 80069a2:	9303      	str	r3, [sp, #12]
 80069a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80069a6:	9200      	str	r2, [sp, #0]
 80069a8:	9302      	str	r3, [sp, #8]
 80069aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80069ac:	0032      	movs	r2, r6
 80069ae:	9301      	str	r3, [sp, #4]
 80069b0:	003b      	movs	r3, r7
 80069b2:	f000 fe79 	bl	80076a8 <_dtoa_r>
 80069b6:	0004      	movs	r4, r0
 80069b8:	2d47      	cmp	r5, #71	@ 0x47
 80069ba:	d11b      	bne.n	80069f4 <__cvt+0x90>
 80069bc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80069be:	07db      	lsls	r3, r3, #31
 80069c0:	d511      	bpl.n	80069e6 <__cvt+0x82>
 80069c2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80069c4:	18c3      	adds	r3, r0, r3
 80069c6:	9307      	str	r3, [sp, #28]
 80069c8:	2200      	movs	r2, #0
 80069ca:	2300      	movs	r3, #0
 80069cc:	0030      	movs	r0, r6
 80069ce:	0039      	movs	r1, r7
 80069d0:	f7f9 fd3a 	bl	8000448 <__aeabi_dcmpeq>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d001      	beq.n	80069dc <__cvt+0x78>
 80069d8:	9b07      	ldr	r3, [sp, #28]
 80069da:	9309      	str	r3, [sp, #36]	@ 0x24
 80069dc:	2230      	movs	r2, #48	@ 0x30
 80069de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e0:	9907      	ldr	r1, [sp, #28]
 80069e2:	428b      	cmp	r3, r1
 80069e4:	d320      	bcc.n	8006a28 <__cvt+0xc4>
 80069e6:	0020      	movs	r0, r4
 80069e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ea:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80069ec:	1b1b      	subs	r3, r3, r4
 80069ee:	6013      	str	r3, [r2, #0]
 80069f0:	b00b      	add	sp, #44	@ 0x2c
 80069f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80069f6:	18c3      	adds	r3, r0, r3
 80069f8:	9307      	str	r3, [sp, #28]
 80069fa:	2d46      	cmp	r5, #70	@ 0x46
 80069fc:	d1e4      	bne.n	80069c8 <__cvt+0x64>
 80069fe:	7803      	ldrb	r3, [r0, #0]
 8006a00:	2b30      	cmp	r3, #48	@ 0x30
 8006a02:	d10c      	bne.n	8006a1e <__cvt+0xba>
 8006a04:	2200      	movs	r2, #0
 8006a06:	2300      	movs	r3, #0
 8006a08:	0030      	movs	r0, r6
 8006a0a:	0039      	movs	r1, r7
 8006a0c:	f7f9 fd1c 	bl	8000448 <__aeabi_dcmpeq>
 8006a10:	2800      	cmp	r0, #0
 8006a12:	d104      	bne.n	8006a1e <__cvt+0xba>
 8006a14:	2301      	movs	r3, #1
 8006a16:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006a18:	1a9b      	subs	r3, r3, r2
 8006a1a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006a1c:	6013      	str	r3, [r2, #0]
 8006a1e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a20:	9a07      	ldr	r2, [sp, #28]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	18d3      	adds	r3, r2, r3
 8006a26:	e7ce      	b.n	80069c6 <__cvt+0x62>
 8006a28:	1c59      	adds	r1, r3, #1
 8006a2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a2c:	701a      	strb	r2, [r3, #0]
 8006a2e:	e7d6      	b.n	80069de <__cvt+0x7a>

08006a30 <__exponent>:
 8006a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a32:	232b      	movs	r3, #43	@ 0x2b
 8006a34:	0005      	movs	r5, r0
 8006a36:	000c      	movs	r4, r1
 8006a38:	b085      	sub	sp, #20
 8006a3a:	7002      	strb	r2, [r0, #0]
 8006a3c:	2900      	cmp	r1, #0
 8006a3e:	da01      	bge.n	8006a44 <__exponent+0x14>
 8006a40:	424c      	negs	r4, r1
 8006a42:	3302      	adds	r3, #2
 8006a44:	706b      	strb	r3, [r5, #1]
 8006a46:	2c09      	cmp	r4, #9
 8006a48:	dd2c      	ble.n	8006aa4 <__exponent+0x74>
 8006a4a:	ab02      	add	r3, sp, #8
 8006a4c:	1dde      	adds	r6, r3, #7
 8006a4e:	0020      	movs	r0, r4
 8006a50:	210a      	movs	r1, #10
 8006a52:	f7f9 fce3 	bl	800041c <__aeabi_idivmod>
 8006a56:	0037      	movs	r7, r6
 8006a58:	3130      	adds	r1, #48	@ 0x30
 8006a5a:	3e01      	subs	r6, #1
 8006a5c:	0020      	movs	r0, r4
 8006a5e:	7031      	strb	r1, [r6, #0]
 8006a60:	210a      	movs	r1, #10
 8006a62:	9401      	str	r4, [sp, #4]
 8006a64:	f7f9 fbf4 	bl	8000250 <__divsi3>
 8006a68:	9b01      	ldr	r3, [sp, #4]
 8006a6a:	0004      	movs	r4, r0
 8006a6c:	2b63      	cmp	r3, #99	@ 0x63
 8006a6e:	dcee      	bgt.n	8006a4e <__exponent+0x1e>
 8006a70:	1eba      	subs	r2, r7, #2
 8006a72:	1ca8      	adds	r0, r5, #2
 8006a74:	0001      	movs	r1, r0
 8006a76:	0013      	movs	r3, r2
 8006a78:	3430      	adds	r4, #48	@ 0x30
 8006a7a:	7014      	strb	r4, [r2, #0]
 8006a7c:	ac02      	add	r4, sp, #8
 8006a7e:	3407      	adds	r4, #7
 8006a80:	429c      	cmp	r4, r3
 8006a82:	d80a      	bhi.n	8006a9a <__exponent+0x6a>
 8006a84:	2300      	movs	r3, #0
 8006a86:	42a2      	cmp	r2, r4
 8006a88:	d803      	bhi.n	8006a92 <__exponent+0x62>
 8006a8a:	3309      	adds	r3, #9
 8006a8c:	aa02      	add	r2, sp, #8
 8006a8e:	189b      	adds	r3, r3, r2
 8006a90:	1bdb      	subs	r3, r3, r7
 8006a92:	18c0      	adds	r0, r0, r3
 8006a94:	1b40      	subs	r0, r0, r5
 8006a96:	b005      	add	sp, #20
 8006a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a9a:	781c      	ldrb	r4, [r3, #0]
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	700c      	strb	r4, [r1, #0]
 8006aa0:	3101      	adds	r1, #1
 8006aa2:	e7eb      	b.n	8006a7c <__exponent+0x4c>
 8006aa4:	2330      	movs	r3, #48	@ 0x30
 8006aa6:	18e4      	adds	r4, r4, r3
 8006aa8:	70ab      	strb	r3, [r5, #2]
 8006aaa:	1d28      	adds	r0, r5, #4
 8006aac:	70ec      	strb	r4, [r5, #3]
 8006aae:	e7f1      	b.n	8006a94 <__exponent+0x64>

08006ab0 <_printf_float>:
 8006ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab2:	b097      	sub	sp, #92	@ 0x5c
 8006ab4:	000d      	movs	r5, r1
 8006ab6:	920a      	str	r2, [sp, #40]	@ 0x28
 8006ab8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8006aba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006abc:	9009      	str	r0, [sp, #36]	@ 0x24
 8006abe:	f000 fcdb 	bl	8007478 <_localeconv_r>
 8006ac2:	6803      	ldr	r3, [r0, #0]
 8006ac4:	0018      	movs	r0, r3
 8006ac6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006ac8:	f7f9 fb1c 	bl	8000104 <strlen>
 8006acc:	2300      	movs	r3, #0
 8006ace:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006ad0:	9314      	str	r3, [sp, #80]	@ 0x50
 8006ad2:	7e2b      	ldrb	r3, [r5, #24]
 8006ad4:	2207      	movs	r2, #7
 8006ad6:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ad8:	682b      	ldr	r3, [r5, #0]
 8006ada:	930e      	str	r3, [sp, #56]	@ 0x38
 8006adc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006ade:	6823      	ldr	r3, [r4, #0]
 8006ae0:	05c9      	lsls	r1, r1, #23
 8006ae2:	d545      	bpl.n	8006b70 <_printf_float+0xc0>
 8006ae4:	189b      	adds	r3, r3, r2
 8006ae6:	4393      	bics	r3, r2
 8006ae8:	001a      	movs	r2, r3
 8006aea:	3208      	adds	r2, #8
 8006aec:	6022      	str	r2, [r4, #0]
 8006aee:	2201      	movs	r2, #1
 8006af0:	681e      	ldr	r6, [r3, #0]
 8006af2:	685f      	ldr	r7, [r3, #4]
 8006af4:	007b      	lsls	r3, r7, #1
 8006af6:	085b      	lsrs	r3, r3, #1
 8006af8:	9311      	str	r3, [sp, #68]	@ 0x44
 8006afa:	9610      	str	r6, [sp, #64]	@ 0x40
 8006afc:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006afe:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006b00:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006b02:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006b04:	4ba7      	ldr	r3, [pc, #668]	@ (8006da4 <_printf_float+0x2f4>)
 8006b06:	4252      	negs	r2, r2
 8006b08:	f7fc fb2c 	bl	8003164 <__aeabi_dcmpun>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d131      	bne.n	8006b74 <_printf_float+0xc4>
 8006b10:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006b12:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006b14:	2201      	movs	r2, #1
 8006b16:	4ba3      	ldr	r3, [pc, #652]	@ (8006da4 <_printf_float+0x2f4>)
 8006b18:	4252      	negs	r2, r2
 8006b1a:	f7f9 fca5 	bl	8000468 <__aeabi_dcmple>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d128      	bne.n	8006b74 <_printf_float+0xc4>
 8006b22:	2200      	movs	r2, #0
 8006b24:	2300      	movs	r3, #0
 8006b26:	0030      	movs	r0, r6
 8006b28:	0039      	movs	r1, r7
 8006b2a:	f7f9 fc93 	bl	8000454 <__aeabi_dcmplt>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d003      	beq.n	8006b3a <_printf_float+0x8a>
 8006b32:	002b      	movs	r3, r5
 8006b34:	222d      	movs	r2, #45	@ 0x2d
 8006b36:	3343      	adds	r3, #67	@ 0x43
 8006b38:	701a      	strb	r2, [r3, #0]
 8006b3a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b3c:	4f9a      	ldr	r7, [pc, #616]	@ (8006da8 <_printf_float+0x2f8>)
 8006b3e:	2b47      	cmp	r3, #71	@ 0x47
 8006b40:	d900      	bls.n	8006b44 <_printf_float+0x94>
 8006b42:	4f9a      	ldr	r7, [pc, #616]	@ (8006dac <_printf_float+0x2fc>)
 8006b44:	2303      	movs	r3, #3
 8006b46:	2400      	movs	r4, #0
 8006b48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b4a:	612b      	str	r3, [r5, #16]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	439a      	bics	r2, r3
 8006b50:	602a      	str	r2, [r5, #0]
 8006b52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b54:	0029      	movs	r1, r5
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b5c:	aa15      	add	r2, sp, #84	@ 0x54
 8006b5e:	f000 f9e5 	bl	8006f2c <_printf_common>
 8006b62:	3001      	adds	r0, #1
 8006b64:	d000      	beq.n	8006b68 <_printf_float+0xb8>
 8006b66:	e09f      	b.n	8006ca8 <_printf_float+0x1f8>
 8006b68:	2001      	movs	r0, #1
 8006b6a:	4240      	negs	r0, r0
 8006b6c:	b017      	add	sp, #92	@ 0x5c
 8006b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b70:	3307      	adds	r3, #7
 8006b72:	e7b8      	b.n	8006ae6 <_printf_float+0x36>
 8006b74:	0032      	movs	r2, r6
 8006b76:	003b      	movs	r3, r7
 8006b78:	0030      	movs	r0, r6
 8006b7a:	0039      	movs	r1, r7
 8006b7c:	f7fc faf2 	bl	8003164 <__aeabi_dcmpun>
 8006b80:	2800      	cmp	r0, #0
 8006b82:	d00b      	beq.n	8006b9c <_printf_float+0xec>
 8006b84:	2f00      	cmp	r7, #0
 8006b86:	da03      	bge.n	8006b90 <_printf_float+0xe0>
 8006b88:	002b      	movs	r3, r5
 8006b8a:	222d      	movs	r2, #45	@ 0x2d
 8006b8c:	3343      	adds	r3, #67	@ 0x43
 8006b8e:	701a      	strb	r2, [r3, #0]
 8006b90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b92:	4f87      	ldr	r7, [pc, #540]	@ (8006db0 <_printf_float+0x300>)
 8006b94:	2b47      	cmp	r3, #71	@ 0x47
 8006b96:	d9d5      	bls.n	8006b44 <_printf_float+0x94>
 8006b98:	4f86      	ldr	r7, [pc, #536]	@ (8006db4 <_printf_float+0x304>)
 8006b9a:	e7d3      	b.n	8006b44 <_printf_float+0x94>
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006ba0:	686b      	ldr	r3, [r5, #4]
 8006ba2:	4394      	bics	r4, r2
 8006ba4:	1c5a      	adds	r2, r3, #1
 8006ba6:	d146      	bne.n	8006c36 <_printf_float+0x186>
 8006ba8:	3307      	adds	r3, #7
 8006baa:	606b      	str	r3, [r5, #4]
 8006bac:	2380      	movs	r3, #128	@ 0x80
 8006bae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006bb0:	00db      	lsls	r3, r3, #3
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	602b      	str	r3, [r5, #0]
 8006bb8:	9206      	str	r2, [sp, #24]
 8006bba:	aa14      	add	r2, sp, #80	@ 0x50
 8006bbc:	9205      	str	r2, [sp, #20]
 8006bbe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006bc0:	a90a      	add	r1, sp, #40	@ 0x28
 8006bc2:	9204      	str	r2, [sp, #16]
 8006bc4:	aa13      	add	r2, sp, #76	@ 0x4c
 8006bc6:	9203      	str	r2, [sp, #12]
 8006bc8:	2223      	movs	r2, #35	@ 0x23
 8006bca:	1852      	adds	r2, r2, r1
 8006bcc:	9202      	str	r2, [sp, #8]
 8006bce:	9301      	str	r3, [sp, #4]
 8006bd0:	686b      	ldr	r3, [r5, #4]
 8006bd2:	0032      	movs	r2, r6
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bd8:	003b      	movs	r3, r7
 8006bda:	f7ff fec3 	bl	8006964 <__cvt>
 8006bde:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006be0:	0007      	movs	r7, r0
 8006be2:	2c47      	cmp	r4, #71	@ 0x47
 8006be4:	d12d      	bne.n	8006c42 <_printf_float+0x192>
 8006be6:	1cd3      	adds	r3, r2, #3
 8006be8:	db02      	blt.n	8006bf0 <_printf_float+0x140>
 8006bea:	686b      	ldr	r3, [r5, #4]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	dd48      	ble.n	8006c82 <_printf_float+0x1d2>
 8006bf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bf2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006bf4:	3b02      	subs	r3, #2
 8006bf6:	b2db      	uxtb	r3, r3
 8006bf8:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bfa:	0028      	movs	r0, r5
 8006bfc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006bfe:	3901      	subs	r1, #1
 8006c00:	3050      	adds	r0, #80	@ 0x50
 8006c02:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006c04:	f7ff ff14 	bl	8006a30 <__exponent>
 8006c08:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006c0a:	0004      	movs	r4, r0
 8006c0c:	1813      	adds	r3, r2, r0
 8006c0e:	612b      	str	r3, [r5, #16]
 8006c10:	2a01      	cmp	r2, #1
 8006c12:	dc02      	bgt.n	8006c1a <_printf_float+0x16a>
 8006c14:	682a      	ldr	r2, [r5, #0]
 8006c16:	07d2      	lsls	r2, r2, #31
 8006c18:	d501      	bpl.n	8006c1e <_printf_float+0x16e>
 8006c1a:	3301      	adds	r3, #1
 8006c1c:	612b      	str	r3, [r5, #16]
 8006c1e:	2323      	movs	r3, #35	@ 0x23
 8006c20:	aa0a      	add	r2, sp, #40	@ 0x28
 8006c22:	189b      	adds	r3, r3, r2
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d100      	bne.n	8006c2c <_printf_float+0x17c>
 8006c2a:	e792      	b.n	8006b52 <_printf_float+0xa2>
 8006c2c:	002b      	movs	r3, r5
 8006c2e:	222d      	movs	r2, #45	@ 0x2d
 8006c30:	3343      	adds	r3, #67	@ 0x43
 8006c32:	701a      	strb	r2, [r3, #0]
 8006c34:	e78d      	b.n	8006b52 <_printf_float+0xa2>
 8006c36:	2c47      	cmp	r4, #71	@ 0x47
 8006c38:	d1b8      	bne.n	8006bac <_printf_float+0xfc>
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d1b6      	bne.n	8006bac <_printf_float+0xfc>
 8006c3e:	3301      	adds	r3, #1
 8006c40:	e7b3      	b.n	8006baa <_printf_float+0xfa>
 8006c42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c44:	0011      	movs	r1, r2
 8006c46:	2b65      	cmp	r3, #101	@ 0x65
 8006c48:	d9d7      	bls.n	8006bfa <_printf_float+0x14a>
 8006c4a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c4c:	2b66      	cmp	r3, #102	@ 0x66
 8006c4e:	d11a      	bne.n	8006c86 <_printf_float+0x1d6>
 8006c50:	686b      	ldr	r3, [r5, #4]
 8006c52:	2a00      	cmp	r2, #0
 8006c54:	dd09      	ble.n	8006c6a <_printf_float+0x1ba>
 8006c56:	612a      	str	r2, [r5, #16]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d102      	bne.n	8006c62 <_printf_float+0x1b2>
 8006c5c:	6829      	ldr	r1, [r5, #0]
 8006c5e:	07c9      	lsls	r1, r1, #31
 8006c60:	d50b      	bpl.n	8006c7a <_printf_float+0x1ca>
 8006c62:	3301      	adds	r3, #1
 8006c64:	189b      	adds	r3, r3, r2
 8006c66:	612b      	str	r3, [r5, #16]
 8006c68:	e007      	b.n	8006c7a <_printf_float+0x1ca>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d103      	bne.n	8006c76 <_printf_float+0x1c6>
 8006c6e:	2201      	movs	r2, #1
 8006c70:	6829      	ldr	r1, [r5, #0]
 8006c72:	4211      	tst	r1, r2
 8006c74:	d000      	beq.n	8006c78 <_printf_float+0x1c8>
 8006c76:	1c9a      	adds	r2, r3, #2
 8006c78:	612a      	str	r2, [r5, #16]
 8006c7a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c7c:	2400      	movs	r4, #0
 8006c7e:	65ab      	str	r3, [r5, #88]	@ 0x58
 8006c80:	e7cd      	b.n	8006c1e <_printf_float+0x16e>
 8006c82:	2367      	movs	r3, #103	@ 0x67
 8006c84:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c86:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006c88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c8a:	4299      	cmp	r1, r3
 8006c8c:	db06      	blt.n	8006c9c <_printf_float+0x1ec>
 8006c8e:	682b      	ldr	r3, [r5, #0]
 8006c90:	6129      	str	r1, [r5, #16]
 8006c92:	07db      	lsls	r3, r3, #31
 8006c94:	d5f1      	bpl.n	8006c7a <_printf_float+0x1ca>
 8006c96:	3101      	adds	r1, #1
 8006c98:	6129      	str	r1, [r5, #16]
 8006c9a:	e7ee      	b.n	8006c7a <_printf_float+0x1ca>
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	2900      	cmp	r1, #0
 8006ca0:	dce0      	bgt.n	8006c64 <_printf_float+0x1b4>
 8006ca2:	1892      	adds	r2, r2, r2
 8006ca4:	1a52      	subs	r2, r2, r1
 8006ca6:	e7dd      	b.n	8006c64 <_printf_float+0x1b4>
 8006ca8:	682a      	ldr	r2, [r5, #0]
 8006caa:	0553      	lsls	r3, r2, #21
 8006cac:	d408      	bmi.n	8006cc0 <_printf_float+0x210>
 8006cae:	692b      	ldr	r3, [r5, #16]
 8006cb0:	003a      	movs	r2, r7
 8006cb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006cb4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cb6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006cb8:	47a0      	blx	r4
 8006cba:	3001      	adds	r0, #1
 8006cbc:	d129      	bne.n	8006d12 <_printf_float+0x262>
 8006cbe:	e753      	b.n	8006b68 <_printf_float+0xb8>
 8006cc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cc2:	2b65      	cmp	r3, #101	@ 0x65
 8006cc4:	d800      	bhi.n	8006cc8 <_printf_float+0x218>
 8006cc6:	e0da      	b.n	8006e7e <_printf_float+0x3ce>
 8006cc8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006cca:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f7f9 fbba 	bl	8000448 <__aeabi_dcmpeq>
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	d033      	beq.n	8006d40 <_printf_float+0x290>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4a37      	ldr	r2, [pc, #220]	@ (8006db8 <_printf_float+0x308>)
 8006cdc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006cde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ce0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006ce2:	47a0      	blx	r4
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d100      	bne.n	8006cea <_printf_float+0x23a>
 8006ce8:	e73e      	b.n	8006b68 <_printf_float+0xb8>
 8006cea:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006cec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006cee:	42b3      	cmp	r3, r6
 8006cf0:	db02      	blt.n	8006cf8 <_printf_float+0x248>
 8006cf2:	682b      	ldr	r3, [r5, #0]
 8006cf4:	07db      	lsls	r3, r3, #31
 8006cf6:	d50c      	bpl.n	8006d12 <_printf_float+0x262>
 8006cf8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006cfa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cfc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006cfe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d00:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d02:	47a0      	blx	r4
 8006d04:	2400      	movs	r4, #0
 8006d06:	3001      	adds	r0, #1
 8006d08:	d100      	bne.n	8006d0c <_printf_float+0x25c>
 8006d0a:	e72d      	b.n	8006b68 <_printf_float+0xb8>
 8006d0c:	1e73      	subs	r3, r6, #1
 8006d0e:	42a3      	cmp	r3, r4
 8006d10:	dc0a      	bgt.n	8006d28 <_printf_float+0x278>
 8006d12:	682b      	ldr	r3, [r5, #0]
 8006d14:	079b      	lsls	r3, r3, #30
 8006d16:	d500      	bpl.n	8006d1a <_printf_float+0x26a>
 8006d18:	e105      	b.n	8006f26 <_printf_float+0x476>
 8006d1a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006d1c:	68e8      	ldr	r0, [r5, #12]
 8006d1e:	4298      	cmp	r0, r3
 8006d20:	db00      	blt.n	8006d24 <_printf_float+0x274>
 8006d22:	e723      	b.n	8006b6c <_printf_float+0xbc>
 8006d24:	0018      	movs	r0, r3
 8006d26:	e721      	b.n	8006b6c <_printf_float+0xbc>
 8006d28:	002a      	movs	r2, r5
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d30:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006d32:	321a      	adds	r2, #26
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	d100      	bne.n	8006d3c <_printf_float+0x28c>
 8006d3a:	e715      	b.n	8006b68 <_printf_float+0xb8>
 8006d3c:	3401      	adds	r4, #1
 8006d3e:	e7e5      	b.n	8006d0c <_printf_float+0x25c>
 8006d40:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	dc3a      	bgt.n	8006dbc <_printf_float+0x30c>
 8006d46:	2301      	movs	r3, #1
 8006d48:	4a1b      	ldr	r2, [pc, #108]	@ (8006db8 <_printf_float+0x308>)
 8006d4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d4c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d4e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d50:	47a0      	blx	r4
 8006d52:	3001      	adds	r0, #1
 8006d54:	d100      	bne.n	8006d58 <_printf_float+0x2a8>
 8006d56:	e707      	b.n	8006b68 <_printf_float+0xb8>
 8006d58:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006d5a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d5c:	4333      	orrs	r3, r6
 8006d5e:	d102      	bne.n	8006d66 <_printf_float+0x2b6>
 8006d60:	682b      	ldr	r3, [r5, #0]
 8006d62:	07db      	lsls	r3, r3, #31
 8006d64:	d5d5      	bpl.n	8006d12 <_printf_float+0x262>
 8006d66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d6a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d6c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d6e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d70:	47a0      	blx	r4
 8006d72:	2300      	movs	r3, #0
 8006d74:	3001      	adds	r0, #1
 8006d76:	d100      	bne.n	8006d7a <_printf_float+0x2ca>
 8006d78:	e6f6      	b.n	8006b68 <_printf_float+0xb8>
 8006d7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d7e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006d80:	425b      	negs	r3, r3
 8006d82:	4293      	cmp	r3, r2
 8006d84:	dc01      	bgt.n	8006d8a <_printf_float+0x2da>
 8006d86:	0033      	movs	r3, r6
 8006d88:	e792      	b.n	8006cb0 <_printf_float+0x200>
 8006d8a:	002a      	movs	r2, r5
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d92:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006d94:	321a      	adds	r2, #26
 8006d96:	47a0      	blx	r4
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d100      	bne.n	8006d9e <_printf_float+0x2ee>
 8006d9c:	e6e4      	b.n	8006b68 <_printf_float+0xb8>
 8006d9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006da0:	3301      	adds	r3, #1
 8006da2:	e7ea      	b.n	8006d7a <_printf_float+0x2ca>
 8006da4:	7fefffff 	.word	0x7fefffff
 8006da8:	08012694 	.word	0x08012694
 8006dac:	08012698 	.word	0x08012698
 8006db0:	0801269c 	.word	0x0801269c
 8006db4:	080126a0 	.word	0x080126a0
 8006db8:	080126a4 	.word	0x080126a4
 8006dbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006dbe:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006dc0:	930c      	str	r3, [sp, #48]	@ 0x30
 8006dc2:	429e      	cmp	r6, r3
 8006dc4:	dd00      	ble.n	8006dc8 <_printf_float+0x318>
 8006dc6:	001e      	movs	r6, r3
 8006dc8:	2e00      	cmp	r6, #0
 8006dca:	dc31      	bgt.n	8006e30 <_printf_float+0x380>
 8006dcc:	43f3      	mvns	r3, r6
 8006dce:	2400      	movs	r4, #0
 8006dd0:	17db      	asrs	r3, r3, #31
 8006dd2:	4033      	ands	r3, r6
 8006dd4:	930e      	str	r3, [sp, #56]	@ 0x38
 8006dd6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006dd8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dda:	1af3      	subs	r3, r6, r3
 8006ddc:	42a3      	cmp	r3, r4
 8006dde:	dc30      	bgt.n	8006e42 <_printf_float+0x392>
 8006de0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006de2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006de4:	429a      	cmp	r2, r3
 8006de6:	dc38      	bgt.n	8006e5a <_printf_float+0x3aa>
 8006de8:	682b      	ldr	r3, [r5, #0]
 8006dea:	07db      	lsls	r3, r3, #31
 8006dec:	d435      	bmi.n	8006e5a <_printf_float+0x3aa>
 8006dee:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006df0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006df2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006df4:	1b9b      	subs	r3, r3, r6
 8006df6:	1b14      	subs	r4, r2, r4
 8006df8:	429c      	cmp	r4, r3
 8006dfa:	dd00      	ble.n	8006dfe <_printf_float+0x34e>
 8006dfc:	001c      	movs	r4, r3
 8006dfe:	2c00      	cmp	r4, #0
 8006e00:	dc34      	bgt.n	8006e6c <_printf_float+0x3bc>
 8006e02:	43e3      	mvns	r3, r4
 8006e04:	2600      	movs	r6, #0
 8006e06:	17db      	asrs	r3, r3, #31
 8006e08:	401c      	ands	r4, r3
 8006e0a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e0c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	1b1b      	subs	r3, r3, r4
 8006e12:	42b3      	cmp	r3, r6
 8006e14:	dc00      	bgt.n	8006e18 <_printf_float+0x368>
 8006e16:	e77c      	b.n	8006d12 <_printf_float+0x262>
 8006e18:	002a      	movs	r2, r5
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e20:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006e22:	321a      	adds	r2, #26
 8006e24:	47b8      	blx	r7
 8006e26:	3001      	adds	r0, #1
 8006e28:	d100      	bne.n	8006e2c <_printf_float+0x37c>
 8006e2a:	e69d      	b.n	8006b68 <_printf_float+0xb8>
 8006e2c:	3601      	adds	r6, #1
 8006e2e:	e7ec      	b.n	8006e0a <_printf_float+0x35a>
 8006e30:	0033      	movs	r3, r6
 8006e32:	003a      	movs	r2, r7
 8006e34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e38:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e3a:	47a0      	blx	r4
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	d1c5      	bne.n	8006dcc <_printf_float+0x31c>
 8006e40:	e692      	b.n	8006b68 <_printf_float+0xb8>
 8006e42:	002a      	movs	r2, r5
 8006e44:	2301      	movs	r3, #1
 8006e46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e4a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e4c:	321a      	adds	r2, #26
 8006e4e:	47b0      	blx	r6
 8006e50:	3001      	adds	r0, #1
 8006e52:	d100      	bne.n	8006e56 <_printf_float+0x3a6>
 8006e54:	e688      	b.n	8006b68 <_printf_float+0xb8>
 8006e56:	3401      	adds	r4, #1
 8006e58:	e7bd      	b.n	8006dd6 <_printf_float+0x326>
 8006e5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e60:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e62:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e64:	47a0      	blx	r4
 8006e66:	3001      	adds	r0, #1
 8006e68:	d1c1      	bne.n	8006dee <_printf_float+0x33e>
 8006e6a:	e67d      	b.n	8006b68 <_printf_float+0xb8>
 8006e6c:	19ba      	adds	r2, r7, r6
 8006e6e:	0023      	movs	r3, r4
 8006e70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e74:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e76:	47b0      	blx	r6
 8006e78:	3001      	adds	r0, #1
 8006e7a:	d1c2      	bne.n	8006e02 <_printf_float+0x352>
 8006e7c:	e674      	b.n	8006b68 <_printf_float+0xb8>
 8006e7e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e80:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	dc02      	bgt.n	8006e8c <_printf_float+0x3dc>
 8006e86:	2301      	movs	r3, #1
 8006e88:	421a      	tst	r2, r3
 8006e8a:	d039      	beq.n	8006f00 <_printf_float+0x450>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	003a      	movs	r2, r7
 8006e90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e94:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006e96:	47b0      	blx	r6
 8006e98:	3001      	adds	r0, #1
 8006e9a:	d100      	bne.n	8006e9e <_printf_float+0x3ee>
 8006e9c:	e664      	b.n	8006b68 <_printf_float+0xb8>
 8006e9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ea0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006ea2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ea4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ea6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006ea8:	47b0      	blx	r6
 8006eaa:	3001      	adds	r0, #1
 8006eac:	d100      	bne.n	8006eb0 <_printf_float+0x400>
 8006eae:	e65b      	b.n	8006b68 <_printf_float+0xb8>
 8006eb0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006eb2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006eb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f7f9 fac3 	bl	8000448 <__aeabi_dcmpeq>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	d11a      	bne.n	8006efc <_printf_float+0x44c>
 8006ec6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ec8:	1c7a      	adds	r2, r7, #1
 8006eca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ecc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ece:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006ed0:	47b0      	blx	r6
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	d10e      	bne.n	8006ef4 <_printf_float+0x444>
 8006ed6:	e647      	b.n	8006b68 <_printf_float+0xb8>
 8006ed8:	002a      	movs	r2, r5
 8006eda:	2301      	movs	r3, #1
 8006edc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ee0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006ee2:	321a      	adds	r2, #26
 8006ee4:	47b8      	blx	r7
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d100      	bne.n	8006eec <_printf_float+0x43c>
 8006eea:	e63d      	b.n	8006b68 <_printf_float+0xb8>
 8006eec:	3601      	adds	r6, #1
 8006eee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ef0:	429e      	cmp	r6, r3
 8006ef2:	dbf1      	blt.n	8006ed8 <_printf_float+0x428>
 8006ef4:	002a      	movs	r2, r5
 8006ef6:	0023      	movs	r3, r4
 8006ef8:	3250      	adds	r2, #80	@ 0x50
 8006efa:	e6da      	b.n	8006cb2 <_printf_float+0x202>
 8006efc:	2600      	movs	r6, #0
 8006efe:	e7f6      	b.n	8006eee <_printf_float+0x43e>
 8006f00:	003a      	movs	r2, r7
 8006f02:	e7e2      	b.n	8006eca <_printf_float+0x41a>
 8006f04:	002a      	movs	r2, r5
 8006f06:	2301      	movs	r3, #1
 8006f08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f0c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f0e:	3219      	adds	r2, #25
 8006f10:	47b0      	blx	r6
 8006f12:	3001      	adds	r0, #1
 8006f14:	d100      	bne.n	8006f18 <_printf_float+0x468>
 8006f16:	e627      	b.n	8006b68 <_printf_float+0xb8>
 8006f18:	3401      	adds	r4, #1
 8006f1a:	68eb      	ldr	r3, [r5, #12]
 8006f1c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006f1e:	1a9b      	subs	r3, r3, r2
 8006f20:	42a3      	cmp	r3, r4
 8006f22:	dcef      	bgt.n	8006f04 <_printf_float+0x454>
 8006f24:	e6f9      	b.n	8006d1a <_printf_float+0x26a>
 8006f26:	2400      	movs	r4, #0
 8006f28:	e7f7      	b.n	8006f1a <_printf_float+0x46a>
 8006f2a:	46c0      	nop			@ (mov r8, r8)

08006f2c <_printf_common>:
 8006f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f2e:	0016      	movs	r6, r2
 8006f30:	9301      	str	r3, [sp, #4]
 8006f32:	688a      	ldr	r2, [r1, #8]
 8006f34:	690b      	ldr	r3, [r1, #16]
 8006f36:	000c      	movs	r4, r1
 8006f38:	9000      	str	r0, [sp, #0]
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	da00      	bge.n	8006f40 <_printf_common+0x14>
 8006f3e:	0013      	movs	r3, r2
 8006f40:	0022      	movs	r2, r4
 8006f42:	6033      	str	r3, [r6, #0]
 8006f44:	3243      	adds	r2, #67	@ 0x43
 8006f46:	7812      	ldrb	r2, [r2, #0]
 8006f48:	2a00      	cmp	r2, #0
 8006f4a:	d001      	beq.n	8006f50 <_printf_common+0x24>
 8006f4c:	3301      	adds	r3, #1
 8006f4e:	6033      	str	r3, [r6, #0]
 8006f50:	6823      	ldr	r3, [r4, #0]
 8006f52:	069b      	lsls	r3, r3, #26
 8006f54:	d502      	bpl.n	8006f5c <_printf_common+0x30>
 8006f56:	6833      	ldr	r3, [r6, #0]
 8006f58:	3302      	adds	r3, #2
 8006f5a:	6033      	str	r3, [r6, #0]
 8006f5c:	6822      	ldr	r2, [r4, #0]
 8006f5e:	2306      	movs	r3, #6
 8006f60:	0015      	movs	r5, r2
 8006f62:	401d      	ands	r5, r3
 8006f64:	421a      	tst	r2, r3
 8006f66:	d027      	beq.n	8006fb8 <_printf_common+0x8c>
 8006f68:	0023      	movs	r3, r4
 8006f6a:	3343      	adds	r3, #67	@ 0x43
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	1e5a      	subs	r2, r3, #1
 8006f70:	4193      	sbcs	r3, r2
 8006f72:	6822      	ldr	r2, [r4, #0]
 8006f74:	0692      	lsls	r2, r2, #26
 8006f76:	d430      	bmi.n	8006fda <_printf_common+0xae>
 8006f78:	0022      	movs	r2, r4
 8006f7a:	9901      	ldr	r1, [sp, #4]
 8006f7c:	9800      	ldr	r0, [sp, #0]
 8006f7e:	9d08      	ldr	r5, [sp, #32]
 8006f80:	3243      	adds	r2, #67	@ 0x43
 8006f82:	47a8      	blx	r5
 8006f84:	3001      	adds	r0, #1
 8006f86:	d025      	beq.n	8006fd4 <_printf_common+0xa8>
 8006f88:	2206      	movs	r2, #6
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	2500      	movs	r5, #0
 8006f8e:	4013      	ands	r3, r2
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d105      	bne.n	8006fa0 <_printf_common+0x74>
 8006f94:	6833      	ldr	r3, [r6, #0]
 8006f96:	68e5      	ldr	r5, [r4, #12]
 8006f98:	1aed      	subs	r5, r5, r3
 8006f9a:	43eb      	mvns	r3, r5
 8006f9c:	17db      	asrs	r3, r3, #31
 8006f9e:	401d      	ands	r5, r3
 8006fa0:	68a3      	ldr	r3, [r4, #8]
 8006fa2:	6922      	ldr	r2, [r4, #16]
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	dd01      	ble.n	8006fac <_printf_common+0x80>
 8006fa8:	1a9b      	subs	r3, r3, r2
 8006faa:	18ed      	adds	r5, r5, r3
 8006fac:	2600      	movs	r6, #0
 8006fae:	42b5      	cmp	r5, r6
 8006fb0:	d120      	bne.n	8006ff4 <_printf_common+0xc8>
 8006fb2:	2000      	movs	r0, #0
 8006fb4:	e010      	b.n	8006fd8 <_printf_common+0xac>
 8006fb6:	3501      	adds	r5, #1
 8006fb8:	68e3      	ldr	r3, [r4, #12]
 8006fba:	6832      	ldr	r2, [r6, #0]
 8006fbc:	1a9b      	subs	r3, r3, r2
 8006fbe:	42ab      	cmp	r3, r5
 8006fc0:	ddd2      	ble.n	8006f68 <_printf_common+0x3c>
 8006fc2:	0022      	movs	r2, r4
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	9901      	ldr	r1, [sp, #4]
 8006fc8:	9800      	ldr	r0, [sp, #0]
 8006fca:	9f08      	ldr	r7, [sp, #32]
 8006fcc:	3219      	adds	r2, #25
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d1f0      	bne.n	8006fb6 <_printf_common+0x8a>
 8006fd4:	2001      	movs	r0, #1
 8006fd6:	4240      	negs	r0, r0
 8006fd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006fda:	2030      	movs	r0, #48	@ 0x30
 8006fdc:	18e1      	adds	r1, r4, r3
 8006fde:	3143      	adds	r1, #67	@ 0x43
 8006fe0:	7008      	strb	r0, [r1, #0]
 8006fe2:	0021      	movs	r1, r4
 8006fe4:	1c5a      	adds	r2, r3, #1
 8006fe6:	3145      	adds	r1, #69	@ 0x45
 8006fe8:	7809      	ldrb	r1, [r1, #0]
 8006fea:	18a2      	adds	r2, r4, r2
 8006fec:	3243      	adds	r2, #67	@ 0x43
 8006fee:	3302      	adds	r3, #2
 8006ff0:	7011      	strb	r1, [r2, #0]
 8006ff2:	e7c1      	b.n	8006f78 <_printf_common+0x4c>
 8006ff4:	0022      	movs	r2, r4
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	9901      	ldr	r1, [sp, #4]
 8006ffa:	9800      	ldr	r0, [sp, #0]
 8006ffc:	9f08      	ldr	r7, [sp, #32]
 8006ffe:	321a      	adds	r2, #26
 8007000:	47b8      	blx	r7
 8007002:	3001      	adds	r0, #1
 8007004:	d0e6      	beq.n	8006fd4 <_printf_common+0xa8>
 8007006:	3601      	adds	r6, #1
 8007008:	e7d1      	b.n	8006fae <_printf_common+0x82>
	...

0800700c <_printf_i>:
 800700c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800700e:	b08b      	sub	sp, #44	@ 0x2c
 8007010:	9206      	str	r2, [sp, #24]
 8007012:	000a      	movs	r2, r1
 8007014:	3243      	adds	r2, #67	@ 0x43
 8007016:	9307      	str	r3, [sp, #28]
 8007018:	9005      	str	r0, [sp, #20]
 800701a:	9203      	str	r2, [sp, #12]
 800701c:	7e0a      	ldrb	r2, [r1, #24]
 800701e:	000c      	movs	r4, r1
 8007020:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007022:	2a78      	cmp	r2, #120	@ 0x78
 8007024:	d809      	bhi.n	800703a <_printf_i+0x2e>
 8007026:	2a62      	cmp	r2, #98	@ 0x62
 8007028:	d80b      	bhi.n	8007042 <_printf_i+0x36>
 800702a:	2a00      	cmp	r2, #0
 800702c:	d100      	bne.n	8007030 <_printf_i+0x24>
 800702e:	e0bc      	b.n	80071aa <_printf_i+0x19e>
 8007030:	497b      	ldr	r1, [pc, #492]	@ (8007220 <_printf_i+0x214>)
 8007032:	9104      	str	r1, [sp, #16]
 8007034:	2a58      	cmp	r2, #88	@ 0x58
 8007036:	d100      	bne.n	800703a <_printf_i+0x2e>
 8007038:	e090      	b.n	800715c <_printf_i+0x150>
 800703a:	0025      	movs	r5, r4
 800703c:	3542      	adds	r5, #66	@ 0x42
 800703e:	702a      	strb	r2, [r5, #0]
 8007040:	e022      	b.n	8007088 <_printf_i+0x7c>
 8007042:	0010      	movs	r0, r2
 8007044:	3863      	subs	r0, #99	@ 0x63
 8007046:	2815      	cmp	r0, #21
 8007048:	d8f7      	bhi.n	800703a <_printf_i+0x2e>
 800704a:	f7f9 f86d 	bl	8000128 <__gnu_thumb1_case_shi>
 800704e:	0016      	.short	0x0016
 8007050:	fff6001f 	.word	0xfff6001f
 8007054:	fff6fff6 	.word	0xfff6fff6
 8007058:	001ffff6 	.word	0x001ffff6
 800705c:	fff6fff6 	.word	0xfff6fff6
 8007060:	fff6fff6 	.word	0xfff6fff6
 8007064:	003600a1 	.word	0x003600a1
 8007068:	fff60080 	.word	0xfff60080
 800706c:	00b2fff6 	.word	0x00b2fff6
 8007070:	0036fff6 	.word	0x0036fff6
 8007074:	fff6fff6 	.word	0xfff6fff6
 8007078:	0084      	.short	0x0084
 800707a:	0025      	movs	r5, r4
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	3542      	adds	r5, #66	@ 0x42
 8007080:	1d11      	adds	r1, r2, #4
 8007082:	6019      	str	r1, [r3, #0]
 8007084:	6813      	ldr	r3, [r2, #0]
 8007086:	702b      	strb	r3, [r5, #0]
 8007088:	2301      	movs	r3, #1
 800708a:	e0a0      	b.n	80071ce <_printf_i+0x1c2>
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	6809      	ldr	r1, [r1, #0]
 8007090:	1d02      	adds	r2, r0, #4
 8007092:	060d      	lsls	r5, r1, #24
 8007094:	d50b      	bpl.n	80070ae <_printf_i+0xa2>
 8007096:	6806      	ldr	r6, [r0, #0]
 8007098:	601a      	str	r2, [r3, #0]
 800709a:	2e00      	cmp	r6, #0
 800709c:	da03      	bge.n	80070a6 <_printf_i+0x9a>
 800709e:	232d      	movs	r3, #45	@ 0x2d
 80070a0:	9a03      	ldr	r2, [sp, #12]
 80070a2:	4276      	negs	r6, r6
 80070a4:	7013      	strb	r3, [r2, #0]
 80070a6:	4b5e      	ldr	r3, [pc, #376]	@ (8007220 <_printf_i+0x214>)
 80070a8:	270a      	movs	r7, #10
 80070aa:	9304      	str	r3, [sp, #16]
 80070ac:	e018      	b.n	80070e0 <_printf_i+0xd4>
 80070ae:	6806      	ldr	r6, [r0, #0]
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	0649      	lsls	r1, r1, #25
 80070b4:	d5f1      	bpl.n	800709a <_printf_i+0x8e>
 80070b6:	b236      	sxth	r6, r6
 80070b8:	e7ef      	b.n	800709a <_printf_i+0x8e>
 80070ba:	6808      	ldr	r0, [r1, #0]
 80070bc:	6819      	ldr	r1, [r3, #0]
 80070be:	c940      	ldmia	r1!, {r6}
 80070c0:	0605      	lsls	r5, r0, #24
 80070c2:	d402      	bmi.n	80070ca <_printf_i+0xbe>
 80070c4:	0640      	lsls	r0, r0, #25
 80070c6:	d500      	bpl.n	80070ca <_printf_i+0xbe>
 80070c8:	b2b6      	uxth	r6, r6
 80070ca:	6019      	str	r1, [r3, #0]
 80070cc:	4b54      	ldr	r3, [pc, #336]	@ (8007220 <_printf_i+0x214>)
 80070ce:	270a      	movs	r7, #10
 80070d0:	9304      	str	r3, [sp, #16]
 80070d2:	2a6f      	cmp	r2, #111	@ 0x6f
 80070d4:	d100      	bne.n	80070d8 <_printf_i+0xcc>
 80070d6:	3f02      	subs	r7, #2
 80070d8:	0023      	movs	r3, r4
 80070da:	2200      	movs	r2, #0
 80070dc:	3343      	adds	r3, #67	@ 0x43
 80070de:	701a      	strb	r2, [r3, #0]
 80070e0:	6863      	ldr	r3, [r4, #4]
 80070e2:	60a3      	str	r3, [r4, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	db03      	blt.n	80070f0 <_printf_i+0xe4>
 80070e8:	2104      	movs	r1, #4
 80070ea:	6822      	ldr	r2, [r4, #0]
 80070ec:	438a      	bics	r2, r1
 80070ee:	6022      	str	r2, [r4, #0]
 80070f0:	2e00      	cmp	r6, #0
 80070f2:	d102      	bne.n	80070fa <_printf_i+0xee>
 80070f4:	9d03      	ldr	r5, [sp, #12]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00c      	beq.n	8007114 <_printf_i+0x108>
 80070fa:	9d03      	ldr	r5, [sp, #12]
 80070fc:	0030      	movs	r0, r6
 80070fe:	0039      	movs	r1, r7
 8007100:	f7f9 f8a2 	bl	8000248 <__aeabi_uidivmod>
 8007104:	9b04      	ldr	r3, [sp, #16]
 8007106:	3d01      	subs	r5, #1
 8007108:	5c5b      	ldrb	r3, [r3, r1]
 800710a:	702b      	strb	r3, [r5, #0]
 800710c:	0033      	movs	r3, r6
 800710e:	0006      	movs	r6, r0
 8007110:	429f      	cmp	r7, r3
 8007112:	d9f3      	bls.n	80070fc <_printf_i+0xf0>
 8007114:	2f08      	cmp	r7, #8
 8007116:	d109      	bne.n	800712c <_printf_i+0x120>
 8007118:	6823      	ldr	r3, [r4, #0]
 800711a:	07db      	lsls	r3, r3, #31
 800711c:	d506      	bpl.n	800712c <_printf_i+0x120>
 800711e:	6862      	ldr	r2, [r4, #4]
 8007120:	6923      	ldr	r3, [r4, #16]
 8007122:	429a      	cmp	r2, r3
 8007124:	dc02      	bgt.n	800712c <_printf_i+0x120>
 8007126:	2330      	movs	r3, #48	@ 0x30
 8007128:	3d01      	subs	r5, #1
 800712a:	702b      	strb	r3, [r5, #0]
 800712c:	9b03      	ldr	r3, [sp, #12]
 800712e:	1b5b      	subs	r3, r3, r5
 8007130:	6123      	str	r3, [r4, #16]
 8007132:	9b07      	ldr	r3, [sp, #28]
 8007134:	0021      	movs	r1, r4
 8007136:	9300      	str	r3, [sp, #0]
 8007138:	9805      	ldr	r0, [sp, #20]
 800713a:	9b06      	ldr	r3, [sp, #24]
 800713c:	aa09      	add	r2, sp, #36	@ 0x24
 800713e:	f7ff fef5 	bl	8006f2c <_printf_common>
 8007142:	3001      	adds	r0, #1
 8007144:	d148      	bne.n	80071d8 <_printf_i+0x1cc>
 8007146:	2001      	movs	r0, #1
 8007148:	4240      	negs	r0, r0
 800714a:	b00b      	add	sp, #44	@ 0x2c
 800714c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800714e:	2220      	movs	r2, #32
 8007150:	6809      	ldr	r1, [r1, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	6022      	str	r2, [r4, #0]
 8007156:	2278      	movs	r2, #120	@ 0x78
 8007158:	4932      	ldr	r1, [pc, #200]	@ (8007224 <_printf_i+0x218>)
 800715a:	9104      	str	r1, [sp, #16]
 800715c:	0021      	movs	r1, r4
 800715e:	3145      	adds	r1, #69	@ 0x45
 8007160:	700a      	strb	r2, [r1, #0]
 8007162:	6819      	ldr	r1, [r3, #0]
 8007164:	6822      	ldr	r2, [r4, #0]
 8007166:	c940      	ldmia	r1!, {r6}
 8007168:	0610      	lsls	r0, r2, #24
 800716a:	d402      	bmi.n	8007172 <_printf_i+0x166>
 800716c:	0650      	lsls	r0, r2, #25
 800716e:	d500      	bpl.n	8007172 <_printf_i+0x166>
 8007170:	b2b6      	uxth	r6, r6
 8007172:	6019      	str	r1, [r3, #0]
 8007174:	07d3      	lsls	r3, r2, #31
 8007176:	d502      	bpl.n	800717e <_printf_i+0x172>
 8007178:	2320      	movs	r3, #32
 800717a:	4313      	orrs	r3, r2
 800717c:	6023      	str	r3, [r4, #0]
 800717e:	2e00      	cmp	r6, #0
 8007180:	d001      	beq.n	8007186 <_printf_i+0x17a>
 8007182:	2710      	movs	r7, #16
 8007184:	e7a8      	b.n	80070d8 <_printf_i+0xcc>
 8007186:	2220      	movs	r2, #32
 8007188:	6823      	ldr	r3, [r4, #0]
 800718a:	4393      	bics	r3, r2
 800718c:	6023      	str	r3, [r4, #0]
 800718e:	e7f8      	b.n	8007182 <_printf_i+0x176>
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	680d      	ldr	r5, [r1, #0]
 8007194:	1d10      	adds	r0, r2, #4
 8007196:	6949      	ldr	r1, [r1, #20]
 8007198:	6018      	str	r0, [r3, #0]
 800719a:	6813      	ldr	r3, [r2, #0]
 800719c:	062e      	lsls	r6, r5, #24
 800719e:	d501      	bpl.n	80071a4 <_printf_i+0x198>
 80071a0:	6019      	str	r1, [r3, #0]
 80071a2:	e002      	b.n	80071aa <_printf_i+0x19e>
 80071a4:	066d      	lsls	r5, r5, #25
 80071a6:	d5fb      	bpl.n	80071a0 <_printf_i+0x194>
 80071a8:	8019      	strh	r1, [r3, #0]
 80071aa:	2300      	movs	r3, #0
 80071ac:	9d03      	ldr	r5, [sp, #12]
 80071ae:	6123      	str	r3, [r4, #16]
 80071b0:	e7bf      	b.n	8007132 <_printf_i+0x126>
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	1d11      	adds	r1, r2, #4
 80071b6:	6019      	str	r1, [r3, #0]
 80071b8:	6815      	ldr	r5, [r2, #0]
 80071ba:	2100      	movs	r1, #0
 80071bc:	0028      	movs	r0, r5
 80071be:	6862      	ldr	r2, [r4, #4]
 80071c0:	f000 f9d9 	bl	8007576 <memchr>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	d001      	beq.n	80071cc <_printf_i+0x1c0>
 80071c8:	1b40      	subs	r0, r0, r5
 80071ca:	6060      	str	r0, [r4, #4]
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	6123      	str	r3, [r4, #16]
 80071d0:	2300      	movs	r3, #0
 80071d2:	9a03      	ldr	r2, [sp, #12]
 80071d4:	7013      	strb	r3, [r2, #0]
 80071d6:	e7ac      	b.n	8007132 <_printf_i+0x126>
 80071d8:	002a      	movs	r2, r5
 80071da:	6923      	ldr	r3, [r4, #16]
 80071dc:	9906      	ldr	r1, [sp, #24]
 80071de:	9805      	ldr	r0, [sp, #20]
 80071e0:	9d07      	ldr	r5, [sp, #28]
 80071e2:	47a8      	blx	r5
 80071e4:	3001      	adds	r0, #1
 80071e6:	d0ae      	beq.n	8007146 <_printf_i+0x13a>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	079b      	lsls	r3, r3, #30
 80071ec:	d415      	bmi.n	800721a <_printf_i+0x20e>
 80071ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071f0:	68e0      	ldr	r0, [r4, #12]
 80071f2:	4298      	cmp	r0, r3
 80071f4:	daa9      	bge.n	800714a <_printf_i+0x13e>
 80071f6:	0018      	movs	r0, r3
 80071f8:	e7a7      	b.n	800714a <_printf_i+0x13e>
 80071fa:	0022      	movs	r2, r4
 80071fc:	2301      	movs	r3, #1
 80071fe:	9906      	ldr	r1, [sp, #24]
 8007200:	9805      	ldr	r0, [sp, #20]
 8007202:	9e07      	ldr	r6, [sp, #28]
 8007204:	3219      	adds	r2, #25
 8007206:	47b0      	blx	r6
 8007208:	3001      	adds	r0, #1
 800720a:	d09c      	beq.n	8007146 <_printf_i+0x13a>
 800720c:	3501      	adds	r5, #1
 800720e:	68e3      	ldr	r3, [r4, #12]
 8007210:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007212:	1a9b      	subs	r3, r3, r2
 8007214:	42ab      	cmp	r3, r5
 8007216:	dcf0      	bgt.n	80071fa <_printf_i+0x1ee>
 8007218:	e7e9      	b.n	80071ee <_printf_i+0x1e2>
 800721a:	2500      	movs	r5, #0
 800721c:	e7f7      	b.n	800720e <_printf_i+0x202>
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	080126a6 	.word	0x080126a6
 8007224:	080126b7 	.word	0x080126b7

08007228 <std>:
 8007228:	2300      	movs	r3, #0
 800722a:	b510      	push	{r4, lr}
 800722c:	0004      	movs	r4, r0
 800722e:	6003      	str	r3, [r0, #0]
 8007230:	6043      	str	r3, [r0, #4]
 8007232:	6083      	str	r3, [r0, #8]
 8007234:	8181      	strh	r1, [r0, #12]
 8007236:	6643      	str	r3, [r0, #100]	@ 0x64
 8007238:	81c2      	strh	r2, [r0, #14]
 800723a:	6103      	str	r3, [r0, #16]
 800723c:	6143      	str	r3, [r0, #20]
 800723e:	6183      	str	r3, [r0, #24]
 8007240:	0019      	movs	r1, r3
 8007242:	2208      	movs	r2, #8
 8007244:	305c      	adds	r0, #92	@ 0x5c
 8007246:	f000 f90f 	bl	8007468 <memset>
 800724a:	4b0b      	ldr	r3, [pc, #44]	@ (8007278 <std+0x50>)
 800724c:	6224      	str	r4, [r4, #32]
 800724e:	6263      	str	r3, [r4, #36]	@ 0x24
 8007250:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <std+0x54>)
 8007252:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007254:	4b0a      	ldr	r3, [pc, #40]	@ (8007280 <std+0x58>)
 8007256:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007258:	4b0a      	ldr	r3, [pc, #40]	@ (8007284 <std+0x5c>)
 800725a:	6323      	str	r3, [r4, #48]	@ 0x30
 800725c:	4b0a      	ldr	r3, [pc, #40]	@ (8007288 <std+0x60>)
 800725e:	429c      	cmp	r4, r3
 8007260:	d005      	beq.n	800726e <std+0x46>
 8007262:	4b0a      	ldr	r3, [pc, #40]	@ (800728c <std+0x64>)
 8007264:	429c      	cmp	r4, r3
 8007266:	d002      	beq.n	800726e <std+0x46>
 8007268:	4b09      	ldr	r3, [pc, #36]	@ (8007290 <std+0x68>)
 800726a:	429c      	cmp	r4, r3
 800726c:	d103      	bne.n	8007276 <std+0x4e>
 800726e:	0020      	movs	r0, r4
 8007270:	3058      	adds	r0, #88	@ 0x58
 8007272:	f000 f97d 	bl	8007570 <__retarget_lock_init_recursive>
 8007276:	bd10      	pop	{r4, pc}
 8007278:	080073d1 	.word	0x080073d1
 800727c:	080073f9 	.word	0x080073f9
 8007280:	08007431 	.word	0x08007431
 8007284:	0800745d 	.word	0x0800745d
 8007288:	200052a8 	.word	0x200052a8
 800728c:	20005310 	.word	0x20005310
 8007290:	20005378 	.word	0x20005378

08007294 <stdio_exit_handler>:
 8007294:	b510      	push	{r4, lr}
 8007296:	4a03      	ldr	r2, [pc, #12]	@ (80072a4 <stdio_exit_handler+0x10>)
 8007298:	4903      	ldr	r1, [pc, #12]	@ (80072a8 <stdio_exit_handler+0x14>)
 800729a:	4804      	ldr	r0, [pc, #16]	@ (80072ac <stdio_exit_handler+0x18>)
 800729c:	f000 f86c 	bl	8007378 <_fwalk_sglue>
 80072a0:	bd10      	pop	{r4, pc}
 80072a2:	46c0      	nop			@ (mov r8, r8)
 80072a4:	2000000c 	.word	0x2000000c
 80072a8:	08008f79 	.word	0x08008f79
 80072ac:	2000001c 	.word	0x2000001c

080072b0 <cleanup_stdio>:
 80072b0:	6841      	ldr	r1, [r0, #4]
 80072b2:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <cleanup_stdio+0x30>)
 80072b4:	b510      	push	{r4, lr}
 80072b6:	0004      	movs	r4, r0
 80072b8:	4299      	cmp	r1, r3
 80072ba:	d001      	beq.n	80072c0 <cleanup_stdio+0x10>
 80072bc:	f001 fe5c 	bl	8008f78 <_fflush_r>
 80072c0:	68a1      	ldr	r1, [r4, #8]
 80072c2:	4b08      	ldr	r3, [pc, #32]	@ (80072e4 <cleanup_stdio+0x34>)
 80072c4:	4299      	cmp	r1, r3
 80072c6:	d002      	beq.n	80072ce <cleanup_stdio+0x1e>
 80072c8:	0020      	movs	r0, r4
 80072ca:	f001 fe55 	bl	8008f78 <_fflush_r>
 80072ce:	68e1      	ldr	r1, [r4, #12]
 80072d0:	4b05      	ldr	r3, [pc, #20]	@ (80072e8 <cleanup_stdio+0x38>)
 80072d2:	4299      	cmp	r1, r3
 80072d4:	d002      	beq.n	80072dc <cleanup_stdio+0x2c>
 80072d6:	0020      	movs	r0, r4
 80072d8:	f001 fe4e 	bl	8008f78 <_fflush_r>
 80072dc:	bd10      	pop	{r4, pc}
 80072de:	46c0      	nop			@ (mov r8, r8)
 80072e0:	200052a8 	.word	0x200052a8
 80072e4:	20005310 	.word	0x20005310
 80072e8:	20005378 	.word	0x20005378

080072ec <global_stdio_init.part.0>:
 80072ec:	b510      	push	{r4, lr}
 80072ee:	4b09      	ldr	r3, [pc, #36]	@ (8007314 <global_stdio_init.part.0+0x28>)
 80072f0:	4a09      	ldr	r2, [pc, #36]	@ (8007318 <global_stdio_init.part.0+0x2c>)
 80072f2:	2104      	movs	r1, #4
 80072f4:	601a      	str	r2, [r3, #0]
 80072f6:	4809      	ldr	r0, [pc, #36]	@ (800731c <global_stdio_init.part.0+0x30>)
 80072f8:	2200      	movs	r2, #0
 80072fa:	f7ff ff95 	bl	8007228 <std>
 80072fe:	2201      	movs	r2, #1
 8007300:	2109      	movs	r1, #9
 8007302:	4807      	ldr	r0, [pc, #28]	@ (8007320 <global_stdio_init.part.0+0x34>)
 8007304:	f7ff ff90 	bl	8007228 <std>
 8007308:	2202      	movs	r2, #2
 800730a:	2112      	movs	r1, #18
 800730c:	4805      	ldr	r0, [pc, #20]	@ (8007324 <global_stdio_init.part.0+0x38>)
 800730e:	f7ff ff8b 	bl	8007228 <std>
 8007312:	bd10      	pop	{r4, pc}
 8007314:	200053e0 	.word	0x200053e0
 8007318:	08007295 	.word	0x08007295
 800731c:	200052a8 	.word	0x200052a8
 8007320:	20005310 	.word	0x20005310
 8007324:	20005378 	.word	0x20005378

08007328 <__sfp_lock_acquire>:
 8007328:	b510      	push	{r4, lr}
 800732a:	4802      	ldr	r0, [pc, #8]	@ (8007334 <__sfp_lock_acquire+0xc>)
 800732c:	f000 f921 	bl	8007572 <__retarget_lock_acquire_recursive>
 8007330:	bd10      	pop	{r4, pc}
 8007332:	46c0      	nop			@ (mov r8, r8)
 8007334:	200053e9 	.word	0x200053e9

08007338 <__sfp_lock_release>:
 8007338:	b510      	push	{r4, lr}
 800733a:	4802      	ldr	r0, [pc, #8]	@ (8007344 <__sfp_lock_release+0xc>)
 800733c:	f000 f91a 	bl	8007574 <__retarget_lock_release_recursive>
 8007340:	bd10      	pop	{r4, pc}
 8007342:	46c0      	nop			@ (mov r8, r8)
 8007344:	200053e9 	.word	0x200053e9

08007348 <__sinit>:
 8007348:	b510      	push	{r4, lr}
 800734a:	0004      	movs	r4, r0
 800734c:	f7ff ffec 	bl	8007328 <__sfp_lock_acquire>
 8007350:	6a23      	ldr	r3, [r4, #32]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <__sinit+0x14>
 8007356:	f7ff ffef 	bl	8007338 <__sfp_lock_release>
 800735a:	bd10      	pop	{r4, pc}
 800735c:	4b04      	ldr	r3, [pc, #16]	@ (8007370 <__sinit+0x28>)
 800735e:	6223      	str	r3, [r4, #32]
 8007360:	4b04      	ldr	r3, [pc, #16]	@ (8007374 <__sinit+0x2c>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d1f6      	bne.n	8007356 <__sinit+0xe>
 8007368:	f7ff ffc0 	bl	80072ec <global_stdio_init.part.0>
 800736c:	e7f3      	b.n	8007356 <__sinit+0xe>
 800736e:	46c0      	nop			@ (mov r8, r8)
 8007370:	080072b1 	.word	0x080072b1
 8007374:	200053e0 	.word	0x200053e0

08007378 <_fwalk_sglue>:
 8007378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800737a:	0014      	movs	r4, r2
 800737c:	2600      	movs	r6, #0
 800737e:	9000      	str	r0, [sp, #0]
 8007380:	9101      	str	r1, [sp, #4]
 8007382:	68a5      	ldr	r5, [r4, #8]
 8007384:	6867      	ldr	r7, [r4, #4]
 8007386:	3f01      	subs	r7, #1
 8007388:	d504      	bpl.n	8007394 <_fwalk_sglue+0x1c>
 800738a:	6824      	ldr	r4, [r4, #0]
 800738c:	2c00      	cmp	r4, #0
 800738e:	d1f8      	bne.n	8007382 <_fwalk_sglue+0xa>
 8007390:	0030      	movs	r0, r6
 8007392:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007394:	89ab      	ldrh	r3, [r5, #12]
 8007396:	2b01      	cmp	r3, #1
 8007398:	d908      	bls.n	80073ac <_fwalk_sglue+0x34>
 800739a:	220e      	movs	r2, #14
 800739c:	5eab      	ldrsh	r3, [r5, r2]
 800739e:	3301      	adds	r3, #1
 80073a0:	d004      	beq.n	80073ac <_fwalk_sglue+0x34>
 80073a2:	0029      	movs	r1, r5
 80073a4:	9800      	ldr	r0, [sp, #0]
 80073a6:	9b01      	ldr	r3, [sp, #4]
 80073a8:	4798      	blx	r3
 80073aa:	4306      	orrs	r6, r0
 80073ac:	3568      	adds	r5, #104	@ 0x68
 80073ae:	e7ea      	b.n	8007386 <_fwalk_sglue+0xe>

080073b0 <iprintf>:
 80073b0:	b40f      	push	{r0, r1, r2, r3}
 80073b2:	b507      	push	{r0, r1, r2, lr}
 80073b4:	4905      	ldr	r1, [pc, #20]	@ (80073cc <iprintf+0x1c>)
 80073b6:	ab04      	add	r3, sp, #16
 80073b8:	6808      	ldr	r0, [r1, #0]
 80073ba:	cb04      	ldmia	r3!, {r2}
 80073bc:	6881      	ldr	r1, [r0, #8]
 80073be:	9301      	str	r3, [sp, #4]
 80073c0:	f001 fc38 	bl	8008c34 <_vfiprintf_r>
 80073c4:	b003      	add	sp, #12
 80073c6:	bc08      	pop	{r3}
 80073c8:	b004      	add	sp, #16
 80073ca:	4718      	bx	r3
 80073cc:	20000018 	.word	0x20000018

080073d0 <__sread>:
 80073d0:	b570      	push	{r4, r5, r6, lr}
 80073d2:	000c      	movs	r4, r1
 80073d4:	250e      	movs	r5, #14
 80073d6:	5f49      	ldrsh	r1, [r1, r5]
 80073d8:	f000 f878 	bl	80074cc <_read_r>
 80073dc:	2800      	cmp	r0, #0
 80073de:	db03      	blt.n	80073e8 <__sread+0x18>
 80073e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80073e2:	181b      	adds	r3, r3, r0
 80073e4:	6563      	str	r3, [r4, #84]	@ 0x54
 80073e6:	bd70      	pop	{r4, r5, r6, pc}
 80073e8:	89a3      	ldrh	r3, [r4, #12]
 80073ea:	4a02      	ldr	r2, [pc, #8]	@ (80073f4 <__sread+0x24>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	81a3      	strh	r3, [r4, #12]
 80073f0:	e7f9      	b.n	80073e6 <__sread+0x16>
 80073f2:	46c0      	nop			@ (mov r8, r8)
 80073f4:	ffffefff 	.word	0xffffefff

080073f8 <__swrite>:
 80073f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fa:	001f      	movs	r7, r3
 80073fc:	898b      	ldrh	r3, [r1, #12]
 80073fe:	0005      	movs	r5, r0
 8007400:	000c      	movs	r4, r1
 8007402:	0016      	movs	r6, r2
 8007404:	05db      	lsls	r3, r3, #23
 8007406:	d505      	bpl.n	8007414 <__swrite+0x1c>
 8007408:	230e      	movs	r3, #14
 800740a:	5ec9      	ldrsh	r1, [r1, r3]
 800740c:	2200      	movs	r2, #0
 800740e:	2302      	movs	r3, #2
 8007410:	f000 f848 	bl	80074a4 <_lseek_r>
 8007414:	89a3      	ldrh	r3, [r4, #12]
 8007416:	4a05      	ldr	r2, [pc, #20]	@ (800742c <__swrite+0x34>)
 8007418:	0028      	movs	r0, r5
 800741a:	4013      	ands	r3, r2
 800741c:	81a3      	strh	r3, [r4, #12]
 800741e:	0032      	movs	r2, r6
 8007420:	230e      	movs	r3, #14
 8007422:	5ee1      	ldrsh	r1, [r4, r3]
 8007424:	003b      	movs	r3, r7
 8007426:	f000 f865 	bl	80074f4 <_write_r>
 800742a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800742c:	ffffefff 	.word	0xffffefff

08007430 <__sseek>:
 8007430:	b570      	push	{r4, r5, r6, lr}
 8007432:	000c      	movs	r4, r1
 8007434:	250e      	movs	r5, #14
 8007436:	5f49      	ldrsh	r1, [r1, r5]
 8007438:	f000 f834 	bl	80074a4 <_lseek_r>
 800743c:	89a3      	ldrh	r3, [r4, #12]
 800743e:	1c42      	adds	r2, r0, #1
 8007440:	d103      	bne.n	800744a <__sseek+0x1a>
 8007442:	4a05      	ldr	r2, [pc, #20]	@ (8007458 <__sseek+0x28>)
 8007444:	4013      	ands	r3, r2
 8007446:	81a3      	strh	r3, [r4, #12]
 8007448:	bd70      	pop	{r4, r5, r6, pc}
 800744a:	2280      	movs	r2, #128	@ 0x80
 800744c:	0152      	lsls	r2, r2, #5
 800744e:	4313      	orrs	r3, r2
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	6560      	str	r0, [r4, #84]	@ 0x54
 8007454:	e7f8      	b.n	8007448 <__sseek+0x18>
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	ffffefff 	.word	0xffffefff

0800745c <__sclose>:
 800745c:	b510      	push	{r4, lr}
 800745e:	230e      	movs	r3, #14
 8007460:	5ec9      	ldrsh	r1, [r1, r3]
 8007462:	f000 f80d 	bl	8007480 <_close_r>
 8007466:	bd10      	pop	{r4, pc}

08007468 <memset>:
 8007468:	0003      	movs	r3, r0
 800746a:	1882      	adds	r2, r0, r2
 800746c:	4293      	cmp	r3, r2
 800746e:	d100      	bne.n	8007472 <memset+0xa>
 8007470:	4770      	bx	lr
 8007472:	7019      	strb	r1, [r3, #0]
 8007474:	3301      	adds	r3, #1
 8007476:	e7f9      	b.n	800746c <memset+0x4>

08007478 <_localeconv_r>:
 8007478:	4800      	ldr	r0, [pc, #0]	@ (800747c <_localeconv_r+0x4>)
 800747a:	4770      	bx	lr
 800747c:	20000158 	.word	0x20000158

08007480 <_close_r>:
 8007480:	2300      	movs	r3, #0
 8007482:	b570      	push	{r4, r5, r6, lr}
 8007484:	4d06      	ldr	r5, [pc, #24]	@ (80074a0 <_close_r+0x20>)
 8007486:	0004      	movs	r4, r0
 8007488:	0008      	movs	r0, r1
 800748a:	602b      	str	r3, [r5, #0]
 800748c:	f7fc fa6f 	bl	800396e <_close>
 8007490:	1c43      	adds	r3, r0, #1
 8007492:	d103      	bne.n	800749c <_close_r+0x1c>
 8007494:	682b      	ldr	r3, [r5, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d000      	beq.n	800749c <_close_r+0x1c>
 800749a:	6023      	str	r3, [r4, #0]
 800749c:	bd70      	pop	{r4, r5, r6, pc}
 800749e:	46c0      	nop			@ (mov r8, r8)
 80074a0:	200053e4 	.word	0x200053e4

080074a4 <_lseek_r>:
 80074a4:	b570      	push	{r4, r5, r6, lr}
 80074a6:	0004      	movs	r4, r0
 80074a8:	0008      	movs	r0, r1
 80074aa:	0011      	movs	r1, r2
 80074ac:	001a      	movs	r2, r3
 80074ae:	2300      	movs	r3, #0
 80074b0:	4d05      	ldr	r5, [pc, #20]	@ (80074c8 <_lseek_r+0x24>)
 80074b2:	602b      	str	r3, [r5, #0]
 80074b4:	f7fc fa7c 	bl	80039b0 <_lseek>
 80074b8:	1c43      	adds	r3, r0, #1
 80074ba:	d103      	bne.n	80074c4 <_lseek_r+0x20>
 80074bc:	682b      	ldr	r3, [r5, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d000      	beq.n	80074c4 <_lseek_r+0x20>
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	bd70      	pop	{r4, r5, r6, pc}
 80074c6:	46c0      	nop			@ (mov r8, r8)
 80074c8:	200053e4 	.word	0x200053e4

080074cc <_read_r>:
 80074cc:	b570      	push	{r4, r5, r6, lr}
 80074ce:	0004      	movs	r4, r0
 80074d0:	0008      	movs	r0, r1
 80074d2:	0011      	movs	r1, r2
 80074d4:	001a      	movs	r2, r3
 80074d6:	2300      	movs	r3, #0
 80074d8:	4d05      	ldr	r5, [pc, #20]	@ (80074f0 <_read_r+0x24>)
 80074da:	602b      	str	r3, [r5, #0]
 80074dc:	f7fc fa2a 	bl	8003934 <_read>
 80074e0:	1c43      	adds	r3, r0, #1
 80074e2:	d103      	bne.n	80074ec <_read_r+0x20>
 80074e4:	682b      	ldr	r3, [r5, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d000      	beq.n	80074ec <_read_r+0x20>
 80074ea:	6023      	str	r3, [r4, #0]
 80074ec:	bd70      	pop	{r4, r5, r6, pc}
 80074ee:	46c0      	nop			@ (mov r8, r8)
 80074f0:	200053e4 	.word	0x200053e4

080074f4 <_write_r>:
 80074f4:	b570      	push	{r4, r5, r6, lr}
 80074f6:	0004      	movs	r4, r0
 80074f8:	0008      	movs	r0, r1
 80074fa:	0011      	movs	r1, r2
 80074fc:	001a      	movs	r2, r3
 80074fe:	2300      	movs	r3, #0
 8007500:	4d05      	ldr	r5, [pc, #20]	@ (8007518 <_write_r+0x24>)
 8007502:	602b      	str	r3, [r5, #0]
 8007504:	f7fb ffd4 	bl	80034b0 <_write>
 8007508:	1c43      	adds	r3, r0, #1
 800750a:	d103      	bne.n	8007514 <_write_r+0x20>
 800750c:	682b      	ldr	r3, [r5, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d000      	beq.n	8007514 <_write_r+0x20>
 8007512:	6023      	str	r3, [r4, #0]
 8007514:	bd70      	pop	{r4, r5, r6, pc}
 8007516:	46c0      	nop			@ (mov r8, r8)
 8007518:	200053e4 	.word	0x200053e4

0800751c <__errno>:
 800751c:	4b01      	ldr	r3, [pc, #4]	@ (8007524 <__errno+0x8>)
 800751e:	6818      	ldr	r0, [r3, #0]
 8007520:	4770      	bx	lr
 8007522:	46c0      	nop			@ (mov r8, r8)
 8007524:	20000018 	.word	0x20000018

08007528 <__libc_init_array>:
 8007528:	b570      	push	{r4, r5, r6, lr}
 800752a:	2600      	movs	r6, #0
 800752c:	4c0c      	ldr	r4, [pc, #48]	@ (8007560 <__libc_init_array+0x38>)
 800752e:	4d0d      	ldr	r5, [pc, #52]	@ (8007564 <__libc_init_array+0x3c>)
 8007530:	1b64      	subs	r4, r4, r5
 8007532:	10a4      	asrs	r4, r4, #2
 8007534:	42a6      	cmp	r6, r4
 8007536:	d109      	bne.n	800754c <__libc_init_array+0x24>
 8007538:	2600      	movs	r6, #0
 800753a:	f001 fff3 	bl	8009524 <_init>
 800753e:	4c0a      	ldr	r4, [pc, #40]	@ (8007568 <__libc_init_array+0x40>)
 8007540:	4d0a      	ldr	r5, [pc, #40]	@ (800756c <__libc_init_array+0x44>)
 8007542:	1b64      	subs	r4, r4, r5
 8007544:	10a4      	asrs	r4, r4, #2
 8007546:	42a6      	cmp	r6, r4
 8007548:	d105      	bne.n	8007556 <__libc_init_array+0x2e>
 800754a:	bd70      	pop	{r4, r5, r6, pc}
 800754c:	00b3      	lsls	r3, r6, #2
 800754e:	58eb      	ldr	r3, [r5, r3]
 8007550:	4798      	blx	r3
 8007552:	3601      	adds	r6, #1
 8007554:	e7ee      	b.n	8007534 <__libc_init_array+0xc>
 8007556:	00b3      	lsls	r3, r6, #2
 8007558:	58eb      	ldr	r3, [r5, r3]
 800755a:	4798      	blx	r3
 800755c:	3601      	adds	r6, #1
 800755e:	e7f2      	b.n	8007546 <__libc_init_array+0x1e>
 8007560:	08012a10 	.word	0x08012a10
 8007564:	08012a10 	.word	0x08012a10
 8007568:	08012a14 	.word	0x08012a14
 800756c:	08012a10 	.word	0x08012a10

08007570 <__retarget_lock_init_recursive>:
 8007570:	4770      	bx	lr

08007572 <__retarget_lock_acquire_recursive>:
 8007572:	4770      	bx	lr

08007574 <__retarget_lock_release_recursive>:
 8007574:	4770      	bx	lr

08007576 <memchr>:
 8007576:	b2c9      	uxtb	r1, r1
 8007578:	1882      	adds	r2, r0, r2
 800757a:	4290      	cmp	r0, r2
 800757c:	d101      	bne.n	8007582 <memchr+0xc>
 800757e:	2000      	movs	r0, #0
 8007580:	4770      	bx	lr
 8007582:	7803      	ldrb	r3, [r0, #0]
 8007584:	428b      	cmp	r3, r1
 8007586:	d0fb      	beq.n	8007580 <memchr+0xa>
 8007588:	3001      	adds	r0, #1
 800758a:	e7f6      	b.n	800757a <memchr+0x4>

0800758c <quorem>:
 800758c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800758e:	6902      	ldr	r2, [r0, #16]
 8007590:	690f      	ldr	r7, [r1, #16]
 8007592:	b087      	sub	sp, #28
 8007594:	0006      	movs	r6, r0
 8007596:	000b      	movs	r3, r1
 8007598:	2000      	movs	r0, #0
 800759a:	9102      	str	r1, [sp, #8]
 800759c:	42ba      	cmp	r2, r7
 800759e:	db6d      	blt.n	800767c <quorem+0xf0>
 80075a0:	3f01      	subs	r7, #1
 80075a2:	00bc      	lsls	r4, r7, #2
 80075a4:	3314      	adds	r3, #20
 80075a6:	9305      	str	r3, [sp, #20]
 80075a8:	191b      	adds	r3, r3, r4
 80075aa:	9303      	str	r3, [sp, #12]
 80075ac:	0033      	movs	r3, r6
 80075ae:	3314      	adds	r3, #20
 80075b0:	191c      	adds	r4, r3, r4
 80075b2:	9301      	str	r3, [sp, #4]
 80075b4:	6823      	ldr	r3, [r4, #0]
 80075b6:	9304      	str	r3, [sp, #16]
 80075b8:	9b03      	ldr	r3, [sp, #12]
 80075ba:	9804      	ldr	r0, [sp, #16]
 80075bc:	681d      	ldr	r5, [r3, #0]
 80075be:	3501      	adds	r5, #1
 80075c0:	0029      	movs	r1, r5
 80075c2:	f7f8 fdbb 	bl	800013c <__udivsi3>
 80075c6:	9b04      	ldr	r3, [sp, #16]
 80075c8:	9000      	str	r0, [sp, #0]
 80075ca:	42ab      	cmp	r3, r5
 80075cc:	d32b      	bcc.n	8007626 <quorem+0x9a>
 80075ce:	9b05      	ldr	r3, [sp, #20]
 80075d0:	9d01      	ldr	r5, [sp, #4]
 80075d2:	469c      	mov	ip, r3
 80075d4:	2300      	movs	r3, #0
 80075d6:	9305      	str	r3, [sp, #20]
 80075d8:	9304      	str	r3, [sp, #16]
 80075da:	4662      	mov	r2, ip
 80075dc:	ca08      	ldmia	r2!, {r3}
 80075de:	6828      	ldr	r0, [r5, #0]
 80075e0:	4694      	mov	ip, r2
 80075e2:	9a00      	ldr	r2, [sp, #0]
 80075e4:	b299      	uxth	r1, r3
 80075e6:	4351      	muls	r1, r2
 80075e8:	9a05      	ldr	r2, [sp, #20]
 80075ea:	0c1b      	lsrs	r3, r3, #16
 80075ec:	1889      	adds	r1, r1, r2
 80075ee:	9a00      	ldr	r2, [sp, #0]
 80075f0:	4353      	muls	r3, r2
 80075f2:	0c0a      	lsrs	r2, r1, #16
 80075f4:	189b      	adds	r3, r3, r2
 80075f6:	0c1a      	lsrs	r2, r3, #16
 80075f8:	b289      	uxth	r1, r1
 80075fa:	9205      	str	r2, [sp, #20]
 80075fc:	b282      	uxth	r2, r0
 80075fe:	1a52      	subs	r2, r2, r1
 8007600:	9904      	ldr	r1, [sp, #16]
 8007602:	0c00      	lsrs	r0, r0, #16
 8007604:	1852      	adds	r2, r2, r1
 8007606:	b29b      	uxth	r3, r3
 8007608:	1411      	asrs	r1, r2, #16
 800760a:	1ac3      	subs	r3, r0, r3
 800760c:	185b      	adds	r3, r3, r1
 800760e:	1419      	asrs	r1, r3, #16
 8007610:	b292      	uxth	r2, r2
 8007612:	041b      	lsls	r3, r3, #16
 8007614:	431a      	orrs	r2, r3
 8007616:	9b03      	ldr	r3, [sp, #12]
 8007618:	9104      	str	r1, [sp, #16]
 800761a:	c504      	stmia	r5!, {r2}
 800761c:	4563      	cmp	r3, ip
 800761e:	d2dc      	bcs.n	80075da <quorem+0x4e>
 8007620:	6823      	ldr	r3, [r4, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d030      	beq.n	8007688 <quorem+0xfc>
 8007626:	0030      	movs	r0, r6
 8007628:	9902      	ldr	r1, [sp, #8]
 800762a:	f001 f9c5 	bl	80089b8 <__mcmp>
 800762e:	2800      	cmp	r0, #0
 8007630:	db23      	blt.n	800767a <quorem+0xee>
 8007632:	0034      	movs	r4, r6
 8007634:	2500      	movs	r5, #0
 8007636:	9902      	ldr	r1, [sp, #8]
 8007638:	3414      	adds	r4, #20
 800763a:	3114      	adds	r1, #20
 800763c:	6823      	ldr	r3, [r4, #0]
 800763e:	c901      	ldmia	r1!, {r0}
 8007640:	9302      	str	r3, [sp, #8]
 8007642:	466b      	mov	r3, sp
 8007644:	891b      	ldrh	r3, [r3, #8]
 8007646:	b282      	uxth	r2, r0
 8007648:	1a9a      	subs	r2, r3, r2
 800764a:	9b02      	ldr	r3, [sp, #8]
 800764c:	1952      	adds	r2, r2, r5
 800764e:	0c00      	lsrs	r0, r0, #16
 8007650:	0c1b      	lsrs	r3, r3, #16
 8007652:	1a1b      	subs	r3, r3, r0
 8007654:	1410      	asrs	r0, r2, #16
 8007656:	181b      	adds	r3, r3, r0
 8007658:	141d      	asrs	r5, r3, #16
 800765a:	b292      	uxth	r2, r2
 800765c:	041b      	lsls	r3, r3, #16
 800765e:	431a      	orrs	r2, r3
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	c404      	stmia	r4!, {r2}
 8007664:	428b      	cmp	r3, r1
 8007666:	d2e9      	bcs.n	800763c <quorem+0xb0>
 8007668:	9a01      	ldr	r2, [sp, #4]
 800766a:	00bb      	lsls	r3, r7, #2
 800766c:	18d3      	adds	r3, r2, r3
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	2a00      	cmp	r2, #0
 8007672:	d013      	beq.n	800769c <quorem+0x110>
 8007674:	9b00      	ldr	r3, [sp, #0]
 8007676:	3301      	adds	r3, #1
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	9800      	ldr	r0, [sp, #0]
 800767c:	b007      	add	sp, #28
 800767e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007680:	6823      	ldr	r3, [r4, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d104      	bne.n	8007690 <quorem+0x104>
 8007686:	3f01      	subs	r7, #1
 8007688:	9b01      	ldr	r3, [sp, #4]
 800768a:	3c04      	subs	r4, #4
 800768c:	42a3      	cmp	r3, r4
 800768e:	d3f7      	bcc.n	8007680 <quorem+0xf4>
 8007690:	6137      	str	r7, [r6, #16]
 8007692:	e7c8      	b.n	8007626 <quorem+0x9a>
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	2a00      	cmp	r2, #0
 8007698:	d104      	bne.n	80076a4 <quorem+0x118>
 800769a:	3f01      	subs	r7, #1
 800769c:	9a01      	ldr	r2, [sp, #4]
 800769e:	3b04      	subs	r3, #4
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d3f7      	bcc.n	8007694 <quorem+0x108>
 80076a4:	6137      	str	r7, [r6, #16]
 80076a6:	e7e5      	b.n	8007674 <quorem+0xe8>

080076a8 <_dtoa_r>:
 80076a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076aa:	0014      	movs	r4, r2
 80076ac:	001d      	movs	r5, r3
 80076ae:	69c6      	ldr	r6, [r0, #28]
 80076b0:	b09d      	sub	sp, #116	@ 0x74
 80076b2:	940a      	str	r4, [sp, #40]	@ 0x28
 80076b4:	950b      	str	r5, [sp, #44]	@ 0x2c
 80076b6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80076b8:	9003      	str	r0, [sp, #12]
 80076ba:	2e00      	cmp	r6, #0
 80076bc:	d10f      	bne.n	80076de <_dtoa_r+0x36>
 80076be:	2010      	movs	r0, #16
 80076c0:	f000 fe30 	bl	8008324 <malloc>
 80076c4:	9b03      	ldr	r3, [sp, #12]
 80076c6:	1e02      	subs	r2, r0, #0
 80076c8:	61d8      	str	r0, [r3, #28]
 80076ca:	d104      	bne.n	80076d6 <_dtoa_r+0x2e>
 80076cc:	21ef      	movs	r1, #239	@ 0xef
 80076ce:	4bc7      	ldr	r3, [pc, #796]	@ (80079ec <_dtoa_r+0x344>)
 80076d0:	48c7      	ldr	r0, [pc, #796]	@ (80079f0 <_dtoa_r+0x348>)
 80076d2:	f001 fd39 	bl	8009148 <__assert_func>
 80076d6:	6046      	str	r6, [r0, #4]
 80076d8:	6086      	str	r6, [r0, #8]
 80076da:	6006      	str	r6, [r0, #0]
 80076dc:	60c6      	str	r6, [r0, #12]
 80076de:	9b03      	ldr	r3, [sp, #12]
 80076e0:	69db      	ldr	r3, [r3, #28]
 80076e2:	6819      	ldr	r1, [r3, #0]
 80076e4:	2900      	cmp	r1, #0
 80076e6:	d00b      	beq.n	8007700 <_dtoa_r+0x58>
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	2301      	movs	r3, #1
 80076ec:	4093      	lsls	r3, r2
 80076ee:	604a      	str	r2, [r1, #4]
 80076f0:	608b      	str	r3, [r1, #8]
 80076f2:	9803      	ldr	r0, [sp, #12]
 80076f4:	f000 ff16 	bl	8008524 <_Bfree>
 80076f8:	2200      	movs	r2, #0
 80076fa:	9b03      	ldr	r3, [sp, #12]
 80076fc:	69db      	ldr	r3, [r3, #28]
 80076fe:	601a      	str	r2, [r3, #0]
 8007700:	2d00      	cmp	r5, #0
 8007702:	da1e      	bge.n	8007742 <_dtoa_r+0x9a>
 8007704:	2301      	movs	r3, #1
 8007706:	603b      	str	r3, [r7, #0]
 8007708:	006b      	lsls	r3, r5, #1
 800770a:	085b      	lsrs	r3, r3, #1
 800770c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800770e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007710:	4bb8      	ldr	r3, [pc, #736]	@ (80079f4 <_dtoa_r+0x34c>)
 8007712:	4ab8      	ldr	r2, [pc, #736]	@ (80079f4 <_dtoa_r+0x34c>)
 8007714:	403b      	ands	r3, r7
 8007716:	4293      	cmp	r3, r2
 8007718:	d116      	bne.n	8007748 <_dtoa_r+0xa0>
 800771a:	4bb7      	ldr	r3, [pc, #732]	@ (80079f8 <_dtoa_r+0x350>)
 800771c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800771e:	6013      	str	r3, [r2, #0]
 8007720:	033b      	lsls	r3, r7, #12
 8007722:	0b1b      	lsrs	r3, r3, #12
 8007724:	4323      	orrs	r3, r4
 8007726:	d101      	bne.n	800772c <_dtoa_r+0x84>
 8007728:	f000 fd83 	bl	8008232 <_dtoa_r+0xb8a>
 800772c:	4bb3      	ldr	r3, [pc, #716]	@ (80079fc <_dtoa_r+0x354>)
 800772e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007730:	9308      	str	r3, [sp, #32]
 8007732:	2a00      	cmp	r2, #0
 8007734:	d002      	beq.n	800773c <_dtoa_r+0x94>
 8007736:	4bb2      	ldr	r3, [pc, #712]	@ (8007a00 <_dtoa_r+0x358>)
 8007738:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800773a:	6013      	str	r3, [r2, #0]
 800773c:	9808      	ldr	r0, [sp, #32]
 800773e:	b01d      	add	sp, #116	@ 0x74
 8007740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007742:	2300      	movs	r3, #0
 8007744:	603b      	str	r3, [r7, #0]
 8007746:	e7e2      	b.n	800770e <_dtoa_r+0x66>
 8007748:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800774a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800774c:	9212      	str	r2, [sp, #72]	@ 0x48
 800774e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007750:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007752:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007754:	2200      	movs	r2, #0
 8007756:	2300      	movs	r3, #0
 8007758:	f7f8 fe76 	bl	8000448 <__aeabi_dcmpeq>
 800775c:	1e06      	subs	r6, r0, #0
 800775e:	d00b      	beq.n	8007778 <_dtoa_r+0xd0>
 8007760:	2301      	movs	r3, #1
 8007762:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007764:	6013      	str	r3, [r2, #0]
 8007766:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007768:	2b00      	cmp	r3, #0
 800776a:	d002      	beq.n	8007772 <_dtoa_r+0xca>
 800776c:	4ba5      	ldr	r3, [pc, #660]	@ (8007a04 <_dtoa_r+0x35c>)
 800776e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007770:	6013      	str	r3, [r2, #0]
 8007772:	4ba5      	ldr	r3, [pc, #660]	@ (8007a08 <_dtoa_r+0x360>)
 8007774:	9308      	str	r3, [sp, #32]
 8007776:	e7e1      	b.n	800773c <_dtoa_r+0x94>
 8007778:	ab1a      	add	r3, sp, #104	@ 0x68
 800777a:	9301      	str	r3, [sp, #4]
 800777c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800777e:	9300      	str	r3, [sp, #0]
 8007780:	9803      	ldr	r0, [sp, #12]
 8007782:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007784:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007786:	f001 f9cd 	bl	8008b24 <__d2b>
 800778a:	007a      	lsls	r2, r7, #1
 800778c:	9005      	str	r0, [sp, #20]
 800778e:	0d52      	lsrs	r2, r2, #21
 8007790:	d100      	bne.n	8007794 <_dtoa_r+0xec>
 8007792:	e07b      	b.n	800788c <_dtoa_r+0x1e4>
 8007794:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007796:	9618      	str	r6, [sp, #96]	@ 0x60
 8007798:	0319      	lsls	r1, r3, #12
 800779a:	4b9c      	ldr	r3, [pc, #624]	@ (8007a0c <_dtoa_r+0x364>)
 800779c:	0b09      	lsrs	r1, r1, #12
 800779e:	430b      	orrs	r3, r1
 80077a0:	499b      	ldr	r1, [pc, #620]	@ (8007a10 <_dtoa_r+0x368>)
 80077a2:	1857      	adds	r7, r2, r1
 80077a4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80077a6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80077a8:	0019      	movs	r1, r3
 80077aa:	2200      	movs	r2, #0
 80077ac:	4b99      	ldr	r3, [pc, #612]	@ (8007a14 <_dtoa_r+0x36c>)
 80077ae:	f7fb f93d 	bl	8002a2c <__aeabi_dsub>
 80077b2:	4a99      	ldr	r2, [pc, #612]	@ (8007a18 <_dtoa_r+0x370>)
 80077b4:	4b99      	ldr	r3, [pc, #612]	@ (8007a1c <_dtoa_r+0x374>)
 80077b6:	f7fa fe71 	bl	800249c <__aeabi_dmul>
 80077ba:	4a99      	ldr	r2, [pc, #612]	@ (8007a20 <_dtoa_r+0x378>)
 80077bc:	4b99      	ldr	r3, [pc, #612]	@ (8007a24 <_dtoa_r+0x37c>)
 80077be:	f7f9 fec5 	bl	800154c <__aeabi_dadd>
 80077c2:	0004      	movs	r4, r0
 80077c4:	0038      	movs	r0, r7
 80077c6:	000d      	movs	r5, r1
 80077c8:	f7fb fd2a 	bl	8003220 <__aeabi_i2d>
 80077cc:	4a96      	ldr	r2, [pc, #600]	@ (8007a28 <_dtoa_r+0x380>)
 80077ce:	4b97      	ldr	r3, [pc, #604]	@ (8007a2c <_dtoa_r+0x384>)
 80077d0:	f7fa fe64 	bl	800249c <__aeabi_dmul>
 80077d4:	0002      	movs	r2, r0
 80077d6:	000b      	movs	r3, r1
 80077d8:	0020      	movs	r0, r4
 80077da:	0029      	movs	r1, r5
 80077dc:	f7f9 feb6 	bl	800154c <__aeabi_dadd>
 80077e0:	0004      	movs	r4, r0
 80077e2:	000d      	movs	r5, r1
 80077e4:	f7fb fce0 	bl	80031a8 <__aeabi_d2iz>
 80077e8:	2200      	movs	r2, #0
 80077ea:	9004      	str	r0, [sp, #16]
 80077ec:	2300      	movs	r3, #0
 80077ee:	0020      	movs	r0, r4
 80077f0:	0029      	movs	r1, r5
 80077f2:	f7f8 fe2f 	bl	8000454 <__aeabi_dcmplt>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	d00b      	beq.n	8007812 <_dtoa_r+0x16a>
 80077fa:	9804      	ldr	r0, [sp, #16]
 80077fc:	f7fb fd10 	bl	8003220 <__aeabi_i2d>
 8007800:	002b      	movs	r3, r5
 8007802:	0022      	movs	r2, r4
 8007804:	f7f8 fe20 	bl	8000448 <__aeabi_dcmpeq>
 8007808:	4243      	negs	r3, r0
 800780a:	4158      	adcs	r0, r3
 800780c:	9b04      	ldr	r3, [sp, #16]
 800780e:	1a1b      	subs	r3, r3, r0
 8007810:	9304      	str	r3, [sp, #16]
 8007812:	2301      	movs	r3, #1
 8007814:	9315      	str	r3, [sp, #84]	@ 0x54
 8007816:	9b04      	ldr	r3, [sp, #16]
 8007818:	2b16      	cmp	r3, #22
 800781a:	d810      	bhi.n	800783e <_dtoa_r+0x196>
 800781c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800781e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007820:	9a04      	ldr	r2, [sp, #16]
 8007822:	4b83      	ldr	r3, [pc, #524]	@ (8007a30 <_dtoa_r+0x388>)
 8007824:	00d2      	lsls	r2, r2, #3
 8007826:	189b      	adds	r3, r3, r2
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f7f8 fe12 	bl	8000454 <__aeabi_dcmplt>
 8007830:	2800      	cmp	r0, #0
 8007832:	d047      	beq.n	80078c4 <_dtoa_r+0x21c>
 8007834:	9b04      	ldr	r3, [sp, #16]
 8007836:	3b01      	subs	r3, #1
 8007838:	9304      	str	r3, [sp, #16]
 800783a:	2300      	movs	r3, #0
 800783c:	9315      	str	r3, [sp, #84]	@ 0x54
 800783e:	2200      	movs	r2, #0
 8007840:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007842:	9206      	str	r2, [sp, #24]
 8007844:	1bdb      	subs	r3, r3, r7
 8007846:	1e5a      	subs	r2, r3, #1
 8007848:	d53e      	bpl.n	80078c8 <_dtoa_r+0x220>
 800784a:	2201      	movs	r2, #1
 800784c:	1ad3      	subs	r3, r2, r3
 800784e:	9306      	str	r3, [sp, #24]
 8007850:	2300      	movs	r3, #0
 8007852:	930d      	str	r3, [sp, #52]	@ 0x34
 8007854:	9b04      	ldr	r3, [sp, #16]
 8007856:	2b00      	cmp	r3, #0
 8007858:	db38      	blt.n	80078cc <_dtoa_r+0x224>
 800785a:	9a04      	ldr	r2, [sp, #16]
 800785c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800785e:	4694      	mov	ip, r2
 8007860:	4463      	add	r3, ip
 8007862:	930d      	str	r3, [sp, #52]	@ 0x34
 8007864:	2300      	movs	r3, #0
 8007866:	9214      	str	r2, [sp, #80]	@ 0x50
 8007868:	930f      	str	r3, [sp, #60]	@ 0x3c
 800786a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800786c:	2401      	movs	r4, #1
 800786e:	2b09      	cmp	r3, #9
 8007870:	d867      	bhi.n	8007942 <_dtoa_r+0x29a>
 8007872:	2b05      	cmp	r3, #5
 8007874:	dd02      	ble.n	800787c <_dtoa_r+0x1d4>
 8007876:	2400      	movs	r4, #0
 8007878:	3b04      	subs	r3, #4
 800787a:	9322      	str	r3, [sp, #136]	@ 0x88
 800787c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800787e:	1e98      	subs	r0, r3, #2
 8007880:	2803      	cmp	r0, #3
 8007882:	d867      	bhi.n	8007954 <_dtoa_r+0x2ac>
 8007884:	f7f8 fc46 	bl	8000114 <__gnu_thumb1_case_uqi>
 8007888:	5b383a2b 	.word	0x5b383a2b
 800788c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800788e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8007890:	18f6      	adds	r6, r6, r3
 8007892:	4b68      	ldr	r3, [pc, #416]	@ (8007a34 <_dtoa_r+0x38c>)
 8007894:	18f2      	adds	r2, r6, r3
 8007896:	2a20      	cmp	r2, #32
 8007898:	dd0f      	ble.n	80078ba <_dtoa_r+0x212>
 800789a:	2340      	movs	r3, #64	@ 0x40
 800789c:	1a9b      	subs	r3, r3, r2
 800789e:	409f      	lsls	r7, r3
 80078a0:	4b65      	ldr	r3, [pc, #404]	@ (8007a38 <_dtoa_r+0x390>)
 80078a2:	0038      	movs	r0, r7
 80078a4:	18f3      	adds	r3, r6, r3
 80078a6:	40dc      	lsrs	r4, r3
 80078a8:	4320      	orrs	r0, r4
 80078aa:	f7fb fce7 	bl	800327c <__aeabi_ui2d>
 80078ae:	2201      	movs	r2, #1
 80078b0:	4b62      	ldr	r3, [pc, #392]	@ (8007a3c <_dtoa_r+0x394>)
 80078b2:	1e77      	subs	r7, r6, #1
 80078b4:	18cb      	adds	r3, r1, r3
 80078b6:	9218      	str	r2, [sp, #96]	@ 0x60
 80078b8:	e776      	b.n	80077a8 <_dtoa_r+0x100>
 80078ba:	2320      	movs	r3, #32
 80078bc:	0020      	movs	r0, r4
 80078be:	1a9b      	subs	r3, r3, r2
 80078c0:	4098      	lsls	r0, r3
 80078c2:	e7f2      	b.n	80078aa <_dtoa_r+0x202>
 80078c4:	9015      	str	r0, [sp, #84]	@ 0x54
 80078c6:	e7ba      	b.n	800783e <_dtoa_r+0x196>
 80078c8:	920d      	str	r2, [sp, #52]	@ 0x34
 80078ca:	e7c3      	b.n	8007854 <_dtoa_r+0x1ac>
 80078cc:	9b06      	ldr	r3, [sp, #24]
 80078ce:	9a04      	ldr	r2, [sp, #16]
 80078d0:	1a9b      	subs	r3, r3, r2
 80078d2:	9306      	str	r3, [sp, #24]
 80078d4:	4253      	negs	r3, r2
 80078d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078d8:	2300      	movs	r3, #0
 80078da:	9314      	str	r3, [sp, #80]	@ 0x50
 80078dc:	e7c5      	b.n	800786a <_dtoa_r+0x1c2>
 80078de:	2300      	movs	r3, #0
 80078e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80078e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80078e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80078e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	dc13      	bgt.n	8007914 <_dtoa_r+0x26c>
 80078ec:	2301      	movs	r3, #1
 80078ee:	001a      	movs	r2, r3
 80078f0:	930e      	str	r3, [sp, #56]	@ 0x38
 80078f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80078f4:	9223      	str	r2, [sp, #140]	@ 0x8c
 80078f6:	e00d      	b.n	8007914 <_dtoa_r+0x26c>
 80078f8:	2301      	movs	r3, #1
 80078fa:	e7f1      	b.n	80078e0 <_dtoa_r+0x238>
 80078fc:	2300      	movs	r3, #0
 80078fe:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007900:	9310      	str	r3, [sp, #64]	@ 0x40
 8007902:	4694      	mov	ip, r2
 8007904:	9b04      	ldr	r3, [sp, #16]
 8007906:	4463      	add	r3, ip
 8007908:	930e      	str	r3, [sp, #56]	@ 0x38
 800790a:	3301      	adds	r3, #1
 800790c:	9309      	str	r3, [sp, #36]	@ 0x24
 800790e:	2b00      	cmp	r3, #0
 8007910:	dc00      	bgt.n	8007914 <_dtoa_r+0x26c>
 8007912:	2301      	movs	r3, #1
 8007914:	9a03      	ldr	r2, [sp, #12]
 8007916:	2100      	movs	r1, #0
 8007918:	69d0      	ldr	r0, [r2, #28]
 800791a:	2204      	movs	r2, #4
 800791c:	0015      	movs	r5, r2
 800791e:	3514      	adds	r5, #20
 8007920:	429d      	cmp	r5, r3
 8007922:	d91b      	bls.n	800795c <_dtoa_r+0x2b4>
 8007924:	6041      	str	r1, [r0, #4]
 8007926:	9803      	ldr	r0, [sp, #12]
 8007928:	f000 fdb8 	bl	800849c <_Balloc>
 800792c:	9008      	str	r0, [sp, #32]
 800792e:	2800      	cmp	r0, #0
 8007930:	d117      	bne.n	8007962 <_dtoa_r+0x2ba>
 8007932:	21b0      	movs	r1, #176	@ 0xb0
 8007934:	4b42      	ldr	r3, [pc, #264]	@ (8007a40 <_dtoa_r+0x398>)
 8007936:	482e      	ldr	r0, [pc, #184]	@ (80079f0 <_dtoa_r+0x348>)
 8007938:	9a08      	ldr	r2, [sp, #32]
 800793a:	31ff      	adds	r1, #255	@ 0xff
 800793c:	e6c9      	b.n	80076d2 <_dtoa_r+0x2a>
 800793e:	2301      	movs	r3, #1
 8007940:	e7dd      	b.n	80078fe <_dtoa_r+0x256>
 8007942:	2300      	movs	r3, #0
 8007944:	9410      	str	r4, [sp, #64]	@ 0x40
 8007946:	9322      	str	r3, [sp, #136]	@ 0x88
 8007948:	3b01      	subs	r3, #1
 800794a:	930e      	str	r3, [sp, #56]	@ 0x38
 800794c:	9309      	str	r3, [sp, #36]	@ 0x24
 800794e:	2200      	movs	r2, #0
 8007950:	3313      	adds	r3, #19
 8007952:	e7cf      	b.n	80078f4 <_dtoa_r+0x24c>
 8007954:	2301      	movs	r3, #1
 8007956:	9310      	str	r3, [sp, #64]	@ 0x40
 8007958:	3b02      	subs	r3, #2
 800795a:	e7f6      	b.n	800794a <_dtoa_r+0x2a2>
 800795c:	3101      	adds	r1, #1
 800795e:	0052      	lsls	r2, r2, #1
 8007960:	e7dc      	b.n	800791c <_dtoa_r+0x274>
 8007962:	9b03      	ldr	r3, [sp, #12]
 8007964:	9a08      	ldr	r2, [sp, #32]
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	601a      	str	r2, [r3, #0]
 800796a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800796c:	2b0e      	cmp	r3, #14
 800796e:	d900      	bls.n	8007972 <_dtoa_r+0x2ca>
 8007970:	e0d9      	b.n	8007b26 <_dtoa_r+0x47e>
 8007972:	2c00      	cmp	r4, #0
 8007974:	d100      	bne.n	8007978 <_dtoa_r+0x2d0>
 8007976:	e0d6      	b.n	8007b26 <_dtoa_r+0x47e>
 8007978:	9b04      	ldr	r3, [sp, #16]
 800797a:	2b00      	cmp	r3, #0
 800797c:	dd64      	ble.n	8007a48 <_dtoa_r+0x3a0>
 800797e:	210f      	movs	r1, #15
 8007980:	9a04      	ldr	r2, [sp, #16]
 8007982:	4b2b      	ldr	r3, [pc, #172]	@ (8007a30 <_dtoa_r+0x388>)
 8007984:	400a      	ands	r2, r1
 8007986:	00d2      	lsls	r2, r2, #3
 8007988:	189b      	adds	r3, r3, r2
 800798a:	681e      	ldr	r6, [r3, #0]
 800798c:	685f      	ldr	r7, [r3, #4]
 800798e:	9b04      	ldr	r3, [sp, #16]
 8007990:	2402      	movs	r4, #2
 8007992:	111d      	asrs	r5, r3, #4
 8007994:	05db      	lsls	r3, r3, #23
 8007996:	d50a      	bpl.n	80079ae <_dtoa_r+0x306>
 8007998:	4b2a      	ldr	r3, [pc, #168]	@ (8007a44 <_dtoa_r+0x39c>)
 800799a:	400d      	ands	r5, r1
 800799c:	6a1a      	ldr	r2, [r3, #32]
 800799e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80079a2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80079a4:	f7fa f936 	bl	8001c14 <__aeabi_ddiv>
 80079a8:	900a      	str	r0, [sp, #40]	@ 0x28
 80079aa:	910b      	str	r1, [sp, #44]	@ 0x2c
 80079ac:	3401      	adds	r4, #1
 80079ae:	4b25      	ldr	r3, [pc, #148]	@ (8007a44 <_dtoa_r+0x39c>)
 80079b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80079b2:	2d00      	cmp	r5, #0
 80079b4:	d108      	bne.n	80079c8 <_dtoa_r+0x320>
 80079b6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80079b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079ba:	0032      	movs	r2, r6
 80079bc:	003b      	movs	r3, r7
 80079be:	f7fa f929 	bl	8001c14 <__aeabi_ddiv>
 80079c2:	900a      	str	r0, [sp, #40]	@ 0x28
 80079c4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80079c6:	e05a      	b.n	8007a7e <_dtoa_r+0x3d6>
 80079c8:	2301      	movs	r3, #1
 80079ca:	421d      	tst	r5, r3
 80079cc:	d009      	beq.n	80079e2 <_dtoa_r+0x33a>
 80079ce:	18e4      	adds	r4, r4, r3
 80079d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079d2:	0030      	movs	r0, r6
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	0039      	movs	r1, r7
 80079da:	f7fa fd5f 	bl	800249c <__aeabi_dmul>
 80079de:	0006      	movs	r6, r0
 80079e0:	000f      	movs	r7, r1
 80079e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079e4:	106d      	asrs	r5, r5, #1
 80079e6:	3308      	adds	r3, #8
 80079e8:	e7e2      	b.n	80079b0 <_dtoa_r+0x308>
 80079ea:	46c0      	nop			@ (mov r8, r8)
 80079ec:	080126d5 	.word	0x080126d5
 80079f0:	080126ec 	.word	0x080126ec
 80079f4:	7ff00000 	.word	0x7ff00000
 80079f8:	0000270f 	.word	0x0000270f
 80079fc:	080126d1 	.word	0x080126d1
 8007a00:	080126d4 	.word	0x080126d4
 8007a04:	080126a5 	.word	0x080126a5
 8007a08:	080126a4 	.word	0x080126a4
 8007a0c:	3ff00000 	.word	0x3ff00000
 8007a10:	fffffc01 	.word	0xfffffc01
 8007a14:	3ff80000 	.word	0x3ff80000
 8007a18:	636f4361 	.word	0x636f4361
 8007a1c:	3fd287a7 	.word	0x3fd287a7
 8007a20:	8b60c8b3 	.word	0x8b60c8b3
 8007a24:	3fc68a28 	.word	0x3fc68a28
 8007a28:	509f79fb 	.word	0x509f79fb
 8007a2c:	3fd34413 	.word	0x3fd34413
 8007a30:	080127e8 	.word	0x080127e8
 8007a34:	00000432 	.word	0x00000432
 8007a38:	00000412 	.word	0x00000412
 8007a3c:	fe100000 	.word	0xfe100000
 8007a40:	08012744 	.word	0x08012744
 8007a44:	080127c0 	.word	0x080127c0
 8007a48:	9b04      	ldr	r3, [sp, #16]
 8007a4a:	2402      	movs	r4, #2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d016      	beq.n	8007a7e <_dtoa_r+0x3d6>
 8007a50:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007a52:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007a54:	220f      	movs	r2, #15
 8007a56:	425d      	negs	r5, r3
 8007a58:	402a      	ands	r2, r5
 8007a5a:	4bd7      	ldr	r3, [pc, #860]	@ (8007db8 <_dtoa_r+0x710>)
 8007a5c:	00d2      	lsls	r2, r2, #3
 8007a5e:	189b      	adds	r3, r3, r2
 8007a60:	681a      	ldr	r2, [r3, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	f7fa fd1a 	bl	800249c <__aeabi_dmul>
 8007a68:	2701      	movs	r7, #1
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007a6e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007a70:	4ed2      	ldr	r6, [pc, #840]	@ (8007dbc <_dtoa_r+0x714>)
 8007a72:	112d      	asrs	r5, r5, #4
 8007a74:	2d00      	cmp	r5, #0
 8007a76:	d000      	beq.n	8007a7a <_dtoa_r+0x3d2>
 8007a78:	e0ba      	b.n	8007bf0 <_dtoa_r+0x548>
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1a1      	bne.n	80079c2 <_dtoa_r+0x31a>
 8007a7e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007a80:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007a82:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d100      	bne.n	8007a8a <_dtoa_r+0x3e2>
 8007a88:	e0bd      	b.n	8007c06 <_dtoa_r+0x55e>
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	0030      	movs	r0, r6
 8007a8e:	0039      	movs	r1, r7
 8007a90:	4bcb      	ldr	r3, [pc, #812]	@ (8007dc0 <_dtoa_r+0x718>)
 8007a92:	f7f8 fcdf 	bl	8000454 <__aeabi_dcmplt>
 8007a96:	2800      	cmp	r0, #0
 8007a98:	d100      	bne.n	8007a9c <_dtoa_r+0x3f4>
 8007a9a:	e0b4      	b.n	8007c06 <_dtoa_r+0x55e>
 8007a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d100      	bne.n	8007aa4 <_dtoa_r+0x3fc>
 8007aa2:	e0b0      	b.n	8007c06 <_dtoa_r+0x55e>
 8007aa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	dd39      	ble.n	8007b1e <_dtoa_r+0x476>
 8007aaa:	9b04      	ldr	r3, [sp, #16]
 8007aac:	2200      	movs	r2, #0
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ab2:	0030      	movs	r0, r6
 8007ab4:	4bc3      	ldr	r3, [pc, #780]	@ (8007dc4 <_dtoa_r+0x71c>)
 8007ab6:	0039      	movs	r1, r7
 8007ab8:	f7fa fcf0 	bl	800249c <__aeabi_dmul>
 8007abc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007abe:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007ac0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ac2:	3401      	adds	r4, #1
 8007ac4:	0020      	movs	r0, r4
 8007ac6:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ac8:	f7fb fbaa 	bl	8003220 <__aeabi_i2d>
 8007acc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ad0:	f7fa fce4 	bl	800249c <__aeabi_dmul>
 8007ad4:	4bbc      	ldr	r3, [pc, #752]	@ (8007dc8 <_dtoa_r+0x720>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f7f9 fd38 	bl	800154c <__aeabi_dadd>
 8007adc:	4bbb      	ldr	r3, [pc, #748]	@ (8007dcc <_dtoa_r+0x724>)
 8007ade:	0006      	movs	r6, r0
 8007ae0:	18cf      	adds	r7, r1, r3
 8007ae2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d000      	beq.n	8007aea <_dtoa_r+0x442>
 8007ae8:	e091      	b.n	8007c0e <_dtoa_r+0x566>
 8007aea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007aec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007aee:	2200      	movs	r2, #0
 8007af0:	4bb7      	ldr	r3, [pc, #732]	@ (8007dd0 <_dtoa_r+0x728>)
 8007af2:	f7fa ff9b 	bl	8002a2c <__aeabi_dsub>
 8007af6:	0032      	movs	r2, r6
 8007af8:	003b      	movs	r3, r7
 8007afa:	0004      	movs	r4, r0
 8007afc:	000d      	movs	r5, r1
 8007afe:	f7f8 fcbd 	bl	800047c <__aeabi_dcmpgt>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d000      	beq.n	8007b08 <_dtoa_r+0x460>
 8007b06:	e29d      	b.n	8008044 <_dtoa_r+0x99c>
 8007b08:	2180      	movs	r1, #128	@ 0x80
 8007b0a:	0609      	lsls	r1, r1, #24
 8007b0c:	187b      	adds	r3, r7, r1
 8007b0e:	0032      	movs	r2, r6
 8007b10:	0020      	movs	r0, r4
 8007b12:	0029      	movs	r1, r5
 8007b14:	f7f8 fc9e 	bl	8000454 <__aeabi_dcmplt>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	d000      	beq.n	8007b1e <_dtoa_r+0x476>
 8007b1c:	e130      	b.n	8007d80 <_dtoa_r+0x6d8>
 8007b1e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b20:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007b22:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b24:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b26:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	da00      	bge.n	8007b2e <_dtoa_r+0x486>
 8007b2c:	e177      	b.n	8007e1e <_dtoa_r+0x776>
 8007b2e:	9a04      	ldr	r2, [sp, #16]
 8007b30:	2a0e      	cmp	r2, #14
 8007b32:	dd00      	ble.n	8007b36 <_dtoa_r+0x48e>
 8007b34:	e173      	b.n	8007e1e <_dtoa_r+0x776>
 8007b36:	4ba0      	ldr	r3, [pc, #640]	@ (8007db8 <_dtoa_r+0x710>)
 8007b38:	00d2      	lsls	r2, r2, #3
 8007b3a:	189b      	adds	r3, r3, r2
 8007b3c:	685c      	ldr	r4, [r3, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	9306      	str	r3, [sp, #24]
 8007b42:	9407      	str	r4, [sp, #28]
 8007b44:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	da03      	bge.n	8007b52 <_dtoa_r+0x4aa>
 8007b4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	dc00      	bgt.n	8007b52 <_dtoa_r+0x4aa>
 8007b50:	e106      	b.n	8007d60 <_dtoa_r+0x6b8>
 8007b52:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007b54:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b58:	9d08      	ldr	r5, [sp, #32]
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	195b      	adds	r3, r3, r5
 8007b5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b60:	9a06      	ldr	r2, [sp, #24]
 8007b62:	9b07      	ldr	r3, [sp, #28]
 8007b64:	0030      	movs	r0, r6
 8007b66:	0039      	movs	r1, r7
 8007b68:	f7fa f854 	bl	8001c14 <__aeabi_ddiv>
 8007b6c:	f7fb fb1c 	bl	80031a8 <__aeabi_d2iz>
 8007b70:	9009      	str	r0, [sp, #36]	@ 0x24
 8007b72:	f7fb fb55 	bl	8003220 <__aeabi_i2d>
 8007b76:	9a06      	ldr	r2, [sp, #24]
 8007b78:	9b07      	ldr	r3, [sp, #28]
 8007b7a:	f7fa fc8f 	bl	800249c <__aeabi_dmul>
 8007b7e:	0002      	movs	r2, r0
 8007b80:	000b      	movs	r3, r1
 8007b82:	0030      	movs	r0, r6
 8007b84:	0039      	movs	r1, r7
 8007b86:	f7fa ff51 	bl	8002a2c <__aeabi_dsub>
 8007b8a:	002b      	movs	r3, r5
 8007b8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b8e:	3501      	adds	r5, #1
 8007b90:	3230      	adds	r2, #48	@ 0x30
 8007b92:	701a      	strb	r2, [r3, #0]
 8007b94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b96:	002c      	movs	r4, r5
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d000      	beq.n	8007b9e <_dtoa_r+0x4f6>
 8007b9c:	e131      	b.n	8007e02 <_dtoa_r+0x75a>
 8007b9e:	0002      	movs	r2, r0
 8007ba0:	000b      	movs	r3, r1
 8007ba2:	f7f9 fcd3 	bl	800154c <__aeabi_dadd>
 8007ba6:	9a06      	ldr	r2, [sp, #24]
 8007ba8:	9b07      	ldr	r3, [sp, #28]
 8007baa:	0006      	movs	r6, r0
 8007bac:	000f      	movs	r7, r1
 8007bae:	f7f8 fc65 	bl	800047c <__aeabi_dcmpgt>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	d000      	beq.n	8007bb8 <_dtoa_r+0x510>
 8007bb6:	e10f      	b.n	8007dd8 <_dtoa_r+0x730>
 8007bb8:	9a06      	ldr	r2, [sp, #24]
 8007bba:	9b07      	ldr	r3, [sp, #28]
 8007bbc:	0030      	movs	r0, r6
 8007bbe:	0039      	movs	r1, r7
 8007bc0:	f7f8 fc42 	bl	8000448 <__aeabi_dcmpeq>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	d003      	beq.n	8007bd0 <_dtoa_r+0x528>
 8007bc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bca:	07dd      	lsls	r5, r3, #31
 8007bcc:	d500      	bpl.n	8007bd0 <_dtoa_r+0x528>
 8007bce:	e103      	b.n	8007dd8 <_dtoa_r+0x730>
 8007bd0:	9905      	ldr	r1, [sp, #20]
 8007bd2:	9803      	ldr	r0, [sp, #12]
 8007bd4:	f000 fca6 	bl	8008524 <_Bfree>
 8007bd8:	2300      	movs	r3, #0
 8007bda:	7023      	strb	r3, [r4, #0]
 8007bdc:	9b04      	ldr	r3, [sp, #16]
 8007bde:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007be0:	3301      	adds	r3, #1
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d100      	bne.n	8007bec <_dtoa_r+0x544>
 8007bea:	e5a7      	b.n	800773c <_dtoa_r+0x94>
 8007bec:	601c      	str	r4, [r3, #0]
 8007bee:	e5a5      	b.n	800773c <_dtoa_r+0x94>
 8007bf0:	423d      	tst	r5, r7
 8007bf2:	d005      	beq.n	8007c00 <_dtoa_r+0x558>
 8007bf4:	6832      	ldr	r2, [r6, #0]
 8007bf6:	6873      	ldr	r3, [r6, #4]
 8007bf8:	f7fa fc50 	bl	800249c <__aeabi_dmul>
 8007bfc:	003b      	movs	r3, r7
 8007bfe:	3401      	adds	r4, #1
 8007c00:	106d      	asrs	r5, r5, #1
 8007c02:	3608      	adds	r6, #8
 8007c04:	e736      	b.n	8007a74 <_dtoa_r+0x3cc>
 8007c06:	9b04      	ldr	r3, [sp, #16]
 8007c08:	930c      	str	r3, [sp, #48]	@ 0x30
 8007c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c0c:	e75a      	b.n	8007ac4 <_dtoa_r+0x41c>
 8007c0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007c10:	4b69      	ldr	r3, [pc, #420]	@ (8007db8 <_dtoa_r+0x710>)
 8007c12:	3a01      	subs	r2, #1
 8007c14:	00d2      	lsls	r2, r2, #3
 8007c16:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007c18:	189b      	adds	r3, r3, r2
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	2900      	cmp	r1, #0
 8007c20:	d04c      	beq.n	8007cbc <_dtoa_r+0x614>
 8007c22:	2000      	movs	r0, #0
 8007c24:	496b      	ldr	r1, [pc, #428]	@ (8007dd4 <_dtoa_r+0x72c>)
 8007c26:	f7f9 fff5 	bl	8001c14 <__aeabi_ddiv>
 8007c2a:	0032      	movs	r2, r6
 8007c2c:	003b      	movs	r3, r7
 8007c2e:	f7fa fefd 	bl	8002a2c <__aeabi_dsub>
 8007c32:	9a08      	ldr	r2, [sp, #32]
 8007c34:	0006      	movs	r6, r0
 8007c36:	4694      	mov	ip, r2
 8007c38:	000f      	movs	r7, r1
 8007c3a:	9b08      	ldr	r3, [sp, #32]
 8007c3c:	9316      	str	r3, [sp, #88]	@ 0x58
 8007c3e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c40:	4463      	add	r3, ip
 8007c42:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c46:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c48:	f7fb faae 	bl	80031a8 <__aeabi_d2iz>
 8007c4c:	0005      	movs	r5, r0
 8007c4e:	f7fb fae7 	bl	8003220 <__aeabi_i2d>
 8007c52:	0002      	movs	r2, r0
 8007c54:	000b      	movs	r3, r1
 8007c56:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c5a:	f7fa fee7 	bl	8002a2c <__aeabi_dsub>
 8007c5e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007c60:	3530      	adds	r5, #48	@ 0x30
 8007c62:	1c5c      	adds	r4, r3, #1
 8007c64:	701d      	strb	r5, [r3, #0]
 8007c66:	0032      	movs	r2, r6
 8007c68:	003b      	movs	r3, r7
 8007c6a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c6c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007c6e:	f7f8 fbf1 	bl	8000454 <__aeabi_dcmplt>
 8007c72:	2800      	cmp	r0, #0
 8007c74:	d16a      	bne.n	8007d4c <_dtoa_r+0x6a4>
 8007c76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c7a:	2000      	movs	r0, #0
 8007c7c:	4950      	ldr	r1, [pc, #320]	@ (8007dc0 <_dtoa_r+0x718>)
 8007c7e:	f7fa fed5 	bl	8002a2c <__aeabi_dsub>
 8007c82:	0032      	movs	r2, r6
 8007c84:	003b      	movs	r3, r7
 8007c86:	f7f8 fbe5 	bl	8000454 <__aeabi_dcmplt>
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d000      	beq.n	8007c90 <_dtoa_r+0x5e8>
 8007c8e:	e0a5      	b.n	8007ddc <_dtoa_r+0x734>
 8007c90:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c92:	42a3      	cmp	r3, r4
 8007c94:	d100      	bne.n	8007c98 <_dtoa_r+0x5f0>
 8007c96:	e742      	b.n	8007b1e <_dtoa_r+0x476>
 8007c98:	2200      	movs	r2, #0
 8007c9a:	0030      	movs	r0, r6
 8007c9c:	0039      	movs	r1, r7
 8007c9e:	4b49      	ldr	r3, [pc, #292]	@ (8007dc4 <_dtoa_r+0x71c>)
 8007ca0:	f7fa fbfc 	bl	800249c <__aeabi_dmul>
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	0006      	movs	r6, r0
 8007ca8:	000f      	movs	r7, r1
 8007caa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007cac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cae:	4b45      	ldr	r3, [pc, #276]	@ (8007dc4 <_dtoa_r+0x71c>)
 8007cb0:	f7fa fbf4 	bl	800249c <__aeabi_dmul>
 8007cb4:	9416      	str	r4, [sp, #88]	@ 0x58
 8007cb6:	900a      	str	r0, [sp, #40]	@ 0x28
 8007cb8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007cba:	e7c3      	b.n	8007c44 <_dtoa_r+0x59c>
 8007cbc:	0030      	movs	r0, r6
 8007cbe:	0039      	movs	r1, r7
 8007cc0:	f7fa fbec 	bl	800249c <__aeabi_dmul>
 8007cc4:	9d08      	ldr	r5, [sp, #32]
 8007cc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007cc8:	002b      	movs	r3, r5
 8007cca:	4694      	mov	ip, r2
 8007ccc:	9016      	str	r0, [sp, #88]	@ 0x58
 8007cce:	9117      	str	r1, [sp, #92]	@ 0x5c
 8007cd0:	4463      	add	r3, ip
 8007cd2:	9319      	str	r3, [sp, #100]	@ 0x64
 8007cd4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007cd6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cd8:	f7fb fa66 	bl	80031a8 <__aeabi_d2iz>
 8007cdc:	0004      	movs	r4, r0
 8007cde:	f7fb fa9f 	bl	8003220 <__aeabi_i2d>
 8007ce2:	000b      	movs	r3, r1
 8007ce4:	0002      	movs	r2, r0
 8007ce6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007ce8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cea:	f7fa fe9f 	bl	8002a2c <__aeabi_dsub>
 8007cee:	3430      	adds	r4, #48	@ 0x30
 8007cf0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cf2:	702c      	strb	r4, [r5, #0]
 8007cf4:	3501      	adds	r5, #1
 8007cf6:	0006      	movs	r6, r0
 8007cf8:	000f      	movs	r7, r1
 8007cfa:	42ab      	cmp	r3, r5
 8007cfc:	d129      	bne.n	8007d52 <_dtoa_r+0x6aa>
 8007cfe:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8007d00:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8007d02:	9b08      	ldr	r3, [sp, #32]
 8007d04:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007d06:	469c      	mov	ip, r3
 8007d08:	2200      	movs	r2, #0
 8007d0a:	4b32      	ldr	r3, [pc, #200]	@ (8007dd4 <_dtoa_r+0x72c>)
 8007d0c:	4464      	add	r4, ip
 8007d0e:	f7f9 fc1d 	bl	800154c <__aeabi_dadd>
 8007d12:	0002      	movs	r2, r0
 8007d14:	000b      	movs	r3, r1
 8007d16:	0030      	movs	r0, r6
 8007d18:	0039      	movs	r1, r7
 8007d1a:	f7f8 fbaf 	bl	800047c <__aeabi_dcmpgt>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	d15c      	bne.n	8007ddc <_dtoa_r+0x734>
 8007d22:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007d24:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d26:	2000      	movs	r0, #0
 8007d28:	492a      	ldr	r1, [pc, #168]	@ (8007dd4 <_dtoa_r+0x72c>)
 8007d2a:	f7fa fe7f 	bl	8002a2c <__aeabi_dsub>
 8007d2e:	0002      	movs	r2, r0
 8007d30:	000b      	movs	r3, r1
 8007d32:	0030      	movs	r0, r6
 8007d34:	0039      	movs	r1, r7
 8007d36:	f7f8 fb8d 	bl	8000454 <__aeabi_dcmplt>
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	d100      	bne.n	8007d40 <_dtoa_r+0x698>
 8007d3e:	e6ee      	b.n	8007b1e <_dtoa_r+0x476>
 8007d40:	0023      	movs	r3, r4
 8007d42:	3c01      	subs	r4, #1
 8007d44:	7822      	ldrb	r2, [r4, #0]
 8007d46:	2a30      	cmp	r2, #48	@ 0x30
 8007d48:	d0fa      	beq.n	8007d40 <_dtoa_r+0x698>
 8007d4a:	001c      	movs	r4, r3
 8007d4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d4e:	9304      	str	r3, [sp, #16]
 8007d50:	e73e      	b.n	8007bd0 <_dtoa_r+0x528>
 8007d52:	2200      	movs	r2, #0
 8007d54:	4b1b      	ldr	r3, [pc, #108]	@ (8007dc4 <_dtoa_r+0x71c>)
 8007d56:	f7fa fba1 	bl	800249c <__aeabi_dmul>
 8007d5a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d5c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007d5e:	e7b9      	b.n	8007cd4 <_dtoa_r+0x62c>
 8007d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d10c      	bne.n	8007d80 <_dtoa_r+0x6d8>
 8007d66:	9806      	ldr	r0, [sp, #24]
 8007d68:	9907      	ldr	r1, [sp, #28]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	4b18      	ldr	r3, [pc, #96]	@ (8007dd0 <_dtoa_r+0x728>)
 8007d6e:	f7fa fb95 	bl	800249c <__aeabi_dmul>
 8007d72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d76:	f7f8 fb8b 	bl	8000490 <__aeabi_dcmpge>
 8007d7a:	2800      	cmp	r0, #0
 8007d7c:	d100      	bne.n	8007d80 <_dtoa_r+0x6d8>
 8007d7e:	e164      	b.n	800804a <_dtoa_r+0x9a2>
 8007d80:	2600      	movs	r6, #0
 8007d82:	0037      	movs	r7, r6
 8007d84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007d86:	9c08      	ldr	r4, [sp, #32]
 8007d88:	43db      	mvns	r3, r3
 8007d8a:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	9304      	str	r3, [sp, #16]
 8007d90:	0031      	movs	r1, r6
 8007d92:	9803      	ldr	r0, [sp, #12]
 8007d94:	f000 fbc6 	bl	8008524 <_Bfree>
 8007d98:	2f00      	cmp	r7, #0
 8007d9a:	d0d7      	beq.n	8007d4c <_dtoa_r+0x6a4>
 8007d9c:	9b04      	ldr	r3, [sp, #16]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d005      	beq.n	8007dae <_dtoa_r+0x706>
 8007da2:	42bb      	cmp	r3, r7
 8007da4:	d003      	beq.n	8007dae <_dtoa_r+0x706>
 8007da6:	0019      	movs	r1, r3
 8007da8:	9803      	ldr	r0, [sp, #12]
 8007daa:	f000 fbbb 	bl	8008524 <_Bfree>
 8007dae:	0039      	movs	r1, r7
 8007db0:	9803      	ldr	r0, [sp, #12]
 8007db2:	f000 fbb7 	bl	8008524 <_Bfree>
 8007db6:	e7c9      	b.n	8007d4c <_dtoa_r+0x6a4>
 8007db8:	080127e8 	.word	0x080127e8
 8007dbc:	080127c0 	.word	0x080127c0
 8007dc0:	3ff00000 	.word	0x3ff00000
 8007dc4:	40240000 	.word	0x40240000
 8007dc8:	401c0000 	.word	0x401c0000
 8007dcc:	fcc00000 	.word	0xfcc00000
 8007dd0:	40140000 	.word	0x40140000
 8007dd4:	3fe00000 	.word	0x3fe00000
 8007dd8:	9b04      	ldr	r3, [sp, #16]
 8007dda:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ddc:	0023      	movs	r3, r4
 8007dde:	001c      	movs	r4, r3
 8007de0:	3b01      	subs	r3, #1
 8007de2:	781a      	ldrb	r2, [r3, #0]
 8007de4:	2a39      	cmp	r2, #57	@ 0x39
 8007de6:	d108      	bne.n	8007dfa <_dtoa_r+0x752>
 8007de8:	9a08      	ldr	r2, [sp, #32]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d1f7      	bne.n	8007dde <_dtoa_r+0x736>
 8007dee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007df0:	9908      	ldr	r1, [sp, #32]
 8007df2:	3201      	adds	r2, #1
 8007df4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007df6:	2230      	movs	r2, #48	@ 0x30
 8007df8:	700a      	strb	r2, [r1, #0]
 8007dfa:	781a      	ldrb	r2, [r3, #0]
 8007dfc:	3201      	adds	r2, #1
 8007dfe:	701a      	strb	r2, [r3, #0]
 8007e00:	e7a4      	b.n	8007d4c <_dtoa_r+0x6a4>
 8007e02:	2200      	movs	r2, #0
 8007e04:	4bc6      	ldr	r3, [pc, #792]	@ (8008120 <_dtoa_r+0xa78>)
 8007e06:	f7fa fb49 	bl	800249c <__aeabi_dmul>
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	0006      	movs	r6, r0
 8007e10:	000f      	movs	r7, r1
 8007e12:	f7f8 fb19 	bl	8000448 <__aeabi_dcmpeq>
 8007e16:	2800      	cmp	r0, #0
 8007e18:	d100      	bne.n	8007e1c <_dtoa_r+0x774>
 8007e1a:	e6a1      	b.n	8007b60 <_dtoa_r+0x4b8>
 8007e1c:	e6d8      	b.n	8007bd0 <_dtoa_r+0x528>
 8007e1e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007e20:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007e22:	9c06      	ldr	r4, [sp, #24]
 8007e24:	2f00      	cmp	r7, #0
 8007e26:	d014      	beq.n	8007e52 <_dtoa_r+0x7aa>
 8007e28:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007e2a:	2a01      	cmp	r2, #1
 8007e2c:	dd00      	ble.n	8007e30 <_dtoa_r+0x788>
 8007e2e:	e0c8      	b.n	8007fc2 <_dtoa_r+0x91a>
 8007e30:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007e32:	2a00      	cmp	r2, #0
 8007e34:	d100      	bne.n	8007e38 <_dtoa_r+0x790>
 8007e36:	e0be      	b.n	8007fb6 <_dtoa_r+0x90e>
 8007e38:	4aba      	ldr	r2, [pc, #744]	@ (8008124 <_dtoa_r+0xa7c>)
 8007e3a:	189b      	adds	r3, r3, r2
 8007e3c:	9a06      	ldr	r2, [sp, #24]
 8007e3e:	2101      	movs	r1, #1
 8007e40:	18d2      	adds	r2, r2, r3
 8007e42:	9206      	str	r2, [sp, #24]
 8007e44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e46:	9803      	ldr	r0, [sp, #12]
 8007e48:	18d3      	adds	r3, r2, r3
 8007e4a:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e4c:	f000 fc22 	bl	8008694 <__i2b>
 8007e50:	0007      	movs	r7, r0
 8007e52:	2c00      	cmp	r4, #0
 8007e54:	d00e      	beq.n	8007e74 <_dtoa_r+0x7cc>
 8007e56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	dd0b      	ble.n	8007e74 <_dtoa_r+0x7cc>
 8007e5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e5e:	0023      	movs	r3, r4
 8007e60:	4294      	cmp	r4, r2
 8007e62:	dd00      	ble.n	8007e66 <_dtoa_r+0x7be>
 8007e64:	0013      	movs	r3, r2
 8007e66:	9a06      	ldr	r2, [sp, #24]
 8007e68:	1ae4      	subs	r4, r4, r3
 8007e6a:	1ad2      	subs	r2, r2, r3
 8007e6c:	9206      	str	r2, [sp, #24]
 8007e6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007e70:	1ad3      	subs	r3, r2, r3
 8007e72:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d01f      	beq.n	8007eba <_dtoa_r+0x812>
 8007e7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d100      	bne.n	8007e82 <_dtoa_r+0x7da>
 8007e80:	e0b5      	b.n	8007fee <_dtoa_r+0x946>
 8007e82:	2d00      	cmp	r5, #0
 8007e84:	d010      	beq.n	8007ea8 <_dtoa_r+0x800>
 8007e86:	0039      	movs	r1, r7
 8007e88:	002a      	movs	r2, r5
 8007e8a:	9803      	ldr	r0, [sp, #12]
 8007e8c:	f000 fccc 	bl	8008828 <__pow5mult>
 8007e90:	9a05      	ldr	r2, [sp, #20]
 8007e92:	0001      	movs	r1, r0
 8007e94:	0007      	movs	r7, r0
 8007e96:	9803      	ldr	r0, [sp, #12]
 8007e98:	f000 fc14 	bl	80086c4 <__multiply>
 8007e9c:	0006      	movs	r6, r0
 8007e9e:	9905      	ldr	r1, [sp, #20]
 8007ea0:	9803      	ldr	r0, [sp, #12]
 8007ea2:	f000 fb3f 	bl	8008524 <_Bfree>
 8007ea6:	9605      	str	r6, [sp, #20]
 8007ea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eaa:	1b5a      	subs	r2, r3, r5
 8007eac:	42ab      	cmp	r3, r5
 8007eae:	d004      	beq.n	8007eba <_dtoa_r+0x812>
 8007eb0:	9905      	ldr	r1, [sp, #20]
 8007eb2:	9803      	ldr	r0, [sp, #12]
 8007eb4:	f000 fcb8 	bl	8008828 <__pow5mult>
 8007eb8:	9005      	str	r0, [sp, #20]
 8007eba:	2101      	movs	r1, #1
 8007ebc:	9803      	ldr	r0, [sp, #12]
 8007ebe:	f000 fbe9 	bl	8008694 <__i2b>
 8007ec2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007ec4:	0006      	movs	r6, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d100      	bne.n	8007ecc <_dtoa_r+0x824>
 8007eca:	e1bc      	b.n	8008246 <_dtoa_r+0xb9e>
 8007ecc:	001a      	movs	r2, r3
 8007ece:	0001      	movs	r1, r0
 8007ed0:	9803      	ldr	r0, [sp, #12]
 8007ed2:	f000 fca9 	bl	8008828 <__pow5mult>
 8007ed6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007ed8:	0006      	movs	r6, r0
 8007eda:	2500      	movs	r5, #0
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	dc16      	bgt.n	8007f0e <_dtoa_r+0x866>
 8007ee0:	2500      	movs	r5, #0
 8007ee2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ee4:	42ab      	cmp	r3, r5
 8007ee6:	d10e      	bne.n	8007f06 <_dtoa_r+0x85e>
 8007ee8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007eea:	031b      	lsls	r3, r3, #12
 8007eec:	42ab      	cmp	r3, r5
 8007eee:	d10a      	bne.n	8007f06 <_dtoa_r+0x85e>
 8007ef0:	4b8d      	ldr	r3, [pc, #564]	@ (8008128 <_dtoa_r+0xa80>)
 8007ef2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ef4:	4213      	tst	r3, r2
 8007ef6:	d006      	beq.n	8007f06 <_dtoa_r+0x85e>
 8007ef8:	9b06      	ldr	r3, [sp, #24]
 8007efa:	3501      	adds	r5, #1
 8007efc:	3301      	adds	r3, #1
 8007efe:	9306      	str	r3, [sp, #24]
 8007f00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f02:	3301      	adds	r3, #1
 8007f04:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f06:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f08:	2001      	movs	r0, #1
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d008      	beq.n	8007f20 <_dtoa_r+0x878>
 8007f0e:	6933      	ldr	r3, [r6, #16]
 8007f10:	3303      	adds	r3, #3
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	18f3      	adds	r3, r6, r3
 8007f16:	6858      	ldr	r0, [r3, #4]
 8007f18:	f000 fb6c 	bl	80085f4 <__hi0bits>
 8007f1c:	2320      	movs	r3, #32
 8007f1e:	1a18      	subs	r0, r3, r0
 8007f20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f22:	1818      	adds	r0, r3, r0
 8007f24:	0002      	movs	r2, r0
 8007f26:	231f      	movs	r3, #31
 8007f28:	401a      	ands	r2, r3
 8007f2a:	4218      	tst	r0, r3
 8007f2c:	d065      	beq.n	8007ffa <_dtoa_r+0x952>
 8007f2e:	3301      	adds	r3, #1
 8007f30:	1a9b      	subs	r3, r3, r2
 8007f32:	2b04      	cmp	r3, #4
 8007f34:	dd5d      	ble.n	8007ff2 <_dtoa_r+0x94a>
 8007f36:	231c      	movs	r3, #28
 8007f38:	1a9b      	subs	r3, r3, r2
 8007f3a:	9a06      	ldr	r2, [sp, #24]
 8007f3c:	18e4      	adds	r4, r4, r3
 8007f3e:	18d2      	adds	r2, r2, r3
 8007f40:	9206      	str	r2, [sp, #24]
 8007f42:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f44:	18d3      	adds	r3, r2, r3
 8007f46:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f48:	9b06      	ldr	r3, [sp, #24]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	dd05      	ble.n	8007f5a <_dtoa_r+0x8b2>
 8007f4e:	001a      	movs	r2, r3
 8007f50:	9905      	ldr	r1, [sp, #20]
 8007f52:	9803      	ldr	r0, [sp, #12]
 8007f54:	f000 fcc4 	bl	80088e0 <__lshift>
 8007f58:	9005      	str	r0, [sp, #20]
 8007f5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	dd05      	ble.n	8007f6c <_dtoa_r+0x8c4>
 8007f60:	0031      	movs	r1, r6
 8007f62:	001a      	movs	r2, r3
 8007f64:	9803      	ldr	r0, [sp, #12]
 8007f66:	f000 fcbb 	bl	80088e0 <__lshift>
 8007f6a:	0006      	movs	r6, r0
 8007f6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d045      	beq.n	8007ffe <_dtoa_r+0x956>
 8007f72:	0031      	movs	r1, r6
 8007f74:	9805      	ldr	r0, [sp, #20]
 8007f76:	f000 fd1f 	bl	80089b8 <__mcmp>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	da3f      	bge.n	8007ffe <_dtoa_r+0x956>
 8007f7e:	9b04      	ldr	r3, [sp, #16]
 8007f80:	220a      	movs	r2, #10
 8007f82:	3b01      	subs	r3, #1
 8007f84:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f86:	9905      	ldr	r1, [sp, #20]
 8007f88:	2300      	movs	r3, #0
 8007f8a:	9803      	ldr	r0, [sp, #12]
 8007f8c:	f000 faee 	bl	800856c <__multadd>
 8007f90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f92:	9005      	str	r0, [sp, #20]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d100      	bne.n	8007f9a <_dtoa_r+0x8f2>
 8007f98:	e15c      	b.n	8008254 <_dtoa_r+0xbac>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	0039      	movs	r1, r7
 8007f9e:	220a      	movs	r2, #10
 8007fa0:	9803      	ldr	r0, [sp, #12]
 8007fa2:	f000 fae3 	bl	800856c <__multadd>
 8007fa6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fa8:	0007      	movs	r7, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	dc55      	bgt.n	800805a <_dtoa_r+0x9b2>
 8007fae:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	dc2d      	bgt.n	8008010 <_dtoa_r+0x968>
 8007fb4:	e051      	b.n	800805a <_dtoa_r+0x9b2>
 8007fb6:	2336      	movs	r3, #54	@ 0x36
 8007fb8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007fba:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007fbc:	9c06      	ldr	r4, [sp, #24]
 8007fbe:	1a9b      	subs	r3, r3, r2
 8007fc0:	e73c      	b.n	8007e3c <_dtoa_r+0x794>
 8007fc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc4:	1e5d      	subs	r5, r3, #1
 8007fc6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fc8:	42ab      	cmp	r3, r5
 8007fca:	db08      	blt.n	8007fde <_dtoa_r+0x936>
 8007fcc:	1b5d      	subs	r5, r3, r5
 8007fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fd0:	9c06      	ldr	r4, [sp, #24]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	db00      	blt.n	8007fd8 <_dtoa_r+0x930>
 8007fd6:	e731      	b.n	8007e3c <_dtoa_r+0x794>
 8007fd8:	1ae4      	subs	r4, r4, r3
 8007fda:	2300      	movs	r3, #0
 8007fdc:	e72e      	b.n	8007e3c <_dtoa_r+0x794>
 8007fde:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fe0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007fe2:	1aeb      	subs	r3, r5, r3
 8007fe4:	18d3      	adds	r3, r2, r3
 8007fe6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007fe8:	9314      	str	r3, [sp, #80]	@ 0x50
 8007fea:	2500      	movs	r5, #0
 8007fec:	e7ef      	b.n	8007fce <_dtoa_r+0x926>
 8007fee:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007ff0:	e75e      	b.n	8007eb0 <_dtoa_r+0x808>
 8007ff2:	2b04      	cmp	r3, #4
 8007ff4:	d0a8      	beq.n	8007f48 <_dtoa_r+0x8a0>
 8007ff6:	331c      	adds	r3, #28
 8007ff8:	e79f      	b.n	8007f3a <_dtoa_r+0x892>
 8007ffa:	0013      	movs	r3, r2
 8007ffc:	e7fb      	b.n	8007ff6 <_dtoa_r+0x94e>
 8007ffe:	9b04      	ldr	r3, [sp, #16]
 8008000:	930c      	str	r3, [sp, #48]	@ 0x30
 8008002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008004:	930e      	str	r3, [sp, #56]	@ 0x38
 8008006:	2b00      	cmp	r3, #0
 8008008:	dc23      	bgt.n	8008052 <_dtoa_r+0x9aa>
 800800a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800800c:	2b02      	cmp	r3, #2
 800800e:	dd20      	ble.n	8008052 <_dtoa_r+0x9aa>
 8008010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008012:	2b00      	cmp	r3, #0
 8008014:	d000      	beq.n	8008018 <_dtoa_r+0x970>
 8008016:	e6b5      	b.n	8007d84 <_dtoa_r+0x6dc>
 8008018:	0031      	movs	r1, r6
 800801a:	2205      	movs	r2, #5
 800801c:	9803      	ldr	r0, [sp, #12]
 800801e:	f000 faa5 	bl	800856c <__multadd>
 8008022:	0006      	movs	r6, r0
 8008024:	0001      	movs	r1, r0
 8008026:	9805      	ldr	r0, [sp, #20]
 8008028:	f000 fcc6 	bl	80089b8 <__mcmp>
 800802c:	2800      	cmp	r0, #0
 800802e:	dc00      	bgt.n	8008032 <_dtoa_r+0x98a>
 8008030:	e6a8      	b.n	8007d84 <_dtoa_r+0x6dc>
 8008032:	9b08      	ldr	r3, [sp, #32]
 8008034:	9a08      	ldr	r2, [sp, #32]
 8008036:	1c5c      	adds	r4, r3, #1
 8008038:	2331      	movs	r3, #49	@ 0x31
 800803a:	7013      	strb	r3, [r2, #0]
 800803c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800803e:	3301      	adds	r3, #1
 8008040:	930c      	str	r3, [sp, #48]	@ 0x30
 8008042:	e6a3      	b.n	8007d8c <_dtoa_r+0x6e4>
 8008044:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008046:	0037      	movs	r7, r6
 8008048:	e7f3      	b.n	8008032 <_dtoa_r+0x98a>
 800804a:	9b04      	ldr	r3, [sp, #16]
 800804c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800804e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008050:	e7f9      	b.n	8008046 <_dtoa_r+0x99e>
 8008052:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008054:	2b00      	cmp	r3, #0
 8008056:	d100      	bne.n	800805a <_dtoa_r+0x9b2>
 8008058:	e100      	b.n	800825c <_dtoa_r+0xbb4>
 800805a:	2c00      	cmp	r4, #0
 800805c:	dd05      	ble.n	800806a <_dtoa_r+0x9c2>
 800805e:	0039      	movs	r1, r7
 8008060:	0022      	movs	r2, r4
 8008062:	9803      	ldr	r0, [sp, #12]
 8008064:	f000 fc3c 	bl	80088e0 <__lshift>
 8008068:	0007      	movs	r7, r0
 800806a:	0038      	movs	r0, r7
 800806c:	2d00      	cmp	r5, #0
 800806e:	d018      	beq.n	80080a2 <_dtoa_r+0x9fa>
 8008070:	6879      	ldr	r1, [r7, #4]
 8008072:	9803      	ldr	r0, [sp, #12]
 8008074:	f000 fa12 	bl	800849c <_Balloc>
 8008078:	1e04      	subs	r4, r0, #0
 800807a:	d105      	bne.n	8008088 <_dtoa_r+0x9e0>
 800807c:	0022      	movs	r2, r4
 800807e:	4b2b      	ldr	r3, [pc, #172]	@ (800812c <_dtoa_r+0xa84>)
 8008080:	482b      	ldr	r0, [pc, #172]	@ (8008130 <_dtoa_r+0xa88>)
 8008082:	492c      	ldr	r1, [pc, #176]	@ (8008134 <_dtoa_r+0xa8c>)
 8008084:	f7ff fb25 	bl	80076d2 <_dtoa_r+0x2a>
 8008088:	0039      	movs	r1, r7
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	310c      	adds	r1, #12
 800808e:	3202      	adds	r2, #2
 8008090:	0092      	lsls	r2, r2, #2
 8008092:	300c      	adds	r0, #12
 8008094:	f001 f84e 	bl	8009134 <memcpy>
 8008098:	2201      	movs	r2, #1
 800809a:	0021      	movs	r1, r4
 800809c:	9803      	ldr	r0, [sp, #12]
 800809e:	f000 fc1f 	bl	80088e0 <__lshift>
 80080a2:	9b08      	ldr	r3, [sp, #32]
 80080a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80080a6:	9306      	str	r3, [sp, #24]
 80080a8:	3b01      	subs	r3, #1
 80080aa:	189b      	adds	r3, r3, r2
 80080ac:	2201      	movs	r2, #1
 80080ae:	9704      	str	r7, [sp, #16]
 80080b0:	0007      	movs	r7, r0
 80080b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80080b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080b6:	4013      	ands	r3, r2
 80080b8:	930e      	str	r3, [sp, #56]	@ 0x38
 80080ba:	0031      	movs	r1, r6
 80080bc:	9805      	ldr	r0, [sp, #20]
 80080be:	f7ff fa65 	bl	800758c <quorem>
 80080c2:	9904      	ldr	r1, [sp, #16]
 80080c4:	0005      	movs	r5, r0
 80080c6:	900a      	str	r0, [sp, #40]	@ 0x28
 80080c8:	9805      	ldr	r0, [sp, #20]
 80080ca:	f000 fc75 	bl	80089b8 <__mcmp>
 80080ce:	003a      	movs	r2, r7
 80080d0:	900d      	str	r0, [sp, #52]	@ 0x34
 80080d2:	0031      	movs	r1, r6
 80080d4:	9803      	ldr	r0, [sp, #12]
 80080d6:	f000 fc8b 	bl	80089f0 <__mdiff>
 80080da:	2201      	movs	r2, #1
 80080dc:	68c3      	ldr	r3, [r0, #12]
 80080de:	0004      	movs	r4, r0
 80080e0:	3530      	adds	r5, #48	@ 0x30
 80080e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d104      	bne.n	80080f2 <_dtoa_r+0xa4a>
 80080e8:	0001      	movs	r1, r0
 80080ea:	9805      	ldr	r0, [sp, #20]
 80080ec:	f000 fc64 	bl	80089b8 <__mcmp>
 80080f0:	9009      	str	r0, [sp, #36]	@ 0x24
 80080f2:	0021      	movs	r1, r4
 80080f4:	9803      	ldr	r0, [sp, #12]
 80080f6:	f000 fa15 	bl	8008524 <_Bfree>
 80080fa:	9b06      	ldr	r3, [sp, #24]
 80080fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080fe:	1c5c      	adds	r4, r3, #1
 8008100:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008102:	4313      	orrs	r3, r2
 8008104:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008106:	4313      	orrs	r3, r2
 8008108:	d116      	bne.n	8008138 <_dtoa_r+0xa90>
 800810a:	2d39      	cmp	r5, #57	@ 0x39
 800810c:	d02f      	beq.n	800816e <_dtoa_r+0xac6>
 800810e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008110:	2b00      	cmp	r3, #0
 8008112:	dd01      	ble.n	8008118 <_dtoa_r+0xa70>
 8008114:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008116:	3531      	adds	r5, #49	@ 0x31
 8008118:	9b06      	ldr	r3, [sp, #24]
 800811a:	701d      	strb	r5, [r3, #0]
 800811c:	e638      	b.n	8007d90 <_dtoa_r+0x6e8>
 800811e:	46c0      	nop			@ (mov r8, r8)
 8008120:	40240000 	.word	0x40240000
 8008124:	00000433 	.word	0x00000433
 8008128:	7ff00000 	.word	0x7ff00000
 800812c:	08012744 	.word	0x08012744
 8008130:	080126ec 	.word	0x080126ec
 8008134:	000002ef 	.word	0x000002ef
 8008138:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800813a:	2b00      	cmp	r3, #0
 800813c:	db04      	blt.n	8008148 <_dtoa_r+0xaa0>
 800813e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008140:	4313      	orrs	r3, r2
 8008142:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008144:	4313      	orrs	r3, r2
 8008146:	d11e      	bne.n	8008186 <_dtoa_r+0xade>
 8008148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800814a:	2b00      	cmp	r3, #0
 800814c:	dde4      	ble.n	8008118 <_dtoa_r+0xa70>
 800814e:	9905      	ldr	r1, [sp, #20]
 8008150:	2201      	movs	r2, #1
 8008152:	9803      	ldr	r0, [sp, #12]
 8008154:	f000 fbc4 	bl	80088e0 <__lshift>
 8008158:	0031      	movs	r1, r6
 800815a:	9005      	str	r0, [sp, #20]
 800815c:	f000 fc2c 	bl	80089b8 <__mcmp>
 8008160:	2800      	cmp	r0, #0
 8008162:	dc02      	bgt.n	800816a <_dtoa_r+0xac2>
 8008164:	d1d8      	bne.n	8008118 <_dtoa_r+0xa70>
 8008166:	07eb      	lsls	r3, r5, #31
 8008168:	d5d6      	bpl.n	8008118 <_dtoa_r+0xa70>
 800816a:	2d39      	cmp	r5, #57	@ 0x39
 800816c:	d1d2      	bne.n	8008114 <_dtoa_r+0xa6c>
 800816e:	2339      	movs	r3, #57	@ 0x39
 8008170:	9a06      	ldr	r2, [sp, #24]
 8008172:	7013      	strb	r3, [r2, #0]
 8008174:	0023      	movs	r3, r4
 8008176:	001c      	movs	r4, r3
 8008178:	3b01      	subs	r3, #1
 800817a:	781a      	ldrb	r2, [r3, #0]
 800817c:	2a39      	cmp	r2, #57	@ 0x39
 800817e:	d04f      	beq.n	8008220 <_dtoa_r+0xb78>
 8008180:	3201      	adds	r2, #1
 8008182:	701a      	strb	r2, [r3, #0]
 8008184:	e604      	b.n	8007d90 <_dtoa_r+0x6e8>
 8008186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008188:	2b00      	cmp	r3, #0
 800818a:	dd03      	ble.n	8008194 <_dtoa_r+0xaec>
 800818c:	2d39      	cmp	r5, #57	@ 0x39
 800818e:	d0ee      	beq.n	800816e <_dtoa_r+0xac6>
 8008190:	3501      	adds	r5, #1
 8008192:	e7c1      	b.n	8008118 <_dtoa_r+0xa70>
 8008194:	9b06      	ldr	r3, [sp, #24]
 8008196:	9a06      	ldr	r2, [sp, #24]
 8008198:	701d      	strb	r5, [r3, #0]
 800819a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800819c:	4293      	cmp	r3, r2
 800819e:	d02a      	beq.n	80081f6 <_dtoa_r+0xb4e>
 80081a0:	2300      	movs	r3, #0
 80081a2:	220a      	movs	r2, #10
 80081a4:	9905      	ldr	r1, [sp, #20]
 80081a6:	9803      	ldr	r0, [sp, #12]
 80081a8:	f000 f9e0 	bl	800856c <__multadd>
 80081ac:	9b04      	ldr	r3, [sp, #16]
 80081ae:	9005      	str	r0, [sp, #20]
 80081b0:	42bb      	cmp	r3, r7
 80081b2:	d109      	bne.n	80081c8 <_dtoa_r+0xb20>
 80081b4:	2300      	movs	r3, #0
 80081b6:	220a      	movs	r2, #10
 80081b8:	9904      	ldr	r1, [sp, #16]
 80081ba:	9803      	ldr	r0, [sp, #12]
 80081bc:	f000 f9d6 	bl	800856c <__multadd>
 80081c0:	9004      	str	r0, [sp, #16]
 80081c2:	0007      	movs	r7, r0
 80081c4:	9406      	str	r4, [sp, #24]
 80081c6:	e778      	b.n	80080ba <_dtoa_r+0xa12>
 80081c8:	9904      	ldr	r1, [sp, #16]
 80081ca:	2300      	movs	r3, #0
 80081cc:	220a      	movs	r2, #10
 80081ce:	9803      	ldr	r0, [sp, #12]
 80081d0:	f000 f9cc 	bl	800856c <__multadd>
 80081d4:	2300      	movs	r3, #0
 80081d6:	9004      	str	r0, [sp, #16]
 80081d8:	220a      	movs	r2, #10
 80081da:	0039      	movs	r1, r7
 80081dc:	9803      	ldr	r0, [sp, #12]
 80081de:	f000 f9c5 	bl	800856c <__multadd>
 80081e2:	e7ee      	b.n	80081c2 <_dtoa_r+0xb1a>
 80081e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80081e6:	2401      	movs	r4, #1
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	dd00      	ble.n	80081ee <_dtoa_r+0xb46>
 80081ec:	001c      	movs	r4, r3
 80081ee:	9b08      	ldr	r3, [sp, #32]
 80081f0:	191c      	adds	r4, r3, r4
 80081f2:	2300      	movs	r3, #0
 80081f4:	9304      	str	r3, [sp, #16]
 80081f6:	9905      	ldr	r1, [sp, #20]
 80081f8:	2201      	movs	r2, #1
 80081fa:	9803      	ldr	r0, [sp, #12]
 80081fc:	f000 fb70 	bl	80088e0 <__lshift>
 8008200:	0031      	movs	r1, r6
 8008202:	9005      	str	r0, [sp, #20]
 8008204:	f000 fbd8 	bl	80089b8 <__mcmp>
 8008208:	2800      	cmp	r0, #0
 800820a:	dcb3      	bgt.n	8008174 <_dtoa_r+0xacc>
 800820c:	d101      	bne.n	8008212 <_dtoa_r+0xb6a>
 800820e:	07ed      	lsls	r5, r5, #31
 8008210:	d4b0      	bmi.n	8008174 <_dtoa_r+0xacc>
 8008212:	0023      	movs	r3, r4
 8008214:	001c      	movs	r4, r3
 8008216:	3b01      	subs	r3, #1
 8008218:	781a      	ldrb	r2, [r3, #0]
 800821a:	2a30      	cmp	r2, #48	@ 0x30
 800821c:	d0fa      	beq.n	8008214 <_dtoa_r+0xb6c>
 800821e:	e5b7      	b.n	8007d90 <_dtoa_r+0x6e8>
 8008220:	9a08      	ldr	r2, [sp, #32]
 8008222:	429a      	cmp	r2, r3
 8008224:	d1a7      	bne.n	8008176 <_dtoa_r+0xace>
 8008226:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008228:	3301      	adds	r3, #1
 800822a:	930c      	str	r3, [sp, #48]	@ 0x30
 800822c:	2331      	movs	r3, #49	@ 0x31
 800822e:	7013      	strb	r3, [r2, #0]
 8008230:	e5ae      	b.n	8007d90 <_dtoa_r+0x6e8>
 8008232:	4b15      	ldr	r3, [pc, #84]	@ (8008288 <_dtoa_r+0xbe0>)
 8008234:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008236:	9308      	str	r3, [sp, #32]
 8008238:	4b14      	ldr	r3, [pc, #80]	@ (800828c <_dtoa_r+0xbe4>)
 800823a:	2a00      	cmp	r2, #0
 800823c:	d001      	beq.n	8008242 <_dtoa_r+0xb9a>
 800823e:	f7ff fa7b 	bl	8007738 <_dtoa_r+0x90>
 8008242:	f7ff fa7b 	bl	800773c <_dtoa_r+0x94>
 8008246:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008248:	2b01      	cmp	r3, #1
 800824a:	dc00      	bgt.n	800824e <_dtoa_r+0xba6>
 800824c:	e648      	b.n	8007ee0 <_dtoa_r+0x838>
 800824e:	2001      	movs	r0, #1
 8008250:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008252:	e665      	b.n	8007f20 <_dtoa_r+0x878>
 8008254:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008256:	2b00      	cmp	r3, #0
 8008258:	dc00      	bgt.n	800825c <_dtoa_r+0xbb4>
 800825a:	e6d6      	b.n	800800a <_dtoa_r+0x962>
 800825c:	2400      	movs	r4, #0
 800825e:	0031      	movs	r1, r6
 8008260:	9805      	ldr	r0, [sp, #20]
 8008262:	f7ff f993 	bl	800758c <quorem>
 8008266:	9b08      	ldr	r3, [sp, #32]
 8008268:	3030      	adds	r0, #48	@ 0x30
 800826a:	5518      	strb	r0, [r3, r4]
 800826c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800826e:	3401      	adds	r4, #1
 8008270:	0005      	movs	r5, r0
 8008272:	429c      	cmp	r4, r3
 8008274:	dab6      	bge.n	80081e4 <_dtoa_r+0xb3c>
 8008276:	2300      	movs	r3, #0
 8008278:	220a      	movs	r2, #10
 800827a:	9905      	ldr	r1, [sp, #20]
 800827c:	9803      	ldr	r0, [sp, #12]
 800827e:	f000 f975 	bl	800856c <__multadd>
 8008282:	9005      	str	r0, [sp, #20]
 8008284:	e7eb      	b.n	800825e <_dtoa_r+0xbb6>
 8008286:	46c0      	nop			@ (mov r8, r8)
 8008288:	080126c8 	.word	0x080126c8
 800828c:	080126d0 	.word	0x080126d0

08008290 <_free_r>:
 8008290:	b570      	push	{r4, r5, r6, lr}
 8008292:	0005      	movs	r5, r0
 8008294:	1e0c      	subs	r4, r1, #0
 8008296:	d010      	beq.n	80082ba <_free_r+0x2a>
 8008298:	3c04      	subs	r4, #4
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	da00      	bge.n	80082a2 <_free_r+0x12>
 80082a0:	18e4      	adds	r4, r4, r3
 80082a2:	0028      	movs	r0, r5
 80082a4:	f000 f8ea 	bl	800847c <__malloc_lock>
 80082a8:	4a1d      	ldr	r2, [pc, #116]	@ (8008320 <_free_r+0x90>)
 80082aa:	6813      	ldr	r3, [r2, #0]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d105      	bne.n	80082bc <_free_r+0x2c>
 80082b0:	6063      	str	r3, [r4, #4]
 80082b2:	6014      	str	r4, [r2, #0]
 80082b4:	0028      	movs	r0, r5
 80082b6:	f000 f8e9 	bl	800848c <__malloc_unlock>
 80082ba:	bd70      	pop	{r4, r5, r6, pc}
 80082bc:	42a3      	cmp	r3, r4
 80082be:	d908      	bls.n	80082d2 <_free_r+0x42>
 80082c0:	6820      	ldr	r0, [r4, #0]
 80082c2:	1821      	adds	r1, r4, r0
 80082c4:	428b      	cmp	r3, r1
 80082c6:	d1f3      	bne.n	80082b0 <_free_r+0x20>
 80082c8:	6819      	ldr	r1, [r3, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	1809      	adds	r1, r1, r0
 80082ce:	6021      	str	r1, [r4, #0]
 80082d0:	e7ee      	b.n	80082b0 <_free_r+0x20>
 80082d2:	001a      	movs	r2, r3
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d001      	beq.n	80082de <_free_r+0x4e>
 80082da:	42a3      	cmp	r3, r4
 80082dc:	d9f9      	bls.n	80082d2 <_free_r+0x42>
 80082de:	6811      	ldr	r1, [r2, #0]
 80082e0:	1850      	adds	r0, r2, r1
 80082e2:	42a0      	cmp	r0, r4
 80082e4:	d10b      	bne.n	80082fe <_free_r+0x6e>
 80082e6:	6820      	ldr	r0, [r4, #0]
 80082e8:	1809      	adds	r1, r1, r0
 80082ea:	1850      	adds	r0, r2, r1
 80082ec:	6011      	str	r1, [r2, #0]
 80082ee:	4283      	cmp	r3, r0
 80082f0:	d1e0      	bne.n	80082b4 <_free_r+0x24>
 80082f2:	6818      	ldr	r0, [r3, #0]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	1841      	adds	r1, r0, r1
 80082f8:	6011      	str	r1, [r2, #0]
 80082fa:	6053      	str	r3, [r2, #4]
 80082fc:	e7da      	b.n	80082b4 <_free_r+0x24>
 80082fe:	42a0      	cmp	r0, r4
 8008300:	d902      	bls.n	8008308 <_free_r+0x78>
 8008302:	230c      	movs	r3, #12
 8008304:	602b      	str	r3, [r5, #0]
 8008306:	e7d5      	b.n	80082b4 <_free_r+0x24>
 8008308:	6820      	ldr	r0, [r4, #0]
 800830a:	1821      	adds	r1, r4, r0
 800830c:	428b      	cmp	r3, r1
 800830e:	d103      	bne.n	8008318 <_free_r+0x88>
 8008310:	6819      	ldr	r1, [r3, #0]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	1809      	adds	r1, r1, r0
 8008316:	6021      	str	r1, [r4, #0]
 8008318:	6063      	str	r3, [r4, #4]
 800831a:	6054      	str	r4, [r2, #4]
 800831c:	e7ca      	b.n	80082b4 <_free_r+0x24>
 800831e:	46c0      	nop			@ (mov r8, r8)
 8008320:	200053f0 	.word	0x200053f0

08008324 <malloc>:
 8008324:	b510      	push	{r4, lr}
 8008326:	4b03      	ldr	r3, [pc, #12]	@ (8008334 <malloc+0x10>)
 8008328:	0001      	movs	r1, r0
 800832a:	6818      	ldr	r0, [r3, #0]
 800832c:	f000 f826 	bl	800837c <_malloc_r>
 8008330:	bd10      	pop	{r4, pc}
 8008332:	46c0      	nop			@ (mov r8, r8)
 8008334:	20000018 	.word	0x20000018

08008338 <sbrk_aligned>:
 8008338:	b570      	push	{r4, r5, r6, lr}
 800833a:	4e0f      	ldr	r6, [pc, #60]	@ (8008378 <sbrk_aligned+0x40>)
 800833c:	000d      	movs	r5, r1
 800833e:	6831      	ldr	r1, [r6, #0]
 8008340:	0004      	movs	r4, r0
 8008342:	2900      	cmp	r1, #0
 8008344:	d102      	bne.n	800834c <sbrk_aligned+0x14>
 8008346:	f000 fee3 	bl	8009110 <_sbrk_r>
 800834a:	6030      	str	r0, [r6, #0]
 800834c:	0029      	movs	r1, r5
 800834e:	0020      	movs	r0, r4
 8008350:	f000 fede 	bl	8009110 <_sbrk_r>
 8008354:	1c43      	adds	r3, r0, #1
 8008356:	d103      	bne.n	8008360 <sbrk_aligned+0x28>
 8008358:	2501      	movs	r5, #1
 800835a:	426d      	negs	r5, r5
 800835c:	0028      	movs	r0, r5
 800835e:	bd70      	pop	{r4, r5, r6, pc}
 8008360:	2303      	movs	r3, #3
 8008362:	1cc5      	adds	r5, r0, #3
 8008364:	439d      	bics	r5, r3
 8008366:	42a8      	cmp	r0, r5
 8008368:	d0f8      	beq.n	800835c <sbrk_aligned+0x24>
 800836a:	1a29      	subs	r1, r5, r0
 800836c:	0020      	movs	r0, r4
 800836e:	f000 fecf 	bl	8009110 <_sbrk_r>
 8008372:	3001      	adds	r0, #1
 8008374:	d1f2      	bne.n	800835c <sbrk_aligned+0x24>
 8008376:	e7ef      	b.n	8008358 <sbrk_aligned+0x20>
 8008378:	200053ec 	.word	0x200053ec

0800837c <_malloc_r>:
 800837c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800837e:	2203      	movs	r2, #3
 8008380:	1ccb      	adds	r3, r1, #3
 8008382:	4393      	bics	r3, r2
 8008384:	3308      	adds	r3, #8
 8008386:	0005      	movs	r5, r0
 8008388:	001f      	movs	r7, r3
 800838a:	2b0c      	cmp	r3, #12
 800838c:	d234      	bcs.n	80083f8 <_malloc_r+0x7c>
 800838e:	270c      	movs	r7, #12
 8008390:	42b9      	cmp	r1, r7
 8008392:	d833      	bhi.n	80083fc <_malloc_r+0x80>
 8008394:	0028      	movs	r0, r5
 8008396:	f000 f871 	bl	800847c <__malloc_lock>
 800839a:	4e37      	ldr	r6, [pc, #220]	@ (8008478 <_malloc_r+0xfc>)
 800839c:	6833      	ldr	r3, [r6, #0]
 800839e:	001c      	movs	r4, r3
 80083a0:	2c00      	cmp	r4, #0
 80083a2:	d12f      	bne.n	8008404 <_malloc_r+0x88>
 80083a4:	0039      	movs	r1, r7
 80083a6:	0028      	movs	r0, r5
 80083a8:	f7ff ffc6 	bl	8008338 <sbrk_aligned>
 80083ac:	0004      	movs	r4, r0
 80083ae:	1c43      	adds	r3, r0, #1
 80083b0:	d15f      	bne.n	8008472 <_malloc_r+0xf6>
 80083b2:	6834      	ldr	r4, [r6, #0]
 80083b4:	9400      	str	r4, [sp, #0]
 80083b6:	9b00      	ldr	r3, [sp, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d14a      	bne.n	8008452 <_malloc_r+0xd6>
 80083bc:	2c00      	cmp	r4, #0
 80083be:	d052      	beq.n	8008466 <_malloc_r+0xea>
 80083c0:	6823      	ldr	r3, [r4, #0]
 80083c2:	0028      	movs	r0, r5
 80083c4:	18e3      	adds	r3, r4, r3
 80083c6:	9900      	ldr	r1, [sp, #0]
 80083c8:	9301      	str	r3, [sp, #4]
 80083ca:	f000 fea1 	bl	8009110 <_sbrk_r>
 80083ce:	9b01      	ldr	r3, [sp, #4]
 80083d0:	4283      	cmp	r3, r0
 80083d2:	d148      	bne.n	8008466 <_malloc_r+0xea>
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	0028      	movs	r0, r5
 80083d8:	1aff      	subs	r7, r7, r3
 80083da:	0039      	movs	r1, r7
 80083dc:	f7ff ffac 	bl	8008338 <sbrk_aligned>
 80083e0:	3001      	adds	r0, #1
 80083e2:	d040      	beq.n	8008466 <_malloc_r+0xea>
 80083e4:	6823      	ldr	r3, [r4, #0]
 80083e6:	19db      	adds	r3, r3, r7
 80083e8:	6023      	str	r3, [r4, #0]
 80083ea:	6833      	ldr	r3, [r6, #0]
 80083ec:	685a      	ldr	r2, [r3, #4]
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	d133      	bne.n	800845a <_malloc_r+0xde>
 80083f2:	9b00      	ldr	r3, [sp, #0]
 80083f4:	6033      	str	r3, [r6, #0]
 80083f6:	e019      	b.n	800842c <_malloc_r+0xb0>
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	dac9      	bge.n	8008390 <_malloc_r+0x14>
 80083fc:	230c      	movs	r3, #12
 80083fe:	602b      	str	r3, [r5, #0]
 8008400:	2000      	movs	r0, #0
 8008402:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008404:	6821      	ldr	r1, [r4, #0]
 8008406:	1bc9      	subs	r1, r1, r7
 8008408:	d420      	bmi.n	800844c <_malloc_r+0xd0>
 800840a:	290b      	cmp	r1, #11
 800840c:	d90a      	bls.n	8008424 <_malloc_r+0xa8>
 800840e:	19e2      	adds	r2, r4, r7
 8008410:	6027      	str	r7, [r4, #0]
 8008412:	42a3      	cmp	r3, r4
 8008414:	d104      	bne.n	8008420 <_malloc_r+0xa4>
 8008416:	6032      	str	r2, [r6, #0]
 8008418:	6863      	ldr	r3, [r4, #4]
 800841a:	6011      	str	r1, [r2, #0]
 800841c:	6053      	str	r3, [r2, #4]
 800841e:	e005      	b.n	800842c <_malloc_r+0xb0>
 8008420:	605a      	str	r2, [r3, #4]
 8008422:	e7f9      	b.n	8008418 <_malloc_r+0x9c>
 8008424:	6862      	ldr	r2, [r4, #4]
 8008426:	42a3      	cmp	r3, r4
 8008428:	d10e      	bne.n	8008448 <_malloc_r+0xcc>
 800842a:	6032      	str	r2, [r6, #0]
 800842c:	0028      	movs	r0, r5
 800842e:	f000 f82d 	bl	800848c <__malloc_unlock>
 8008432:	0020      	movs	r0, r4
 8008434:	2207      	movs	r2, #7
 8008436:	300b      	adds	r0, #11
 8008438:	1d23      	adds	r3, r4, #4
 800843a:	4390      	bics	r0, r2
 800843c:	1ac2      	subs	r2, r0, r3
 800843e:	4298      	cmp	r0, r3
 8008440:	d0df      	beq.n	8008402 <_malloc_r+0x86>
 8008442:	1a1b      	subs	r3, r3, r0
 8008444:	50a3      	str	r3, [r4, r2]
 8008446:	e7dc      	b.n	8008402 <_malloc_r+0x86>
 8008448:	605a      	str	r2, [r3, #4]
 800844a:	e7ef      	b.n	800842c <_malloc_r+0xb0>
 800844c:	0023      	movs	r3, r4
 800844e:	6864      	ldr	r4, [r4, #4]
 8008450:	e7a6      	b.n	80083a0 <_malloc_r+0x24>
 8008452:	9c00      	ldr	r4, [sp, #0]
 8008454:	6863      	ldr	r3, [r4, #4]
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	e7ad      	b.n	80083b6 <_malloc_r+0x3a>
 800845a:	001a      	movs	r2, r3
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	42a3      	cmp	r3, r4
 8008460:	d1fb      	bne.n	800845a <_malloc_r+0xde>
 8008462:	2300      	movs	r3, #0
 8008464:	e7da      	b.n	800841c <_malloc_r+0xa0>
 8008466:	230c      	movs	r3, #12
 8008468:	0028      	movs	r0, r5
 800846a:	602b      	str	r3, [r5, #0]
 800846c:	f000 f80e 	bl	800848c <__malloc_unlock>
 8008470:	e7c6      	b.n	8008400 <_malloc_r+0x84>
 8008472:	6007      	str	r7, [r0, #0]
 8008474:	e7da      	b.n	800842c <_malloc_r+0xb0>
 8008476:	46c0      	nop			@ (mov r8, r8)
 8008478:	200053f0 	.word	0x200053f0

0800847c <__malloc_lock>:
 800847c:	b510      	push	{r4, lr}
 800847e:	4802      	ldr	r0, [pc, #8]	@ (8008488 <__malloc_lock+0xc>)
 8008480:	f7ff f877 	bl	8007572 <__retarget_lock_acquire_recursive>
 8008484:	bd10      	pop	{r4, pc}
 8008486:	46c0      	nop			@ (mov r8, r8)
 8008488:	200053e8 	.word	0x200053e8

0800848c <__malloc_unlock>:
 800848c:	b510      	push	{r4, lr}
 800848e:	4802      	ldr	r0, [pc, #8]	@ (8008498 <__malloc_unlock+0xc>)
 8008490:	f7ff f870 	bl	8007574 <__retarget_lock_release_recursive>
 8008494:	bd10      	pop	{r4, pc}
 8008496:	46c0      	nop			@ (mov r8, r8)
 8008498:	200053e8 	.word	0x200053e8

0800849c <_Balloc>:
 800849c:	b570      	push	{r4, r5, r6, lr}
 800849e:	69c5      	ldr	r5, [r0, #28]
 80084a0:	0006      	movs	r6, r0
 80084a2:	000c      	movs	r4, r1
 80084a4:	2d00      	cmp	r5, #0
 80084a6:	d10e      	bne.n	80084c6 <_Balloc+0x2a>
 80084a8:	2010      	movs	r0, #16
 80084aa:	f7ff ff3b 	bl	8008324 <malloc>
 80084ae:	1e02      	subs	r2, r0, #0
 80084b0:	61f0      	str	r0, [r6, #28]
 80084b2:	d104      	bne.n	80084be <_Balloc+0x22>
 80084b4:	216b      	movs	r1, #107	@ 0x6b
 80084b6:	4b19      	ldr	r3, [pc, #100]	@ (800851c <_Balloc+0x80>)
 80084b8:	4819      	ldr	r0, [pc, #100]	@ (8008520 <_Balloc+0x84>)
 80084ba:	f000 fe45 	bl	8009148 <__assert_func>
 80084be:	6045      	str	r5, [r0, #4]
 80084c0:	6085      	str	r5, [r0, #8]
 80084c2:	6005      	str	r5, [r0, #0]
 80084c4:	60c5      	str	r5, [r0, #12]
 80084c6:	69f5      	ldr	r5, [r6, #28]
 80084c8:	68eb      	ldr	r3, [r5, #12]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d013      	beq.n	80084f6 <_Balloc+0x5a>
 80084ce:	69f3      	ldr	r3, [r6, #28]
 80084d0:	00a2      	lsls	r2, r4, #2
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	189b      	adds	r3, r3, r2
 80084d6:	6818      	ldr	r0, [r3, #0]
 80084d8:	2800      	cmp	r0, #0
 80084da:	d118      	bne.n	800850e <_Balloc+0x72>
 80084dc:	2101      	movs	r1, #1
 80084de:	000d      	movs	r5, r1
 80084e0:	40a5      	lsls	r5, r4
 80084e2:	1d6a      	adds	r2, r5, #5
 80084e4:	0030      	movs	r0, r6
 80084e6:	0092      	lsls	r2, r2, #2
 80084e8:	f000 fe4c 	bl	8009184 <_calloc_r>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	d00c      	beq.n	800850a <_Balloc+0x6e>
 80084f0:	6044      	str	r4, [r0, #4]
 80084f2:	6085      	str	r5, [r0, #8]
 80084f4:	e00d      	b.n	8008512 <_Balloc+0x76>
 80084f6:	2221      	movs	r2, #33	@ 0x21
 80084f8:	2104      	movs	r1, #4
 80084fa:	0030      	movs	r0, r6
 80084fc:	f000 fe42 	bl	8009184 <_calloc_r>
 8008500:	69f3      	ldr	r3, [r6, #28]
 8008502:	60e8      	str	r0, [r5, #12]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e1      	bne.n	80084ce <_Balloc+0x32>
 800850a:	2000      	movs	r0, #0
 800850c:	bd70      	pop	{r4, r5, r6, pc}
 800850e:	6802      	ldr	r2, [r0, #0]
 8008510:	601a      	str	r2, [r3, #0]
 8008512:	2300      	movs	r3, #0
 8008514:	6103      	str	r3, [r0, #16]
 8008516:	60c3      	str	r3, [r0, #12]
 8008518:	e7f8      	b.n	800850c <_Balloc+0x70>
 800851a:	46c0      	nop			@ (mov r8, r8)
 800851c:	080126d5 	.word	0x080126d5
 8008520:	08012755 	.word	0x08012755

08008524 <_Bfree>:
 8008524:	b570      	push	{r4, r5, r6, lr}
 8008526:	69c6      	ldr	r6, [r0, #28]
 8008528:	0005      	movs	r5, r0
 800852a:	000c      	movs	r4, r1
 800852c:	2e00      	cmp	r6, #0
 800852e:	d10e      	bne.n	800854e <_Bfree+0x2a>
 8008530:	2010      	movs	r0, #16
 8008532:	f7ff fef7 	bl	8008324 <malloc>
 8008536:	1e02      	subs	r2, r0, #0
 8008538:	61e8      	str	r0, [r5, #28]
 800853a:	d104      	bne.n	8008546 <_Bfree+0x22>
 800853c:	218f      	movs	r1, #143	@ 0x8f
 800853e:	4b09      	ldr	r3, [pc, #36]	@ (8008564 <_Bfree+0x40>)
 8008540:	4809      	ldr	r0, [pc, #36]	@ (8008568 <_Bfree+0x44>)
 8008542:	f000 fe01 	bl	8009148 <__assert_func>
 8008546:	6046      	str	r6, [r0, #4]
 8008548:	6086      	str	r6, [r0, #8]
 800854a:	6006      	str	r6, [r0, #0]
 800854c:	60c6      	str	r6, [r0, #12]
 800854e:	2c00      	cmp	r4, #0
 8008550:	d007      	beq.n	8008562 <_Bfree+0x3e>
 8008552:	69eb      	ldr	r3, [r5, #28]
 8008554:	6862      	ldr	r2, [r4, #4]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	0092      	lsls	r2, r2, #2
 800855a:	189b      	adds	r3, r3, r2
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	6022      	str	r2, [r4, #0]
 8008560:	601c      	str	r4, [r3, #0]
 8008562:	bd70      	pop	{r4, r5, r6, pc}
 8008564:	080126d5 	.word	0x080126d5
 8008568:	08012755 	.word	0x08012755

0800856c <__multadd>:
 800856c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800856e:	000f      	movs	r7, r1
 8008570:	9001      	str	r0, [sp, #4]
 8008572:	000c      	movs	r4, r1
 8008574:	001e      	movs	r6, r3
 8008576:	2000      	movs	r0, #0
 8008578:	690d      	ldr	r5, [r1, #16]
 800857a:	3714      	adds	r7, #20
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	3001      	adds	r0, #1
 8008580:	b299      	uxth	r1, r3
 8008582:	4351      	muls	r1, r2
 8008584:	0c1b      	lsrs	r3, r3, #16
 8008586:	4353      	muls	r3, r2
 8008588:	1989      	adds	r1, r1, r6
 800858a:	0c0e      	lsrs	r6, r1, #16
 800858c:	199b      	adds	r3, r3, r6
 800858e:	0c1e      	lsrs	r6, r3, #16
 8008590:	b289      	uxth	r1, r1
 8008592:	041b      	lsls	r3, r3, #16
 8008594:	185b      	adds	r3, r3, r1
 8008596:	c708      	stmia	r7!, {r3}
 8008598:	4285      	cmp	r5, r0
 800859a:	dcef      	bgt.n	800857c <__multadd+0x10>
 800859c:	2e00      	cmp	r6, #0
 800859e:	d022      	beq.n	80085e6 <__multadd+0x7a>
 80085a0:	68a3      	ldr	r3, [r4, #8]
 80085a2:	42ab      	cmp	r3, r5
 80085a4:	dc19      	bgt.n	80085da <__multadd+0x6e>
 80085a6:	6861      	ldr	r1, [r4, #4]
 80085a8:	9801      	ldr	r0, [sp, #4]
 80085aa:	3101      	adds	r1, #1
 80085ac:	f7ff ff76 	bl	800849c <_Balloc>
 80085b0:	1e07      	subs	r7, r0, #0
 80085b2:	d105      	bne.n	80085c0 <__multadd+0x54>
 80085b4:	003a      	movs	r2, r7
 80085b6:	21ba      	movs	r1, #186	@ 0xba
 80085b8:	4b0c      	ldr	r3, [pc, #48]	@ (80085ec <__multadd+0x80>)
 80085ba:	480d      	ldr	r0, [pc, #52]	@ (80085f0 <__multadd+0x84>)
 80085bc:	f000 fdc4 	bl	8009148 <__assert_func>
 80085c0:	0021      	movs	r1, r4
 80085c2:	6922      	ldr	r2, [r4, #16]
 80085c4:	310c      	adds	r1, #12
 80085c6:	3202      	adds	r2, #2
 80085c8:	0092      	lsls	r2, r2, #2
 80085ca:	300c      	adds	r0, #12
 80085cc:	f000 fdb2 	bl	8009134 <memcpy>
 80085d0:	0021      	movs	r1, r4
 80085d2:	9801      	ldr	r0, [sp, #4]
 80085d4:	f7ff ffa6 	bl	8008524 <_Bfree>
 80085d8:	003c      	movs	r4, r7
 80085da:	1d2b      	adds	r3, r5, #4
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	18e3      	adds	r3, r4, r3
 80085e0:	3501      	adds	r5, #1
 80085e2:	605e      	str	r6, [r3, #4]
 80085e4:	6125      	str	r5, [r4, #16]
 80085e6:	0020      	movs	r0, r4
 80085e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80085ea:	46c0      	nop			@ (mov r8, r8)
 80085ec:	08012744 	.word	0x08012744
 80085f0:	08012755 	.word	0x08012755

080085f4 <__hi0bits>:
 80085f4:	2280      	movs	r2, #128	@ 0x80
 80085f6:	0003      	movs	r3, r0
 80085f8:	0252      	lsls	r2, r2, #9
 80085fa:	2000      	movs	r0, #0
 80085fc:	4293      	cmp	r3, r2
 80085fe:	d201      	bcs.n	8008604 <__hi0bits+0x10>
 8008600:	041b      	lsls	r3, r3, #16
 8008602:	3010      	adds	r0, #16
 8008604:	2280      	movs	r2, #128	@ 0x80
 8008606:	0452      	lsls	r2, r2, #17
 8008608:	4293      	cmp	r3, r2
 800860a:	d201      	bcs.n	8008610 <__hi0bits+0x1c>
 800860c:	3008      	adds	r0, #8
 800860e:	021b      	lsls	r3, r3, #8
 8008610:	2280      	movs	r2, #128	@ 0x80
 8008612:	0552      	lsls	r2, r2, #21
 8008614:	4293      	cmp	r3, r2
 8008616:	d201      	bcs.n	800861c <__hi0bits+0x28>
 8008618:	3004      	adds	r0, #4
 800861a:	011b      	lsls	r3, r3, #4
 800861c:	2280      	movs	r2, #128	@ 0x80
 800861e:	05d2      	lsls	r2, r2, #23
 8008620:	4293      	cmp	r3, r2
 8008622:	d201      	bcs.n	8008628 <__hi0bits+0x34>
 8008624:	3002      	adds	r0, #2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	2b00      	cmp	r3, #0
 800862a:	db03      	blt.n	8008634 <__hi0bits+0x40>
 800862c:	3001      	adds	r0, #1
 800862e:	4213      	tst	r3, r2
 8008630:	d100      	bne.n	8008634 <__hi0bits+0x40>
 8008632:	2020      	movs	r0, #32
 8008634:	4770      	bx	lr

08008636 <__lo0bits>:
 8008636:	6803      	ldr	r3, [r0, #0]
 8008638:	0001      	movs	r1, r0
 800863a:	2207      	movs	r2, #7
 800863c:	0018      	movs	r0, r3
 800863e:	4010      	ands	r0, r2
 8008640:	4213      	tst	r3, r2
 8008642:	d00d      	beq.n	8008660 <__lo0bits+0x2a>
 8008644:	3a06      	subs	r2, #6
 8008646:	2000      	movs	r0, #0
 8008648:	4213      	tst	r3, r2
 800864a:	d105      	bne.n	8008658 <__lo0bits+0x22>
 800864c:	3002      	adds	r0, #2
 800864e:	4203      	tst	r3, r0
 8008650:	d003      	beq.n	800865a <__lo0bits+0x24>
 8008652:	40d3      	lsrs	r3, r2
 8008654:	0010      	movs	r0, r2
 8008656:	600b      	str	r3, [r1, #0]
 8008658:	4770      	bx	lr
 800865a:	089b      	lsrs	r3, r3, #2
 800865c:	600b      	str	r3, [r1, #0]
 800865e:	e7fb      	b.n	8008658 <__lo0bits+0x22>
 8008660:	b29a      	uxth	r2, r3
 8008662:	2a00      	cmp	r2, #0
 8008664:	d101      	bne.n	800866a <__lo0bits+0x34>
 8008666:	2010      	movs	r0, #16
 8008668:	0c1b      	lsrs	r3, r3, #16
 800866a:	b2da      	uxtb	r2, r3
 800866c:	2a00      	cmp	r2, #0
 800866e:	d101      	bne.n	8008674 <__lo0bits+0x3e>
 8008670:	3008      	adds	r0, #8
 8008672:	0a1b      	lsrs	r3, r3, #8
 8008674:	071a      	lsls	r2, r3, #28
 8008676:	d101      	bne.n	800867c <__lo0bits+0x46>
 8008678:	3004      	adds	r0, #4
 800867a:	091b      	lsrs	r3, r3, #4
 800867c:	079a      	lsls	r2, r3, #30
 800867e:	d101      	bne.n	8008684 <__lo0bits+0x4e>
 8008680:	3002      	adds	r0, #2
 8008682:	089b      	lsrs	r3, r3, #2
 8008684:	07da      	lsls	r2, r3, #31
 8008686:	d4e9      	bmi.n	800865c <__lo0bits+0x26>
 8008688:	3001      	adds	r0, #1
 800868a:	085b      	lsrs	r3, r3, #1
 800868c:	d1e6      	bne.n	800865c <__lo0bits+0x26>
 800868e:	2020      	movs	r0, #32
 8008690:	e7e2      	b.n	8008658 <__lo0bits+0x22>
	...

08008694 <__i2b>:
 8008694:	b510      	push	{r4, lr}
 8008696:	000c      	movs	r4, r1
 8008698:	2101      	movs	r1, #1
 800869a:	f7ff feff 	bl	800849c <_Balloc>
 800869e:	2800      	cmp	r0, #0
 80086a0:	d107      	bne.n	80086b2 <__i2b+0x1e>
 80086a2:	2146      	movs	r1, #70	@ 0x46
 80086a4:	4c05      	ldr	r4, [pc, #20]	@ (80086bc <__i2b+0x28>)
 80086a6:	0002      	movs	r2, r0
 80086a8:	4b05      	ldr	r3, [pc, #20]	@ (80086c0 <__i2b+0x2c>)
 80086aa:	0020      	movs	r0, r4
 80086ac:	31ff      	adds	r1, #255	@ 0xff
 80086ae:	f000 fd4b 	bl	8009148 <__assert_func>
 80086b2:	2301      	movs	r3, #1
 80086b4:	6144      	str	r4, [r0, #20]
 80086b6:	6103      	str	r3, [r0, #16]
 80086b8:	bd10      	pop	{r4, pc}
 80086ba:	46c0      	nop			@ (mov r8, r8)
 80086bc:	08012755 	.word	0x08012755
 80086c0:	08012744 	.word	0x08012744

080086c4 <__multiply>:
 80086c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086c6:	0014      	movs	r4, r2
 80086c8:	690a      	ldr	r2, [r1, #16]
 80086ca:	6923      	ldr	r3, [r4, #16]
 80086cc:	000d      	movs	r5, r1
 80086ce:	b08b      	sub	sp, #44	@ 0x2c
 80086d0:	429a      	cmp	r2, r3
 80086d2:	db02      	blt.n	80086da <__multiply+0x16>
 80086d4:	0023      	movs	r3, r4
 80086d6:	000c      	movs	r4, r1
 80086d8:	001d      	movs	r5, r3
 80086da:	6927      	ldr	r7, [r4, #16]
 80086dc:	692e      	ldr	r6, [r5, #16]
 80086de:	6861      	ldr	r1, [r4, #4]
 80086e0:	19bb      	adds	r3, r7, r6
 80086e2:	9303      	str	r3, [sp, #12]
 80086e4:	68a3      	ldr	r3, [r4, #8]
 80086e6:	19ba      	adds	r2, r7, r6
 80086e8:	4293      	cmp	r3, r2
 80086ea:	da00      	bge.n	80086ee <__multiply+0x2a>
 80086ec:	3101      	adds	r1, #1
 80086ee:	f7ff fed5 	bl	800849c <_Balloc>
 80086f2:	9002      	str	r0, [sp, #8]
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d106      	bne.n	8008706 <__multiply+0x42>
 80086f8:	21b1      	movs	r1, #177	@ 0xb1
 80086fa:	4b49      	ldr	r3, [pc, #292]	@ (8008820 <__multiply+0x15c>)
 80086fc:	4849      	ldr	r0, [pc, #292]	@ (8008824 <__multiply+0x160>)
 80086fe:	9a02      	ldr	r2, [sp, #8]
 8008700:	0049      	lsls	r1, r1, #1
 8008702:	f000 fd21 	bl	8009148 <__assert_func>
 8008706:	9b02      	ldr	r3, [sp, #8]
 8008708:	2200      	movs	r2, #0
 800870a:	3314      	adds	r3, #20
 800870c:	469c      	mov	ip, r3
 800870e:	19bb      	adds	r3, r7, r6
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	4463      	add	r3, ip
 8008714:	9304      	str	r3, [sp, #16]
 8008716:	4663      	mov	r3, ip
 8008718:	9904      	ldr	r1, [sp, #16]
 800871a:	428b      	cmp	r3, r1
 800871c:	d32a      	bcc.n	8008774 <__multiply+0xb0>
 800871e:	0023      	movs	r3, r4
 8008720:	00bf      	lsls	r7, r7, #2
 8008722:	3314      	adds	r3, #20
 8008724:	3514      	adds	r5, #20
 8008726:	9308      	str	r3, [sp, #32]
 8008728:	00b6      	lsls	r6, r6, #2
 800872a:	19db      	adds	r3, r3, r7
 800872c:	9305      	str	r3, [sp, #20]
 800872e:	19ab      	adds	r3, r5, r6
 8008730:	9309      	str	r3, [sp, #36]	@ 0x24
 8008732:	2304      	movs	r3, #4
 8008734:	9306      	str	r3, [sp, #24]
 8008736:	0023      	movs	r3, r4
 8008738:	9a05      	ldr	r2, [sp, #20]
 800873a:	3315      	adds	r3, #21
 800873c:	9501      	str	r5, [sp, #4]
 800873e:	429a      	cmp	r2, r3
 8008740:	d305      	bcc.n	800874e <__multiply+0x8a>
 8008742:	1b13      	subs	r3, r2, r4
 8008744:	3b15      	subs	r3, #21
 8008746:	089b      	lsrs	r3, r3, #2
 8008748:	3301      	adds	r3, #1
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	9306      	str	r3, [sp, #24]
 800874e:	9b01      	ldr	r3, [sp, #4]
 8008750:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008752:	4293      	cmp	r3, r2
 8008754:	d310      	bcc.n	8008778 <__multiply+0xb4>
 8008756:	9b03      	ldr	r3, [sp, #12]
 8008758:	2b00      	cmp	r3, #0
 800875a:	dd05      	ble.n	8008768 <__multiply+0xa4>
 800875c:	9b04      	ldr	r3, [sp, #16]
 800875e:	3b04      	subs	r3, #4
 8008760:	9304      	str	r3, [sp, #16]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d056      	beq.n	8008816 <__multiply+0x152>
 8008768:	9b02      	ldr	r3, [sp, #8]
 800876a:	9a03      	ldr	r2, [sp, #12]
 800876c:	0018      	movs	r0, r3
 800876e:	611a      	str	r2, [r3, #16]
 8008770:	b00b      	add	sp, #44	@ 0x2c
 8008772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008774:	c304      	stmia	r3!, {r2}
 8008776:	e7cf      	b.n	8008718 <__multiply+0x54>
 8008778:	9b01      	ldr	r3, [sp, #4]
 800877a:	6818      	ldr	r0, [r3, #0]
 800877c:	b280      	uxth	r0, r0
 800877e:	2800      	cmp	r0, #0
 8008780:	d01e      	beq.n	80087c0 <__multiply+0xfc>
 8008782:	4667      	mov	r7, ip
 8008784:	2500      	movs	r5, #0
 8008786:	9e08      	ldr	r6, [sp, #32]
 8008788:	ce02      	ldmia	r6!, {r1}
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	9307      	str	r3, [sp, #28]
 800878e:	b28b      	uxth	r3, r1
 8008790:	4343      	muls	r3, r0
 8008792:	001a      	movs	r2, r3
 8008794:	466b      	mov	r3, sp
 8008796:	0c09      	lsrs	r1, r1, #16
 8008798:	8b9b      	ldrh	r3, [r3, #28]
 800879a:	4341      	muls	r1, r0
 800879c:	18d3      	adds	r3, r2, r3
 800879e:	9a07      	ldr	r2, [sp, #28]
 80087a0:	195b      	adds	r3, r3, r5
 80087a2:	0c12      	lsrs	r2, r2, #16
 80087a4:	1889      	adds	r1, r1, r2
 80087a6:	0c1a      	lsrs	r2, r3, #16
 80087a8:	188a      	adds	r2, r1, r2
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	0c15      	lsrs	r5, r2, #16
 80087ae:	0412      	lsls	r2, r2, #16
 80087b0:	431a      	orrs	r2, r3
 80087b2:	9b05      	ldr	r3, [sp, #20]
 80087b4:	c704      	stmia	r7!, {r2}
 80087b6:	42b3      	cmp	r3, r6
 80087b8:	d8e6      	bhi.n	8008788 <__multiply+0xc4>
 80087ba:	4663      	mov	r3, ip
 80087bc:	9a06      	ldr	r2, [sp, #24]
 80087be:	509d      	str	r5, [r3, r2]
 80087c0:	9b01      	ldr	r3, [sp, #4]
 80087c2:	6818      	ldr	r0, [r3, #0]
 80087c4:	0c00      	lsrs	r0, r0, #16
 80087c6:	d020      	beq.n	800880a <__multiply+0x146>
 80087c8:	4663      	mov	r3, ip
 80087ca:	0025      	movs	r5, r4
 80087cc:	4661      	mov	r1, ip
 80087ce:	2700      	movs	r7, #0
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	3514      	adds	r5, #20
 80087d4:	682a      	ldr	r2, [r5, #0]
 80087d6:	680e      	ldr	r6, [r1, #0]
 80087d8:	b292      	uxth	r2, r2
 80087da:	4342      	muls	r2, r0
 80087dc:	0c36      	lsrs	r6, r6, #16
 80087de:	1992      	adds	r2, r2, r6
 80087e0:	19d2      	adds	r2, r2, r7
 80087e2:	0416      	lsls	r6, r2, #16
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	431e      	orrs	r6, r3
 80087e8:	600e      	str	r6, [r1, #0]
 80087ea:	cd40      	ldmia	r5!, {r6}
 80087ec:	684b      	ldr	r3, [r1, #4]
 80087ee:	0c36      	lsrs	r6, r6, #16
 80087f0:	4346      	muls	r6, r0
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	0c12      	lsrs	r2, r2, #16
 80087f6:	18f3      	adds	r3, r6, r3
 80087f8:	189b      	adds	r3, r3, r2
 80087fa:	9a05      	ldr	r2, [sp, #20]
 80087fc:	0c1f      	lsrs	r7, r3, #16
 80087fe:	3104      	adds	r1, #4
 8008800:	42aa      	cmp	r2, r5
 8008802:	d8e7      	bhi.n	80087d4 <__multiply+0x110>
 8008804:	4662      	mov	r2, ip
 8008806:	9906      	ldr	r1, [sp, #24]
 8008808:	5053      	str	r3, [r2, r1]
 800880a:	9b01      	ldr	r3, [sp, #4]
 800880c:	3304      	adds	r3, #4
 800880e:	9301      	str	r3, [sp, #4]
 8008810:	2304      	movs	r3, #4
 8008812:	449c      	add	ip, r3
 8008814:	e79b      	b.n	800874e <__multiply+0x8a>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	3b01      	subs	r3, #1
 800881a:	9303      	str	r3, [sp, #12]
 800881c:	e79b      	b.n	8008756 <__multiply+0x92>
 800881e:	46c0      	nop			@ (mov r8, r8)
 8008820:	08012744 	.word	0x08012744
 8008824:	08012755 	.word	0x08012755

08008828 <__pow5mult>:
 8008828:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800882a:	2303      	movs	r3, #3
 800882c:	0015      	movs	r5, r2
 800882e:	0007      	movs	r7, r0
 8008830:	000e      	movs	r6, r1
 8008832:	401a      	ands	r2, r3
 8008834:	421d      	tst	r5, r3
 8008836:	d008      	beq.n	800884a <__pow5mult+0x22>
 8008838:	4925      	ldr	r1, [pc, #148]	@ (80088d0 <__pow5mult+0xa8>)
 800883a:	3a01      	subs	r2, #1
 800883c:	0092      	lsls	r2, r2, #2
 800883e:	5852      	ldr	r2, [r2, r1]
 8008840:	2300      	movs	r3, #0
 8008842:	0031      	movs	r1, r6
 8008844:	f7ff fe92 	bl	800856c <__multadd>
 8008848:	0006      	movs	r6, r0
 800884a:	10ad      	asrs	r5, r5, #2
 800884c:	d03d      	beq.n	80088ca <__pow5mult+0xa2>
 800884e:	69fc      	ldr	r4, [r7, #28]
 8008850:	2c00      	cmp	r4, #0
 8008852:	d10f      	bne.n	8008874 <__pow5mult+0x4c>
 8008854:	2010      	movs	r0, #16
 8008856:	f7ff fd65 	bl	8008324 <malloc>
 800885a:	1e02      	subs	r2, r0, #0
 800885c:	61f8      	str	r0, [r7, #28]
 800885e:	d105      	bne.n	800886c <__pow5mult+0x44>
 8008860:	21b4      	movs	r1, #180	@ 0xb4
 8008862:	4b1c      	ldr	r3, [pc, #112]	@ (80088d4 <__pow5mult+0xac>)
 8008864:	481c      	ldr	r0, [pc, #112]	@ (80088d8 <__pow5mult+0xb0>)
 8008866:	31ff      	adds	r1, #255	@ 0xff
 8008868:	f000 fc6e 	bl	8009148 <__assert_func>
 800886c:	6044      	str	r4, [r0, #4]
 800886e:	6084      	str	r4, [r0, #8]
 8008870:	6004      	str	r4, [r0, #0]
 8008872:	60c4      	str	r4, [r0, #12]
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	689c      	ldr	r4, [r3, #8]
 8008878:	9301      	str	r3, [sp, #4]
 800887a:	2c00      	cmp	r4, #0
 800887c:	d108      	bne.n	8008890 <__pow5mult+0x68>
 800887e:	0038      	movs	r0, r7
 8008880:	4916      	ldr	r1, [pc, #88]	@ (80088dc <__pow5mult+0xb4>)
 8008882:	f7ff ff07 	bl	8008694 <__i2b>
 8008886:	9b01      	ldr	r3, [sp, #4]
 8008888:	0004      	movs	r4, r0
 800888a:	6098      	str	r0, [r3, #8]
 800888c:	2300      	movs	r3, #0
 800888e:	6003      	str	r3, [r0, #0]
 8008890:	2301      	movs	r3, #1
 8008892:	421d      	tst	r5, r3
 8008894:	d00a      	beq.n	80088ac <__pow5mult+0x84>
 8008896:	0031      	movs	r1, r6
 8008898:	0022      	movs	r2, r4
 800889a:	0038      	movs	r0, r7
 800889c:	f7ff ff12 	bl	80086c4 <__multiply>
 80088a0:	0031      	movs	r1, r6
 80088a2:	9001      	str	r0, [sp, #4]
 80088a4:	0038      	movs	r0, r7
 80088a6:	f7ff fe3d 	bl	8008524 <_Bfree>
 80088aa:	9e01      	ldr	r6, [sp, #4]
 80088ac:	106d      	asrs	r5, r5, #1
 80088ae:	d00c      	beq.n	80088ca <__pow5mult+0xa2>
 80088b0:	6820      	ldr	r0, [r4, #0]
 80088b2:	2800      	cmp	r0, #0
 80088b4:	d107      	bne.n	80088c6 <__pow5mult+0x9e>
 80088b6:	0022      	movs	r2, r4
 80088b8:	0021      	movs	r1, r4
 80088ba:	0038      	movs	r0, r7
 80088bc:	f7ff ff02 	bl	80086c4 <__multiply>
 80088c0:	2300      	movs	r3, #0
 80088c2:	6020      	str	r0, [r4, #0]
 80088c4:	6003      	str	r3, [r0, #0]
 80088c6:	0004      	movs	r4, r0
 80088c8:	e7e2      	b.n	8008890 <__pow5mult+0x68>
 80088ca:	0030      	movs	r0, r6
 80088cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80088ce:	46c0      	nop			@ (mov r8, r8)
 80088d0:	080127b0 	.word	0x080127b0
 80088d4:	080126d5 	.word	0x080126d5
 80088d8:	08012755 	.word	0x08012755
 80088dc:	00000271 	.word	0x00000271

080088e0 <__lshift>:
 80088e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088e2:	000c      	movs	r4, r1
 80088e4:	0016      	movs	r6, r2
 80088e6:	6923      	ldr	r3, [r4, #16]
 80088e8:	1157      	asrs	r7, r2, #5
 80088ea:	b085      	sub	sp, #20
 80088ec:	18fb      	adds	r3, r7, r3
 80088ee:	9301      	str	r3, [sp, #4]
 80088f0:	3301      	adds	r3, #1
 80088f2:	9300      	str	r3, [sp, #0]
 80088f4:	6849      	ldr	r1, [r1, #4]
 80088f6:	68a3      	ldr	r3, [r4, #8]
 80088f8:	9002      	str	r0, [sp, #8]
 80088fa:	9a00      	ldr	r2, [sp, #0]
 80088fc:	4293      	cmp	r3, r2
 80088fe:	db10      	blt.n	8008922 <__lshift+0x42>
 8008900:	9802      	ldr	r0, [sp, #8]
 8008902:	f7ff fdcb 	bl	800849c <_Balloc>
 8008906:	2300      	movs	r3, #0
 8008908:	0001      	movs	r1, r0
 800890a:	0005      	movs	r5, r0
 800890c:	001a      	movs	r2, r3
 800890e:	3114      	adds	r1, #20
 8008910:	4298      	cmp	r0, r3
 8008912:	d10c      	bne.n	800892e <__lshift+0x4e>
 8008914:	21ef      	movs	r1, #239	@ 0xef
 8008916:	002a      	movs	r2, r5
 8008918:	4b25      	ldr	r3, [pc, #148]	@ (80089b0 <__lshift+0xd0>)
 800891a:	4826      	ldr	r0, [pc, #152]	@ (80089b4 <__lshift+0xd4>)
 800891c:	0049      	lsls	r1, r1, #1
 800891e:	f000 fc13 	bl	8009148 <__assert_func>
 8008922:	3101      	adds	r1, #1
 8008924:	005b      	lsls	r3, r3, #1
 8008926:	e7e8      	b.n	80088fa <__lshift+0x1a>
 8008928:	0098      	lsls	r0, r3, #2
 800892a:	500a      	str	r2, [r1, r0]
 800892c:	3301      	adds	r3, #1
 800892e:	42bb      	cmp	r3, r7
 8008930:	dbfa      	blt.n	8008928 <__lshift+0x48>
 8008932:	43fb      	mvns	r3, r7
 8008934:	17db      	asrs	r3, r3, #31
 8008936:	401f      	ands	r7, r3
 8008938:	00bf      	lsls	r7, r7, #2
 800893a:	0023      	movs	r3, r4
 800893c:	201f      	movs	r0, #31
 800893e:	19c9      	adds	r1, r1, r7
 8008940:	0037      	movs	r7, r6
 8008942:	6922      	ldr	r2, [r4, #16]
 8008944:	3314      	adds	r3, #20
 8008946:	0092      	lsls	r2, r2, #2
 8008948:	189a      	adds	r2, r3, r2
 800894a:	4007      	ands	r7, r0
 800894c:	4206      	tst	r6, r0
 800894e:	d029      	beq.n	80089a4 <__lshift+0xc4>
 8008950:	3001      	adds	r0, #1
 8008952:	1bc0      	subs	r0, r0, r7
 8008954:	9003      	str	r0, [sp, #12]
 8008956:	468c      	mov	ip, r1
 8008958:	2000      	movs	r0, #0
 800895a:	681e      	ldr	r6, [r3, #0]
 800895c:	40be      	lsls	r6, r7
 800895e:	4306      	orrs	r6, r0
 8008960:	4660      	mov	r0, ip
 8008962:	c040      	stmia	r0!, {r6}
 8008964:	4684      	mov	ip, r0
 8008966:	9e03      	ldr	r6, [sp, #12]
 8008968:	cb01      	ldmia	r3!, {r0}
 800896a:	40f0      	lsrs	r0, r6
 800896c:	429a      	cmp	r2, r3
 800896e:	d8f4      	bhi.n	800895a <__lshift+0x7a>
 8008970:	0026      	movs	r6, r4
 8008972:	3615      	adds	r6, #21
 8008974:	2304      	movs	r3, #4
 8008976:	42b2      	cmp	r2, r6
 8008978:	d304      	bcc.n	8008984 <__lshift+0xa4>
 800897a:	1b13      	subs	r3, r2, r4
 800897c:	3b15      	subs	r3, #21
 800897e:	089b      	lsrs	r3, r3, #2
 8008980:	3301      	adds	r3, #1
 8008982:	009b      	lsls	r3, r3, #2
 8008984:	50c8      	str	r0, [r1, r3]
 8008986:	2800      	cmp	r0, #0
 8008988:	d002      	beq.n	8008990 <__lshift+0xb0>
 800898a:	9b01      	ldr	r3, [sp, #4]
 800898c:	3302      	adds	r3, #2
 800898e:	9300      	str	r3, [sp, #0]
 8008990:	9b00      	ldr	r3, [sp, #0]
 8008992:	9802      	ldr	r0, [sp, #8]
 8008994:	3b01      	subs	r3, #1
 8008996:	0021      	movs	r1, r4
 8008998:	612b      	str	r3, [r5, #16]
 800899a:	f7ff fdc3 	bl	8008524 <_Bfree>
 800899e:	0028      	movs	r0, r5
 80089a0:	b005      	add	sp, #20
 80089a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089a4:	cb01      	ldmia	r3!, {r0}
 80089a6:	c101      	stmia	r1!, {r0}
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d8fb      	bhi.n	80089a4 <__lshift+0xc4>
 80089ac:	e7f0      	b.n	8008990 <__lshift+0xb0>
 80089ae:	46c0      	nop			@ (mov r8, r8)
 80089b0:	08012744 	.word	0x08012744
 80089b4:	08012755 	.word	0x08012755

080089b8 <__mcmp>:
 80089b8:	b530      	push	{r4, r5, lr}
 80089ba:	690b      	ldr	r3, [r1, #16]
 80089bc:	6904      	ldr	r4, [r0, #16]
 80089be:	0002      	movs	r2, r0
 80089c0:	1ae0      	subs	r0, r4, r3
 80089c2:	429c      	cmp	r4, r3
 80089c4:	d10f      	bne.n	80089e6 <__mcmp+0x2e>
 80089c6:	3214      	adds	r2, #20
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	3114      	adds	r1, #20
 80089cc:	0014      	movs	r4, r2
 80089ce:	18c9      	adds	r1, r1, r3
 80089d0:	18d2      	adds	r2, r2, r3
 80089d2:	3a04      	subs	r2, #4
 80089d4:	3904      	subs	r1, #4
 80089d6:	6815      	ldr	r5, [r2, #0]
 80089d8:	680b      	ldr	r3, [r1, #0]
 80089da:	429d      	cmp	r5, r3
 80089dc:	d004      	beq.n	80089e8 <__mcmp+0x30>
 80089de:	2001      	movs	r0, #1
 80089e0:	429d      	cmp	r5, r3
 80089e2:	d200      	bcs.n	80089e6 <__mcmp+0x2e>
 80089e4:	3802      	subs	r0, #2
 80089e6:	bd30      	pop	{r4, r5, pc}
 80089e8:	4294      	cmp	r4, r2
 80089ea:	d3f2      	bcc.n	80089d2 <__mcmp+0x1a>
 80089ec:	e7fb      	b.n	80089e6 <__mcmp+0x2e>
	...

080089f0 <__mdiff>:
 80089f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089f2:	000c      	movs	r4, r1
 80089f4:	b087      	sub	sp, #28
 80089f6:	9000      	str	r0, [sp, #0]
 80089f8:	0011      	movs	r1, r2
 80089fa:	0020      	movs	r0, r4
 80089fc:	0017      	movs	r7, r2
 80089fe:	f7ff ffdb 	bl	80089b8 <__mcmp>
 8008a02:	1e05      	subs	r5, r0, #0
 8008a04:	d110      	bne.n	8008a28 <__mdiff+0x38>
 8008a06:	0001      	movs	r1, r0
 8008a08:	9800      	ldr	r0, [sp, #0]
 8008a0a:	f7ff fd47 	bl	800849c <_Balloc>
 8008a0e:	1e02      	subs	r2, r0, #0
 8008a10:	d104      	bne.n	8008a1c <__mdiff+0x2c>
 8008a12:	4b40      	ldr	r3, [pc, #256]	@ (8008b14 <__mdiff+0x124>)
 8008a14:	4840      	ldr	r0, [pc, #256]	@ (8008b18 <__mdiff+0x128>)
 8008a16:	4941      	ldr	r1, [pc, #260]	@ (8008b1c <__mdiff+0x12c>)
 8008a18:	f000 fb96 	bl	8009148 <__assert_func>
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	6145      	str	r5, [r0, #20]
 8008a20:	6103      	str	r3, [r0, #16]
 8008a22:	0010      	movs	r0, r2
 8008a24:	b007      	add	sp, #28
 8008a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a28:	2600      	movs	r6, #0
 8008a2a:	42b0      	cmp	r0, r6
 8008a2c:	da03      	bge.n	8008a36 <__mdiff+0x46>
 8008a2e:	0023      	movs	r3, r4
 8008a30:	003c      	movs	r4, r7
 8008a32:	001f      	movs	r7, r3
 8008a34:	3601      	adds	r6, #1
 8008a36:	6861      	ldr	r1, [r4, #4]
 8008a38:	9800      	ldr	r0, [sp, #0]
 8008a3a:	f7ff fd2f 	bl	800849c <_Balloc>
 8008a3e:	1e02      	subs	r2, r0, #0
 8008a40:	d103      	bne.n	8008a4a <__mdiff+0x5a>
 8008a42:	4b34      	ldr	r3, [pc, #208]	@ (8008b14 <__mdiff+0x124>)
 8008a44:	4834      	ldr	r0, [pc, #208]	@ (8008b18 <__mdiff+0x128>)
 8008a46:	4936      	ldr	r1, [pc, #216]	@ (8008b20 <__mdiff+0x130>)
 8008a48:	e7e6      	b.n	8008a18 <__mdiff+0x28>
 8008a4a:	6923      	ldr	r3, [r4, #16]
 8008a4c:	3414      	adds	r4, #20
 8008a4e:	9300      	str	r3, [sp, #0]
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	18e3      	adds	r3, r4, r3
 8008a54:	0021      	movs	r1, r4
 8008a56:	9401      	str	r4, [sp, #4]
 8008a58:	003c      	movs	r4, r7
 8008a5a:	9302      	str	r3, [sp, #8]
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	3414      	adds	r4, #20
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	18e3      	adds	r3, r4, r3
 8008a64:	9303      	str	r3, [sp, #12]
 8008a66:	0003      	movs	r3, r0
 8008a68:	60c6      	str	r6, [r0, #12]
 8008a6a:	468c      	mov	ip, r1
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	3314      	adds	r3, #20
 8008a70:	9304      	str	r3, [sp, #16]
 8008a72:	9305      	str	r3, [sp, #20]
 8008a74:	4663      	mov	r3, ip
 8008a76:	cb20      	ldmia	r3!, {r5}
 8008a78:	b2a9      	uxth	r1, r5
 8008a7a:	000e      	movs	r6, r1
 8008a7c:	469c      	mov	ip, r3
 8008a7e:	cc08      	ldmia	r4!, {r3}
 8008a80:	0c2d      	lsrs	r5, r5, #16
 8008a82:	b299      	uxth	r1, r3
 8008a84:	1a71      	subs	r1, r6, r1
 8008a86:	1809      	adds	r1, r1, r0
 8008a88:	0c1b      	lsrs	r3, r3, #16
 8008a8a:	1408      	asrs	r0, r1, #16
 8008a8c:	1aeb      	subs	r3, r5, r3
 8008a8e:	181b      	adds	r3, r3, r0
 8008a90:	1418      	asrs	r0, r3, #16
 8008a92:	b289      	uxth	r1, r1
 8008a94:	041b      	lsls	r3, r3, #16
 8008a96:	4319      	orrs	r1, r3
 8008a98:	9b05      	ldr	r3, [sp, #20]
 8008a9a:	c302      	stmia	r3!, {r1}
 8008a9c:	9305      	str	r3, [sp, #20]
 8008a9e:	9b03      	ldr	r3, [sp, #12]
 8008aa0:	42a3      	cmp	r3, r4
 8008aa2:	d8e7      	bhi.n	8008a74 <__mdiff+0x84>
 8008aa4:	0039      	movs	r1, r7
 8008aa6:	9c03      	ldr	r4, [sp, #12]
 8008aa8:	3115      	adds	r1, #21
 8008aaa:	2304      	movs	r3, #4
 8008aac:	428c      	cmp	r4, r1
 8008aae:	d304      	bcc.n	8008aba <__mdiff+0xca>
 8008ab0:	1be3      	subs	r3, r4, r7
 8008ab2:	3b15      	subs	r3, #21
 8008ab4:	089b      	lsrs	r3, r3, #2
 8008ab6:	3301      	adds	r3, #1
 8008ab8:	009b      	lsls	r3, r3, #2
 8008aba:	9901      	ldr	r1, [sp, #4]
 8008abc:	18cd      	adds	r5, r1, r3
 8008abe:	9904      	ldr	r1, [sp, #16]
 8008ac0:	002e      	movs	r6, r5
 8008ac2:	18cb      	adds	r3, r1, r3
 8008ac4:	001f      	movs	r7, r3
 8008ac6:	9902      	ldr	r1, [sp, #8]
 8008ac8:	428e      	cmp	r6, r1
 8008aca:	d311      	bcc.n	8008af0 <__mdiff+0x100>
 8008acc:	9c02      	ldr	r4, [sp, #8]
 8008ace:	1ee9      	subs	r1, r5, #3
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	428c      	cmp	r4, r1
 8008ad4:	d304      	bcc.n	8008ae0 <__mdiff+0xf0>
 8008ad6:	0021      	movs	r1, r4
 8008ad8:	3103      	adds	r1, #3
 8008ada:	1b49      	subs	r1, r1, r5
 8008adc:	0889      	lsrs	r1, r1, #2
 8008ade:	0088      	lsls	r0, r1, #2
 8008ae0:	181b      	adds	r3, r3, r0
 8008ae2:	3b04      	subs	r3, #4
 8008ae4:	6819      	ldr	r1, [r3, #0]
 8008ae6:	2900      	cmp	r1, #0
 8008ae8:	d010      	beq.n	8008b0c <__mdiff+0x11c>
 8008aea:	9b00      	ldr	r3, [sp, #0]
 8008aec:	6113      	str	r3, [r2, #16]
 8008aee:	e798      	b.n	8008a22 <__mdiff+0x32>
 8008af0:	4684      	mov	ip, r0
 8008af2:	ce02      	ldmia	r6!, {r1}
 8008af4:	b288      	uxth	r0, r1
 8008af6:	4460      	add	r0, ip
 8008af8:	1400      	asrs	r0, r0, #16
 8008afa:	0c0c      	lsrs	r4, r1, #16
 8008afc:	1904      	adds	r4, r0, r4
 8008afe:	4461      	add	r1, ip
 8008b00:	1420      	asrs	r0, r4, #16
 8008b02:	b289      	uxth	r1, r1
 8008b04:	0424      	lsls	r4, r4, #16
 8008b06:	4321      	orrs	r1, r4
 8008b08:	c702      	stmia	r7!, {r1}
 8008b0a:	e7dc      	b.n	8008ac6 <__mdiff+0xd6>
 8008b0c:	9900      	ldr	r1, [sp, #0]
 8008b0e:	3901      	subs	r1, #1
 8008b10:	9100      	str	r1, [sp, #0]
 8008b12:	e7e6      	b.n	8008ae2 <__mdiff+0xf2>
 8008b14:	08012744 	.word	0x08012744
 8008b18:	08012755 	.word	0x08012755
 8008b1c:	00000237 	.word	0x00000237
 8008b20:	00000245 	.word	0x00000245

08008b24 <__d2b>:
 8008b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b26:	2101      	movs	r1, #1
 8008b28:	0016      	movs	r6, r2
 8008b2a:	001f      	movs	r7, r3
 8008b2c:	f7ff fcb6 	bl	800849c <_Balloc>
 8008b30:	1e04      	subs	r4, r0, #0
 8008b32:	d105      	bne.n	8008b40 <__d2b+0x1c>
 8008b34:	0022      	movs	r2, r4
 8008b36:	4b25      	ldr	r3, [pc, #148]	@ (8008bcc <__d2b+0xa8>)
 8008b38:	4825      	ldr	r0, [pc, #148]	@ (8008bd0 <__d2b+0xac>)
 8008b3a:	4926      	ldr	r1, [pc, #152]	@ (8008bd4 <__d2b+0xb0>)
 8008b3c:	f000 fb04 	bl	8009148 <__assert_func>
 8008b40:	033b      	lsls	r3, r7, #12
 8008b42:	007d      	lsls	r5, r7, #1
 8008b44:	0b1b      	lsrs	r3, r3, #12
 8008b46:	0d6d      	lsrs	r5, r5, #21
 8008b48:	d002      	beq.n	8008b50 <__d2b+0x2c>
 8008b4a:	2280      	movs	r2, #128	@ 0x80
 8008b4c:	0352      	lsls	r2, r2, #13
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	9301      	str	r3, [sp, #4]
 8008b52:	2e00      	cmp	r6, #0
 8008b54:	d025      	beq.n	8008ba2 <__d2b+0x7e>
 8008b56:	4668      	mov	r0, sp
 8008b58:	9600      	str	r6, [sp, #0]
 8008b5a:	f7ff fd6c 	bl	8008636 <__lo0bits>
 8008b5e:	9b01      	ldr	r3, [sp, #4]
 8008b60:	9900      	ldr	r1, [sp, #0]
 8008b62:	2800      	cmp	r0, #0
 8008b64:	d01b      	beq.n	8008b9e <__d2b+0x7a>
 8008b66:	2220      	movs	r2, #32
 8008b68:	001e      	movs	r6, r3
 8008b6a:	1a12      	subs	r2, r2, r0
 8008b6c:	4096      	lsls	r6, r2
 8008b6e:	0032      	movs	r2, r6
 8008b70:	40c3      	lsrs	r3, r0
 8008b72:	430a      	orrs	r2, r1
 8008b74:	6162      	str	r2, [r4, #20]
 8008b76:	9301      	str	r3, [sp, #4]
 8008b78:	9e01      	ldr	r6, [sp, #4]
 8008b7a:	61a6      	str	r6, [r4, #24]
 8008b7c:	1e73      	subs	r3, r6, #1
 8008b7e:	419e      	sbcs	r6, r3
 8008b80:	3601      	adds	r6, #1
 8008b82:	6126      	str	r6, [r4, #16]
 8008b84:	2d00      	cmp	r5, #0
 8008b86:	d014      	beq.n	8008bb2 <__d2b+0x8e>
 8008b88:	2635      	movs	r6, #53	@ 0x35
 8008b8a:	4b13      	ldr	r3, [pc, #76]	@ (8008bd8 <__d2b+0xb4>)
 8008b8c:	18ed      	adds	r5, r5, r3
 8008b8e:	9b08      	ldr	r3, [sp, #32]
 8008b90:	182d      	adds	r5, r5, r0
 8008b92:	601d      	str	r5, [r3, #0]
 8008b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b96:	1a36      	subs	r6, r6, r0
 8008b98:	601e      	str	r6, [r3, #0]
 8008b9a:	0020      	movs	r0, r4
 8008b9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b9e:	6161      	str	r1, [r4, #20]
 8008ba0:	e7ea      	b.n	8008b78 <__d2b+0x54>
 8008ba2:	a801      	add	r0, sp, #4
 8008ba4:	f7ff fd47 	bl	8008636 <__lo0bits>
 8008ba8:	9b01      	ldr	r3, [sp, #4]
 8008baa:	2601      	movs	r6, #1
 8008bac:	6163      	str	r3, [r4, #20]
 8008bae:	3020      	adds	r0, #32
 8008bb0:	e7e7      	b.n	8008b82 <__d2b+0x5e>
 8008bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8008bdc <__d2b+0xb8>)
 8008bb4:	18c0      	adds	r0, r0, r3
 8008bb6:	9b08      	ldr	r3, [sp, #32]
 8008bb8:	6018      	str	r0, [r3, #0]
 8008bba:	4b09      	ldr	r3, [pc, #36]	@ (8008be0 <__d2b+0xbc>)
 8008bbc:	18f3      	adds	r3, r6, r3
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	18e3      	adds	r3, r4, r3
 8008bc2:	6958      	ldr	r0, [r3, #20]
 8008bc4:	f7ff fd16 	bl	80085f4 <__hi0bits>
 8008bc8:	0176      	lsls	r6, r6, #5
 8008bca:	e7e3      	b.n	8008b94 <__d2b+0x70>
 8008bcc:	08012744 	.word	0x08012744
 8008bd0:	08012755 	.word	0x08012755
 8008bd4:	0000030f 	.word	0x0000030f
 8008bd8:	fffffbcd 	.word	0xfffffbcd
 8008bdc:	fffffbce 	.word	0xfffffbce
 8008be0:	3fffffff 	.word	0x3fffffff

08008be4 <__sfputc_r>:
 8008be4:	6893      	ldr	r3, [r2, #8]
 8008be6:	b510      	push	{r4, lr}
 8008be8:	3b01      	subs	r3, #1
 8008bea:	6093      	str	r3, [r2, #8]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	da04      	bge.n	8008bfa <__sfputc_r+0x16>
 8008bf0:	6994      	ldr	r4, [r2, #24]
 8008bf2:	42a3      	cmp	r3, r4
 8008bf4:	db07      	blt.n	8008c06 <__sfputc_r+0x22>
 8008bf6:	290a      	cmp	r1, #10
 8008bf8:	d005      	beq.n	8008c06 <__sfputc_r+0x22>
 8008bfa:	6813      	ldr	r3, [r2, #0]
 8008bfc:	1c58      	adds	r0, r3, #1
 8008bfe:	6010      	str	r0, [r2, #0]
 8008c00:	7019      	strb	r1, [r3, #0]
 8008c02:	0008      	movs	r0, r1
 8008c04:	bd10      	pop	{r4, pc}
 8008c06:	f000 f9e2 	bl	8008fce <__swbuf_r>
 8008c0a:	0001      	movs	r1, r0
 8008c0c:	e7f9      	b.n	8008c02 <__sfputc_r+0x1e>

08008c0e <__sfputs_r>:
 8008c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c10:	0006      	movs	r6, r0
 8008c12:	000f      	movs	r7, r1
 8008c14:	0014      	movs	r4, r2
 8008c16:	18d5      	adds	r5, r2, r3
 8008c18:	42ac      	cmp	r4, r5
 8008c1a:	d101      	bne.n	8008c20 <__sfputs_r+0x12>
 8008c1c:	2000      	movs	r0, #0
 8008c1e:	e007      	b.n	8008c30 <__sfputs_r+0x22>
 8008c20:	7821      	ldrb	r1, [r4, #0]
 8008c22:	003a      	movs	r2, r7
 8008c24:	0030      	movs	r0, r6
 8008c26:	f7ff ffdd 	bl	8008be4 <__sfputc_r>
 8008c2a:	3401      	adds	r4, #1
 8008c2c:	1c43      	adds	r3, r0, #1
 8008c2e:	d1f3      	bne.n	8008c18 <__sfputs_r+0xa>
 8008c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c34 <_vfiprintf_r>:
 8008c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c36:	b0a1      	sub	sp, #132	@ 0x84
 8008c38:	000f      	movs	r7, r1
 8008c3a:	0015      	movs	r5, r2
 8008c3c:	001e      	movs	r6, r3
 8008c3e:	9003      	str	r0, [sp, #12]
 8008c40:	2800      	cmp	r0, #0
 8008c42:	d004      	beq.n	8008c4e <_vfiprintf_r+0x1a>
 8008c44:	6a03      	ldr	r3, [r0, #32]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d101      	bne.n	8008c4e <_vfiprintf_r+0x1a>
 8008c4a:	f7fe fb7d 	bl	8007348 <__sinit>
 8008c4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c50:	07db      	lsls	r3, r3, #31
 8008c52:	d405      	bmi.n	8008c60 <_vfiprintf_r+0x2c>
 8008c54:	89bb      	ldrh	r3, [r7, #12]
 8008c56:	059b      	lsls	r3, r3, #22
 8008c58:	d402      	bmi.n	8008c60 <_vfiprintf_r+0x2c>
 8008c5a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008c5c:	f7fe fc89 	bl	8007572 <__retarget_lock_acquire_recursive>
 8008c60:	89bb      	ldrh	r3, [r7, #12]
 8008c62:	071b      	lsls	r3, r3, #28
 8008c64:	d502      	bpl.n	8008c6c <_vfiprintf_r+0x38>
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d113      	bne.n	8008c94 <_vfiprintf_r+0x60>
 8008c6c:	0039      	movs	r1, r7
 8008c6e:	9803      	ldr	r0, [sp, #12]
 8008c70:	f000 f9f0 	bl	8009054 <__swsetup_r>
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d00d      	beq.n	8008c94 <_vfiprintf_r+0x60>
 8008c78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c7a:	07db      	lsls	r3, r3, #31
 8008c7c:	d503      	bpl.n	8008c86 <_vfiprintf_r+0x52>
 8008c7e:	2001      	movs	r0, #1
 8008c80:	4240      	negs	r0, r0
 8008c82:	b021      	add	sp, #132	@ 0x84
 8008c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c86:	89bb      	ldrh	r3, [r7, #12]
 8008c88:	059b      	lsls	r3, r3, #22
 8008c8a:	d4f8      	bmi.n	8008c7e <_vfiprintf_r+0x4a>
 8008c8c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008c8e:	f7fe fc71 	bl	8007574 <__retarget_lock_release_recursive>
 8008c92:	e7f4      	b.n	8008c7e <_vfiprintf_r+0x4a>
 8008c94:	2300      	movs	r3, #0
 8008c96:	ac08      	add	r4, sp, #32
 8008c98:	6163      	str	r3, [r4, #20]
 8008c9a:	3320      	adds	r3, #32
 8008c9c:	7663      	strb	r3, [r4, #25]
 8008c9e:	3310      	adds	r3, #16
 8008ca0:	76a3      	strb	r3, [r4, #26]
 8008ca2:	9607      	str	r6, [sp, #28]
 8008ca4:	002e      	movs	r6, r5
 8008ca6:	7833      	ldrb	r3, [r6, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d001      	beq.n	8008cb0 <_vfiprintf_r+0x7c>
 8008cac:	2b25      	cmp	r3, #37	@ 0x25
 8008cae:	d148      	bne.n	8008d42 <_vfiprintf_r+0x10e>
 8008cb0:	1b73      	subs	r3, r6, r5
 8008cb2:	9305      	str	r3, [sp, #20]
 8008cb4:	42ae      	cmp	r6, r5
 8008cb6:	d00b      	beq.n	8008cd0 <_vfiprintf_r+0x9c>
 8008cb8:	002a      	movs	r2, r5
 8008cba:	0039      	movs	r1, r7
 8008cbc:	9803      	ldr	r0, [sp, #12]
 8008cbe:	f7ff ffa6 	bl	8008c0e <__sfputs_r>
 8008cc2:	3001      	adds	r0, #1
 8008cc4:	d100      	bne.n	8008cc8 <_vfiprintf_r+0x94>
 8008cc6:	e0ae      	b.n	8008e26 <_vfiprintf_r+0x1f2>
 8008cc8:	6963      	ldr	r3, [r4, #20]
 8008cca:	9a05      	ldr	r2, [sp, #20]
 8008ccc:	189b      	adds	r3, r3, r2
 8008cce:	6163      	str	r3, [r4, #20]
 8008cd0:	7833      	ldrb	r3, [r6, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d100      	bne.n	8008cd8 <_vfiprintf_r+0xa4>
 8008cd6:	e0a6      	b.n	8008e26 <_vfiprintf_r+0x1f2>
 8008cd8:	2201      	movs	r2, #1
 8008cda:	2300      	movs	r3, #0
 8008cdc:	4252      	negs	r2, r2
 8008cde:	6062      	str	r2, [r4, #4]
 8008ce0:	a904      	add	r1, sp, #16
 8008ce2:	3254      	adds	r2, #84	@ 0x54
 8008ce4:	1852      	adds	r2, r2, r1
 8008ce6:	1c75      	adds	r5, r6, #1
 8008ce8:	6023      	str	r3, [r4, #0]
 8008cea:	60e3      	str	r3, [r4, #12]
 8008cec:	60a3      	str	r3, [r4, #8]
 8008cee:	7013      	strb	r3, [r2, #0]
 8008cf0:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008cf2:	4b59      	ldr	r3, [pc, #356]	@ (8008e58 <_vfiprintf_r+0x224>)
 8008cf4:	2205      	movs	r2, #5
 8008cf6:	0018      	movs	r0, r3
 8008cf8:	7829      	ldrb	r1, [r5, #0]
 8008cfa:	9305      	str	r3, [sp, #20]
 8008cfc:	f7fe fc3b 	bl	8007576 <memchr>
 8008d00:	1c6e      	adds	r6, r5, #1
 8008d02:	2800      	cmp	r0, #0
 8008d04:	d11f      	bne.n	8008d46 <_vfiprintf_r+0x112>
 8008d06:	6822      	ldr	r2, [r4, #0]
 8008d08:	06d3      	lsls	r3, r2, #27
 8008d0a:	d504      	bpl.n	8008d16 <_vfiprintf_r+0xe2>
 8008d0c:	2353      	movs	r3, #83	@ 0x53
 8008d0e:	a904      	add	r1, sp, #16
 8008d10:	185b      	adds	r3, r3, r1
 8008d12:	2120      	movs	r1, #32
 8008d14:	7019      	strb	r1, [r3, #0]
 8008d16:	0713      	lsls	r3, r2, #28
 8008d18:	d504      	bpl.n	8008d24 <_vfiprintf_r+0xf0>
 8008d1a:	2353      	movs	r3, #83	@ 0x53
 8008d1c:	a904      	add	r1, sp, #16
 8008d1e:	185b      	adds	r3, r3, r1
 8008d20:	212b      	movs	r1, #43	@ 0x2b
 8008d22:	7019      	strb	r1, [r3, #0]
 8008d24:	782b      	ldrb	r3, [r5, #0]
 8008d26:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d28:	d016      	beq.n	8008d58 <_vfiprintf_r+0x124>
 8008d2a:	002e      	movs	r6, r5
 8008d2c:	2100      	movs	r1, #0
 8008d2e:	200a      	movs	r0, #10
 8008d30:	68e3      	ldr	r3, [r4, #12]
 8008d32:	7832      	ldrb	r2, [r6, #0]
 8008d34:	1c75      	adds	r5, r6, #1
 8008d36:	3a30      	subs	r2, #48	@ 0x30
 8008d38:	2a09      	cmp	r2, #9
 8008d3a:	d950      	bls.n	8008dde <_vfiprintf_r+0x1aa>
 8008d3c:	2900      	cmp	r1, #0
 8008d3e:	d111      	bne.n	8008d64 <_vfiprintf_r+0x130>
 8008d40:	e017      	b.n	8008d72 <_vfiprintf_r+0x13e>
 8008d42:	3601      	adds	r6, #1
 8008d44:	e7af      	b.n	8008ca6 <_vfiprintf_r+0x72>
 8008d46:	9b05      	ldr	r3, [sp, #20]
 8008d48:	6822      	ldr	r2, [r4, #0]
 8008d4a:	1ac0      	subs	r0, r0, r3
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	4083      	lsls	r3, r0
 8008d50:	4313      	orrs	r3, r2
 8008d52:	0035      	movs	r5, r6
 8008d54:	6023      	str	r3, [r4, #0]
 8008d56:	e7cc      	b.n	8008cf2 <_vfiprintf_r+0xbe>
 8008d58:	9b07      	ldr	r3, [sp, #28]
 8008d5a:	1d19      	adds	r1, r3, #4
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	9107      	str	r1, [sp, #28]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	db01      	blt.n	8008d68 <_vfiprintf_r+0x134>
 8008d64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d66:	e004      	b.n	8008d72 <_vfiprintf_r+0x13e>
 8008d68:	425b      	negs	r3, r3
 8008d6a:	60e3      	str	r3, [r4, #12]
 8008d6c:	2302      	movs	r3, #2
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	6023      	str	r3, [r4, #0]
 8008d72:	7833      	ldrb	r3, [r6, #0]
 8008d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d76:	d10c      	bne.n	8008d92 <_vfiprintf_r+0x15e>
 8008d78:	7873      	ldrb	r3, [r6, #1]
 8008d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d7c:	d134      	bne.n	8008de8 <_vfiprintf_r+0x1b4>
 8008d7e:	9b07      	ldr	r3, [sp, #28]
 8008d80:	3602      	adds	r6, #2
 8008d82:	1d1a      	adds	r2, r3, #4
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	9207      	str	r2, [sp, #28]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	da01      	bge.n	8008d90 <_vfiprintf_r+0x15c>
 8008d8c:	2301      	movs	r3, #1
 8008d8e:	425b      	negs	r3, r3
 8008d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d92:	4d32      	ldr	r5, [pc, #200]	@ (8008e5c <_vfiprintf_r+0x228>)
 8008d94:	2203      	movs	r2, #3
 8008d96:	0028      	movs	r0, r5
 8008d98:	7831      	ldrb	r1, [r6, #0]
 8008d9a:	f7fe fbec 	bl	8007576 <memchr>
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	d006      	beq.n	8008db0 <_vfiprintf_r+0x17c>
 8008da2:	2340      	movs	r3, #64	@ 0x40
 8008da4:	1b40      	subs	r0, r0, r5
 8008da6:	4083      	lsls	r3, r0
 8008da8:	6822      	ldr	r2, [r4, #0]
 8008daa:	3601      	adds	r6, #1
 8008dac:	4313      	orrs	r3, r2
 8008dae:	6023      	str	r3, [r4, #0]
 8008db0:	7831      	ldrb	r1, [r6, #0]
 8008db2:	2206      	movs	r2, #6
 8008db4:	482a      	ldr	r0, [pc, #168]	@ (8008e60 <_vfiprintf_r+0x22c>)
 8008db6:	1c75      	adds	r5, r6, #1
 8008db8:	7621      	strb	r1, [r4, #24]
 8008dba:	f7fe fbdc 	bl	8007576 <memchr>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d040      	beq.n	8008e44 <_vfiprintf_r+0x210>
 8008dc2:	4b28      	ldr	r3, [pc, #160]	@ (8008e64 <_vfiprintf_r+0x230>)
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d122      	bne.n	8008e0e <_vfiprintf_r+0x1da>
 8008dc8:	2207      	movs	r2, #7
 8008dca:	9b07      	ldr	r3, [sp, #28]
 8008dcc:	3307      	adds	r3, #7
 8008dce:	4393      	bics	r3, r2
 8008dd0:	3308      	adds	r3, #8
 8008dd2:	9307      	str	r3, [sp, #28]
 8008dd4:	6963      	ldr	r3, [r4, #20]
 8008dd6:	9a04      	ldr	r2, [sp, #16]
 8008dd8:	189b      	adds	r3, r3, r2
 8008dda:	6163      	str	r3, [r4, #20]
 8008ddc:	e762      	b.n	8008ca4 <_vfiprintf_r+0x70>
 8008dde:	4343      	muls	r3, r0
 8008de0:	002e      	movs	r6, r5
 8008de2:	2101      	movs	r1, #1
 8008de4:	189b      	adds	r3, r3, r2
 8008de6:	e7a4      	b.n	8008d32 <_vfiprintf_r+0xfe>
 8008de8:	2300      	movs	r3, #0
 8008dea:	200a      	movs	r0, #10
 8008dec:	0019      	movs	r1, r3
 8008dee:	3601      	adds	r6, #1
 8008df0:	6063      	str	r3, [r4, #4]
 8008df2:	7832      	ldrb	r2, [r6, #0]
 8008df4:	1c75      	adds	r5, r6, #1
 8008df6:	3a30      	subs	r2, #48	@ 0x30
 8008df8:	2a09      	cmp	r2, #9
 8008dfa:	d903      	bls.n	8008e04 <_vfiprintf_r+0x1d0>
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0c8      	beq.n	8008d92 <_vfiprintf_r+0x15e>
 8008e00:	9109      	str	r1, [sp, #36]	@ 0x24
 8008e02:	e7c6      	b.n	8008d92 <_vfiprintf_r+0x15e>
 8008e04:	4341      	muls	r1, r0
 8008e06:	002e      	movs	r6, r5
 8008e08:	2301      	movs	r3, #1
 8008e0a:	1889      	adds	r1, r1, r2
 8008e0c:	e7f1      	b.n	8008df2 <_vfiprintf_r+0x1be>
 8008e0e:	aa07      	add	r2, sp, #28
 8008e10:	9200      	str	r2, [sp, #0]
 8008e12:	0021      	movs	r1, r4
 8008e14:	003a      	movs	r2, r7
 8008e16:	4b14      	ldr	r3, [pc, #80]	@ (8008e68 <_vfiprintf_r+0x234>)
 8008e18:	9803      	ldr	r0, [sp, #12]
 8008e1a:	f7fd fe49 	bl	8006ab0 <_printf_float>
 8008e1e:	9004      	str	r0, [sp, #16]
 8008e20:	9b04      	ldr	r3, [sp, #16]
 8008e22:	3301      	adds	r3, #1
 8008e24:	d1d6      	bne.n	8008dd4 <_vfiprintf_r+0x1a0>
 8008e26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e28:	07db      	lsls	r3, r3, #31
 8008e2a:	d405      	bmi.n	8008e38 <_vfiprintf_r+0x204>
 8008e2c:	89bb      	ldrh	r3, [r7, #12]
 8008e2e:	059b      	lsls	r3, r3, #22
 8008e30:	d402      	bmi.n	8008e38 <_vfiprintf_r+0x204>
 8008e32:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008e34:	f7fe fb9e 	bl	8007574 <__retarget_lock_release_recursive>
 8008e38:	89bb      	ldrh	r3, [r7, #12]
 8008e3a:	065b      	lsls	r3, r3, #25
 8008e3c:	d500      	bpl.n	8008e40 <_vfiprintf_r+0x20c>
 8008e3e:	e71e      	b.n	8008c7e <_vfiprintf_r+0x4a>
 8008e40:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008e42:	e71e      	b.n	8008c82 <_vfiprintf_r+0x4e>
 8008e44:	aa07      	add	r2, sp, #28
 8008e46:	9200      	str	r2, [sp, #0]
 8008e48:	0021      	movs	r1, r4
 8008e4a:	003a      	movs	r2, r7
 8008e4c:	4b06      	ldr	r3, [pc, #24]	@ (8008e68 <_vfiprintf_r+0x234>)
 8008e4e:	9803      	ldr	r0, [sp, #12]
 8008e50:	f7fe f8dc 	bl	800700c <_printf_i>
 8008e54:	e7e3      	b.n	8008e1e <_vfiprintf_r+0x1ea>
 8008e56:	46c0      	nop			@ (mov r8, r8)
 8008e58:	080128b0 	.word	0x080128b0
 8008e5c:	080128b6 	.word	0x080128b6
 8008e60:	080128ba 	.word	0x080128ba
 8008e64:	08006ab1 	.word	0x08006ab1
 8008e68:	08008c0f 	.word	0x08008c0f

08008e6c <__sflush_r>:
 8008e6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e6e:	220c      	movs	r2, #12
 8008e70:	5e8b      	ldrsh	r3, [r1, r2]
 8008e72:	0005      	movs	r5, r0
 8008e74:	000c      	movs	r4, r1
 8008e76:	071a      	lsls	r2, r3, #28
 8008e78:	d456      	bmi.n	8008f28 <__sflush_r+0xbc>
 8008e7a:	684a      	ldr	r2, [r1, #4]
 8008e7c:	2a00      	cmp	r2, #0
 8008e7e:	dc02      	bgt.n	8008e86 <__sflush_r+0x1a>
 8008e80:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8008e82:	2a00      	cmp	r2, #0
 8008e84:	dd4e      	ble.n	8008f24 <__sflush_r+0xb8>
 8008e86:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008e88:	2f00      	cmp	r7, #0
 8008e8a:	d04b      	beq.n	8008f24 <__sflush_r+0xb8>
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	2080      	movs	r0, #128	@ 0x80
 8008e90:	682e      	ldr	r6, [r5, #0]
 8008e92:	602a      	str	r2, [r5, #0]
 8008e94:	001a      	movs	r2, r3
 8008e96:	0140      	lsls	r0, r0, #5
 8008e98:	6a21      	ldr	r1, [r4, #32]
 8008e9a:	4002      	ands	r2, r0
 8008e9c:	4203      	tst	r3, r0
 8008e9e:	d033      	beq.n	8008f08 <__sflush_r+0x9c>
 8008ea0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ea2:	89a3      	ldrh	r3, [r4, #12]
 8008ea4:	075b      	lsls	r3, r3, #29
 8008ea6:	d506      	bpl.n	8008eb6 <__sflush_r+0x4a>
 8008ea8:	6863      	ldr	r3, [r4, #4]
 8008eaa:	1ad2      	subs	r2, r2, r3
 8008eac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d001      	beq.n	8008eb6 <__sflush_r+0x4a>
 8008eb2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008eb4:	1ad2      	subs	r2, r2, r3
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	0028      	movs	r0, r5
 8008eba:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008ebc:	6a21      	ldr	r1, [r4, #32]
 8008ebe:	47b8      	blx	r7
 8008ec0:	89a2      	ldrh	r2, [r4, #12]
 8008ec2:	1c43      	adds	r3, r0, #1
 8008ec4:	d106      	bne.n	8008ed4 <__sflush_r+0x68>
 8008ec6:	6829      	ldr	r1, [r5, #0]
 8008ec8:	291d      	cmp	r1, #29
 8008eca:	d846      	bhi.n	8008f5a <__sflush_r+0xee>
 8008ecc:	4b29      	ldr	r3, [pc, #164]	@ (8008f74 <__sflush_r+0x108>)
 8008ece:	410b      	asrs	r3, r1
 8008ed0:	07db      	lsls	r3, r3, #31
 8008ed2:	d442      	bmi.n	8008f5a <__sflush_r+0xee>
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	6063      	str	r3, [r4, #4]
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	6023      	str	r3, [r4, #0]
 8008edc:	04d2      	lsls	r2, r2, #19
 8008ede:	d505      	bpl.n	8008eec <__sflush_r+0x80>
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	d102      	bne.n	8008eea <__sflush_r+0x7e>
 8008ee4:	682b      	ldr	r3, [r5, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d100      	bne.n	8008eec <__sflush_r+0x80>
 8008eea:	6560      	str	r0, [r4, #84]	@ 0x54
 8008eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008eee:	602e      	str	r6, [r5, #0]
 8008ef0:	2900      	cmp	r1, #0
 8008ef2:	d017      	beq.n	8008f24 <__sflush_r+0xb8>
 8008ef4:	0023      	movs	r3, r4
 8008ef6:	3344      	adds	r3, #68	@ 0x44
 8008ef8:	4299      	cmp	r1, r3
 8008efa:	d002      	beq.n	8008f02 <__sflush_r+0x96>
 8008efc:	0028      	movs	r0, r5
 8008efe:	f7ff f9c7 	bl	8008290 <_free_r>
 8008f02:	2300      	movs	r3, #0
 8008f04:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f06:	e00d      	b.n	8008f24 <__sflush_r+0xb8>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	0028      	movs	r0, r5
 8008f0c:	47b8      	blx	r7
 8008f0e:	0002      	movs	r2, r0
 8008f10:	1c43      	adds	r3, r0, #1
 8008f12:	d1c6      	bne.n	8008ea2 <__sflush_r+0x36>
 8008f14:	682b      	ldr	r3, [r5, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d0c3      	beq.n	8008ea2 <__sflush_r+0x36>
 8008f1a:	2b1d      	cmp	r3, #29
 8008f1c:	d001      	beq.n	8008f22 <__sflush_r+0xb6>
 8008f1e:	2b16      	cmp	r3, #22
 8008f20:	d11a      	bne.n	8008f58 <__sflush_r+0xec>
 8008f22:	602e      	str	r6, [r5, #0]
 8008f24:	2000      	movs	r0, #0
 8008f26:	e01e      	b.n	8008f66 <__sflush_r+0xfa>
 8008f28:	690e      	ldr	r6, [r1, #16]
 8008f2a:	2e00      	cmp	r6, #0
 8008f2c:	d0fa      	beq.n	8008f24 <__sflush_r+0xb8>
 8008f2e:	680f      	ldr	r7, [r1, #0]
 8008f30:	600e      	str	r6, [r1, #0]
 8008f32:	1bba      	subs	r2, r7, r6
 8008f34:	9201      	str	r2, [sp, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	079b      	lsls	r3, r3, #30
 8008f3a:	d100      	bne.n	8008f3e <__sflush_r+0xd2>
 8008f3c:	694a      	ldr	r2, [r1, #20]
 8008f3e:	60a2      	str	r2, [r4, #8]
 8008f40:	9b01      	ldr	r3, [sp, #4]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	ddee      	ble.n	8008f24 <__sflush_r+0xb8>
 8008f46:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008f48:	0032      	movs	r2, r6
 8008f4a:	001f      	movs	r7, r3
 8008f4c:	0028      	movs	r0, r5
 8008f4e:	9b01      	ldr	r3, [sp, #4]
 8008f50:	6a21      	ldr	r1, [r4, #32]
 8008f52:	47b8      	blx	r7
 8008f54:	2800      	cmp	r0, #0
 8008f56:	dc07      	bgt.n	8008f68 <__sflush_r+0xfc>
 8008f58:	89a2      	ldrh	r2, [r4, #12]
 8008f5a:	2340      	movs	r3, #64	@ 0x40
 8008f5c:	2001      	movs	r0, #1
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	b21b      	sxth	r3, r3
 8008f62:	81a3      	strh	r3, [r4, #12]
 8008f64:	4240      	negs	r0, r0
 8008f66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008f68:	9b01      	ldr	r3, [sp, #4]
 8008f6a:	1836      	adds	r6, r6, r0
 8008f6c:	1a1b      	subs	r3, r3, r0
 8008f6e:	9301      	str	r3, [sp, #4]
 8008f70:	e7e6      	b.n	8008f40 <__sflush_r+0xd4>
 8008f72:	46c0      	nop			@ (mov r8, r8)
 8008f74:	dfbffffe 	.word	0xdfbffffe

08008f78 <_fflush_r>:
 8008f78:	690b      	ldr	r3, [r1, #16]
 8008f7a:	b570      	push	{r4, r5, r6, lr}
 8008f7c:	0005      	movs	r5, r0
 8008f7e:	000c      	movs	r4, r1
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d102      	bne.n	8008f8a <_fflush_r+0x12>
 8008f84:	2500      	movs	r5, #0
 8008f86:	0028      	movs	r0, r5
 8008f88:	bd70      	pop	{r4, r5, r6, pc}
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d004      	beq.n	8008f98 <_fflush_r+0x20>
 8008f8e:	6a03      	ldr	r3, [r0, #32]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d101      	bne.n	8008f98 <_fflush_r+0x20>
 8008f94:	f7fe f9d8 	bl	8007348 <__sinit>
 8008f98:	220c      	movs	r2, #12
 8008f9a:	5ea3      	ldrsh	r3, [r4, r2]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d0f1      	beq.n	8008f84 <_fflush_r+0xc>
 8008fa0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fa2:	07d2      	lsls	r2, r2, #31
 8008fa4:	d404      	bmi.n	8008fb0 <_fflush_r+0x38>
 8008fa6:	059b      	lsls	r3, r3, #22
 8008fa8:	d402      	bmi.n	8008fb0 <_fflush_r+0x38>
 8008faa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fac:	f7fe fae1 	bl	8007572 <__retarget_lock_acquire_recursive>
 8008fb0:	0028      	movs	r0, r5
 8008fb2:	0021      	movs	r1, r4
 8008fb4:	f7ff ff5a 	bl	8008e6c <__sflush_r>
 8008fb8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fba:	0005      	movs	r5, r0
 8008fbc:	07db      	lsls	r3, r3, #31
 8008fbe:	d4e2      	bmi.n	8008f86 <_fflush_r+0xe>
 8008fc0:	89a3      	ldrh	r3, [r4, #12]
 8008fc2:	059b      	lsls	r3, r3, #22
 8008fc4:	d4df      	bmi.n	8008f86 <_fflush_r+0xe>
 8008fc6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fc8:	f7fe fad4 	bl	8007574 <__retarget_lock_release_recursive>
 8008fcc:	e7db      	b.n	8008f86 <_fflush_r+0xe>

08008fce <__swbuf_r>:
 8008fce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fd0:	0006      	movs	r6, r0
 8008fd2:	000d      	movs	r5, r1
 8008fd4:	0014      	movs	r4, r2
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	d004      	beq.n	8008fe4 <__swbuf_r+0x16>
 8008fda:	6a03      	ldr	r3, [r0, #32]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d101      	bne.n	8008fe4 <__swbuf_r+0x16>
 8008fe0:	f7fe f9b2 	bl	8007348 <__sinit>
 8008fe4:	69a3      	ldr	r3, [r4, #24]
 8008fe6:	60a3      	str	r3, [r4, #8]
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	071b      	lsls	r3, r3, #28
 8008fec:	d502      	bpl.n	8008ff4 <__swbuf_r+0x26>
 8008fee:	6923      	ldr	r3, [r4, #16]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d109      	bne.n	8009008 <__swbuf_r+0x3a>
 8008ff4:	0021      	movs	r1, r4
 8008ff6:	0030      	movs	r0, r6
 8008ff8:	f000 f82c 	bl	8009054 <__swsetup_r>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	d003      	beq.n	8009008 <__swbuf_r+0x3a>
 8009000:	2501      	movs	r5, #1
 8009002:	426d      	negs	r5, r5
 8009004:	0028      	movs	r0, r5
 8009006:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009008:	6923      	ldr	r3, [r4, #16]
 800900a:	6820      	ldr	r0, [r4, #0]
 800900c:	b2ef      	uxtb	r7, r5
 800900e:	1ac0      	subs	r0, r0, r3
 8009010:	6963      	ldr	r3, [r4, #20]
 8009012:	b2ed      	uxtb	r5, r5
 8009014:	4283      	cmp	r3, r0
 8009016:	dc05      	bgt.n	8009024 <__swbuf_r+0x56>
 8009018:	0021      	movs	r1, r4
 800901a:	0030      	movs	r0, r6
 800901c:	f7ff ffac 	bl	8008f78 <_fflush_r>
 8009020:	2800      	cmp	r0, #0
 8009022:	d1ed      	bne.n	8009000 <__swbuf_r+0x32>
 8009024:	68a3      	ldr	r3, [r4, #8]
 8009026:	3001      	adds	r0, #1
 8009028:	3b01      	subs	r3, #1
 800902a:	60a3      	str	r3, [r4, #8]
 800902c:	6823      	ldr	r3, [r4, #0]
 800902e:	1c5a      	adds	r2, r3, #1
 8009030:	6022      	str	r2, [r4, #0]
 8009032:	701f      	strb	r7, [r3, #0]
 8009034:	6963      	ldr	r3, [r4, #20]
 8009036:	4283      	cmp	r3, r0
 8009038:	d004      	beq.n	8009044 <__swbuf_r+0x76>
 800903a:	89a3      	ldrh	r3, [r4, #12]
 800903c:	07db      	lsls	r3, r3, #31
 800903e:	d5e1      	bpl.n	8009004 <__swbuf_r+0x36>
 8009040:	2d0a      	cmp	r5, #10
 8009042:	d1df      	bne.n	8009004 <__swbuf_r+0x36>
 8009044:	0021      	movs	r1, r4
 8009046:	0030      	movs	r0, r6
 8009048:	f7ff ff96 	bl	8008f78 <_fflush_r>
 800904c:	2800      	cmp	r0, #0
 800904e:	d0d9      	beq.n	8009004 <__swbuf_r+0x36>
 8009050:	e7d6      	b.n	8009000 <__swbuf_r+0x32>
	...

08009054 <__swsetup_r>:
 8009054:	4b2d      	ldr	r3, [pc, #180]	@ (800910c <__swsetup_r+0xb8>)
 8009056:	b570      	push	{r4, r5, r6, lr}
 8009058:	0005      	movs	r5, r0
 800905a:	6818      	ldr	r0, [r3, #0]
 800905c:	000c      	movs	r4, r1
 800905e:	2800      	cmp	r0, #0
 8009060:	d004      	beq.n	800906c <__swsetup_r+0x18>
 8009062:	6a03      	ldr	r3, [r0, #32]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d101      	bne.n	800906c <__swsetup_r+0x18>
 8009068:	f7fe f96e 	bl	8007348 <__sinit>
 800906c:	230c      	movs	r3, #12
 800906e:	5ee2      	ldrsh	r2, [r4, r3]
 8009070:	0713      	lsls	r3, r2, #28
 8009072:	d423      	bmi.n	80090bc <__swsetup_r+0x68>
 8009074:	06d3      	lsls	r3, r2, #27
 8009076:	d407      	bmi.n	8009088 <__swsetup_r+0x34>
 8009078:	2309      	movs	r3, #9
 800907a:	602b      	str	r3, [r5, #0]
 800907c:	2340      	movs	r3, #64	@ 0x40
 800907e:	2001      	movs	r0, #1
 8009080:	4313      	orrs	r3, r2
 8009082:	81a3      	strh	r3, [r4, #12]
 8009084:	4240      	negs	r0, r0
 8009086:	e03a      	b.n	80090fe <__swsetup_r+0xaa>
 8009088:	0752      	lsls	r2, r2, #29
 800908a:	d513      	bpl.n	80090b4 <__swsetup_r+0x60>
 800908c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800908e:	2900      	cmp	r1, #0
 8009090:	d008      	beq.n	80090a4 <__swsetup_r+0x50>
 8009092:	0023      	movs	r3, r4
 8009094:	3344      	adds	r3, #68	@ 0x44
 8009096:	4299      	cmp	r1, r3
 8009098:	d002      	beq.n	80090a0 <__swsetup_r+0x4c>
 800909a:	0028      	movs	r0, r5
 800909c:	f7ff f8f8 	bl	8008290 <_free_r>
 80090a0:	2300      	movs	r3, #0
 80090a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80090a4:	2224      	movs	r2, #36	@ 0x24
 80090a6:	89a3      	ldrh	r3, [r4, #12]
 80090a8:	4393      	bics	r3, r2
 80090aa:	81a3      	strh	r3, [r4, #12]
 80090ac:	2300      	movs	r3, #0
 80090ae:	6063      	str	r3, [r4, #4]
 80090b0:	6923      	ldr	r3, [r4, #16]
 80090b2:	6023      	str	r3, [r4, #0]
 80090b4:	2308      	movs	r3, #8
 80090b6:	89a2      	ldrh	r2, [r4, #12]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	81a3      	strh	r3, [r4, #12]
 80090bc:	6923      	ldr	r3, [r4, #16]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d10b      	bne.n	80090da <__swsetup_r+0x86>
 80090c2:	21a0      	movs	r1, #160	@ 0xa0
 80090c4:	2280      	movs	r2, #128	@ 0x80
 80090c6:	89a3      	ldrh	r3, [r4, #12]
 80090c8:	0089      	lsls	r1, r1, #2
 80090ca:	0092      	lsls	r2, r2, #2
 80090cc:	400b      	ands	r3, r1
 80090ce:	4293      	cmp	r3, r2
 80090d0:	d003      	beq.n	80090da <__swsetup_r+0x86>
 80090d2:	0021      	movs	r1, r4
 80090d4:	0028      	movs	r0, r5
 80090d6:	f000 f8db 	bl	8009290 <__smakebuf_r>
 80090da:	230c      	movs	r3, #12
 80090dc:	5ee2      	ldrsh	r2, [r4, r3]
 80090de:	2101      	movs	r1, #1
 80090e0:	0013      	movs	r3, r2
 80090e2:	400b      	ands	r3, r1
 80090e4:	420a      	tst	r2, r1
 80090e6:	d00b      	beq.n	8009100 <__swsetup_r+0xac>
 80090e8:	2300      	movs	r3, #0
 80090ea:	60a3      	str	r3, [r4, #8]
 80090ec:	6963      	ldr	r3, [r4, #20]
 80090ee:	425b      	negs	r3, r3
 80090f0:	61a3      	str	r3, [r4, #24]
 80090f2:	2000      	movs	r0, #0
 80090f4:	6923      	ldr	r3, [r4, #16]
 80090f6:	4283      	cmp	r3, r0
 80090f8:	d101      	bne.n	80090fe <__swsetup_r+0xaa>
 80090fa:	0613      	lsls	r3, r2, #24
 80090fc:	d4be      	bmi.n	800907c <__swsetup_r+0x28>
 80090fe:	bd70      	pop	{r4, r5, r6, pc}
 8009100:	0791      	lsls	r1, r2, #30
 8009102:	d400      	bmi.n	8009106 <__swsetup_r+0xb2>
 8009104:	6963      	ldr	r3, [r4, #20]
 8009106:	60a3      	str	r3, [r4, #8]
 8009108:	e7f3      	b.n	80090f2 <__swsetup_r+0x9e>
 800910a:	46c0      	nop			@ (mov r8, r8)
 800910c:	20000018 	.word	0x20000018

08009110 <_sbrk_r>:
 8009110:	2300      	movs	r3, #0
 8009112:	b570      	push	{r4, r5, r6, lr}
 8009114:	4d06      	ldr	r5, [pc, #24]	@ (8009130 <_sbrk_r+0x20>)
 8009116:	0004      	movs	r4, r0
 8009118:	0008      	movs	r0, r1
 800911a:	602b      	str	r3, [r5, #0]
 800911c:	f7fa fc54 	bl	80039c8 <_sbrk>
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	d103      	bne.n	800912c <_sbrk_r+0x1c>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d000      	beq.n	800912c <_sbrk_r+0x1c>
 800912a:	6023      	str	r3, [r4, #0]
 800912c:	bd70      	pop	{r4, r5, r6, pc}
 800912e:	46c0      	nop			@ (mov r8, r8)
 8009130:	200053e4 	.word	0x200053e4

08009134 <memcpy>:
 8009134:	2300      	movs	r3, #0
 8009136:	b510      	push	{r4, lr}
 8009138:	429a      	cmp	r2, r3
 800913a:	d100      	bne.n	800913e <memcpy+0xa>
 800913c:	bd10      	pop	{r4, pc}
 800913e:	5ccc      	ldrb	r4, [r1, r3]
 8009140:	54c4      	strb	r4, [r0, r3]
 8009142:	3301      	adds	r3, #1
 8009144:	e7f8      	b.n	8009138 <memcpy+0x4>
	...

08009148 <__assert_func>:
 8009148:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800914a:	0014      	movs	r4, r2
 800914c:	001a      	movs	r2, r3
 800914e:	4b09      	ldr	r3, [pc, #36]	@ (8009174 <__assert_func+0x2c>)
 8009150:	0005      	movs	r5, r0
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	000e      	movs	r6, r1
 8009156:	68d8      	ldr	r0, [r3, #12]
 8009158:	4b07      	ldr	r3, [pc, #28]	@ (8009178 <__assert_func+0x30>)
 800915a:	2c00      	cmp	r4, #0
 800915c:	d101      	bne.n	8009162 <__assert_func+0x1a>
 800915e:	4b07      	ldr	r3, [pc, #28]	@ (800917c <__assert_func+0x34>)
 8009160:	001c      	movs	r4, r3
 8009162:	4907      	ldr	r1, [pc, #28]	@ (8009180 <__assert_func+0x38>)
 8009164:	9301      	str	r3, [sp, #4]
 8009166:	9402      	str	r4, [sp, #8]
 8009168:	002b      	movs	r3, r5
 800916a:	9600      	str	r6, [sp, #0]
 800916c:	f000 f856 	bl	800921c <fiprintf>
 8009170:	f000 f8f4 	bl	800935c <abort>
 8009174:	20000018 	.word	0x20000018
 8009178:	080128cb 	.word	0x080128cb
 800917c:	08012906 	.word	0x08012906
 8009180:	080128d8 	.word	0x080128d8

08009184 <_calloc_r>:
 8009184:	b570      	push	{r4, r5, r6, lr}
 8009186:	0c0b      	lsrs	r3, r1, #16
 8009188:	0c15      	lsrs	r5, r2, #16
 800918a:	2b00      	cmp	r3, #0
 800918c:	d11e      	bne.n	80091cc <_calloc_r+0x48>
 800918e:	2d00      	cmp	r5, #0
 8009190:	d10c      	bne.n	80091ac <_calloc_r+0x28>
 8009192:	b289      	uxth	r1, r1
 8009194:	b294      	uxth	r4, r2
 8009196:	434c      	muls	r4, r1
 8009198:	0021      	movs	r1, r4
 800919a:	f7ff f8ef 	bl	800837c <_malloc_r>
 800919e:	1e05      	subs	r5, r0, #0
 80091a0:	d01a      	beq.n	80091d8 <_calloc_r+0x54>
 80091a2:	0022      	movs	r2, r4
 80091a4:	2100      	movs	r1, #0
 80091a6:	f7fe f95f 	bl	8007468 <memset>
 80091aa:	e016      	b.n	80091da <_calloc_r+0x56>
 80091ac:	1c2b      	adds	r3, r5, #0
 80091ae:	1c0c      	adds	r4, r1, #0
 80091b0:	b289      	uxth	r1, r1
 80091b2:	b292      	uxth	r2, r2
 80091b4:	434a      	muls	r2, r1
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	b2a1      	uxth	r1, r4
 80091ba:	4359      	muls	r1, r3
 80091bc:	0c14      	lsrs	r4, r2, #16
 80091be:	190c      	adds	r4, r1, r4
 80091c0:	0c23      	lsrs	r3, r4, #16
 80091c2:	d107      	bne.n	80091d4 <_calloc_r+0x50>
 80091c4:	0424      	lsls	r4, r4, #16
 80091c6:	b292      	uxth	r2, r2
 80091c8:	4314      	orrs	r4, r2
 80091ca:	e7e5      	b.n	8009198 <_calloc_r+0x14>
 80091cc:	2d00      	cmp	r5, #0
 80091ce:	d101      	bne.n	80091d4 <_calloc_r+0x50>
 80091d0:	1c14      	adds	r4, r2, #0
 80091d2:	e7ed      	b.n	80091b0 <_calloc_r+0x2c>
 80091d4:	230c      	movs	r3, #12
 80091d6:	6003      	str	r3, [r0, #0]
 80091d8:	2500      	movs	r5, #0
 80091da:	0028      	movs	r0, r5
 80091dc:	bd70      	pop	{r4, r5, r6, pc}

080091de <__ascii_mbtowc>:
 80091de:	b082      	sub	sp, #8
 80091e0:	2900      	cmp	r1, #0
 80091e2:	d100      	bne.n	80091e6 <__ascii_mbtowc+0x8>
 80091e4:	a901      	add	r1, sp, #4
 80091e6:	1e10      	subs	r0, r2, #0
 80091e8:	d006      	beq.n	80091f8 <__ascii_mbtowc+0x1a>
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d006      	beq.n	80091fc <__ascii_mbtowc+0x1e>
 80091ee:	7813      	ldrb	r3, [r2, #0]
 80091f0:	600b      	str	r3, [r1, #0]
 80091f2:	7810      	ldrb	r0, [r2, #0]
 80091f4:	1e43      	subs	r3, r0, #1
 80091f6:	4198      	sbcs	r0, r3
 80091f8:	b002      	add	sp, #8
 80091fa:	4770      	bx	lr
 80091fc:	2002      	movs	r0, #2
 80091fe:	4240      	negs	r0, r0
 8009200:	e7fa      	b.n	80091f8 <__ascii_mbtowc+0x1a>

08009202 <__ascii_wctomb>:
 8009202:	0003      	movs	r3, r0
 8009204:	1e08      	subs	r0, r1, #0
 8009206:	d005      	beq.n	8009214 <__ascii_wctomb+0x12>
 8009208:	2aff      	cmp	r2, #255	@ 0xff
 800920a:	d904      	bls.n	8009216 <__ascii_wctomb+0x14>
 800920c:	228a      	movs	r2, #138	@ 0x8a
 800920e:	2001      	movs	r0, #1
 8009210:	601a      	str	r2, [r3, #0]
 8009212:	4240      	negs	r0, r0
 8009214:	4770      	bx	lr
 8009216:	2001      	movs	r0, #1
 8009218:	700a      	strb	r2, [r1, #0]
 800921a:	e7fb      	b.n	8009214 <__ascii_wctomb+0x12>

0800921c <fiprintf>:
 800921c:	b40e      	push	{r1, r2, r3}
 800921e:	b517      	push	{r0, r1, r2, r4, lr}
 8009220:	4c05      	ldr	r4, [pc, #20]	@ (8009238 <fiprintf+0x1c>)
 8009222:	ab05      	add	r3, sp, #20
 8009224:	cb04      	ldmia	r3!, {r2}
 8009226:	0001      	movs	r1, r0
 8009228:	6820      	ldr	r0, [r4, #0]
 800922a:	9301      	str	r3, [sp, #4]
 800922c:	f7ff fd02 	bl	8008c34 <_vfiprintf_r>
 8009230:	bc1e      	pop	{r1, r2, r3, r4}
 8009232:	bc08      	pop	{r3}
 8009234:	b003      	add	sp, #12
 8009236:	4718      	bx	r3
 8009238:	20000018 	.word	0x20000018

0800923c <__swhatbuf_r>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	000e      	movs	r6, r1
 8009240:	001d      	movs	r5, r3
 8009242:	230e      	movs	r3, #14
 8009244:	5ec9      	ldrsh	r1, [r1, r3]
 8009246:	0014      	movs	r4, r2
 8009248:	b096      	sub	sp, #88	@ 0x58
 800924a:	2900      	cmp	r1, #0
 800924c:	da0c      	bge.n	8009268 <__swhatbuf_r+0x2c>
 800924e:	89b2      	ldrh	r2, [r6, #12]
 8009250:	2380      	movs	r3, #128	@ 0x80
 8009252:	0011      	movs	r1, r2
 8009254:	4019      	ands	r1, r3
 8009256:	421a      	tst	r2, r3
 8009258:	d114      	bne.n	8009284 <__swhatbuf_r+0x48>
 800925a:	2380      	movs	r3, #128	@ 0x80
 800925c:	00db      	lsls	r3, r3, #3
 800925e:	2000      	movs	r0, #0
 8009260:	6029      	str	r1, [r5, #0]
 8009262:	6023      	str	r3, [r4, #0]
 8009264:	b016      	add	sp, #88	@ 0x58
 8009266:	bd70      	pop	{r4, r5, r6, pc}
 8009268:	466a      	mov	r2, sp
 800926a:	f000 f853 	bl	8009314 <_fstat_r>
 800926e:	2800      	cmp	r0, #0
 8009270:	dbed      	blt.n	800924e <__swhatbuf_r+0x12>
 8009272:	23f0      	movs	r3, #240	@ 0xf0
 8009274:	9901      	ldr	r1, [sp, #4]
 8009276:	021b      	lsls	r3, r3, #8
 8009278:	4019      	ands	r1, r3
 800927a:	4b04      	ldr	r3, [pc, #16]	@ (800928c <__swhatbuf_r+0x50>)
 800927c:	18c9      	adds	r1, r1, r3
 800927e:	424b      	negs	r3, r1
 8009280:	4159      	adcs	r1, r3
 8009282:	e7ea      	b.n	800925a <__swhatbuf_r+0x1e>
 8009284:	2100      	movs	r1, #0
 8009286:	2340      	movs	r3, #64	@ 0x40
 8009288:	e7e9      	b.n	800925e <__swhatbuf_r+0x22>
 800928a:	46c0      	nop			@ (mov r8, r8)
 800928c:	ffffe000 	.word	0xffffe000

08009290 <__smakebuf_r>:
 8009290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009292:	2602      	movs	r6, #2
 8009294:	898b      	ldrh	r3, [r1, #12]
 8009296:	0005      	movs	r5, r0
 8009298:	000c      	movs	r4, r1
 800929a:	b085      	sub	sp, #20
 800929c:	4233      	tst	r3, r6
 800929e:	d007      	beq.n	80092b0 <__smakebuf_r+0x20>
 80092a0:	0023      	movs	r3, r4
 80092a2:	3347      	adds	r3, #71	@ 0x47
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	6123      	str	r3, [r4, #16]
 80092a8:	2301      	movs	r3, #1
 80092aa:	6163      	str	r3, [r4, #20]
 80092ac:	b005      	add	sp, #20
 80092ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092b0:	ab03      	add	r3, sp, #12
 80092b2:	aa02      	add	r2, sp, #8
 80092b4:	f7ff ffc2 	bl	800923c <__swhatbuf_r>
 80092b8:	9f02      	ldr	r7, [sp, #8]
 80092ba:	9001      	str	r0, [sp, #4]
 80092bc:	0039      	movs	r1, r7
 80092be:	0028      	movs	r0, r5
 80092c0:	f7ff f85c 	bl	800837c <_malloc_r>
 80092c4:	2800      	cmp	r0, #0
 80092c6:	d108      	bne.n	80092da <__smakebuf_r+0x4a>
 80092c8:	220c      	movs	r2, #12
 80092ca:	5ea3      	ldrsh	r3, [r4, r2]
 80092cc:	059a      	lsls	r2, r3, #22
 80092ce:	d4ed      	bmi.n	80092ac <__smakebuf_r+0x1c>
 80092d0:	2203      	movs	r2, #3
 80092d2:	4393      	bics	r3, r2
 80092d4:	431e      	orrs	r6, r3
 80092d6:	81a6      	strh	r6, [r4, #12]
 80092d8:	e7e2      	b.n	80092a0 <__smakebuf_r+0x10>
 80092da:	2380      	movs	r3, #128	@ 0x80
 80092dc:	89a2      	ldrh	r2, [r4, #12]
 80092de:	6020      	str	r0, [r4, #0]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	81a3      	strh	r3, [r4, #12]
 80092e4:	9b03      	ldr	r3, [sp, #12]
 80092e6:	6120      	str	r0, [r4, #16]
 80092e8:	6167      	str	r7, [r4, #20]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d00c      	beq.n	8009308 <__smakebuf_r+0x78>
 80092ee:	0028      	movs	r0, r5
 80092f0:	230e      	movs	r3, #14
 80092f2:	5ee1      	ldrsh	r1, [r4, r3]
 80092f4:	f000 f820 	bl	8009338 <_isatty_r>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d005      	beq.n	8009308 <__smakebuf_r+0x78>
 80092fc:	2303      	movs	r3, #3
 80092fe:	89a2      	ldrh	r2, [r4, #12]
 8009300:	439a      	bics	r2, r3
 8009302:	3b02      	subs	r3, #2
 8009304:	4313      	orrs	r3, r2
 8009306:	81a3      	strh	r3, [r4, #12]
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	9a01      	ldr	r2, [sp, #4]
 800930c:	4313      	orrs	r3, r2
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	e7cc      	b.n	80092ac <__smakebuf_r+0x1c>
	...

08009314 <_fstat_r>:
 8009314:	2300      	movs	r3, #0
 8009316:	b570      	push	{r4, r5, r6, lr}
 8009318:	4d06      	ldr	r5, [pc, #24]	@ (8009334 <_fstat_r+0x20>)
 800931a:	0004      	movs	r4, r0
 800931c:	0008      	movs	r0, r1
 800931e:	0011      	movs	r1, r2
 8009320:	602b      	str	r3, [r5, #0]
 8009322:	f7fa fb2e 	bl	8003982 <_fstat>
 8009326:	1c43      	adds	r3, r0, #1
 8009328:	d103      	bne.n	8009332 <_fstat_r+0x1e>
 800932a:	682b      	ldr	r3, [r5, #0]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d000      	beq.n	8009332 <_fstat_r+0x1e>
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	bd70      	pop	{r4, r5, r6, pc}
 8009334:	200053e4 	.word	0x200053e4

08009338 <_isatty_r>:
 8009338:	2300      	movs	r3, #0
 800933a:	b570      	push	{r4, r5, r6, lr}
 800933c:	4d06      	ldr	r5, [pc, #24]	@ (8009358 <_isatty_r+0x20>)
 800933e:	0004      	movs	r4, r0
 8009340:	0008      	movs	r0, r1
 8009342:	602b      	str	r3, [r5, #0]
 8009344:	f7fa fb2b 	bl	800399e <_isatty>
 8009348:	1c43      	adds	r3, r0, #1
 800934a:	d103      	bne.n	8009354 <_isatty_r+0x1c>
 800934c:	682b      	ldr	r3, [r5, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d000      	beq.n	8009354 <_isatty_r+0x1c>
 8009352:	6023      	str	r3, [r4, #0]
 8009354:	bd70      	pop	{r4, r5, r6, pc}
 8009356:	46c0      	nop			@ (mov r8, r8)
 8009358:	200053e4 	.word	0x200053e4

0800935c <abort>:
 800935c:	2006      	movs	r0, #6
 800935e:	b510      	push	{r4, lr}
 8009360:	f000 f82c 	bl	80093bc <raise>
 8009364:	2001      	movs	r0, #1
 8009366:	f7fa fad8 	bl	800391a <_exit>

0800936a <_raise_r>:
 800936a:	b570      	push	{r4, r5, r6, lr}
 800936c:	0004      	movs	r4, r0
 800936e:	000d      	movs	r5, r1
 8009370:	291f      	cmp	r1, #31
 8009372:	d904      	bls.n	800937e <_raise_r+0x14>
 8009374:	2316      	movs	r3, #22
 8009376:	6003      	str	r3, [r0, #0]
 8009378:	2001      	movs	r0, #1
 800937a:	4240      	negs	r0, r0
 800937c:	bd70      	pop	{r4, r5, r6, pc}
 800937e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8009380:	2b00      	cmp	r3, #0
 8009382:	d004      	beq.n	800938e <_raise_r+0x24>
 8009384:	008a      	lsls	r2, r1, #2
 8009386:	189b      	adds	r3, r3, r2
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	2a00      	cmp	r2, #0
 800938c:	d108      	bne.n	80093a0 <_raise_r+0x36>
 800938e:	0020      	movs	r0, r4
 8009390:	f000 f830 	bl	80093f4 <_getpid_r>
 8009394:	002a      	movs	r2, r5
 8009396:	0001      	movs	r1, r0
 8009398:	0020      	movs	r0, r4
 800939a:	f000 f819 	bl	80093d0 <_kill_r>
 800939e:	e7ed      	b.n	800937c <_raise_r+0x12>
 80093a0:	2a01      	cmp	r2, #1
 80093a2:	d009      	beq.n	80093b8 <_raise_r+0x4e>
 80093a4:	1c51      	adds	r1, r2, #1
 80093a6:	d103      	bne.n	80093b0 <_raise_r+0x46>
 80093a8:	2316      	movs	r3, #22
 80093aa:	6003      	str	r3, [r0, #0]
 80093ac:	2001      	movs	r0, #1
 80093ae:	e7e5      	b.n	800937c <_raise_r+0x12>
 80093b0:	2100      	movs	r1, #0
 80093b2:	0028      	movs	r0, r5
 80093b4:	6019      	str	r1, [r3, #0]
 80093b6:	4790      	blx	r2
 80093b8:	2000      	movs	r0, #0
 80093ba:	e7df      	b.n	800937c <_raise_r+0x12>

080093bc <raise>:
 80093bc:	b510      	push	{r4, lr}
 80093be:	4b03      	ldr	r3, [pc, #12]	@ (80093cc <raise+0x10>)
 80093c0:	0001      	movs	r1, r0
 80093c2:	6818      	ldr	r0, [r3, #0]
 80093c4:	f7ff ffd1 	bl	800936a <_raise_r>
 80093c8:	bd10      	pop	{r4, pc}
 80093ca:	46c0      	nop			@ (mov r8, r8)
 80093cc:	20000018 	.word	0x20000018

080093d0 <_kill_r>:
 80093d0:	2300      	movs	r3, #0
 80093d2:	b570      	push	{r4, r5, r6, lr}
 80093d4:	4d06      	ldr	r5, [pc, #24]	@ (80093f0 <_kill_r+0x20>)
 80093d6:	0004      	movs	r4, r0
 80093d8:	0008      	movs	r0, r1
 80093da:	0011      	movs	r1, r2
 80093dc:	602b      	str	r3, [r5, #0]
 80093de:	f7fa fa8c 	bl	80038fa <_kill>
 80093e2:	1c43      	adds	r3, r0, #1
 80093e4:	d103      	bne.n	80093ee <_kill_r+0x1e>
 80093e6:	682b      	ldr	r3, [r5, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d000      	beq.n	80093ee <_kill_r+0x1e>
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	bd70      	pop	{r4, r5, r6, pc}
 80093f0:	200053e4 	.word	0x200053e4

080093f4 <_getpid_r>:
 80093f4:	b510      	push	{r4, lr}
 80093f6:	f7fa fa7a 	bl	80038ee <_getpid>
 80093fa:	bd10      	pop	{r4, pc}

080093fc <sqrtf>:
 80093fc:	b570      	push	{r4, r5, r6, lr}
 80093fe:	1c05      	adds	r5, r0, #0
 8009400:	f000 f818 	bl	8009434 <__ieee754_sqrtf>
 8009404:	1c29      	adds	r1, r5, #0
 8009406:	1c04      	adds	r4, r0, #0
 8009408:	1c28      	adds	r0, r5, #0
 800940a:	f7f7 ffdb 	bl	80013c4 <__aeabi_fcmpun>
 800940e:	2800      	cmp	r0, #0
 8009410:	d10e      	bne.n	8009430 <sqrtf+0x34>
 8009412:	2100      	movs	r1, #0
 8009414:	1c28      	adds	r0, r5, #0
 8009416:	f7f7 f857 	bl	80004c8 <__aeabi_fcmplt>
 800941a:	2800      	cmp	r0, #0
 800941c:	d008      	beq.n	8009430 <sqrtf+0x34>
 800941e:	f7fe f87d 	bl	800751c <__errno>
 8009422:	2321      	movs	r3, #33	@ 0x21
 8009424:	2100      	movs	r1, #0
 8009426:	6003      	str	r3, [r0, #0]
 8009428:	1c08      	adds	r0, r1, #0
 800942a:	f7f7 fb03 	bl	8000a34 <__aeabi_fdiv>
 800942e:	1c04      	adds	r4, r0, #0
 8009430:	1c20      	adds	r0, r4, #0
 8009432:	bd70      	pop	{r4, r5, r6, pc}

08009434 <__ieee754_sqrtf>:
 8009434:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009436:	0003      	movs	r3, r0
 8009438:	0042      	lsls	r2, r0, #1
 800943a:	1c04      	adds	r4, r0, #0
 800943c:	20ff      	movs	r0, #255	@ 0xff
 800943e:	0852      	lsrs	r2, r2, #1
 8009440:	05c0      	lsls	r0, r0, #23
 8009442:	4282      	cmp	r2, r0
 8009444:	d30a      	bcc.n	800945c <__ieee754_sqrtf+0x28>
 8009446:	1c21      	adds	r1, r4, #0
 8009448:	1c20      	adds	r0, r4, #0
 800944a:	f7f7 fcd9 	bl	8000e00 <__aeabi_fmul>
 800944e:	1c01      	adds	r1, r0, #0
 8009450:	1c20      	adds	r0, r4, #0
 8009452:	f7f7 f965 	bl	8000720 <__aeabi_fadd>
 8009456:	1c04      	adds	r4, r0, #0
 8009458:	1c20      	adds	r0, r4, #0
 800945a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800945c:	2a00      	cmp	r2, #0
 800945e:	d0fb      	beq.n	8009458 <__ieee754_sqrtf+0x24>
 8009460:	2c00      	cmp	r4, #0
 8009462:	da07      	bge.n	8009474 <__ieee754_sqrtf+0x40>
 8009464:	1c21      	adds	r1, r4, #0
 8009466:	1c20      	adds	r0, r4, #0
 8009468:	f7f7 fe08 	bl	800107c <__aeabi_fsub>
 800946c:	1c01      	adds	r1, r0, #0
 800946e:	f7f7 fae1 	bl	8000a34 <__aeabi_fdiv>
 8009472:	e7f0      	b.n	8009456 <__ieee754_sqrtf+0x22>
 8009474:	0022      	movs	r2, r4
 8009476:	15e1      	asrs	r1, r4, #23
 8009478:	4002      	ands	r2, r0
 800947a:	4204      	tst	r4, r0
 800947c:	d046      	beq.n	800950c <__ieee754_sqrtf+0xd8>
 800947e:	2280      	movs	r2, #128	@ 0x80
 8009480:	000f      	movs	r7, r1
 8009482:	025b      	lsls	r3, r3, #9
 8009484:	0a5b      	lsrs	r3, r3, #9
 8009486:	0412      	lsls	r2, r2, #16
 8009488:	3f7f      	subs	r7, #127	@ 0x7f
 800948a:	4313      	orrs	r3, r2
 800948c:	07c9      	lsls	r1, r1, #31
 800948e:	d400      	bmi.n	8009492 <__ieee754_sqrtf+0x5e>
 8009490:	005b      	lsls	r3, r3, #1
 8009492:	2400      	movs	r4, #0
 8009494:	2180      	movs	r1, #128	@ 0x80
 8009496:	2019      	movs	r0, #25
 8009498:	0026      	movs	r6, r4
 800949a:	107f      	asrs	r7, r7, #1
 800949c:	005b      	lsls	r3, r3, #1
 800949e:	0449      	lsls	r1, r1, #17
 80094a0:	1875      	adds	r5, r6, r1
 80094a2:	001a      	movs	r2, r3
 80094a4:	429d      	cmp	r5, r3
 80094a6:	dc02      	bgt.n	80094ae <__ieee754_sqrtf+0x7a>
 80094a8:	186e      	adds	r6, r5, r1
 80094aa:	1b5a      	subs	r2, r3, r5
 80094ac:	1864      	adds	r4, r4, r1
 80094ae:	3801      	subs	r0, #1
 80094b0:	0053      	lsls	r3, r2, #1
 80094b2:	0849      	lsrs	r1, r1, #1
 80094b4:	2800      	cmp	r0, #0
 80094b6:	d1f3      	bne.n	80094a0 <__ieee754_sqrtf+0x6c>
 80094b8:	2a00      	cmp	r2, #0
 80094ba:	d019      	beq.n	80094f0 <__ieee754_sqrtf+0xbc>
 80094bc:	4d17      	ldr	r5, [pc, #92]	@ (800951c <__ieee754_sqrtf+0xe8>)
 80094be:	4e18      	ldr	r6, [pc, #96]	@ (8009520 <__ieee754_sqrtf+0xec>)
 80094c0:	6828      	ldr	r0, [r5, #0]
 80094c2:	6831      	ldr	r1, [r6, #0]
 80094c4:	682b      	ldr	r3, [r5, #0]
 80094c6:	9301      	str	r3, [sp, #4]
 80094c8:	f7f7 fdd8 	bl	800107c <__aeabi_fsub>
 80094cc:	1c01      	adds	r1, r0, #0
 80094ce:	9801      	ldr	r0, [sp, #4]
 80094d0:	f7f7 f804 	bl	80004dc <__aeabi_fcmple>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	d00b      	beq.n	80094f0 <__ieee754_sqrtf+0xbc>
 80094d8:	6828      	ldr	r0, [r5, #0]
 80094da:	6831      	ldr	r1, [r6, #0]
 80094dc:	f7f7 f920 	bl	8000720 <__aeabi_fadd>
 80094e0:	682d      	ldr	r5, [r5, #0]
 80094e2:	1c01      	adds	r1, r0, #0
 80094e4:	1c28      	adds	r0, r5, #0
 80094e6:	f7f6 ffef 	bl	80004c8 <__aeabi_fcmplt>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	d011      	beq.n	8009512 <__ieee754_sqrtf+0xde>
 80094ee:	3402      	adds	r4, #2
 80094f0:	23fc      	movs	r3, #252	@ 0xfc
 80094f2:	1064      	asrs	r4, r4, #1
 80094f4:	059b      	lsls	r3, r3, #22
 80094f6:	18e3      	adds	r3, r4, r3
 80094f8:	05fc      	lsls	r4, r7, #23
 80094fa:	18e4      	adds	r4, r4, r3
 80094fc:	e7ac      	b.n	8009458 <__ieee754_sqrtf+0x24>
 80094fe:	005b      	lsls	r3, r3, #1
 8009500:	3201      	adds	r2, #1
 8009502:	4203      	tst	r3, r0
 8009504:	d0fb      	beq.n	80094fe <__ieee754_sqrtf+0xca>
 8009506:	3a01      	subs	r2, #1
 8009508:	1a89      	subs	r1, r1, r2
 800950a:	e7b8      	b.n	800947e <__ieee754_sqrtf+0x4a>
 800950c:	2080      	movs	r0, #128	@ 0x80
 800950e:	0400      	lsls	r0, r0, #16
 8009510:	e7f7      	b.n	8009502 <__ieee754_sqrtf+0xce>
 8009512:	2301      	movs	r3, #1
 8009514:	3401      	adds	r4, #1
 8009516:	439c      	bics	r4, r3
 8009518:	e7ea      	b.n	80094f0 <__ieee754_sqrtf+0xbc>
 800951a:	46c0      	nop			@ (mov r8, r8)
 800951c:	200001d8 	.word	0x200001d8
 8009520:	200001d4 	.word	0x200001d4

08009524 <_init>:
 8009524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009526:	46c0      	nop			@ (mov r8, r8)
 8009528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800952a:	bc08      	pop	{r3}
 800952c:	469e      	mov	lr, r3
 800952e:	4770      	bx	lr

08009530 <_fini>:
 8009530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009532:	46c0      	nop			@ (mov r8, r8)
 8009534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009536:	bc08      	pop	{r3}
 8009538:	469e      	mov	lr, r3
 800953a:	4770      	bx	lr
