INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/correlator.sv:62]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
INFO: [VRFC 10-2458] undeclared symbol SixtyFourBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:45]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:386]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:229]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:230]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:231]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:232]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:233]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:234]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:235]
WARNING: [VRFC 10-756] identifier last_value is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:236]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/transmitter.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvr_controller
INFO: [VRFC 10-2458] undeclared symbol rxdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:20]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:31]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:32]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:33]
INFO: [VRFC 10-2458] undeclared symbol write_in_fifo, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:107]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:110]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:111]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:128]
INFO: [VRFC 10-2458] undeclared symbol error_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:129]
INFO: [VRFC 10-2458] undeclared symbol data_coming_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:202]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:36]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:45]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:47]
WARNING: [VRFC 10-756] identifier addr_match is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:115]
WARNING: [VRFC 10-756] identifier dest_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:208]
WARNING: [VRFC 10-756] identifier source_addr is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:209]
WARNING: [VRFC 10-756] identifier type_data is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/rcvr_controller.sv:210]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/topmodulefinal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodulefinal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestproject
INFO: [VRFC 10-2458] undeclared symbol jatxen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:52]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:76]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:192]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.srcs/sim_1/new/toptestproject.sv:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece4911/ece491labs/Project/FinalProject/FinalProject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
