;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* CAN */
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN1_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN1_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN1_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN1_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN1_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN1_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN1_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN1_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN1_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN1_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN1_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN1_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN1_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN1_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN1_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN1_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN1_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN1_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN1_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN1_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN1_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN1_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN1_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN1_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN1_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN1_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN1_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN1_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN1_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN1_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN1_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN1_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN1_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN1_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN1_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN1_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN1_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN1_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN1_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN1_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN1_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN1_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN1_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN1_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN1_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN1_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN1_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN1_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN1_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN1_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN1_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN1_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN1_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN1_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN1_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN1_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN1_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN1_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN1_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN1_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN1_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN1_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN1_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN1_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN1_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN1_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN1_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN1_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN1_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN1_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN1_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN1_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN1_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN1_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN1_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN1_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN1_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN1_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN1_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN1_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN1_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN1_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN1_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN1_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN1_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN1_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN1_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN1_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN1_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN1_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN1_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN1_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN1_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN1_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN1_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN1_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN1_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN1_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN1_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN1_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN1_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN1_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN1_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN1_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN1_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN1_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN1_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN1_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN1_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN1_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN1_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN1_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN1_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN1_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN1_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN1_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN1_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN1_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN1_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN1_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN1_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN1_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN1_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN1_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN1_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN1_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN1_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN1_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN1_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN1_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN1_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN1_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN1_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN1_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN1_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN1_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN1_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN1_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN1_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN1_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN1_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN1_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN1_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN1_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN1_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN1_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN1_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN1_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN1_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN1_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN1_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN1_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN1_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN1_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN1_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN1_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN1_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN1_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN1_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN1_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN1_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN1_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN1_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN1_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN1_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN1_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN1_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN1_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN1_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN1_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN1_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN1_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN1_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN1_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN1_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN1_TTCAN_TIMING
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x20000000
CAN_isr__INTC_NUMBER EQU 29
CAN_isr__INTC_PRIOR_MASK EQU 0xC000
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* DBG */
DBG__0__DR EQU CYREG_GPIO_PRT4_DR
DBG__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DBG__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DBG__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DBG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
DBG__0__HSIOM_MASK EQU 0x000000F0
DBG__0__HSIOM_SHIFT EQU 4
DBG__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG__0__INTR EQU CYREG_GPIO_PRT4_INTR
DBG__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DBG__0__MASK EQU 0x02
DBG__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DBG__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DBG__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DBG__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DBG__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DBG__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DBG__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DBG__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DBG__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DBG__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DBG__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DBG__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DBG__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DBG__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DBG__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DBG__0__PC EQU CYREG_GPIO_PRT4_PC
DBG__0__PC2 EQU CYREG_GPIO_PRT4_PC2
DBG__0__PORT EQU 4
DBG__0__PS EQU CYREG_GPIO_PRT4_PS
DBG__0__SHIFT EQU 1
DBG__DR EQU CYREG_GPIO_PRT4_DR
DBG__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
DBG__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
DBG__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
DBG__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG__INTR EQU CYREG_GPIO_PRT4_INTR
DBG__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
DBG__INTSTAT EQU CYREG_GPIO_PRT4_INTR
DBG__MASK EQU 0x02
DBG__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
DBG__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
DBG__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
DBG__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
DBG__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
DBG__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
DBG__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
DBG__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
DBG__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
DBG__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
DBG__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
DBG__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
DBG__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
DBG__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
DBG__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
DBG__PC EQU CYREG_GPIO_PRT4_PC
DBG__PC2 EQU CYREG_GPIO_PRT4_PC2
DBG__PORT EQU 4
DBG__PS EQU CYREG_GPIO_PRT4_PS
DBG__SHIFT EQU 1
DBG_UART_rx__0__DR EQU CYREG_GPIO_PRT7_DR
DBG_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DBG_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DBG_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DBG_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
DBG_UART_rx__0__HSIOM_GPIO EQU 0
DBG_UART_rx__0__HSIOM_I2C EQU 14
DBG_UART_rx__0__HSIOM_I2C_SCL EQU 14
DBG_UART_rx__0__HSIOM_MASK EQU 0x0000000F
DBG_UART_rx__0__HSIOM_SHIFT EQU 0
DBG_UART_rx__0__HSIOM_SPI EQU 15
DBG_UART_rx__0__HSIOM_SPI_MOSI EQU 15
DBG_UART_rx__0__HSIOM_UART EQU 9
DBG_UART_rx__0__HSIOM_UART_RX EQU 9
DBG_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_rx__0__INTR EQU CYREG_GPIO_PRT7_INTR
DBG_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DBG_UART_rx__0__MASK EQU 0x01
DBG_UART_rx__0__PC EQU CYREG_GPIO_PRT7_PC
DBG_UART_rx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
DBG_UART_rx__0__PORT EQU 7
DBG_UART_rx__0__PS EQU CYREG_GPIO_PRT7_PS
DBG_UART_rx__0__SHIFT EQU 0
DBG_UART_rx__DR EQU CYREG_GPIO_PRT7_DR
DBG_UART_rx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DBG_UART_rx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DBG_UART_rx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DBG_UART_rx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_rx__INTR EQU CYREG_GPIO_PRT7_INTR
DBG_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_rx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DBG_UART_rx__MASK EQU 0x01
DBG_UART_rx__PC EQU CYREG_GPIO_PRT7_PC
DBG_UART_rx__PC2 EQU CYREG_GPIO_PRT7_PC2
DBG_UART_rx__PORT EQU 7
DBG_UART_rx__PS EQU CYREG_GPIO_PRT7_PS
DBG_UART_rx__SHIFT EQU 0
DBG_UART_SCB__CTRL EQU CYREG_SCB3_CTRL
DBG_UART_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
DBG_UART_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
DBG_UART_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
DBG_UART_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
DBG_UART_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
DBG_UART_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
DBG_UART_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
DBG_UART_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
DBG_UART_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
DBG_UART_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
DBG_UART_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
DBG_UART_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
DBG_UART_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
DBG_UART_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
DBG_UART_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
DBG_UART_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
DBG_UART_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
DBG_UART_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
DBG_UART_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
DBG_UART_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
DBG_UART_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
DBG_UART_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
DBG_UART_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
DBG_UART_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
DBG_UART_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
DBG_UART_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
DBG_UART_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
DBG_UART_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
DBG_UART_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
DBG_UART_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
DBG_UART_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
DBG_UART_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
DBG_UART_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
DBG_UART_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
DBG_UART_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
DBG_UART_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
DBG_UART_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
DBG_UART_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
DBG_UART_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
DBG_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
DBG_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
DBG_UART_SCB__INTR_M EQU CYREG_SCB3_INTR_M
DBG_UART_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
DBG_UART_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
DBG_UART_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
DBG_UART_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
DBG_UART_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
DBG_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
DBG_UART_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
DBG_UART_SCB__INTR_S EQU CYREG_SCB3_INTR_S
DBG_UART_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
DBG_UART_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
DBG_UART_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
DBG_UART_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
DBG_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
DBG_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
DBG_UART_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
DBG_UART_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
DBG_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
DBG_UART_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
DBG_UART_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
DBG_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
DBG_UART_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
DBG_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
DBG_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
DBG_UART_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
DBG_UART_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
DBG_UART_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
DBG_UART_SCB__SS0_POSISTION EQU 0
DBG_UART_SCB__SS1_POSISTION EQU 1
DBG_UART_SCB__SS2_POSISTION EQU 2
DBG_UART_SCB__SS3_POSISTION EQU 3
DBG_UART_SCB__STATUS EQU CYREG_SCB3_STATUS
DBG_UART_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
DBG_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
DBG_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
DBG_UART_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
DBG_UART_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
DBG_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
DBG_UART_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
DBG_UART_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
DBG_UART_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
DBG_UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
DBG_UART_SCBCLK__DIV_ID EQU 0x00000043
DBG_UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
DBG_UART_SCBCLK__PA_DIV_ID EQU 0x000000FF
DBG_UART_tx__0__DR EQU CYREG_GPIO_PRT7_DR
DBG_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DBG_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DBG_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DBG_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
DBG_UART_tx__0__HSIOM_GPIO EQU 0
DBG_UART_tx__0__HSIOM_I2C EQU 14
DBG_UART_tx__0__HSIOM_I2C_SDA EQU 14
DBG_UART_tx__0__HSIOM_MASK EQU 0x000000F0
DBG_UART_tx__0__HSIOM_SHIFT EQU 4
DBG_UART_tx__0__HSIOM_SPI EQU 15
DBG_UART_tx__0__HSIOM_SPI_MISO EQU 15
DBG_UART_tx__0__HSIOM_UART EQU 9
DBG_UART_tx__0__HSIOM_UART_TX EQU 9
DBG_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_tx__0__INTR EQU CYREG_GPIO_PRT7_INTR
DBG_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DBG_UART_tx__0__MASK EQU 0x02
DBG_UART_tx__0__PC EQU CYREG_GPIO_PRT7_PC
DBG_UART_tx__0__PC2 EQU CYREG_GPIO_PRT7_PC2
DBG_UART_tx__0__PORT EQU 7
DBG_UART_tx__0__PS EQU CYREG_GPIO_PRT7_PS
DBG_UART_tx__0__SHIFT EQU 1
DBG_UART_tx__DR EQU CYREG_GPIO_PRT7_DR
DBG_UART_tx__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
DBG_UART_tx__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
DBG_UART_tx__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
DBG_UART_tx__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_tx__INTR EQU CYREG_GPIO_PRT7_INTR
DBG_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
DBG_UART_tx__INTSTAT EQU CYREG_GPIO_PRT7_INTR
DBG_UART_tx__MASK EQU 0x02
DBG_UART_tx__PC EQU CYREG_GPIO_PRT7_PC
DBG_UART_tx__PC2 EQU CYREG_GPIO_PRT7_PC2
DBG_UART_tx__PORT EQU 7
DBG_UART_tx__PS EQU CYREG_GPIO_PRT7_PS
DBG_UART_tx__SHIFT EQU 1

/* ERR */
ERR__0__DR EQU CYREG_GPIO_PRT4_DR
ERR__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ERR__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ERR__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ERR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
ERR__0__HSIOM_MASK EQU 0x00F00000
ERR__0__HSIOM_SHIFT EQU 20
ERR__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR__0__INTR EQU CYREG_GPIO_PRT4_INTR
ERR__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ERR__0__MASK EQU 0x20
ERR__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ERR__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ERR__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ERR__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ERR__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ERR__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ERR__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ERR__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ERR__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ERR__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ERR__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ERR__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ERR__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ERR__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ERR__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ERR__0__PC EQU CYREG_GPIO_PRT4_PC
ERR__0__PC2 EQU CYREG_GPIO_PRT4_PC2
ERR__0__PORT EQU 4
ERR__0__PS EQU CYREG_GPIO_PRT4_PS
ERR__0__SHIFT EQU 5
ERR__DR EQU CYREG_GPIO_PRT4_DR
ERR__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
ERR__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
ERR__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
ERR__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR__INTR EQU CYREG_GPIO_PRT4_INTR
ERR__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
ERR__INTSTAT EQU CYREG_GPIO_PRT4_INTR
ERR__MASK EQU 0x20
ERR__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
ERR__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
ERR__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
ERR__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
ERR__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
ERR__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
ERR__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
ERR__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
ERR__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
ERR__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
ERR__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
ERR__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
ERR__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
ERR__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
ERR__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
ERR__PC EQU CYREG_GPIO_PRT4_PC
ERR__PC2 EQU CYREG_GPIO_PRT4_PC2
ERR__PORT EQU 4
ERR__PS EQU CYREG_GPIO_PRT4_PS
ERR__SHIFT EQU 5

/* RXD */
RXD__0__DR EQU CYREG_GPIO_PRT0_DR
RXD__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RXD__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RXD__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RXD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RXD__0__HSIOM_MASK EQU 0x0000000F
RXD__0__HSIOM_SHIFT EQU 0
RXD__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RXD__0__INTR EQU CYREG_GPIO_PRT0_INTR
RXD__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RXD__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RXD__0__MASK EQU 0x01
RXD__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
RXD__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
RXD__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
RXD__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
RXD__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
RXD__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
RXD__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
RXD__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
RXD__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
RXD__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
RXD__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
RXD__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
RXD__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
RXD__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
RXD__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
RXD__0__PC EQU CYREG_GPIO_PRT0_PC
RXD__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RXD__0__PORT EQU 0
RXD__0__PS EQU CYREG_GPIO_PRT0_PS
RXD__0__SHIFT EQU 0
RXD__DR EQU CYREG_GPIO_PRT0_DR
RXD__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RXD__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RXD__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RXD__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RXD__INTR EQU CYREG_GPIO_PRT0_INTR
RXD__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RXD__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RXD__MASK EQU 0x01
RXD__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
RXD__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
RXD__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
RXD__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
RXD__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
RXD__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
RXD__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
RXD__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
RXD__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
RXD__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
RXD__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
RXD__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
RXD__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
RXD__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
RXD__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
RXD__PC EQU CYREG_GPIO_PRT0_PC
RXD__PC2 EQU CYREG_GPIO_PRT0_PC2
RXD__PORT EQU 0
RXD__PS EQU CYREG_GPIO_PRT0_PS
RXD__SHIFT EQU 0

/* TXD */
TXD__0__DR EQU CYREG_GPIO_PRT0_DR
TXD__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TXD__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TXD__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TXD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TXD__0__HSIOM_MASK EQU 0x000000F0
TXD__0__HSIOM_SHIFT EQU 4
TXD__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TXD__0__INTR EQU CYREG_GPIO_PRT0_INTR
TXD__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TXD__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TXD__0__MASK EQU 0x02
TXD__0__OUT_SEL EQU CYREG_UDB_PA4_CFG10
TXD__0__OUT_SEL_SHIFT EQU 2
TXD__0__OUT_SEL_VAL EQU -1
TXD__0__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
TXD__0__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
TXD__0__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
TXD__0__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
TXD__0__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
TXD__0__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
TXD__0__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
TXD__0__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
TXD__0__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
TXD__0__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
TXD__0__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
TXD__0__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
TXD__0__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
TXD__0__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
TXD__0__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
TXD__0__PC EQU CYREG_GPIO_PRT0_PC
TXD__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TXD__0__PORT EQU 0
TXD__0__PS EQU CYREG_GPIO_PRT0_PS
TXD__0__SHIFT EQU 1
TXD__DR EQU CYREG_GPIO_PRT0_DR
TXD__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TXD__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TXD__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TXD__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TXD__INTR EQU CYREG_GPIO_PRT0_INTR
TXD__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TXD__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TXD__MASK EQU 0x02
TXD__PA__CFG0 EQU CYREG_UDB_PA4_CFG0
TXD__PA__CFG1 EQU CYREG_UDB_PA4_CFG1
TXD__PA__CFG10 EQU CYREG_UDB_PA4_CFG10
TXD__PA__CFG11 EQU CYREG_UDB_PA4_CFG11
TXD__PA__CFG12 EQU CYREG_UDB_PA4_CFG12
TXD__PA__CFG13 EQU CYREG_UDB_PA4_CFG13
TXD__PA__CFG14 EQU CYREG_UDB_PA4_CFG14
TXD__PA__CFG2 EQU CYREG_UDB_PA4_CFG2
TXD__PA__CFG3 EQU CYREG_UDB_PA4_CFG3
TXD__PA__CFG4 EQU CYREG_UDB_PA4_CFG4
TXD__PA__CFG5 EQU CYREG_UDB_PA4_CFG5
TXD__PA__CFG6 EQU CYREG_UDB_PA4_CFG6
TXD__PA__CFG7 EQU CYREG_UDB_PA4_CFG7
TXD__PA__CFG8 EQU CYREG_UDB_PA4_CFG8
TXD__PA__CFG9 EQU CYREG_UDB_PA4_CFG9
TXD__PC EQU CYREG_GPIO_PRT0_PC
TXD__PC2 EQU CYREG_GPIO_PRT0_PC2
TXD__PORT EQU 0
TXD__PS EQU CYREG_GPIO_PRT0_PS
TXD__SHIFT EQU 1

/* DIP1 */
DIP1__0__DR EQU CYREG_GPIO_PRT1_DR
DIP1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIP1__0__HSIOM_MASK EQU 0x0000000F
DIP1__0__HSIOM_SHIFT EQU 0
DIP1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP1__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIP1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP1__0__MASK EQU 0x01
DIP1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP1__0__PC EQU CYREG_GPIO_PRT1_PC
DIP1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP1__0__PORT EQU 1
DIP1__0__PS EQU CYREG_GPIO_PRT1_PS
DIP1__0__SHIFT EQU 0
DIP1__DR EQU CYREG_GPIO_PRT1_DR
DIP1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP1__INTR EQU CYREG_GPIO_PRT1_INTR
DIP1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP1__MASK EQU 0x01
DIP1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP1__PC EQU CYREG_GPIO_PRT1_PC
DIP1__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP1__PORT EQU 1
DIP1__PS EQU CYREG_GPIO_PRT1_PS
DIP1__SHIFT EQU 0

/* DIP2 */
DIP2__0__DR EQU CYREG_GPIO_PRT1_DR
DIP2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIP2__0__HSIOM_MASK EQU 0x000000F0
DIP2__0__HSIOM_SHIFT EQU 4
DIP2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP2__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIP2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP2__0__MASK EQU 0x02
DIP2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP2__0__PC EQU CYREG_GPIO_PRT1_PC
DIP2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP2__0__PORT EQU 1
DIP2__0__PS EQU CYREG_GPIO_PRT1_PS
DIP2__0__SHIFT EQU 1
DIP2__DR EQU CYREG_GPIO_PRT1_DR
DIP2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP2__INTR EQU CYREG_GPIO_PRT1_INTR
DIP2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP2__MASK EQU 0x02
DIP2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP2__PC EQU CYREG_GPIO_PRT1_PC
DIP2__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP2__PORT EQU 1
DIP2__PS EQU CYREG_GPIO_PRT1_PS
DIP2__SHIFT EQU 1

/* DIP3 */
DIP3__0__DR EQU CYREG_GPIO_PRT1_DR
DIP3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIP3__0__HSIOM_MASK EQU 0x00000F00
DIP3__0__HSIOM_SHIFT EQU 8
DIP3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP3__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIP3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP3__0__MASK EQU 0x04
DIP3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP3__0__PC EQU CYREG_GPIO_PRT1_PC
DIP3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP3__0__PORT EQU 1
DIP3__0__PS EQU CYREG_GPIO_PRT1_PS
DIP3__0__SHIFT EQU 2
DIP3__DR EQU CYREG_GPIO_PRT1_DR
DIP3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP3__INTR EQU CYREG_GPIO_PRT1_INTR
DIP3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP3__MASK EQU 0x04
DIP3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP3__PC EQU CYREG_GPIO_PRT1_PC
DIP3__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP3__PORT EQU 1
DIP3__PS EQU CYREG_GPIO_PRT1_PS
DIP3__SHIFT EQU 2

/* DIP4 */
DIP4__0__DR EQU CYREG_GPIO_PRT1_DR
DIP4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DIP4__0__HSIOM_MASK EQU 0x0000F000
DIP4__0__HSIOM_SHIFT EQU 12
DIP4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP4__0__INTR EQU CYREG_GPIO_PRT1_INTR
DIP4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP4__0__MASK EQU 0x08
DIP4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP4__0__PC EQU CYREG_GPIO_PRT1_PC
DIP4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP4__0__PORT EQU 1
DIP4__0__PS EQU CYREG_GPIO_PRT1_PS
DIP4__0__SHIFT EQU 3
DIP4__DR EQU CYREG_GPIO_PRT1_DR
DIP4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
DIP4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
DIP4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
DIP4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP4__INTR EQU CYREG_GPIO_PRT1_INTR
DIP4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
DIP4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
DIP4__MASK EQU 0x08
DIP4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DIP4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DIP4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DIP4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DIP4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DIP4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DIP4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DIP4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DIP4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DIP4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DIP4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DIP4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DIP4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DIP4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DIP4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DIP4__PC EQU CYREG_GPIO_PRT1_PC
DIP4__PC2 EQU CYREG_GPIO_PRT1_PC2
DIP4__PORT EQU 1
DIP4__PS EQU CYREG_GPIO_PRT1_PS
DIP4__SHIFT EQU 3

/* IMU_I2C */
IMU_I2C_SCB__CTRL EQU CYREG_SCB2_CTRL
IMU_I2C_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
IMU_I2C_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
IMU_I2C_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
IMU_I2C_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
IMU_I2C_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
IMU_I2C_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
IMU_I2C_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
IMU_I2C_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
IMU_I2C_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
IMU_I2C_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
IMU_I2C_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
IMU_I2C_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
IMU_I2C_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
IMU_I2C_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
IMU_I2C_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
IMU_I2C_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
IMU_I2C_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
IMU_I2C_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
IMU_I2C_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
IMU_I2C_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
IMU_I2C_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
IMU_I2C_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
IMU_I2C_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
IMU_I2C_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
IMU_I2C_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
IMU_I2C_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
IMU_I2C_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
IMU_I2C_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
IMU_I2C_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
IMU_I2C_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
IMU_I2C_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
IMU_I2C_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
IMU_I2C_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
IMU_I2C_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
IMU_I2C_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
IMU_I2C_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
IMU_I2C_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
IMU_I2C_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
IMU_I2C_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
IMU_I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
IMU_I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
IMU_I2C_SCB__INTR_M EQU CYREG_SCB2_INTR_M
IMU_I2C_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
IMU_I2C_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
IMU_I2C_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
IMU_I2C_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
IMU_I2C_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
IMU_I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
IMU_I2C_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
IMU_I2C_SCB__INTR_S EQU CYREG_SCB2_INTR_S
IMU_I2C_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
IMU_I2C_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
IMU_I2C_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
IMU_I2C_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
IMU_I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
IMU_I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
IMU_I2C_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
IMU_I2C_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
IMU_I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
IMU_I2C_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
IMU_I2C_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
IMU_I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
IMU_I2C_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
IMU_I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
IMU_I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
IMU_I2C_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
IMU_I2C_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
IMU_I2C_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
IMU_I2C_SCB__SS0_POSISTION EQU 0
IMU_I2C_SCB__SS1_POSISTION EQU 1
IMU_I2C_SCB__SS2_POSISTION EQU 2
IMU_I2C_SCB__SS3_POSISTION EQU 3
IMU_I2C_SCB__STATUS EQU CYREG_SCB2_STATUS
IMU_I2C_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
IMU_I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
IMU_I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
IMU_I2C_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
IMU_I2C_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
IMU_I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
IMU_I2C_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
IMU_I2C_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
IMU_I2C_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
IMU_I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
IMU_I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
IMU_I2C_SCB_IRQ__INTC_MASK EQU 0x800
IMU_I2C_SCB_IRQ__INTC_NUMBER EQU 11
IMU_I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
IMU_I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
IMU_I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
IMU_I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
IMU_I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
IMU_I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
IMU_I2C_SCBCLK__DIV_ID EQU 0x00000042
IMU_I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
IMU_I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
IMU_I2C_scl__0__DR EQU CYREG_GPIO_PRT5_DR
IMU_I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
IMU_I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
IMU_I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
IMU_I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
IMU_I2C_scl__0__HSIOM_GPIO EQU 0
IMU_I2C_scl__0__HSIOM_I2C EQU 14
IMU_I2C_scl__0__HSIOM_I2C_SCL EQU 14
IMU_I2C_scl__0__HSIOM_MASK EQU 0x0000000F
IMU_I2C_scl__0__HSIOM_SHIFT EQU 0
IMU_I2C_scl__0__HSIOM_SPI EQU 15
IMU_I2C_scl__0__HSIOM_SPI_MOSI EQU 15
IMU_I2C_scl__0__HSIOM_UART EQU 9
IMU_I2C_scl__0__HSIOM_UART_RX EQU 9
IMU_I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_scl__0__INTR EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_scl__0__MASK EQU 0x01
IMU_I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IMU_I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IMU_I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IMU_I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IMU_I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IMU_I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IMU_I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IMU_I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IMU_I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IMU_I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IMU_I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IMU_I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IMU_I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IMU_I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IMU_I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IMU_I2C_scl__0__PC EQU CYREG_GPIO_PRT5_PC
IMU_I2C_scl__0__PC2 EQU CYREG_GPIO_PRT5_PC2
IMU_I2C_scl__0__PORT EQU 5
IMU_I2C_scl__0__PS EQU CYREG_GPIO_PRT5_PS
IMU_I2C_scl__0__SHIFT EQU 0
IMU_I2C_scl__DR EQU CYREG_GPIO_PRT5_DR
IMU_I2C_scl__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
IMU_I2C_scl__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
IMU_I2C_scl__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
IMU_I2C_scl__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_scl__INTR EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_scl__INTSTAT EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_scl__MASK EQU 0x01
IMU_I2C_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IMU_I2C_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IMU_I2C_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IMU_I2C_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IMU_I2C_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IMU_I2C_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IMU_I2C_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IMU_I2C_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IMU_I2C_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IMU_I2C_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IMU_I2C_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IMU_I2C_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IMU_I2C_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IMU_I2C_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IMU_I2C_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IMU_I2C_scl__PC EQU CYREG_GPIO_PRT5_PC
IMU_I2C_scl__PC2 EQU CYREG_GPIO_PRT5_PC2
IMU_I2C_scl__PORT EQU 5
IMU_I2C_scl__PS EQU CYREG_GPIO_PRT5_PS
IMU_I2C_scl__SHIFT EQU 0
IMU_I2C_sda__0__DR EQU CYREG_GPIO_PRT5_DR
IMU_I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
IMU_I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
IMU_I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
IMU_I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
IMU_I2C_sda__0__HSIOM_GPIO EQU 0
IMU_I2C_sda__0__HSIOM_I2C EQU 14
IMU_I2C_sda__0__HSIOM_I2C_SDA EQU 14
IMU_I2C_sda__0__HSIOM_MASK EQU 0x000000F0
IMU_I2C_sda__0__HSIOM_SHIFT EQU 4
IMU_I2C_sda__0__HSIOM_SPI EQU 15
IMU_I2C_sda__0__HSIOM_SPI_MISO EQU 15
IMU_I2C_sda__0__HSIOM_UART EQU 9
IMU_I2C_sda__0__HSIOM_UART_TX EQU 9
IMU_I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_sda__0__INTR EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_sda__0__MASK EQU 0x02
IMU_I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IMU_I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IMU_I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IMU_I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IMU_I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IMU_I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IMU_I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IMU_I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IMU_I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IMU_I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IMU_I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IMU_I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IMU_I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IMU_I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IMU_I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IMU_I2C_sda__0__PC EQU CYREG_GPIO_PRT5_PC
IMU_I2C_sda__0__PC2 EQU CYREG_GPIO_PRT5_PC2
IMU_I2C_sda__0__PORT EQU 5
IMU_I2C_sda__0__PS EQU CYREG_GPIO_PRT5_PS
IMU_I2C_sda__0__SHIFT EQU 1
IMU_I2C_sda__DR EQU CYREG_GPIO_PRT5_DR
IMU_I2C_sda__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
IMU_I2C_sda__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
IMU_I2C_sda__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
IMU_I2C_sda__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_sda__INTR EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
IMU_I2C_sda__INTSTAT EQU CYREG_GPIO_PRT5_INTR
IMU_I2C_sda__MASK EQU 0x02
IMU_I2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IMU_I2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IMU_I2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IMU_I2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IMU_I2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IMU_I2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IMU_I2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IMU_I2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IMU_I2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IMU_I2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IMU_I2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IMU_I2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IMU_I2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IMU_I2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IMU_I2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IMU_I2C_sda__PC EQU CYREG_GPIO_PRT5_PC
IMU_I2C_sda__PC2 EQU CYREG_GPIO_PRT5_PC2
IMU_I2C_sda__PORT EQU 5
IMU_I2C_sda__PS EQU CYREG_GPIO_PRT5_PS
IMU_I2C_sda__SHIFT EQU 1

/* IMU_RST */
IMU_RST__0__DR EQU CYREG_GPIO_PRT2_DR
IMU_RST__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
IMU_RST__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
IMU_RST__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
IMU_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
IMU_RST__0__HSIOM_MASK EQU 0xF0000000
IMU_RST__0__HSIOM_SHIFT EQU 28
IMU_RST__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
IMU_RST__0__INTR EQU CYREG_GPIO_PRT2_INTR
IMU_RST__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
IMU_RST__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
IMU_RST__0__MASK EQU 0x80
IMU_RST__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
IMU_RST__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
IMU_RST__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
IMU_RST__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
IMU_RST__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
IMU_RST__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
IMU_RST__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
IMU_RST__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
IMU_RST__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
IMU_RST__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
IMU_RST__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
IMU_RST__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
IMU_RST__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
IMU_RST__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
IMU_RST__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
IMU_RST__0__PC EQU CYREG_GPIO_PRT2_PC
IMU_RST__0__PC2 EQU CYREG_GPIO_PRT2_PC2
IMU_RST__0__PORT EQU 2
IMU_RST__0__PS EQU CYREG_GPIO_PRT2_PS
IMU_RST__0__SHIFT EQU 7
IMU_RST__DR EQU CYREG_GPIO_PRT2_DR
IMU_RST__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
IMU_RST__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
IMU_RST__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
IMU_RST__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
IMU_RST__INTR EQU CYREG_GPIO_PRT2_INTR
IMU_RST__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
IMU_RST__INTSTAT EQU CYREG_GPIO_PRT2_INTR
IMU_RST__MASK EQU 0x80
IMU_RST__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
IMU_RST__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
IMU_RST__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
IMU_RST__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
IMU_RST__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
IMU_RST__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
IMU_RST__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
IMU_RST__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
IMU_RST__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
IMU_RST__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
IMU_RST__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
IMU_RST__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
IMU_RST__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
IMU_RST__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
IMU_RST__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
IMU_RST__PC EQU CYREG_GPIO_PRT2_PC
IMU_RST__PC2 EQU CYREG_GPIO_PRT2_PC2
IMU_RST__PORT EQU 2
IMU_RST__PS EQU CYREG_GPIO_PRT2_PS
IMU_RST__SHIFT EQU 7

/* BAT_STAT */
BAT_STAT__0__DR EQU CYREG_GPIO_PRT4_DR
BAT_STAT__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BAT_STAT__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BAT_STAT__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BAT_STAT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
BAT_STAT__0__HSIOM_MASK EQU 0x0000F000
BAT_STAT__0__HSIOM_SHIFT EQU 12
BAT_STAT__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BAT_STAT__0__INTR EQU CYREG_GPIO_PRT4_INTR
BAT_STAT__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BAT_STAT__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BAT_STAT__0__MASK EQU 0x08
BAT_STAT__0__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
BAT_STAT__0__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
BAT_STAT__0__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
BAT_STAT__0__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
BAT_STAT__0__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
BAT_STAT__0__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
BAT_STAT__0__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
BAT_STAT__0__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
BAT_STAT__0__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
BAT_STAT__0__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
BAT_STAT__0__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
BAT_STAT__0__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
BAT_STAT__0__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
BAT_STAT__0__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
BAT_STAT__0__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
BAT_STAT__0__PC EQU CYREG_GPIO_PRT4_PC
BAT_STAT__0__PC2 EQU CYREG_GPIO_PRT4_PC2
BAT_STAT__0__PORT EQU 4
BAT_STAT__0__PS EQU CYREG_GPIO_PRT4_PS
BAT_STAT__0__SHIFT EQU 3
BAT_STAT__DR EQU CYREG_GPIO_PRT4_DR
BAT_STAT__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BAT_STAT__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BAT_STAT__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BAT_STAT__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BAT_STAT__INTR EQU CYREG_GPIO_PRT4_INTR
BAT_STAT__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BAT_STAT__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BAT_STAT__MASK EQU 0x08
BAT_STAT__PA__CFG0 EQU CYREG_UDB_PA5_CFG0
BAT_STAT__PA__CFG1 EQU CYREG_UDB_PA5_CFG1
BAT_STAT__PA__CFG10 EQU CYREG_UDB_PA5_CFG10
BAT_STAT__PA__CFG11 EQU CYREG_UDB_PA5_CFG11
BAT_STAT__PA__CFG12 EQU CYREG_UDB_PA5_CFG12
BAT_STAT__PA__CFG13 EQU CYREG_UDB_PA5_CFG13
BAT_STAT__PA__CFG14 EQU CYREG_UDB_PA5_CFG14
BAT_STAT__PA__CFG2 EQU CYREG_UDB_PA5_CFG2
BAT_STAT__PA__CFG3 EQU CYREG_UDB_PA5_CFG3
BAT_STAT__PA__CFG4 EQU CYREG_UDB_PA5_CFG4
BAT_STAT__PA__CFG5 EQU CYREG_UDB_PA5_CFG5
BAT_STAT__PA__CFG6 EQU CYREG_UDB_PA5_CFG6
BAT_STAT__PA__CFG7 EQU CYREG_UDB_PA5_CFG7
BAT_STAT__PA__CFG8 EQU CYREG_UDB_PA5_CFG8
BAT_STAT__PA__CFG9 EQU CYREG_UDB_PA5_CFG9
BAT_STAT__PC EQU CYREG_GPIO_PRT4_PC
BAT_STAT__PC2 EQU CYREG_GPIO_PRT4_PC2
BAT_STAT__PORT EQU 4
BAT_STAT__PS EQU CYREG_GPIO_PRT4_PS
BAT_STAT__SHIFT EQU 3

/* GPS_UART */
GPS_UART_rx__0__DR EQU CYREG_GPIO_PRT2_DR
GPS_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPS_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPS_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPS_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPS_UART_rx__0__HSIOM_GPIO EQU 0
GPS_UART_rx__0__HSIOM_I2C EQU 14
GPS_UART_rx__0__HSIOM_I2C_SCL EQU 14
GPS_UART_rx__0__HSIOM_MASK EQU 0x0000000F
GPS_UART_rx__0__HSIOM_SHIFT EQU 0
GPS_UART_rx__0__HSIOM_SPI EQU 15
GPS_UART_rx__0__HSIOM_SPI_MOSI EQU 15
GPS_UART_rx__0__HSIOM_UART EQU 9
GPS_UART_rx__0__HSIOM_UART_RX EQU 9
GPS_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_rx__0__INTR EQU CYREG_GPIO_PRT2_INTR
GPS_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPS_UART_rx__0__MASK EQU 0x01
GPS_UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPS_UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPS_UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPS_UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPS_UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPS_UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPS_UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPS_UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPS_UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPS_UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPS_UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPS_UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPS_UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPS_UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPS_UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPS_UART_rx__0__PC EQU CYREG_GPIO_PRT2_PC
GPS_UART_rx__0__PC2 EQU CYREG_GPIO_PRT2_PC2
GPS_UART_rx__0__PORT EQU 2
GPS_UART_rx__0__PS EQU CYREG_GPIO_PRT2_PS
GPS_UART_rx__0__SHIFT EQU 0
GPS_UART_rx__DR EQU CYREG_GPIO_PRT2_DR
GPS_UART_rx__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPS_UART_rx__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPS_UART_rx__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPS_UART_rx__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_rx__INTR EQU CYREG_GPIO_PRT2_INTR
GPS_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_rx__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPS_UART_rx__MASK EQU 0x01
GPS_UART_rx__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPS_UART_rx__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPS_UART_rx__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPS_UART_rx__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPS_UART_rx__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPS_UART_rx__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPS_UART_rx__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPS_UART_rx__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPS_UART_rx__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPS_UART_rx__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPS_UART_rx__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPS_UART_rx__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPS_UART_rx__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPS_UART_rx__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPS_UART_rx__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPS_UART_rx__PC EQU CYREG_GPIO_PRT2_PC
GPS_UART_rx__PC2 EQU CYREG_GPIO_PRT2_PC2
GPS_UART_rx__PORT EQU 2
GPS_UART_rx__PS EQU CYREG_GPIO_PRT2_PS
GPS_UART_rx__SHIFT EQU 0
GPS_UART_SCB__CTRL EQU CYREG_SCB1_CTRL
GPS_UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
GPS_UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
GPS_UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
GPS_UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
GPS_UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
GPS_UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
GPS_UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
GPS_UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
GPS_UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
GPS_UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
GPS_UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
GPS_UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
GPS_UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
GPS_UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
GPS_UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
GPS_UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
GPS_UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
GPS_UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
GPS_UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
GPS_UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
GPS_UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
GPS_UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
GPS_UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
GPS_UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
GPS_UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
GPS_UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
GPS_UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
GPS_UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
GPS_UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
GPS_UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
GPS_UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
GPS_UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
GPS_UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
GPS_UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
GPS_UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
GPS_UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
GPS_UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
GPS_UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
GPS_UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
GPS_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
GPS_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
GPS_UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
GPS_UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
GPS_UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
GPS_UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
GPS_UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
GPS_UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
GPS_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
GPS_UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
GPS_UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
GPS_UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
GPS_UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
GPS_UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
GPS_UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
GPS_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
GPS_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
GPS_UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
GPS_UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
GPS_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
GPS_UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
GPS_UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
GPS_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
GPS_UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
GPS_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
GPS_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
GPS_UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
GPS_UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
GPS_UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
GPS_UART_SCB__SS0_POSISTION EQU 0
GPS_UART_SCB__SS1_POSISTION EQU 1
GPS_UART_SCB__SS2_POSISTION EQU 2
GPS_UART_SCB__SS3_POSISTION EQU 3
GPS_UART_SCB__STATUS EQU CYREG_SCB1_STATUS
GPS_UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
GPS_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
GPS_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
GPS_UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
GPS_UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
GPS_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
GPS_UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
GPS_UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
GPS_UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
GPS_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
GPS_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
GPS_UART_SCB_IRQ__INTC_MASK EQU 0x400
GPS_UART_SCB_IRQ__INTC_NUMBER EQU 10
GPS_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
GPS_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
GPS_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
GPS_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
GPS_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
GPS_UART_tx__0__DR EQU CYREG_GPIO_PRT2_DR
GPS_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPS_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPS_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPS_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GPS_UART_tx__0__HSIOM_GPIO EQU 0
GPS_UART_tx__0__HSIOM_I2C EQU 14
GPS_UART_tx__0__HSIOM_I2C_SDA EQU 14
GPS_UART_tx__0__HSIOM_MASK EQU 0x000000F0
GPS_UART_tx__0__HSIOM_SHIFT EQU 4
GPS_UART_tx__0__HSIOM_SPI EQU 15
GPS_UART_tx__0__HSIOM_SPI_MISO EQU 15
GPS_UART_tx__0__HSIOM_UART EQU 9
GPS_UART_tx__0__HSIOM_UART_TX EQU 9
GPS_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_tx__0__INTR EQU CYREG_GPIO_PRT2_INTR
GPS_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPS_UART_tx__0__MASK EQU 0x02
GPS_UART_tx__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
GPS_UART_tx__0__OUT_SEL_SHIFT EQU 2
GPS_UART_tx__0__OUT_SEL_VAL EQU -1
GPS_UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPS_UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPS_UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPS_UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPS_UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPS_UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPS_UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPS_UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPS_UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPS_UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPS_UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPS_UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPS_UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPS_UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPS_UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPS_UART_tx__0__PC EQU CYREG_GPIO_PRT2_PC
GPS_UART_tx__0__PC2 EQU CYREG_GPIO_PRT2_PC2
GPS_UART_tx__0__PORT EQU 2
GPS_UART_tx__0__PS EQU CYREG_GPIO_PRT2_PS
GPS_UART_tx__0__SHIFT EQU 1
GPS_UART_tx__DR EQU CYREG_GPIO_PRT2_DR
GPS_UART_tx__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
GPS_UART_tx__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
GPS_UART_tx__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
GPS_UART_tx__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_tx__INTR EQU CYREG_GPIO_PRT2_INTR
GPS_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
GPS_UART_tx__INTSTAT EQU CYREG_GPIO_PRT2_INTR
GPS_UART_tx__MASK EQU 0x02
GPS_UART_tx__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GPS_UART_tx__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GPS_UART_tx__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GPS_UART_tx__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GPS_UART_tx__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GPS_UART_tx__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GPS_UART_tx__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GPS_UART_tx__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GPS_UART_tx__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GPS_UART_tx__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GPS_UART_tx__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GPS_UART_tx__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GPS_UART_tx__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GPS_UART_tx__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GPS_UART_tx__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GPS_UART_tx__PC EQU CYREG_GPIO_PRT2_PC
GPS_UART_tx__PC2 EQU CYREG_GPIO_PRT2_PC2
GPS_UART_tx__PORT EQU 2
GPS_UART_tx__PS EQU CYREG_GPIO_PRT2_PS
GPS_UART_tx__SHIFT EQU 1

/* UART_CLOCK */
UART_CLOCK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
UART_CLOCK__DIV_ID EQU 0x00000041
UART_CLOCK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_CLOCK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x101111A0
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4L
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4L_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 32
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VBUS_MV EQU 5000
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udb_VERSION EQU 1
CYIPBLOCK_m0s8usbdss_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
