precheck_results/
verilog/includes/rom_tile.vmem
venv/
sta.log
shuttle_index.json

# Auto generated eFabless submission files:
efabless/gds/*.gds
efabless/gds/*.lef
efabless/verilog/gl/user_project_wrapper.v
efabless/verilog/gl/openframe_project_wrapper.v
efabless/README.md
