

================================================================
== Vivado HLS Report for 'doHistStretch'
================================================================
* Date:           Fri Mar 31 01:10:15 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hist_stretch
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.13|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76832|  76832|  76833|  76833|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  76825|  76825|        27|          1|          1|  76800|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+---------+--------------+--------+
|        RTL Ports       | Dir | Bits| Protocol| Source Object| C Type |
+------------------------+-----+-----+---------+--------------+--------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_AWREADY  | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_AWADDR   |  in |    6|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WVALID   |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WREADY   | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WDATA    |  in |   32|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_ARREADY  | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_ARADDR   |  in |    6|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RVALID   | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RREADY   |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RDATA    | out |   32|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_RRESP    | out |    2|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_BVALID   | out |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_BREADY   |  in |    1|  s_axi  |   CRTL_BUS   | scalar |
|s_axi_CRTL_BUS_BRESP    | out |    2|  s_axi  |   CRTL_BUS   | scalar |
+------------------------+-----+-----+---------+--------------+--------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 34
* Pipeline: 1
  Pipeline-0: II = 1, D = 27, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	34  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	7  / true
34 --> 
* FSM state operations: 

 <State 1>: 8.13ns
ST_1: xMax_read [1/1] 0.00ns
:17  %xMax_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %xMax)

ST_1: xMin_read [1/1] 0.00ns
:18  %xMin_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %xMin)

ST_1: tmp_cast [1/1] 0.00ns
:22  %tmp_cast = zext i8 %xMin_read to i9

ST_1: tmp_1_cast [1/1] 0.00ns
:24  %tmp_1_cast = zext i8 %xMax_read to i9

ST_1: tmp_2 [1/1] 1.72ns
:26  %tmp_2 = sub i9 %tmp_1_cast, %tmp_cast

ST_1: xMax_minus_xMin7 [1/1] 0.00ns
:27  %xMax_minus_xMin7 = sext i9 %tmp_2 to i32

ST_1: xMax_minus_xMin [6/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin7 to float


 <State 2>: 6.41ns
ST_2: xMax_minus_xMin [5/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin7 to float


 <State 3>: 6.41ns
ST_3: xMax_minus_xMin [4/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin7 to float


 <State 4>: 6.41ns
ST_4: xMax_minus_xMin [3/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin7 to float


 <State 5>: 6.41ns
ST_5: xMax_minus_xMin [2/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin7 to float


 <State 6>: 6.41ns
ST_6: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !7

ST_6: stg_47 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !13

ST_6: stg_48 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !17

ST_6: stg_49 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !21

ST_6: stg_50 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !25

ST_6: stg_51 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !29

ST_6: stg_52 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !33

ST_6: stg_53 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !37

ST_6: stg_54 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !41

ST_6: stg_55 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !45

ST_6: stg_56 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !49

ST_6: stg_57 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !53

ST_6: stg_58 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !57

ST_6: stg_59 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !61

ST_6: stg_60 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8 %xMin), !map !65

ST_6: stg_61 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8 %xMax), !map !71

ST_6: stg_62 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @str) nounwind

ST_6: stg_63 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_64 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_65 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_66 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i8 %xMin, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_67 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i8 %xMax, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: xMax_minus_xMin [1/6] 6.41ns
:28  %xMax_minus_xMin = sitofp i32 %xMax_minus_xMin7 to float

ST_6: stg_69 [1/1] 1.40ns
:29  br label %1


 <State 7>: 8.13ns
ST_7: idxPixel [1/1] 0.00ns
:0  %idxPixel = phi i17 [ 0, %0 ], [ %idxPixel_1, %_ifconv ]

ST_7: exitcond [1/1] 2.30ns
:1  %exitcond = icmp eq i17 %idxPixel, -54272

ST_7: idxPixel_1 [1/1] 2.08ns
:2  %idxPixel_1 = add i17 %idxPixel, 1

ST_7: stg_73 [1/1] 0.00ns
:3  br i1 %exitcond, label %2, label %_ifconv

ST_7: empty_9 [1/1] 0.00ns
_ifconv:3  %empty_9 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_7: tmp_data_V_1 [1/1] 0.00ns
_ifconv:4  %tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 0

ST_7: tmp_keep_V [1/1] 0.00ns
_ifconv:5  %tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 1

ST_7: tmp_strb_V [1/1] 0.00ns
_ifconv:6  %tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 2

ST_7: tmp_user_V [1/1] 0.00ns
_ifconv:7  %tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 3

ST_7: tmp_last_V [1/1] 0.00ns
_ifconv:8  %tmp_last_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 4

ST_7: tmp_id_V [1/1] 0.00ns
_ifconv:9  %tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 5

ST_7: tmp_dest_V [1/1] 0.00ns
_ifconv:10  %tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_9, 6

ST_7: tmp_4_cast [1/1] 0.00ns
_ifconv:11  %tmp_4_cast = zext i8 %tmp_data_V_1 to i9

ST_7: tmp_5 [1/1] 1.72ns
_ifconv:12  %tmp_5 = sub i9 %tmp_4_cast, %tmp_cast

ST_7: tmp_s [1/1] 0.00ns
_ifconv:13  %tmp_s = sext i9 %tmp_5 to i32

ST_7: tmp_6 [6/6] 6.41ns
_ifconv:14  %tmp_6 = sitofp i32 %tmp_s to float


 <State 8>: 6.41ns
ST_8: tmp_6 [5/6] 6.41ns
_ifconv:14  %tmp_6 = sitofp i32 %tmp_s to float


 <State 9>: 6.41ns
ST_9: tmp_6 [4/6] 6.41ns
_ifconv:14  %tmp_6 = sitofp i32 %tmp_s to float


 <State 10>: 6.41ns
ST_10: tmp_6 [3/6] 6.41ns
_ifconv:14  %tmp_6 = sitofp i32 %tmp_s to float


 <State 11>: 6.41ns
ST_11: tmp_6 [2/6] 6.41ns
_ifconv:14  %tmp_6 = sitofp i32 %tmp_s to float


 <State 12>: 6.41ns
ST_12: tmp_6 [1/6] 6.41ns
_ifconv:14  %tmp_6 = sitofp i32 %tmp_s to float


 <State 13>: 6.08ns
ST_13: tmp_7 [16/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 14>: 6.08ns
ST_14: tmp_7 [15/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 15>: 6.08ns
ST_15: tmp_7 [14/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 16>: 6.08ns
ST_16: tmp_7 [13/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 17>: 6.08ns
ST_17: tmp_7 [12/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 18>: 6.08ns
ST_18: tmp_7 [11/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 19>: 6.08ns
ST_19: tmp_7 [10/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 20>: 6.08ns
ST_20: tmp_7 [9/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 21>: 6.08ns
ST_21: tmp_7 [8/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 22>: 6.08ns
ST_22: tmp_7 [7/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 23>: 6.08ns
ST_23: tmp_7 [6/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 24>: 6.08ns
ST_24: tmp_7 [5/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 25>: 6.08ns
ST_25: tmp_7 [4/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 26>: 6.08ns
ST_26: tmp_7 [3/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 27>: 6.08ns
ST_27: tmp_7 [2/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 28>: 6.08ns
ST_28: tmp_7 [1/16] 6.08ns
_ifconv:15  %tmp_7 = fdiv float %tmp_6, %xMax_minus_xMin


 <State 29>: 5.70ns
ST_29: y_t_float [4/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_7, 2.550000e+02


 <State 30>: 5.70ns
ST_30: y_t_float [3/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_7, 2.550000e+02


 <State 31>: 5.70ns
ST_31: y_t_float [2/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_7, 2.550000e+02


 <State 32>: 5.70ns
ST_32: y_t_float [1/4] 5.70ns
_ifconv:16  %y_t_float = fmul float %tmp_7, 2.550000e+02

ST_32: p_Val2_s [1/1] 0.00ns
_ifconv:17  %p_Val2_s = bitcast float %y_t_float to i32

ST_32: loc_V [1/1] 0.00ns
_ifconv:18  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_32: loc_V_1 [1/1] 0.00ns
_ifconv:19  %loc_V_1 = trunc i32 %p_Val2_s to i23


 <State 33>: 7.24ns
ST_33: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)

ST_33: tmp_3 [1/1] 0.00ns
_ifconv:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_33: stg_116 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_33: p_Result_s [1/1] 0.00ns
_ifconv:20  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_33: tmp_i_i [1/1] 0.00ns
_ifconv:21  %tmp_i_i = zext i24 %p_Result_s to i54

ST_33: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:22  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_33: sh_assign [1/1] 1.72ns
_ifconv:23  %sh_assign = add i9 %tmp_i_i_i_cast1, -127

ST_33: isNeg [1/1] 0.00ns
_ifconv:24  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_33: tmp_1_i_i [1/1] 1.72ns
_ifconv:25  %tmp_1_i_i = sub i8 127, %loc_V

ST_33: tmp_1_i_i_cast [1/1] 0.00ns
_ifconv:26  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

ST_33: sh_assign_1 [1/1] 1.37ns
_ifconv:27  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign

ST_33: sh_assign_1_cast [1/1] 0.00ns
_ifconv:28  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_33: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:29  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_33: tmp_2_i_i [1/1] 0.00ns
_ifconv:30  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i54

ST_33: tmp_3_i_i [1/1] 2.78ns
_ifconv:31  %tmp_3_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_33: tmp_3_i_i_cast [1/1] 0.00ns
_ifconv:32  %tmp_3_i_i_cast = zext i24 %tmp_3_i_i to i54

ST_33: tmp_5_i_i [1/1] 2.78ns
_ifconv:33  %tmp_5_i_i = shl i54 %tmp_i_i, %tmp_2_i_i

ST_33: p_Val2_3 [1/1] 1.37ns
_ifconv:34  %p_Val2_3 = select i1 %isNeg, i54 %tmp_3_i_i_cast, i54 %tmp_5_i_i

ST_33: result_V [1/1] 0.00ns
_ifconv:35  %result_V = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %p_Val2_3, i32 23, i32 30)

ST_33: stg_133 [1/1] 0.00ns
_ifconv:36  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %result_V, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_33: empty_10 [1/1] 0.00ns
_ifconv:37  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)

ST_33: stg_135 [1/1] 0.00ns
_ifconv:38  br label %1


 <State 34>: 0.00ns
ST_34: stg_136 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
