--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_M3.twx CNC2_FC_M3.ncd -o CNC2_FC_M3.twr CNC2_FC_M3.pcf -ucf
CNC2_FC_M3.ucf

Design file:              CNC2_FC_M3.ncd
Physical constraint file: CNC2_FC_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152669033 paths analyzed, 14745 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.166ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP (SLICE_X6Y69.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.038ns (Levels of Logic = 6)
  Clock Path Skew:      1.865ns (1.395 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y48.B2      net (fanout=21)       1.680   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y48.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y51.B6      net (fanout=17)       0.737   AddressDecoderCS0n
    SLICE_X27Y51.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y51.C4      net (fanout=3)        0.311   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y51.CMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_Laser_Select11
    SLICE_X27Y51.A5      net (fanout=26)       0.864   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Select
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad11
    SLICE_X25Y66.C3      net (fanout=5)        1.613   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X25Y66.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X24Y68.A1      net (fanout=7)        1.079   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X24Y68.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/n010081
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CE       net (fanout=6)        4.505   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CLK      Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.038ns (2.249ns logic, 10.789ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.353ns (Levels of Logic = 4)
  Clock Path Skew:      0.153ns (0.591 - 0.438)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X31Y37.A2      net (fanout=2)        1.191   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X31Y37.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y37.B2      net (fanout=21)       1.178   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X25Y66.C1      net (fanout=86)       4.667   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X25Y66.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X24Y68.A1      net (fanout=7)        1.079   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X24Y68.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/n010081
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CE       net (fanout=6)        4.505   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CLK      Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.353ns (1.733ns logic, 12.620ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.620ns (Levels of Logic = 4)
  Clock Path Skew:      0.155ns (0.591 - 0.436)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.BQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X31Y37.A3      net (fanout=2)        0.458   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X31Y37.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y37.B2      net (fanout=21)       1.178   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X25Y66.C1      net (fanout=86)       4.667   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X25Y66.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X24Y68.A1      net (fanout=7)        1.079   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X24Y68.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/n010081
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CE       net (fanout=6)        4.505   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CLK      Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    -------------------------------------------------  ---------------------------
    Total                                     13.620ns (1.733ns logic, 11.887ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (SLICE_X6Y69.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.038ns (Levels of Logic = 6)
  Clock Path Skew:      1.865ns (1.395 - -0.470)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y48.B2      net (fanout=21)       1.680   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X33Y48.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y51.B6      net (fanout=17)       0.737   AddressDecoderCS0n
    SLICE_X27Y51.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X27Y51.C4      net (fanout=3)        0.311   CNC2_FC_M3/SacnHead_Select
    SLICE_X27Y51.CMUX    Tilo                  0.313   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Mmux_Laser_Select11
    SLICE_X27Y51.A5      net (fanout=26)       0.864   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Select
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<13>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad11
    SLICE_X25Y66.C3      net (fanout=5)        1.613   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X25Y66.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X24Y68.A1      net (fanout=7)        1.079   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X24Y68.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/n010081
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CE       net (fanout=6)        4.505   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CLK      Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    -------------------------------------------------  ---------------------------
    Total                                     13.038ns (2.249ns logic, 10.789ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.353ns (Levels of Logic = 4)
  Clock Path Skew:      0.153ns (0.591 - 0.438)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<3>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_0
    SLICE_X31Y37.A2      net (fanout=2)        1.191   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<0>
    SLICE_X31Y37.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y37.B2      net (fanout=21)       1.178   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X25Y66.C1      net (fanout=86)       4.667   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X25Y66.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X24Y68.A1      net (fanout=7)        1.079   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X24Y68.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/n010081
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CE       net (fanout=6)        4.505   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CLK      Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.353ns (1.733ns logic, 12.620ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.620ns (Levels of Logic = 4)
  Clock Path Skew:      0.155ns (0.591 - 0.436)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.BQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X31Y37.A3      net (fanout=2)        0.458   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X31Y37.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y37.B2      net (fanout=21)       1.178   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y37.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X25Y66.C1      net (fanout=86)       4.667   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X25Y66.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_ByteCount<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X24Y68.A1      net (fanout=7)        1.079   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X24Y68.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/n010081
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CE       net (fanout=6)        4.505   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl4
    SLICE_X6Y69.CLK      Tceck                 0.304   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    -------------------------------------------------  ---------------------------
    Total                                     13.620ns (1.733ns logic, 11.887ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (SLICE_X50Y10.AX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.690ns (Levels of Logic = 3)
  Clock Path Skew:      1.697ns (1.325 - -0.372)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA0    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.D6       net (fanout=1)        2.415   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<0>
    SLICE_X8Y32.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X17Y39.B5      net (fanout=1)        1.041   ML3MST_inst/common_mem_douta<0>
    SLICE_X17Y39.BMUX    Tilo                  0.313   ML3MST_inst/reg_rs_CMD_clr_dd<14>
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X28Y45.A6      net (fanout=2)        1.407   LB_MIII_DataOut<0>
    SLICE_X28Y45.A       Tilo                  0.205   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X50Y10.AX      net (fanout=84)       4.909   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X50Y10.CLK     Tds                   0.184   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.690ns (2.918ns logic, 9.772ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.705ns (Levels of Logic = 3)
  Clock Path Skew:      1.878ns (1.325 - -0.553)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.DQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y51.A2      net (fanout=6)        4.219   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X29Y51.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT510
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv1
    SLICE_X31Y46.A1      net (fanout=16)       1.426   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_3_o_inv
    SLICE_X31Y46.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst_SW0
    SLICE_X28Y45.A2      net (fanout=3)        0.853   N90
    SLICE_X28Y45.A       Tilo                  0.205   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X50Y10.AX      net (fanout=84)       4.909   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X50Y10.CLK     Tds                   0.184   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.705ns (1.298ns logic, 11.407ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.177ns (Levels of Logic = 3)
  Clock Path Skew:      1.690ns (1.325 - -0.365)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA0     Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.B6       net (fanout=1)        1.904   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0>
    SLICE_X8Y32.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_5
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8
    SLICE_X17Y39.B5      net (fanout=1)        1.041   ML3MST_inst/common_mem_douta<0>
    SLICE_X17Y39.BMUX    Tilo                  0.313   ML3MST_inst/reg_rs_CMD_clr_dd<14>
                                                       ML3MST_inst/Mmux_host_data_r11
    SLICE_X28Y45.A6      net (fanout=2)        1.407   LB_MIII_DataOut<0>
    SLICE_X28Y45.A       Tilo                  0.205   CNC2_FC_M3/LIO_Partition_1/m_LIO_DO<0>
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst
    SLICE_X50Y10.AX      net (fanout=84)       4.909   CNC2_FC_M3/ibus_DataIn<0>
    SLICE_X50Y10.CLK     Tds                   0.184   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.177ns (2.916ns logic, 9.261ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB (SLICE_X26Y37.BX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 2)
  Clock Path Skew:      1.431ns (1.087 - -0.344)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X35Y39.B3      net (fanout=6)        0.355   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X35Y39.B       Tilo                  0.156   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst21
    SLICE_X31Y41.A5      net (fanout=48)       0.404   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
    SLICE_X31Y41.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_Scan_Request<1>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst
    SLICE_X26Y37.BX      net (fanout=82)       0.694   CNC2_FC_M3/ibus_DataIn<1>
    SLICE_X26Y37.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.399ns logic, 1.453ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_17 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.080ns (Levels of Logic = 2)
  Clock Path Skew:      1.426ns (1.087 - -0.339)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_17 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y36.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<17>
                                                       ML3MST_inst/reg_dout_17
    SLICE_X21Y39.B5      net (fanout=1)        0.341   ML3MST_inst/reg_dout<17>
    SLICE_X21Y39.B       Tilo                  0.156   ML3MST_inst/reg_rw_IMK<31>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X31Y41.A6      net (fanout=2)        0.646   LB_MIII_DataOut<17>
    SLICE_X31Y41.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_Scan_Request<1>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst
    SLICE_X26Y37.BX      net (fanout=82)       0.694   CNC2_FC_M3/ibus_DataIn<1>
    SLICE_X26Y37.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.399ns logic, 1.681ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 2)
  Clock Path Skew:      1.406ns (1.087 - -0.319)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y36.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y36.B1      net (fanout=5)        0.414   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y36.BMUX    Tilo                  0.183   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_375_o_inv1
    SLICE_X31Y41.A3      net (fanout=48)       0.607   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_375_o_inv
    SLICE_X31Y41.A       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_Scan_Request<1>
                                                       CNC2_FC_M3/ibus_DataIn<1>LogicTrst
    SLICE_X26Y37.BX      net (fanout=82)       0.694   CNC2_FC_M3/ibus_DataIn<1>
    SLICE_X26Y37.CLK     Tdh         (-Th)     0.111   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMD_O
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.426ns logic, 1.715ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4 (SLICE_X28Y44.A6), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_12 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 2)
  Clock Path Skew:      1.427ns (1.087 - -0.340)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_12 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_12
    SLICE_X18Y37.D3      net (fanout=1)        0.676   ML3MST_inst/reg_dout<12>
    SLICE_X18Y37.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd62
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X28Y44.A6      net (fanout=2)        0.659   LB_MIII_DataOut<12>
    SLICE_X28Y44.CLK     Tah         (-Th)    -0.190   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<7>
                                                       CNC2_FC_M3/ibus_DataIn<12>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.544ns logic, 1.335ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.298ns (Levels of Logic = 3)
  Clock Path Skew:      1.290ns (1.087 - -0.203)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.BQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1
    SLICE_X12Y31.D6      net (fanout=128)      0.343   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>
    SLICE_X12Y31.BMUX    Topdb                 0.257   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_63
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X18Y37.D6      net (fanout=1)        0.495   ML3MST_inst/common_mem_douta<12>
    SLICE_X18Y37.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd62
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X28Y44.A6      net (fanout=2)        0.659   LB_MIII_DataOut<12>
    SLICE_X28Y44.CLK     Tah         (-Th)    -0.190   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<7>
                                                       CNC2_FC_M3/ibus_DataIn<12>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.801ns logic, 1.497ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 3)
  Clock Path Skew:      1.290ns (1.087 - -0.203)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X12Y31.AX      net (fanout=64)       0.521   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X12Y31.BMUX    Taxb                  0.107   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X18Y37.D6      net (fanout=1)        0.495   ML3MST_inst/common_mem_douta<12>
    SLICE_X18Y37.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd62
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X28Y44.A6      net (fanout=2)        0.659   LB_MIII_DataOut<12>
    SLICE_X28Y44.CLK     Tah         (-Th)    -0.190   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<7>
                                                       CNC2_FC_M3/ibus_DataIn<12>LogicTrst
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_4
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.651ns logic, 1.675ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (SLICE_X26Y50.DX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_15 (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 2)
  Clock Path Skew:      1.429ns (1.093 - -0.336)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_15 to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y34.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/reg_dout_15
    SLICE_X23Y35.C6      net (fanout=1)        0.275   ML3MST_inst/reg_dout<15>
    SLICE_X23Y35.C       Tilo                  0.156   ML3MST_inst/reg_rw_PARS<15>
                                                       ML3MST_inst/Mmux_host_data_r71
    SLICE_X27Y45.A6      net (fanout=2)        0.815   LB_MIII_DataOut<15>
    SLICE_X27Y45.A       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3/ibus_DataIn<15>LogicTrst
    SLICE_X26Y50.DX      net (fanout=72)       0.373   CNC2_FC_M3/ibus_DataIn<15>
    SLICE_X26Y50.CLK     Tdh         (-Th)     0.081   N156
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.429ns logic, 1.463ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 2)
  Clock Path Skew:      1.437ns (1.093 - -0.344)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y41.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X35Y39.B3      net (fanout=6)        0.355   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X35Y39.B       Tilo                  0.156   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
                                                       CNC2_FC_M3/ibus_DataIn<0>LogicTrst21
    SLICE_X27Y45.A1      net (fanout=48)       1.247   CNC2_FC_M3/ibus_DataIn<0>LogicTrst2
    SLICE_X27Y45.A       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3/ibus_DataIn<15>LogicTrst
    SLICE_X26Y50.DX      net (fanout=72)       0.373   CNC2_FC_M3/ibus_DataIn<15>
    SLICE_X26Y50.CLK     Tdh         (-Th)     0.081   N156
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.429ns logic, 1.975ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 2)
  Clock Path Skew:      1.412ns (1.093 - -0.319)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y36.DQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y36.B1      net (fanout=5)        0.414   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X36Y36.BMUX    Tilo                  0.183   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_375_o_inv1
    SLICE_X27Y45.A3      net (fanout=48)       1.280   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_375_o_inv
    SLICE_X27Y45.A       Tilo                  0.156   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<6>
                                                       CNC2_FC_M3/ibus_DataIn<15>LogicTrst
    SLICE_X26Y50.DX      net (fanout=72)       0.373   CNC2_FC_M3/ibus_DataIn<15>
    SLICE_X26Y50.CLK     Tdh         (-Th)     0.081   N156
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (0.456ns logic, 2.067ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.097ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9 (SLICE_X40Y11.B4), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.280 - 0.316)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_9 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y11.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_9
    SLICE_X43Y23.A2      net (fanout=2)        1.297   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<9>
    SLICE_X43Y23.A       Tilo                  0.259   Eqn_26_mand1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT321
    SLICE_X40Y11.B4      net (fanout=1)        1.588   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<9>
    SLICE_X40Y11.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.008ns logic, 2.885ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.818ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.373 - 0.392)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X34Y9.A1       net (fanout=12)       1.852   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X34Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X35Y12.B3      net (fanout=16)       1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X35Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X35Y12.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X35Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X43Y9.A6       net (fanout=1)        0.795   ML3MST_inst/N1291
    SLICE_X43Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y9.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X43Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y8.A3       net (fanout=1)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y7.A1       net (fanout=28)       1.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X43Y23.A5      net (fanout=14)       2.529   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X43Y23.A       Tilo                  0.259   Eqn_26_mand1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT321
    SLICE_X40Y11.B4      net (fanout=1)        1.588   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<9>
    SLICE_X40Y11.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9
    -------------------------------------------------  ---------------------------
    Total                                     12.818ns (2.748ns logic, 10.070ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.508ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.373 - 0.392)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X34Y9.B2       net (fanout=12)       1.549   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X34Y9.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X35Y12.B1      net (fanout=16)       1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X35Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X35Y12.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X35Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X43Y9.A6       net (fanout=1)        0.795   ML3MST_inst/N1291
    SLICE_X43Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y9.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X43Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y8.A3       net (fanout=1)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y7.A1       net (fanout=28)       1.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X43Y23.A5      net (fanout=14)       2.529   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X43Y23.A       Tilo                  0.259   Eqn_26_mand1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT321
    SLICE_X40Y11.B4      net (fanout=1)        1.588   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<9>
    SLICE_X40Y11.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_9
    -------------------------------------------------  ---------------------------
    Total                                     12.508ns (2.806ns logic, 9.702ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5 (SLICE_X35Y7.B3), 333 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.108ns (0.248 - 0.356)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_5 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y5.BMUX     Tshcko                0.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_5
    SLICE_X33Y8.D3       net (fanout=2)        1.812   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<5>
    SLICE_X33Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT281
    SLICE_X35Y7.B3       net (fanout=1)        0.529   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<5>
    SLICE_X35Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5
    -------------------------------------------------  ---------------------------
    Total                                      3.410ns (1.069ns logic, 2.341ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.940ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X34Y9.A1       net (fanout=12)       1.852   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X34Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X35Y12.B3      net (fanout=16)       1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X35Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X35Y12.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X35Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X43Y9.A6       net (fanout=1)        0.795   ML3MST_inst/N1291
    SLICE_X43Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y9.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X43Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y8.A3       net (fanout=1)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y7.A1       net (fanout=28)       1.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1241
    SLICE_X33Y8.D4       net (fanout=14)       0.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT112
    SLICE_X33Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT281
    SLICE_X35Y7.B3       net (fanout=1)        0.529   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<5>
    SLICE_X35Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5
    -------------------------------------------------  ---------------------------
    Total                                      9.940ns (2.729ns logic, 7.211ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.918ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.341 - 0.392)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X34Y9.A1       net (fanout=12)       1.852   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X34Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X35Y12.B3      net (fanout=16)       1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X35Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X35Y12.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X35Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X43Y9.A6       net (fanout=1)        0.795   ML3MST_inst/N1291
    SLICE_X43Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y9.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X43Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y8.A3       net (fanout=1)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X39Y13.C4      net (fanout=28)       0.980   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X39Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1231
    SLICE_X33Y8.D5       net (fanout=8)        0.863   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT123
    SLICE_X33Y8.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT281
    SLICE_X35Y7.B3       net (fanout=1)        0.529   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<5>
    SLICE_X35Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_5
    -------------------------------------------------  ---------------------------
    Total                                      9.918ns (2.729ns logic, 7.189ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X43Y7.C5), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.285 - 0.344)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y4.BQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X33Y7.D3       net (fanout=13)       1.865   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X33Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X43Y7.C5       net (fanout=1)        0.604   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X43Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.989ns logic, 2.469ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.621ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.378 - 0.392)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X34Y9.A1       net (fanout=12)       1.852   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X34Y9.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X35Y12.B3      net (fanout=16)       1.413   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X35Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X35Y12.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X35Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X43Y9.A6       net (fanout=1)        0.795   ML3MST_inst/N1291
    SLICE_X43Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y9.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X43Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y8.A3       net (fanout=1)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X33Y7.C3       net (fanout=28)       1.262   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X33Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X33Y7.D5       net (fanout=1)        0.209   ML3MST_inst/N310
    SLICE_X33Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X43Y7.C5       net (fanout=1)        0.604   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X43Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      9.621ns (2.729ns logic, 6.892ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.311ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.378 - 0.392)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y18.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X34Y9.B2       net (fanout=12)       1.549   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X34Y9.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMB
    SLICE_X35Y12.B1      net (fanout=16)       1.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<2>
    SLICE_X35Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X35Y12.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X35Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X43Y9.A6       net (fanout=1)        0.795   ML3MST_inst/N1291
    SLICE_X43Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y9.B6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X43Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y8.A3       net (fanout=1)        0.452   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y8.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X33Y7.C3       net (fanout=28)       1.262   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X33Y7.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X33Y7.D5       net (fanout=1)        0.209   ML3MST_inst/N310
    SLICE_X33Y7.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X43Y7.C5       net (fanout=1)        0.604   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X43Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      9.311ns (2.787ns logic, 6.524ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (SLICE_X40Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y11.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    SLICE_X40Y11.D6      net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
    SLICE_X40Y11.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_11
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (SLICE_X40Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y11.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    SLICE_X40Y11.A6      net (fanout=2)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<8>
    SLICE_X40Y11.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_8
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (SLICE_X48Y6.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y6.DQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    SLICE_X48Y6.D6       net (fanout=2)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
    SLICE_X48Y6.CLK      Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y6.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.706ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (SLICE_X37Y5.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.529ns (Levels of Logic = 1)
  Clock Path Skew:      -0.142ns (0.354 - 0.496)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X37Y5.B4       net (fanout=2)        1.930   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X37Y5.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y5.CE       net (fanout=4)        0.609   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X37Y5.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.990ns logic, 2.539ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y7.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y5.B6       net (fanout=2)        0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y5.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y5.CE       net (fanout=4)        0.609   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X37Y5.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.990ns logic, 0.923ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X37Y7.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.147ns (0.349 - 0.496)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X37Y6.B2       net (fanout=2)        2.202   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X37Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X37Y7.A5       net (fanout=1)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (0.972ns logic, 2.550ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y4.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X37Y6.B1       net (fanout=3)        0.753   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X37Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X37Y7.A5       net (fanout=1)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (0.972ns logic, 1.101ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.256 - 0.253)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
    SLICE_X37Y6.B4       net (fanout=2)        0.764   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
    SLICE_X37Y6.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X37Y7.A5       net (fanout=1)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.972ns logic, 1.112ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (SLICE_X37Y5.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 1)
  Clock Path Skew:      -0.142ns (0.354 - 0.496)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X37Y5.B4       net (fanout=2)        1.930   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X37Y5.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y5.CE       net (fanout=4)        0.609   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X37Y5.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (0.974ns logic, 2.539ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.147 - 0.151)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y7.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y5.B6       net (fanout=2)        0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X37Y5.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y5.CE       net (fanout=4)        0.609   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X37Y5.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.974ns logic, 0.923ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X34Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X34Y3.D4       net (fanout=2)        0.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X34Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.070ns logic, 0.207ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X34Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X34Y3.D4       net (fanout=2)        0.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X34Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.070ns logic, 0.207ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X34Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y4.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X34Y3.D4       net (fanout=2)        0.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X34Y3.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.070ns logic, 0.207ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X34Y3.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X34Y3.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X23Y33.A2), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.811ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.790ns (Levels of Logic = 7)
  Clock Path Skew:      -0.526ns (1.559 - 2.085)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X23Y14.B2      net (fanout=16)       3.105   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X23Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n24925_inv1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X21Y13.C1      net (fanout=1)        0.827   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_11_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X25Y13.D1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X25Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y16.B4      net (fanout=1)        0.628   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y16.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y16.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y16.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X24Y26.C5      net (fanout=1)        1.239   ML3MST_inst/mux30_122
    SLICE_X24Y26.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd14
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X23Y33.A2      net (fanout=1)        1.478   ML3MST_inst/mux30_7
    SLICE_X23Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.790ns (2.376ns logic, 8.414ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.436ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.415ns (Levels of Logic = 7)
  Clock Path Skew:      -0.526ns (1.559 - 2.085)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X23Y14.B6      net (fanout=31)       2.730   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X23Y14.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n24925_inv1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X21Y13.C1      net (fanout=1)        0.827   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_11_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X25Y13.D1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X25Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y16.B4      net (fanout=1)        0.628   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y16.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y16.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y16.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X24Y26.C5      net (fanout=1)        1.239   ML3MST_inst/mux30_122
    SLICE_X24Y26.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd14
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X23Y33.A2      net (fanout=1)        1.478   ML3MST_inst/mux30_7
    SLICE_X23Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.415ns (2.376ns logic, 8.039ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.267ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd38 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.335ns (Levels of Logic = 7)
  Clock Path Skew:      -0.437ns (1.559 - 1.996)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd38 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd39
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd38
    SLICE_X37Y16.D3      net (fanout=6)        2.092   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd38
    SLICE_X37Y16.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X21Y13.C3      net (fanout=1)        1.315   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv411
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_11_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X25Y13.D1      net (fanout=2)        0.694   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X25Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X24Y16.B4      net (fanout=1)        0.628   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X24Y16.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y16.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X24Y16.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X24Y26.C5      net (fanout=1)        1.239   ML3MST_inst/mux30_122
    SLICE_X24Y26.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd14
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X23Y33.A2      net (fanout=1)        1.478   ML3MST_inst/mux30_7
    SLICE_X23Y33.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.335ns (2.446ns logic, 7.889ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_1 (SLICE_X29Y26.C3), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.592ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      10.525ns (Levels of Logic = 7)
  Clock Path Skew:      -0.572ns (1.513 - 2.085)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X26Y15.D1      net (fanout=15)       2.592   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X26Y15.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X23Y15.C2      net (fanout=1)        0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X23Y15.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X23Y15.D3      net (fanout=2)        0.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X23Y15.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X20Y21.C5      net (fanout=1)        0.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X20Y21.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X20Y21.B5      net (fanout=1)        0.358   ML3MST_inst/debug_info_10<1>
    SLICE_X20Y21.B       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/mux11_122
    SLICE_X29Y26.D4      net (fanout=1)        1.703   ML3MST_inst/mux11_122
    SLICE_X29Y26.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X29Y26.C3      net (fanout=1)        1.416   ML3MST_inst/mux11_7
    SLICE_X29Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.525ns (2.103ns logic, 8.422ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.594ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.527ns (Levels of Logic = 6)
  Clock Path Skew:      -0.572ns (1.513 - 2.085)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y18.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X25Y16.C5      net (fanout=31)       2.519   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X25Y16.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]1
    SLICE_X23Y15.D1      net (fanout=1)        0.672   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]
    SLICE_X23Y15.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X20Y21.C5      net (fanout=1)        0.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X20Y21.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X20Y21.B5      net (fanout=1)        0.358   ML3MST_inst/debug_info_10<1>
    SLICE_X20Y21.B       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/mux11_122
    SLICE_X29Y26.D4      net (fanout=1)        1.703   ML3MST_inst/mux11_122
    SLICE_X29Y26.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X29Y26.C3      net (fanout=1)        1.416   ML3MST_inst/mux11_7
    SLICE_X29Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.527ns (1.900ns logic, 7.627ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.351ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd27 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      9.459ns (Levels of Logic = 7)
  Clock Path Skew:      -0.397ns (1.513 - 1.910)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd27 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y14.CMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd29
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd27
    SLICE_X26Y15.D4      net (fanout=4)        1.456   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd27
    SLICE_X26Y15.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X23Y15.C2      net (fanout=1)        0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
    SLICE_X23Y15.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X23Y15.D3      net (fanout=2)        0.488   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X23Y15.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X20Y21.C5      net (fanout=1)        0.959   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X20Y21.C       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X20Y21.B5      net (fanout=1)        0.358   ML3MST_inst/debug_info_10<1>
    SLICE_X20Y21.B       Tilo                  0.205   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/mux11_122
    SLICE_X29Y26.D4      net (fanout=1)        1.703   ML3MST_inst/mux11_122
    SLICE_X29Y26.D       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X29Y26.C3      net (fanout=1)        1.416   ML3MST_inst/mux11_7
    SLICE_X29Y26.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.459ns (2.173ns logic, 7.286ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X27Y30.C6), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.396ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.538ns (Levels of Logic = 8)
  Clock Path Skew:      -0.363ns (1.533 - 1.896)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y12.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X30Y7.A4       net (fanout=46)       1.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X30Y7.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X30Y7.B1       net (fanout=4)        0.994   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X30Y7.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X23Y17.B3      net (fanout=10)       1.845   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y17.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X23Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X30Y17.A3      net (fanout=1)        1.231   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X30Y17.A       Tilo                  0.203   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X30Y17.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X30Y17.B       Tilo                  0.203   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X27Y30.D2      net (fanout=1)        1.988   ML3MST_inst/mux2_122
    SLICE_X27Y30.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X27Y30.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X27Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.538ns (2.360ns logic, 8.178ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.208ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.341ns (Levels of Logic = 8)
  Clock Path Skew:      -0.372ns (1.533 - 1.905)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X30Y7.A2       net (fanout=41)       1.483   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X30Y7.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X30Y7.B1       net (fanout=4)        0.994   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X30Y7.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X23Y17.B3      net (fanout=10)       1.845   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y17.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X23Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X30Y17.A3      net (fanout=1)        1.231   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X30Y17.A       Tilo                  0.203   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X30Y17.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X30Y17.B       Tilo                  0.203   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X27Y30.D2      net (fanout=1)        1.988   ML3MST_inst/mux2_122
    SLICE_X27Y30.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X27Y30.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X27Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.341ns (2.377ns logic, 7.964ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.966ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.099ns (Levels of Logic = 8)
  Clock Path Skew:      -0.372ns (1.533 - 1.905)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.CQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X30Y7.A3       net (fanout=44)       1.241   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X30Y7.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X30Y7.B1       net (fanout=4)        0.994   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X30Y7.BMUX     Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X23Y17.B3      net (fanout=10)       1.845   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y17.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X23Y17.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X23Y17.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X30Y17.A3      net (fanout=1)        1.231   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X30Y17.A       Tilo                  0.203   ML3MST_inst/mux2_122
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X30Y17.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X30Y17.B       Tilo                  0.203   ML3MST_inst/mux2_122
                                                       ML3MST_inst/mux2_122
    SLICE_X27Y30.D2      net (fanout=1)        1.988   ML3MST_inst/mux2_122
    SLICE_X27Y30.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X27Y30.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X27Y30.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.099ns (2.377ns logic, 7.722ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_2 (SLICE_X15Y38.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.055ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_2 (FF)
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.023 - 0.940)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2 to ML3MST_inst/reg_rs_CMD_clr_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X15Y38.C5      net (fanout=2)        0.170   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
    SLICE_X15Y38.CLK     Tah         (-Th)    -0.155   ML3MST_inst/reg_rc_INTS<16>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2_rt
                                                       ML3MST_inst/reg_rs_CMD_clr_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.353ns logic, 0.170ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X24Y35.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.098ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.933 - 0.845)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y31.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_25
    SLICE_X24Y35.C6      net (fanout=3)        0.255   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<25>
    SLICE_X24Y35.CLK     Tah         (-Th)    -0.228   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_G
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.426ns logic, 0.255ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_24 (SLICE_X28Y36.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.116ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      0.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (0.907 - 0.821)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_24
    SLICE_X28Y36.D3      net (fanout=3)        0.266   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<24>
    SLICE_X28Y36.CLK     Tah         (-Th)    -0.231   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_F
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                      0.697ns (0.431ns logic, 0.266ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X41Y12.A2), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.866ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      12.054ns (Levels of Logic = 12)
  Clock Path Skew:      -0.317ns (1.554 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X35Y18.D2      net (fanout=16)       1.138   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X45Y13.D1      net (fanout=8)        0.828   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X45Y13.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<26>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X41Y12.A2      net (fanout=1)        0.968   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X41Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     12.054ns (3.562ns logic, 8.492ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.498ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.686ns (Levels of Logic = 12)
  Clock Path Skew:      -0.317ns (1.554 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X35Y18.D3      net (fanout=16)       0.770   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X45Y13.D1      net (fanout=8)        0.828   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X45Y13.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<26>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X41Y12.A2      net (fanout=1)        0.968   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X41Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.686ns (3.562ns logic, 8.124ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.349ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.522ns (Levels of Logic = 12)
  Clock Path Skew:      -0.332ns (1.554 - 1.886)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X35Y18.D5      net (fanout=9)        0.606   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X45Y13.D1      net (fanout=8)        0.828   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X45Y13.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyctxslv<26>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X41Y12.A2      net (fanout=1)        0.968   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X41Y12.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.522ns (3.562ns logic, 7.960ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X39Y14.A1), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.844ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.024ns (Levels of Logic = 12)
  Clock Path Skew:      -0.325ns (1.546 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X35Y18.D2      net (fanout=16)       1.138   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X36Y15.C4      net (fanout=8)        0.927   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X36Y15.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X39Y14.A1      net (fanout=1)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.024ns (3.592ns logic, 8.432ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.697ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.877ns (Levels of Logic = 12)
  Clock Path Skew:      -0.325ns (1.546 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X35Y18.D2      net (fanout=16)       1.138   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X36Y15.D5      net (fanout=8)        0.785   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X36Y15.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X39Y14.A1      net (fanout=1)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.877ns (3.587ns logic, 8.290ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.476ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.656ns (Levels of Logic = 12)
  Clock Path Skew:      -0.325ns (1.546 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X35Y18.D3      net (fanout=16)       0.770   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X36Y15.C4      net (fanout=8)        0.927   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X36Y15.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X39Y14.A1      net (fanout=1)        0.809   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.656ns (3.592ns logic, 8.064ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X39Y14.B1), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.116ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.296ns (Levels of Logic = 12)
  Clock Path Skew:      -0.325ns (1.546 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X35Y18.D2      net (fanout=16)       1.138   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X39Y14.C3      net (fanout=8)        0.511   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X39Y14.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X39Y14.B1      net (fanout=1)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.296ns (3.508ns logic, 7.788ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.748ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.928ns (Levels of Logic = 12)
  Clock Path Skew:      -0.325ns (1.546 - 1.871)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y21.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X35Y18.D3      net (fanout=16)       0.770   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X39Y14.C3      net (fanout=8)        0.511   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X39Y14.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X39Y14.B1      net (fanout=1)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.928ns (3.508ns logic, 7.420ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.599ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.764ns (Levels of Logic = 12)
  Clock Path Skew:      -0.340ns (1.546 - 1.886)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y18.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X35Y18.D5      net (fanout=9)        0.606   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X35Y18.D       Tilo                  0.259   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X39Y12.B3      net (fanout=2)        1.236   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X39Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X39Y12.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X39Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X37Y12.D5      net (fanout=2)        0.591   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X37Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X37Y12.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X37Y12.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X45Y12.B3      net (fanout=2)        1.126   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X45Y12.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X45Y12.A5      net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X45Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X43Y16.A3      net (fanout=2)        0.831   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X43Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X43Y16.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X43Y16.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X40Y13.A1      net (fanout=3)        1.139   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X40Y13.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X39Y14.C3      net (fanout=8)        0.511   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X39Y14.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X39Y14.B1      net (fanout=1)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X39Y14.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.764ns (3.508ns logic, 7.256ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_18 (SLICE_X13Y40.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.129ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_INTS_18 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_18 (FF)
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (1.038 - 0.936)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_18 to ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.BQ      Tcko                  0.198   ML3MST_inst/reg_rc_INTS<20>
                                                       ML3MST_inst/reg_rc_INTS_18
    SLICE_X13Y40.BX      net (fanout=4)        0.211   ML3MST_inst/reg_rc_INTS<18>
    SLICE_X13Y40.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_INTS_d<20>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_d_18
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.257ns logic, 0.211ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_18 (SLICE_X9Y38.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.127ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_18 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_18 (FF)
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (1.057 - 0.956)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_18 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<20>
                                                       ML3MST_inst/reg_rs_CMD_18
    SLICE_X9Y38.CX       net (fanout=3)        0.212   ML3MST_inst/reg_rs_CMD<18>
    SLICE_X9Y38.CLK      Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<19>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_18
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.257ns logic, 0.212ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8 (SLICE_X9Y39.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.015ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8 (FF)
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.054 - 0.968)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_8 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.AQ       Tcko                  0.198   ML3MST_inst/reg_rs_CMD<12>
                                                       ML3MST_inst/reg_rs_CMD_8
    SLICE_X9Y39.A4       net (fanout=3)        0.213   ML3MST_inst/reg_rs_CMD<8>
    SLICE_X9Y39.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<15>
                                                       ML3MST_inst/reg_rs_CMD<8>_rt
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.353ns logic, 0.213ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 483695 paths analyzed, 15046 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.198ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y22.DIA18), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.928ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.438 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA18   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y40.A6       net (fanout=1)        2.712   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<18>
    SLICE_X8Y40.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<18>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_8
    SLICE_X17Y42.D6      net (fanout=1)        0.804   ML3MST_inst/common_mem_douta<18>
    SLICE_X17Y42.D       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/Mmux_host_data_r101
    SLICE_X24Y44.C3      net (fanout=2)        1.326   LB_MIII_DataOut<18>
    SLICE_X24Y44.C       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_11
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X50Y42.B6      net (fanout=80)       3.126   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X50Y42.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>LogicTrst1
    RAMB16_X2Y22.DIA18   net (fanout=1)        0.767   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.928ns (3.193ns logic, 8.735ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.438 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA2    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y32.A3      net (fanout=1)        2.212   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<2>
    SLICE_X12Y32.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_422
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X23Y35.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<2>
    SLICE_X23Y35.A       Tilo                  0.259   ML3MST_inst/reg_rw_PARS<15>
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X24Y44.C6      net (fanout=2)        1.169   LB_MIII_DataOut<2>
    SLICE_X24Y44.C       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_11
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X50Y42.B6      net (fanout=80)       3.126   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X50Y42.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>LogicTrst1
    RAMB16_X2Y22.DIA18   net (fanout=1)        0.767   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.720ns (3.193ns logic, 8.527ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.604ns (Levels of Logic = 4)
  Clock Path Skew:      -0.111ns (0.438 - 0.549)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA2    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y32.D6      net (fanout=1)        2.106   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<2>
    SLICE_X12Y32.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<2>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_622
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_21
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_21
    SLICE_X23Y35.A4      net (fanout=1)        1.253   ML3MST_inst/common_mem_douta<2>
    SLICE_X23Y35.A       Tilo                  0.259   ML3MST_inst/reg_rw_PARS<15>
                                                       ML3MST_inst/Mmux_host_data_r231
    SLICE_X24Y44.C6      net (fanout=2)        1.169   LB_MIII_DataOut<2>
    SLICE_X24Y44.C       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_11
                                                       CNC2_FC_M3/ibus_DataIn<2>LogicTrst
    SLICE_X50Y42.B6      net (fanout=80)       3.126   CNC2_FC_M3/ibus_DataIn<2>
    SLICE_X50Y42.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_WEA2<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>LogicTrst1
    RAMB16_X2Y22.DIA18   net (fanout=1)        0.767   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>
    RAMB16_X2Y22.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.604ns (3.183ns logic, 8.421ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y18.DIA14), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.425 - 0.547)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA14   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y39.D4      net (fanout=1)        3.220   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<14>
    SLICE_X14Y39.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<14>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_65
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_4
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X20Y42.A3      net (fanout=1)        1.131   ML3MST_inst/common_mem_douta<14>
    SLICE_X20Y42.A       Tilo                  0.205   CNC2_FC_M3/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_50_o_inv
                                                       ML3MST_inst/Mmux_host_data_r61
    SLICE_X23Y42.C1      net (fanout=2)        0.714   LB_MIII_DataOut<14>
    SLICE_X23Y42.C       Tilo                  0.259   N118
                                                       CNC2_FC_M3/ibus_DataIn<14>LogicTrst
    SLICE_X49Y37.B1      net (fanout=70)       3.005   CNC2_FC_M3/ibus_DataIn<14>
    SLICE_X49Y37.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT715
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y18.DIA14   net (fanout=1)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.799ns (3.266ns logic, 8.533ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.491ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.425 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA14   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y39.A2      net (fanout=1)        2.935   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<14>
    SLICE_X14Y39.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<14>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_45
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_4
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X20Y42.A3      net (fanout=1)        1.131   ML3MST_inst/common_mem_douta<14>
    SLICE_X20Y42.A       Tilo                  0.205   CNC2_FC_M3/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_50_o_inv
                                                       ML3MST_inst/Mmux_host_data_r61
    SLICE_X23Y42.C1      net (fanout=2)        0.714   LB_MIII_DataOut<14>
    SLICE_X23Y42.C       Tilo                  0.259   N118
                                                       CNC2_FC_M3/ibus_DataIn<14>LogicTrst
    SLICE_X49Y37.B1      net (fanout=70)       3.005   CNC2_FC_M3/ibus_DataIn<14>
    SLICE_X49Y37.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT715
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y18.DIA14   net (fanout=1)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.491ns (3.243ns logic, 8.248ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.425 - 0.556)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA14    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y39.B2      net (fanout=1)        2.692   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<14>
    SLICE_X14Y39.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<14>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_510
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_4
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_4
    SLICE_X20Y42.A3      net (fanout=1)        1.131   ML3MST_inst/common_mem_douta<14>
    SLICE_X20Y42.A       Tilo                  0.205   CNC2_FC_M3/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_50_o_inv
                                                       ML3MST_inst/Mmux_host_data_r61
    SLICE_X23Y42.C1      net (fanout=2)        0.714   LB_MIII_DataOut<14>
    SLICE_X23Y42.C       Tilo                  0.259   N118
                                                       CNC2_FC_M3/ibus_DataIn<14>LogicTrst
    SLICE_X49Y37.B1      net (fanout=70)       3.005   CNC2_FC_M3/ibus_DataIn<14>
    SLICE_X49Y37.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT715
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<14>LogicTrst1
    RAMB16_X2Y18.DIA14   net (fanout=1)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<14>
    RAMB16_X2Y18.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.239ns (3.234ns logic, 8.005ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10 (SLICE_X41Y53.C4), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.184ns (0.455 - 0.639)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y41.D1       net (fanout=1)        3.199   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<26>
    SLICE_X4Y41.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_618
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X13Y42.D6      net (fanout=1)        0.639   ML3MST_inst/common_mem_douta<26>
    SLICE_X13Y42.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<15>
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X24Y40.C1      net (fanout=2)        1.445   LB_MIII_DataOut<26>
    SLICE_X24Y40.C       Tilo                  0.205   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
    SLICE_X45Y53.B4      net (fanout=70)       2.525   CNC2_FC_M3/ibus_DataIn<10>
    SLICE_X45Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<21>1
    SLICE_X41Y53.C4      net (fanout=1)        0.746   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<10>
    SLICE_X41Y53.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<10>_rt
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10
    -------------------------------------------------  ---------------------------
    Total                                     11.720ns (3.166ns logic, 8.554ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.711ns (Levels of Logic = 5)
  Clock Path Skew:      -0.184ns (0.455 - 0.639)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y12.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X14Y37.D4      net (fanout=1)        4.025   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10>
    SLICE_X14Y37.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X15Y36.D6      net (fanout=1)        0.307   ML3MST_inst/common_mem_douta<10>
    SLICE_X15Y36.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X24Y40.C6      net (fanout=2)        0.915   LB_MIII_DataOut<10>
    SLICE_X24Y40.C       Tilo                  0.205   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
    SLICE_X45Y53.B4      net (fanout=70)       2.525   CNC2_FC_M3/ibus_DataIn<10>
    SLICE_X45Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<21>1
    SLICE_X41Y53.C4      net (fanout=1)        0.746   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<10>
    SLICE_X41Y53.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<10>_rt
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10
    -------------------------------------------------  ---------------------------
    Total                                     11.711ns (3.193ns logic, 8.518ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.521ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (0.455 - 0.550)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y41.B3       net (fanout=1)        3.002   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<26>
    SLICE_X4Y41.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_536
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X13Y42.D6      net (fanout=1)        0.639   ML3MST_inst/common_mem_douta<26>
    SLICE_X13Y42.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<15>
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X24Y40.C1      net (fanout=2)        1.445   LB_MIII_DataOut<26>
    SLICE_X24Y40.C       Tilo                  0.205   CNC2_FC_M3/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<8>
                                                       CNC2_FC_M3/ibus_DataIn<10>LogicTrst
    SLICE_X45Y53.B4      net (fanout=70)       2.525   CNC2_FC_M3/ibus_DataIn<10>
    SLICE_X45Y53.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<24>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<21>1
    SLICE_X41Y53.C4      net (fanout=1)        0.746   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<10>
    SLICE_X41Y53.CLK     Tas                   0.227   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_TimeOut[31]_select_89_OUT<10>_rt
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut_10
    -------------------------------------------------  ---------------------------
    Total                                     11.521ns (3.164ns logic, 8.357ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_4 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.178 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_4 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<6>
                                                       LocalBusBridgeMIII_inst/m_DataIn_4
    RAMB16_X1Y20.DIA4    net (fanout=26)       0.175   LocalBusBridgeMIII_inst/m_DataIn<4>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.145ns logic, 0.175ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_3 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.178 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_3 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<6>
                                                       LocalBusBridgeMIII_inst/m_DataIn_3
    RAMB16_X1Y20.DIA3    net (fanout=25)       0.179   LocalBusBridgeMIII_inst/m_DataIn<3>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.145ns logic, 0.179ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_19 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.178 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_19 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.200   LocalBusBridgeMIII_inst/m_DataIn<22>
                                                       LocalBusBridgeMIII_inst/m_DataIn_19
    RAMB16_X1Y20.DIA19   net (fanout=20)       0.179   LocalBusBridgeMIII_inst/m_DataIn<19>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.147ns logic, 0.179ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.748ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X42Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.178ns (Levels of Logic = 2)
  Clock Path Skew:      -2.274ns (-0.303 - 1.971)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y40.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y38.B6      net (fanout=808)      0.411   startup_reset
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_504_o
                                                       g_reset_i1_INV_0
    SLICE_X43Y38.B6      net (fanout=7)        0.323   g_reset_i
    SLICE_X43Y38.B       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y38.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y38.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (1.137ns logic, 1.041ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X42Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 2)
  Clock Path Skew:      -2.274ns (-0.303 - 1.971)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y40.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y38.B6      net (fanout=808)      0.411   startup_reset
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_504_o
                                                       g_reset_i1_INV_0
    SLICE_X43Y38.B6      net (fanout=7)        0.323   g_reset_i
    SLICE_X43Y38.B       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y38.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y38.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (1.134ns logic, 1.041ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X42Y38.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.167ns (Levels of Logic = 2)
  Clock Path Skew:      -2.274ns (-0.303 - 1.971)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y40.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y38.B6      net (fanout=808)      0.411   startup_reset
    SLICE_X45Y38.B       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_504_o
                                                       g_reset_i1_INV_0
    SLICE_X43Y38.B6      net (fanout=7)        0.323   g_reset_i
    SLICE_X43Y38.B       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X42Y38.SR      net (fanout=2)        0.307   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X42Y38.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (1.126ns logic, 1.041ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA (SLICE_X2Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y21.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0
    SLICE_X2Y21.D1       net (fanout=71)       0.431   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<0>
    SLICE_X2Y21.CLK      Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.095ns logic, 0.431ns route)
                                                       (-28.3% logic, 128.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB (SLICE_X2Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y21.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0
    SLICE_X2Y21.D1       net (fanout=71)       0.431   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<0>
    SLICE_X2Y21.CLK      Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.095ns logic, 0.431ns route)
                                                       (-28.3% logic, 128.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMC (SLICE_X2Y21.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y21.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter_0
    SLICE_X2Y21.D1       net (fanout=71)       0.431   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_counter<0>
    SLICE_X2Y21.CLK      Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMD_O
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_tx_cyclic_buf_b1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.336ns (-0.095ns logic, 0.431ns route)
                                                       (-28.3% logic, 128.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.473ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14 (SLICE_X25Y46.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.527ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<6> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.843ns (Levels of Logic = 5)
  Clock Path Delay:     2.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<6> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.I                Tiopi                 1.310   iMPG_DI<6>
                                                       iMPG_DI<6>
                                                       iMPG_DI_6_IBUF
                                                       ProtoComp1793.IMUX.21
    SLICE_X29Y37.A3      net (fanout=1)        5.475   iMPG_DI_6_IBUF
    SLICE_X29Y37.AMUX    Tilo                  0.313   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT120
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X25Y49.B2      net (fanout=1)        1.781   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT64
    SLICE_X25Y49.B       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
    SLICE_X25Y49.A3      net (fanout=1)        0.458   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT65
    SLICE_X25Y49.A       Tilo                  0.259   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT66
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT610
    SLICE_X25Y46.D3      net (fanout=1)        0.666   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT69
    SLICE_X25Y46.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT613
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                     10.843ns (2.463ns logic, 8.380ns route)
                                                       (22.7% logic, 77.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y46.CLK     net (fanout=628)      0.816   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.323ns logic, 1.072ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13 (SLICE_X25Y46.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.720ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<5> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.650ns (Levels of Logic = 5)
  Clock Path Delay:     2.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<5> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 1.310   iMPG_DI<5>
                                                       iMPG_DI<5>
                                                       iMPG_DI_5_IBUF
                                                       ProtoComp1793.IMUX.20
    SLICE_X33Y26.A1      net (fanout=1)        4.065   iMPG_DI_5_IBUF
    SLICE_X33Y26.A       Tilo                  0.259   ML3MST_inst/mux_121
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT55
    SLICE_X17Y43.B1      net (fanout=1)        2.638   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT54
    SLICE_X17Y43.B       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT56
    SLICE_X17Y43.A3      net (fanout=1)        0.458   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT55
    SLICE_X17Y43.A       Tilo                  0.259   LB_MIII_DataOut<29>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT510
    SLICE_X25Y46.C3      net (fanout=1)        1.080   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT59
    SLICE_X25Y46.CLK     Tas                   0.322   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT513
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13
    -------------------------------------------------  ---------------------------
    Total                                     10.650ns (2.409ns logic, 8.241ns route)
                                                       (22.6% logic, 77.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X25Y46.CLK     net (fanout=628)      0.816   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.323ns logic, 1.072ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8 (SLICE_X26Y49.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.401ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<0> (PAD)
  Destination:          CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.950ns (Levels of Logic = 5)
  Clock Path Delay:     2.376ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<0> to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.I                Tiopi                 1.310   iMPG_DI<0>
                                                       iMPG_DI<0>
                                                       iMPG_DI_0_IBUF
                                                       ProtoComp1793.IMUX.15
    SLICE_X30Y26.A4      net (fanout=1)        3.675   iMPG_DI_0_IBUF
    SLICE_X30Y26.A       Tilo                  0.203   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N263
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT155
    SLICE_X23Y49.D2      net (fanout=1)        2.923   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
    SLICE_X23Y49.D       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT156
    SLICE_X23Y49.C5      net (fanout=1)        0.331   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT155
    SLICE_X23Y49.C       Tilo                  0.259   CNC2_FC_M3/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1510
    SLICE_X26Y49.A1      net (fanout=1)        0.701   CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT159
    SLICE_X26Y49.CLK     Tas                   0.289   CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_M3/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1513
                                                       CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    -------------------------------------------------  ---------------------------
    Total                                      9.950ns (2.320ns logic, 7.630ns route)
                                                       (23.3% logic, 76.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/LocalBusBridge_1/m_BusDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y49.CLK     net (fanout=628)      0.797   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (1.323ns logic, 1.053ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_B (SLICE_X2Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_B (PAD)
  Destination:          m_HHB_MPG_B (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 1)
  Clock Path Delay:     3.420ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iHHB_MPG_B to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.126   iHHB_MPG_B
                                                       iHHB_MPG_B
                                                       iHHB_MPG_B_IBUF
                                                       ProtoComp1796.IMUX.1
    SLICE_X2Y61.AX       net (fanout=1)        2.613   iHHB_MPG_B_IBUF
    SLICE_X2Y61.CLK      Tckdi       (-Th)    -0.050   m_HHB_MPG_B
                                                       m_HHB_MPG_B
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.176ns logic, 2.613ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to m_HHB_MPG_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y61.CLK      net (fanout=628)      1.252   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.519ns logic, 1.901ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X51Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     1.085ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp1793.IMUX.11
    SLICE_X51Y53.AX      net (fanout=2)        1.082   lb_cs_n_IBUF
    SLICE_X51Y53.CLK     Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.822ns logic, 1.082ns route)
                                                       (43.2% logic, 56.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y53.CLK     net (fanout=879)      0.643   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (-1.453ns logic, 2.538ns route)

--------------------------------------------------------------------------------

Paths for end point m_HHB_MPG_A (SLICE_X4Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iHHB_MPG_A (PAD)
  Destination:          m_HHB_MPG_A (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.611ns (Levels of Logic = 1)
  Clock Path Delay:     2.134ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: iHHB_MPG_A to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 0.763   iHHB_MPG_A
                                                       iHHB_MPG_A
                                                       iHHB_MPG_A_IBUF
                                                       ProtoComp1796.IMUX
    SLICE_X4Y60.AX       net (fanout=1)        1.800   iHHB_MPG_A_IBUF
    SLICE_X4Y60.CLK      Tckdi       (-Th)    -0.048   m_HHB_MPG_A
                                                       m_HHB_MPG_A
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.811ns logic, 1.800ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Fast Process Corner: g_clk to m_HHB_MPG_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y60.CLK      net (fanout=628)      0.723   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.950ns logic, 1.184ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 546 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.994ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.006ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.732ns (Levels of Logic = 6)
  Clock Path Delay:     3.237ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y68.CLK     net (fanout=628)      1.069   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.519ns logic, 1.718ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.CQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    SLICE_X34Y66.C6      net (fanout=3)        1.041   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<6>
    SLICE_X34Y66.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X33Y66.A3      net (fanout=1)        0.477   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y52.B4      net (fanout=39)       1.389   oLaserOn_OBUF
    SLICE_X32Y52.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X32Y52.A5      net (fanout=1)        0.169   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X32Y52.A       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.930   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     13.732ns (3.960ns logic, 9.772ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.016ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.718ns (Levels of Logic = 6)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y66.CLK     net (fanout=628)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AMUX    Tshcko                0.461   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X33Y66.B5      net (fanout=3)        1.248   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X33Y66.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A5      net (fanout=1)        0.187   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y52.B4      net (fanout=39)       1.389   oLaserOn_OBUF
    SLICE_X32Y52.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X32Y52.A5      net (fanout=1)        0.169   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X32Y52.A       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.930   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     13.718ns (4.029ns logic, 9.689ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.017ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.717ns (Levels of Logic = 6)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y66.CLK     net (fanout=628)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AQ      Tcko                  0.391   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    SLICE_X34Y66.C2      net (fanout=3)        1.082   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<8>
    SLICE_X34Y66.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X33Y66.A3      net (fanout=1)        0.477   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X32Y52.B4      net (fanout=39)       1.389   oLaserOn_OBUF
    SLICE_X32Y52.B       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X32Y52.A5      net (fanout=1)        0.169   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X32Y52.A       Tilo                  0.205   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        4.930   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     13.717ns (3.904ns logic, 9.813ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.869ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.869ns (Levels of Logic = 5)
  Clock Path Delay:     3.237ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y68.CLK     net (fanout=628)      1.069   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.519ns logic, 1.718ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.CQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    SLICE_X34Y66.C6      net (fanout=3)        1.041   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<6>
    SLICE_X34Y66.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X33Y66.A3      net (fanout=1)        0.477   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y52.CX      net (fanout=39)       1.562   oLaserOn_OBUF
    SLICE_X36Y52.CMUX    Tcxc                  0.163   N580
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.310   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.869ns (3.713ns logic, 8.156ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.879ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.855ns (Levels of Logic = 5)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y66.CLK     net (fanout=628)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AMUX    Tshcko                0.461   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X33Y66.B5      net (fanout=3)        1.248   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X33Y66.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A5      net (fanout=1)        0.187   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y52.CX      net (fanout=39)       1.562   oLaserOn_OBUF
    SLICE_X36Y52.CMUX    Tcxc                  0.163   N580
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.310   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.855ns (3.782ns logic, 8.073ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.880ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.854ns (Levels of Logic = 5)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y66.CLK     net (fanout=628)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AQ      Tcko                  0.391   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    SLICE_X34Y66.C2      net (fanout=3)        1.082   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<8>
    SLICE_X34Y66.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X33Y66.A3      net (fanout=1)        0.477   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X36Y52.CX      net (fanout=39)       1.562   oLaserOn_OBUF
    SLICE_X36Y52.CMUX    Tcxc                  0.163   N580
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        3.310   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.854ns (3.657ns logic, 8.197ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.881ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.857ns (Levels of Logic = 4)
  Clock Path Delay:     3.237ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y68.CLK     net (fanout=628)      1.069   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.519ns logic, 1.718ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y68.CQ      Tcko                  0.447   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<7>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_6
    SLICE_X34Y66.C6      net (fanout=3)        1.041   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<6>
    SLICE_X34Y66.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X33Y66.A3      net (fanout=1)        0.477   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.023   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.857ns (3.550ns logic, 7.307ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.891ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.843ns (Levels of Logic = 4)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y66.CLK     net (fanout=628)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AMUX    Tshcko                0.461   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X33Y66.B5      net (fanout=3)        1.248   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X33Y66.B       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A5      net (fanout=1)        0.187   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.023   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.843ns (3.619ns logic, 7.224ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.892ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.842ns (Levels of Logic = 4)
  Clock Path Delay:     3.241ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y66.CLK     net (fanout=628)      1.073   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (1.519ns logic, 1.722ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y66.AQ      Tcko                  0.391   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    SLICE_X34Y66.C2      net (fanout=3)        1.082   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<8>
    SLICE_X34Y66.C       Tilo                  0.204   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X33Y66.A3      net (fanout=1)        0.477   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X33Y66.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_15
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X27Y57.A2      net (fanout=36)       1.766   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X27Y57.A       Tilo                  0.259   CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<11>
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       4.023   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                     10.842ns (3.494ns logic, 7.348ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.442ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 1)
  Clock Path Delay:     0.542ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X10Y60.CLK     net (fanout=879)      0.623   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (-1.839ns logic, 2.381ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.670   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (1.630ns logic, 1.670ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.670ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.654ns (Levels of Logic = 1)
  Clock Path Delay:     0.416ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X29Y33.CLK     net (fanout=879)      0.497   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (-1.839ns logic, 2.255ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y33.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        2.060   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.594ns logic, 2.060ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.295ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Clock Path Delay:     1.565ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1793.IMUX.12
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y43.CLK     net (fanout=628)      0.594   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.822ns logic, 0.743ns route)
                                                       (52.5% logic, 47.5% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.CMUX    Tshcko                0.244   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.115   CNC2_FC_M3/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (1.640ns logic, 1.115ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.544ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.934ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1793.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.519ns logic, 2.415ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.456ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.934ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1793.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (1.519ns logic, 2.415ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1793.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1793.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=46)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.787ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.761ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1793.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=46)       0.758   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.822ns logic, 0.939ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1793.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=46)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.707ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X29Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.293ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1793.IMUX.33
    SLICE_X29Y2.AX       net (fanout=1)        2.762   RXD1T0_IBUF
    SLICE_X29Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.373ns logic, 2.762ns route)
                                                       (33.2% logic, 66.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1793.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X29Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.792ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1793.IMUX.36
    SLICE_X29Y2.DX       net (fanout=1)        2.263   RXD1T3_IBUF
    SLICE_X29Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.373ns logic, 2.263ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1793.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X13Y2.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.543ns (Levels of Logic = 1)
  Clock Path Delay:     2.584ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1793.IMUX.38
    SLICE_X13Y2.DX       net (fanout=1)        2.170   RX_DV1_IBUF
    SLICE_X13Y2.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.543ns (1.373ns logic, 2.170ns route)
                                                       (38.8% logic, 61.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1793.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X13Y2.CLK      net (fanout=19)       0.915   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.584ns (1.323ns logic, 1.261ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X29Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.330ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.680ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1793.IMUX.34
    SLICE_X29Y2.BX       net (fanout=1)        1.506   RXD1T1_IBUF
    SLICE_X29Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (1.174ns logic, 1.506ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1793.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X29Y2.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.381ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1793.IMUX.35
    SLICE_X29Y2.CX       net (fanout=1)        1.557   RXD1T2_IBUF
    SLICE_X29Y2.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (1.174ns logic, 1.557ns route)
                                                       (43.0% logic, 57.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1793.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X29Y2.CLK      net (fanout=19)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X30Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.401ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 1)
  Clock Path Delay:     3.309ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1793.IMUX.37
    SLICE_X30Y4.AX       net (fanout=1)        1.559   RX_ER1_IBUF
    SLICE_X30Y4.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (1.176ns logic, 1.559ns route)
                                                       (43.0% logic, 57.0% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1793.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X30Y4.CLK      net (fanout=19)       1.051   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (1.519ns logic, 1.790ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.166ns|     24.685ns|            0|            0|    152669033|      2022526|
| TS_CLK_80MHz                  |     12.500ns|     12.198ns|          N/A|            0|            0|       483695|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.748ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.707(R)|      SLOW  |   -0.437(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    0.541(R)|      SLOW  |    0.670(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.591(R)|      SLOW  |    0.619(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.208(R)|      SLOW  |    0.035(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.984(R)|      SLOW  |    0.258(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.636(R)|      SLOW  |    0.599(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.795(R)|      SLOW  |   -1.177(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    3.467(R)|      SLOW  |   -0.951(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop     |    5.751(R)|      SLOW  |   -2.948(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_A  |    1.808(R)|      SLOW  |   -0.452(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iHHB_MPG_B  |    1.639(R)|      SLOW  |   -0.344(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI     |    4.214(R)|      SLOW  |   -2.052(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.880(R)|      SLOW  |   -0.521(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    2.702(R)|      SLOW  |   -1.162(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    7.599(R)|      SLOW  |   -4.116(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    6.418(R)|      SLOW  |   -3.373(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    6.128(R)|      SLOW  |   -3.245(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    7.282(R)|      SLOW  |   -3.804(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    7.401(R)|      SLOW  |   -3.931(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    8.280(R)|      SLOW  |   -4.631(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    8.473(R)|      SLOW  |   -4.813(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.236(R)|      SLOW  |   -0.806(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.594(R)|      SLOW  |   -0.419(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.584(R)|      SLOW  |   -1.650(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.912(R)|      SLOW  |   -1.883(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.544(R)|      SLOW  |         3.878(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.453(R)|      SLOW  |         3.787(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.544(R)|      SLOW  |         3.878(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.822(R)|      SLOW  |         5.928(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.443(R)|      SLOW  |         4.678(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.716(R)|      SLOW  |         3.442(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         7.105(R)|      SLOW  |         3.670(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        11.194(R)|      SLOW  |         6.303(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.941(R)|      SLOW  |         5.247(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |        11.133(R)|      SLOW  |         4.789(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        15.131(R)|      SLOW  |         5.547(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        16.994(R)|      SLOW  |         6.773(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        14.119(R)|      SLOW  |         6.215(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |        11.142(R)|      SLOW  |         6.350(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        11.467(R)|      SLOW  |         6.599(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |        10.743(R)|      SLOW  |         6.140(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.915(R)|      SLOW  |         4.295(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.264(R)|      SLOW  |         5.099(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.321(R)|      SLOW  |         4.507(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.549(R)|      SLOW  |         4.684(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.290(R)|      SLOW  |         5.132(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.706|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.872|    3.964|    3.185|    2.892|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   19.092|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 8.129; Ideal Clock Offset To Actual Clock -8.092; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.795(R)|      SLOW  |   -1.177(R)|      FAST  |   21.205|    1.177|       10.014|
SRI_RX<1>         |    3.467(R)|      SLOW  |   -0.951(R)|      FAST  |   21.533|    0.951|       10.291|
iE_stop           |    5.751(R)|      SLOW  |   -2.948(R)|      FAST  |   19.249|    2.948|        8.150|
iHHB_MPG_A        |    1.808(R)|      SLOW  |   -0.452(R)|      FAST  |   23.192|    0.452|       11.370|
iHHB_MPG_B        |    1.639(R)|      SLOW  |   -0.344(R)|      SLOW  |   23.361|    0.344|       11.509|
iLIO_DI           |    4.214(R)|      SLOW  |   -2.052(R)|      FAST  |   20.786|    2.052|        9.367|
iMPG_A            |    1.880(R)|      SLOW  |   -0.521(R)|      FAST  |   23.120|    0.521|       11.300|
iMPG_B            |    2.702(R)|      SLOW  |   -1.162(R)|      FAST  |   22.298|    1.162|       10.568|
iMPG_DI<0>        |    7.599(R)|      SLOW  |   -4.116(R)|      FAST  |   17.401|    4.116|        6.643|
iMPG_DI<1>        |    6.418(R)|      SLOW  |   -3.373(R)|      FAST  |   18.582|    3.373|        7.605|
iMPG_DI<2>        |    6.128(R)|      SLOW  |   -3.245(R)|      FAST  |   18.872|    3.245|        7.814|
iMPG_DI<3>        |    7.282(R)|      SLOW  |   -3.804(R)|      FAST  |   17.718|    3.804|        6.957|
iMPG_DI<4>        |    7.401(R)|      SLOW  |   -3.931(R)|      FAST  |   17.599|    3.931|        6.834|
iMPG_DI<5>        |    8.280(R)|      SLOW  |   -4.631(R)|      FAST  |   16.720|    4.631|        6.044|
iMPG_DI<6>        |    8.473(R)|      SLOW  |   -4.813(R)|      FAST  |   16.527|    4.813|        5.857|
iXY2_STS          |    2.236(R)|      SLOW  |   -0.806(R)|      FAST  |   22.764|    0.806|       10.979|
lb_cs_n           |    2.594(R)|      SLOW  |   -0.419(R)|      FAST  |   22.406|    0.419|       10.993|
lb_rd_n           |    4.584(R)|      SLOW  |   -1.650(R)|      FAST  |   20.416|    1.650|        9.383|
lb_wr_n           |    4.912(R)|      SLOW  |   -1.883(R)|      FAST  |   20.088|    1.883|        9.103|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.473|         -  |      -0.344|         -  |   16.527|    0.344|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.377; Ideal Clock Offset To Actual Clock 14.519; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.707(R)|      SLOW  |   -0.437(R)|      SLOW  |    4.293|   34.437|      -15.072|
RXD1T1            |    0.541(R)|      SLOW  |    0.670(R)|      SLOW  |    5.459|   33.330|      -13.936|
RXD1T2            |    0.591(R)|      SLOW  |    0.619(R)|      SLOW  |    5.409|   33.381|      -13.986|
RXD1T3            |    1.208(R)|      SLOW  |    0.035(R)|      SLOW  |    4.792|   33.965|      -14.587|
RX_DV1            |    0.984(R)|      SLOW  |    0.258(R)|      SLOW  |    5.016|   33.742|      -14.363|
RX_ER1            |    0.636(R)|      SLOW  |    0.599(R)|      SLOW  |    5.364|   33.401|      -14.019|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.707|         -  |       0.670|         -  |    4.293|   33.330|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 10.278 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.822|      SLOW  |        5.928|      FAST  |         4.106|
SRI_RTS<1>                                     |       10.443|      SLOW  |        4.678|      FAST  |         3.727|
SRI_TX<0>                                      |        6.716|      SLOW  |        3.442|      FAST  |         0.000|
SRI_TX<1>                                      |        7.105|      SLOW  |        3.670|      FAST  |         0.389|
lb_int                                         |       11.194|      SLOW  |        6.303|      FAST  |         4.478|
led_1                                          |       10.941|      SLOW  |        5.247|      FAST  |         4.225|
oLIO_DO                                        |       11.133|      SLOW  |        4.789|      FAST  |         4.417|
oLaser1                                        |       15.131|      SLOW  |        5.547|      FAST  |         8.415|
oLaser2                                        |       16.994|      SLOW  |        6.773|      FAST  |        10.278|
oLaserOn                                       |       14.119|      SLOW  |        6.215|      FAST  |         7.403|
oSPIDAC_CLK                                    |       11.142|      SLOW  |        6.350|      FAST  |         4.426|
oSPIDAC_CSn                                    |       11.467|      SLOW  |        6.599|      FAST  |         4.751|
oSPIDAC_DO                                     |       10.743|      SLOW  |        6.140|      FAST  |         4.027|
oXY2_CLK                                       |        7.915|      SLOW  |        4.295|      FAST  |         1.199|
oXY2_DAT<0>                                    |        9.264|      SLOW  |        5.099|      FAST  |         2.548|
oXY2_DAT<1>                                    |        8.321|      SLOW  |        4.507|      FAST  |         1.605|
oXY2_DAT<2>                                    |        8.549|      SLOW  |        4.684|      FAST  |         1.833|
oXY2_FS                                        |        9.290|      SLOW  |        5.132|      FAST  |         2.574|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.128 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.544|      SLOW  |        3.878|      FAST  |         0.128|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.453|      SLOW  |        3.787|      FAST  |         0.037|
TX_EN1                                         |        7.544|      SLOW  |        3.878|      FAST  |         0.128|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 154840736 paths, 2 nets, and 65743 connections

Design statistics:
   Minimum period:  23.166ns{1}   (Maximum frequency:  43.167MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   8.473ns
   Minimum output required time after clock:  16.994ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 27 13:16:46 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 300 MB



